Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 18 17:03:10 2024
| Host         : Expect2004 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4DDR_timing_summary_routed.rpt -pb Nexys4DDR_timing_summary_routed.pb -rpx Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
SYNTH-10   Warning           Wide multiplier                                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19734)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8998)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19734)
----------------------------
 There are 2177 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: clk_divide_128hz/clk_N_reg/Q (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: clk_divide_1hz/clk_N_reg/Q (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: clk_divide_32hz/clk_N_reg/Q (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: clk_divide_4hz/clk_N_reg/Q (HIGH)

 There are 2177 register/latch pins with no clock driven by root clock pin: clk_divide_512hz/clk_N_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_divide_led/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8998)
---------------------------------------------------
 There are 8998 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9029          inf        0.000                      0                 9029           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9029 Endpoints
Min Delay          9029 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        140.198ns  (logic 58.234ns (41.537%)  route 81.964ns (58.463%))
  Logic Levels:           318  (CARRY4=280 FDRE=1 LUT1=1 LUT3=32 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          2.102   131.443    cpu/alu/data4[2]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329   131.772 r  cpu/alu/reg_data[1]_i_51/O
                         net (fo=1, routed)           0.000   131.772    cpu/alu/reg_data[1]_i_51_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.322 r  cpu/alu/reg_data_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000   132.322    cpu/alu/reg_data_reg[1]_i_44_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.436 r  cpu/alu/reg_data_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   132.436    cpu/alu/reg_data_reg[1]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.550 r  cpu/alu/reg_data_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   132.550    cpu/alu/reg_data_reg[1]_i_34_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.664 r  cpu/alu/reg_data_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   132.664    cpu/alu/reg_data_reg[1]_i_29_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.778 r  cpu/alu/reg_data_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   132.778    cpu/alu/reg_data_reg[1]_i_24_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.892 r  cpu/alu/reg_data_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   132.892    cpu/alu/reg_data_reg[1]_i_19_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.006 r  cpu/alu/reg_data_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   133.006    cpu/alu/reg_data_reg[1]_i_14_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.120 r  cpu/alu/reg_data_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000   133.120    cpu/alu/reg_data_reg[1]_i_11_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.277 r  cpu/alu/reg_data_reg[1]_i_8/CO[1]
                         net (fo=36, routed)          2.215   135.492    cpu/alu/data4[1]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329   135.821 r  cpu/alu/reg_data[0]_i_94/O
                         net (fo=1, routed)           0.000   135.821    cpu/alu/reg_data[0]_i_94_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.353 r  cpu/alu/reg_data_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   136.353    cpu/alu/reg_data_reg[0]_i_86_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.467 r  cpu/alu/reg_data_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000   136.467    cpu/alu/reg_data_reg[0]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.581 r  cpu/alu/reg_data_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000   136.581    cpu/alu/reg_data_reg[0]_i_76_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.695 r  cpu/alu/reg_data_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   136.695    cpu/alu/reg_data_reg[0]_i_71_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.809 r  cpu/alu/reg_data_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   136.809    cpu/alu/reg_data_reg[0]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.923 r  cpu/alu/reg_data_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   136.923    cpu/alu/reg_data_reg[0]_i_44_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.037 r  cpu/alu/reg_data_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   137.037    cpu/alu/reg_data_reg[0]_i_30_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.151 r  cpu/alu/reg_data_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   137.151    cpu/alu/reg_data_reg[0]_i_19_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.422 r  cpu/alu/reg_data_reg[0]_i_10/CO[0]
                         net (fo=2, routed)           1.127   138.549    cpu/ID_EX/locker_RSGO/regi/data4[0]
    SLICE_X35Y17         LUT6 (Prop_lut6_I4_O)        0.373   138.922 r  cpu/ID_EX/locker_RSGO/regi/reg_data[0]_i_4__2/O
                         net (fo=1, routed)           1.124   140.046    cpu/ID_EX/locker_ALUop/regi/reg_data_reg[0]_2
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.152   140.198 r  cpu/ID_EX/locker_ALUop/regi/reg_data[0]_i_1__13/O
                         net (fo=1, routed)           0.000   140.198    cpu/EX_MEM/locker_ALUResult/regi/EX_Result[0]
    SLICE_X26Y18         FDRE                                         r  cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        139.607ns  (logic 58.206ns (41.693%)  route 81.401ns (58.307%))
  Logic Levels:           318  (CARRY4=280 FDRE=1 LUT1=1 LUT3=32 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          2.102   131.443    cpu/alu/data4[2]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329   131.772 r  cpu/alu/reg_data[1]_i_51/O
                         net (fo=1, routed)           0.000   131.772    cpu/alu/reg_data[1]_i_51_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.322 r  cpu/alu/reg_data_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000   132.322    cpu/alu/reg_data_reg[1]_i_44_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.436 r  cpu/alu/reg_data_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   132.436    cpu/alu/reg_data_reg[1]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.550 r  cpu/alu/reg_data_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   132.550    cpu/alu/reg_data_reg[1]_i_34_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.664 r  cpu/alu/reg_data_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   132.664    cpu/alu/reg_data_reg[1]_i_29_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.778 r  cpu/alu/reg_data_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   132.778    cpu/alu/reg_data_reg[1]_i_24_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.892 r  cpu/alu/reg_data_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   132.892    cpu/alu/reg_data_reg[1]_i_19_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.006 r  cpu/alu/reg_data_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   133.006    cpu/alu/reg_data_reg[1]_i_14_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.120 r  cpu/alu/reg_data_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000   133.120    cpu/alu/reg_data_reg[1]_i_11_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.277 r  cpu/alu/reg_data_reg[1]_i_8/CO[1]
                         net (fo=36, routed)          2.215   135.492    cpu/alu/data4[1]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329   135.821 r  cpu/alu/reg_data[0]_i_94/O
                         net (fo=1, routed)           0.000   135.821    cpu/alu/reg_data[0]_i_94_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.353 r  cpu/alu/reg_data_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   136.353    cpu/alu/reg_data_reg[0]_i_86_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.467 r  cpu/alu/reg_data_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000   136.467    cpu/alu/reg_data_reg[0]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.581 r  cpu/alu/reg_data_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000   136.581    cpu/alu/reg_data_reg[0]_i_76_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.695 r  cpu/alu/reg_data_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   136.695    cpu/alu/reg_data_reg[0]_i_71_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.809 r  cpu/alu/reg_data_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   136.809    cpu/alu/reg_data_reg[0]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.923 r  cpu/alu/reg_data_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000   136.923    cpu/alu/reg_data_reg[0]_i_44_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.037 r  cpu/alu/reg_data_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   137.037    cpu/alu/reg_data_reg[0]_i_30_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.151 r  cpu/alu/reg_data_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   137.151    cpu/alu/reg_data_reg[0]_i_19_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.422 r  cpu/alu/reg_data_reg[0]_i_10/CO[0]
                         net (fo=2, routed)           0.475   137.897    cpu/ID_EX/locker_ALUop/regi/data4[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.373   138.270 r  cpu/ID_EX/locker_ALUop/regi/reg_data[0]_i_3__3/O
                         net (fo=1, routed)           1.212   139.482    cpu/mux2x1_j3/reg_data_reg[0]_2
    SLICE_X25Y28         LUT6 (Prop_lut6_I4_O)        0.124   139.606 r  cpu/mux2x1_j3/reg_data[0]_i_1/O
                         net (fo=1, routed)           0.000   139.606    cpu/register_PC/PCnext[0]
    SLICE_X25Y28         FDRE                                         r  cpu/register_PC/reg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        136.935ns  (logic 56.356ns (41.155%)  route 80.579ns (58.845%))
  Logic Levels:           309  (CARRY4=271 FDRE=1 LUT1=1 LUT3=32 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          2.102   131.443    cpu/alu/data4[2]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329   131.772 r  cpu/alu/reg_data[1]_i_51/O
                         net (fo=1, routed)           0.000   131.772    cpu/alu/reg_data[1]_i_51_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.322 r  cpu/alu/reg_data_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000   132.322    cpu/alu/reg_data_reg[1]_i_44_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.436 r  cpu/alu/reg_data_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   132.436    cpu/alu/reg_data_reg[1]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.550 r  cpu/alu/reg_data_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   132.550    cpu/alu/reg_data_reg[1]_i_34_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.664 r  cpu/alu/reg_data_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   132.664    cpu/alu/reg_data_reg[1]_i_29_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.778 r  cpu/alu/reg_data_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   132.778    cpu/alu/reg_data_reg[1]_i_24_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.892 r  cpu/alu/reg_data_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   132.892    cpu/alu/reg_data_reg[1]_i_19_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.006 r  cpu/alu/reg_data_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   133.006    cpu/alu/reg_data_reg[1]_i_14_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.120 r  cpu/alu/reg_data_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000   133.120    cpu/alu/reg_data_reg[1]_i_11_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.277 r  cpu/alu/reg_data_reg[1]_i_8/CO[1]
                         net (fo=36, routed)          1.076   134.353    cpu/ID_EX/locker_ALUop/regi/data4[1]
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.329   134.682 r  cpu/ID_EX/locker_ALUop/regi/reg_data[1]_i_5/O
                         net (fo=1, routed)           0.939   135.622    cpu/ID_EX/locker_ALUop/regi/reg_data[1]_i_5_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124   135.746 r  cpu/ID_EX/locker_ALUop/regi/reg_data[1]_i_1__2/O
                         net (fo=2, routed)           1.066   136.811    cpu/mux2x1_j3/EX_Result[0]
    SLICE_X23Y29         LUT3 (Prop_lut3_I1_O)        0.124   136.935 r  cpu/mux2x1_j3/reg_data[1]_i_1/O
                         net (fo=1, routed)           0.000   136.935    cpu/register_PC/PCnext[1]
    SLICE_X23Y29         FDRE                                         r  cpu/register_PC/reg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        136.398ns  (logic 56.232ns (41.226%)  route 80.166ns (58.774%))
  Logic Levels:           308  (CARRY4=271 FDRE=1 LUT1=1 LUT3=31 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          2.102   131.443    cpu/alu/data4[2]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329   131.772 r  cpu/alu/reg_data[1]_i_51/O
                         net (fo=1, routed)           0.000   131.772    cpu/alu/reg_data[1]_i_51_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.322 r  cpu/alu/reg_data_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000   132.322    cpu/alu/reg_data_reg[1]_i_44_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.436 r  cpu/alu/reg_data_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   132.436    cpu/alu/reg_data_reg[1]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.550 r  cpu/alu/reg_data_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   132.550    cpu/alu/reg_data_reg[1]_i_34_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.664 r  cpu/alu/reg_data_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   132.664    cpu/alu/reg_data_reg[1]_i_29_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.778 r  cpu/alu/reg_data_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   132.778    cpu/alu/reg_data_reg[1]_i_24_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.892 r  cpu/alu/reg_data_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   132.892    cpu/alu/reg_data_reg[1]_i_19_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.006 r  cpu/alu/reg_data_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   133.006    cpu/alu/reg_data_reg[1]_i_14_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.120 r  cpu/alu/reg_data_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000   133.120    cpu/alu/reg_data_reg[1]_i_11_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.277 r  cpu/alu/reg_data_reg[1]_i_8/CO[1]
                         net (fo=36, routed)          1.076   134.353    cpu/ID_EX/locker_ALUop/regi/data4[1]
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.329   134.682 r  cpu/ID_EX/locker_ALUop/regi/reg_data[1]_i_5/O
                         net (fo=1, routed)           0.939   135.622    cpu/ID_EX/locker_ALUop/regi/reg_data[1]_i_5_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124   135.746 r  cpu/ID_EX/locker_ALUop/regi/reg_data[1]_i_1__2/O
                         net (fo=2, routed)           0.653   136.398    cpu/EX_MEM/locker_ALUResult/regi/EX_Result[1]
    SLICE_X22Y17         FDRE                                         r  cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.897ns  (logic 54.550ns (40.438%)  route 80.347ns (59.562%))
  Logic Levels:           299  (CARRY4=262 FDRE=1 LUT1=1 LUT3=31 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          1.988   131.329    cpu/ID_EX/locker_ALUop/regi/data4[2]
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.329   131.658 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0/O
                         net (fo=1, routed)           1.101   132.759    cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124   132.883 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_1__3/O
                         net (fo=4, routed)           1.862   134.744    cpu/mux2x1_j3/EX_Result[1]
    SLICE_X23Y29         LUT3 (Prop_lut3_I1_O)        0.152   134.896 r  cpu/mux2x1_j3/reg_data[2]_i_1/O
                         net (fo=1, routed)           0.000   134.896    cpu/register_PC/PCnext[2]
    SLICE_X23Y29         FDRE                                         r  cpu/register_PC/reg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.520ns  (logic 54.398ns (40.438%)  route 80.122ns (59.562%))
  Logic Levels:           298  (CARRY4=262 FDRE=1 LUT1=1 LUT3=30 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          1.988   131.329    cpu/ID_EX/locker_ALUop/regi/data4[2]
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.329   131.658 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0/O
                         net (fo=1, routed)           1.101   132.759    cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124   132.883 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_1__3/O
                         net (fo=4, routed)           1.637   134.520    cpu/EX_MEM/locker_ALUResult/regi/EX_Result[2]
    SLICE_X21Y24         FDRE                                         r  cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[2]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.827ns  (logic 54.398ns (40.648%)  route 79.429ns (59.352%))
  Logic Levels:           298  (CARRY4=262 FDRE=1 LUT1=1 LUT3=30 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          1.988   131.329    cpu/ID_EX/locker_ALUop/regi/data4[2]
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.329   131.658 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0/O
                         net (fo=1, routed)           1.101   132.759    cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124   132.883 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_1__3/O
                         net (fo=4, routed)           0.944   133.826    cpu/EX_MEM/locker_ALUResult/regi/EX_Result[2]
    SLICE_X28Y16         FDRE                                         r  cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[2]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        133.759ns  (logic 54.398ns (40.669%)  route 79.361ns (59.331%))
  Logic Levels:           298  (CARRY4=262 FDRE=1 LUT1=1 LUT3=30 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          2.089   127.656    cpu/alu/data4[3]
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.329   127.985 r  cpu/alu/reg_data[2]_i_50/O
                         net (fo=1, routed)           0.000   127.985    cpu/alu/reg_data[2]_i_50_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   128.386 r  cpu/alu/reg_data_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000   128.386    cpu/alu/reg_data_reg[2]_i_45_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.500 r  cpu/alu/reg_data_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000   128.500    cpu/alu/reg_data_reg[2]_i_40_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.614 r  cpu/alu/reg_data_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000   128.614    cpu/alu/reg_data_reg[2]_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.728 r  cpu/alu/reg_data_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   128.728    cpu/alu/reg_data_reg[2]_i_30_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.842 r  cpu/alu/reg_data_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   128.842    cpu/alu/reg_data_reg[2]_i_25_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.956 r  cpu/alu/reg_data_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   128.956    cpu/alu/reg_data_reg[2]_i_20_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.070 r  cpu/alu/reg_data_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   129.070    cpu/alu/reg_data_reg[2]_i_15_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.184 r  cpu/alu/reg_data_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   129.184    cpu/alu/reg_data_reg[2]_i_12_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   129.341 r  cpu/alu/reg_data_reg[2]_i_9/CO[1]
                         net (fo=36, routed)          1.988   131.329    cpu/ID_EX/locker_ALUop/regi/data4[2]
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.329   131.658 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0/O
                         net (fo=1, routed)           1.101   132.759    cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_5__0_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124   132.883 r  cpu/ID_EX/locker_ALUop/regi/reg_data[2]_i_1__3/O
                         net (fo=4, routed)           0.876   133.759    cpu/EX_MEM/locker_ALUResult/regi/EX_Result[2]
    SLICE_X21Y20         FDRE                                         r  cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        130.023ns  (logic 52.837ns (40.637%)  route 77.186ns (59.363%))
  Logic Levels:           289  (CARRY4=253 FDRE=1 LUT1=1 LUT3=30 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          1.520   127.087    cpu/ID_EX/locker_ALUop/regi/data4[3]
    SLICE_X26Y17         LUT6 (Prop_lut6_I1_O)        0.329   127.416 r  cpu/ID_EX/locker_ALUop/regi/reg_data[3]_i_5__1/O
                         net (fo=1, routed)           0.667   128.083    cpu/ID_EX/locker_ALUop/regi/reg_data[3]_i_5__1_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I5_O)        0.124   128.207 r  cpu/ID_EX/locker_ALUop/regi/reg_data[3]_i_1__2/O
                         net (fo=4, routed)           1.692   129.899    cpu/mux2x1_j3/EX_Result[2]
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.124   130.023 r  cpu/mux2x1_j3/reg_data[3]_i_1/O
                         net (fo=1, routed)           0.000   130.023    cpu/register_PC/PCnext[3]
    SLICE_X28Y29         FDRE                                         r  cpu/register_PC/reg_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[3]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.356ns  (logic 52.713ns (40.750%)  route 76.643ns (59.250%))
  Logic Levels:           288  (CARRY4=253 FDRE=1 LUT1=1 LUT3=29 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/C
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]/Q
                         net (fo=33, routed)          3.414     3.870    cpu/mux2x1_WB_2/WB_JAL
    SLICE_X20Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.994 f  cpu/mux2x1_WB_2/registers[1][8]_i_1/O
                         net (fo=36, routed)          2.694     6.688    cpu/mux4x1_ALUB/RDin[8]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  cpu/mux4x1_ALUB/reg_data[8]_i_1/O
                         net (fo=2, routed)           0.880     7.692    cpu/mux2x1_ALUB/EX_R2[5]
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.816 f  cpu/mux2x1_ALUB/Result0_i_24/O
                         net (fo=44, routed)          4.879    12.694    cpu/alu/ALUB[8]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    12.818 r  cpu/alu/reg_data[31]_i_92/O
                         net (fo=1, routed)           0.000    12.818    cpu/alu/reg_data[31]_i_92_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.350 r  cpu/alu/reg_data_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.009    13.359    cpu/alu/reg_data_reg[31]_i_75_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  cpu/alu/reg_data_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.473    cpu/alu/reg_data_reg[31]_i_66_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  cpu/alu/reg_data_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.587    cpu/alu/reg_data_reg[31]_i_57_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  cpu/alu/reg_data_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.701    cpu/alu/reg_data_reg[31]_i_48_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  cpu/alu/reg_data_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.815    cpu/alu/reg_data_reg[31]_i_35_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.929 r  cpu/alu/reg_data_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.929    cpu/alu/reg_data_reg[31]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  cpu/alu/reg_data_reg[31]_i_15/CO[0]
                         net (fo=36, routed)          2.067    16.268    cpu/alu/data4[31]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.641 r  cpu/alu/reg_data[30]_i_55/O
                         net (fo=1, routed)           0.000    16.641    cpu/alu/reg_data[30]_i_55_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cpu/alu/reg_data_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.174    cpu/alu/reg_data_reg[30]_i_48_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.291 r  cpu/alu/reg_data_reg[30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.291    cpu/alu/reg_data_reg[30]_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.408 r  cpu/alu/reg_data_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.408    cpu/alu/reg_data_reg[30]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.525 r  cpu/alu/reg_data_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.534    cpu/alu/reg_data_reg[30]_i_33_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.651 r  cpu/alu/reg_data_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.651    cpu/alu/reg_data_reg[30]_i_28_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.768 r  cpu/alu/reg_data_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/reg_data_reg[30]_i_23_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.885 r  cpu/alu/reg_data_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.885    cpu/alu/reg_data_reg[30]_i_18_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.002 r  cpu/alu/reg_data_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.002    cpu/alu/reg_data_reg[30]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.159 r  cpu/alu/reg_data_reg[30]_i_12/CO[1]
                         net (fo=36, routed)          2.475    20.633    cpu/alu/data4[30]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.332    20.965 r  cpu/alu/reg_data[29]_i_52/O
                         net (fo=1, routed)           0.000    20.965    cpu/alu/reg_data[29]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.515 r  cpu/alu/reg_data_reg[29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.515    cpu/alu/reg_data_reg[29]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.629 r  cpu/alu/reg_data_reg[29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.629    cpu/alu/reg_data_reg[29]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.743 r  cpu/alu/reg_data_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.743    cpu/alu/reg_data_reg[29]_i_35_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.857 r  cpu/alu/reg_data_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.009    21.866    cpu/alu/reg_data_reg[29]_i_30_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  cpu/alu/reg_data_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.980    cpu/alu/reg_data_reg[29]_i_25_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  cpu/alu/reg_data_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.094    cpu/alu/reg_data_reg[29]_i_20_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  cpu/alu/reg_data_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.208    cpu/alu/reg_data_reg[29]_i_15_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  cpu/alu/reg_data_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.322    cpu/alu/reg_data_reg[29]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.479 r  cpu/alu/reg_data_reg[29]_i_9/CO[1]
                         net (fo=36, routed)          2.573    25.052    cpu/alu/data4[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.381 r  cpu/alu/reg_data[28]_i_53/O
                         net (fo=1, routed)           0.000    25.381    cpu/alu/reg_data[28]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.779 r  cpu/alu/reg_data_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.779    cpu/alu/reg_data_reg[28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  cpu/alu/reg_data_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.893    cpu/alu/reg_data_reg[28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.007 r  cpu/alu/reg_data_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.007    cpu/alu/reg_data_reg[28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.121 r  cpu/alu/reg_data_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    26.130    cpu/alu/reg_data_reg[28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.244 r  cpu/alu/reg_data_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.244    cpu/alu/reg_data_reg[28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.358 r  cpu/alu/reg_data_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.358    cpu/alu/reg_data_reg[28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.472 r  cpu/alu/reg_data_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.472    cpu/alu/reg_data_reg[28]_i_17_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.586 r  cpu/alu/reg_data_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.586    cpu/alu/reg_data_reg[28]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.743 r  cpu/alu/reg_data_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.531    29.274    cpu/alu/data4[28]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.603 r  cpu/alu/reg_data[27]_i_69/O
                         net (fo=1, routed)           0.000    29.603    cpu/alu/reg_data[27]_i_69_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.153 r  cpu/alu/reg_data_reg[27]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.153    cpu/alu/reg_data_reg[27]_i_62_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  cpu/alu/reg_data_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.267    cpu/alu/reg_data_reg[27]_i_57_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  cpu/alu/reg_data_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.381    cpu/alu/reg_data_reg[27]_i_52_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  cpu/alu/reg_data_reg[27]_i_47/CO[3]
                         net (fo=1, routed)           0.009    30.504    cpu/alu/reg_data_reg[27]_i_47_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  cpu/alu/reg_data_reg[27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.618    cpu/alu/reg_data_reg[27]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  cpu/alu/reg_data_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.732    cpu/alu/reg_data_reg[27]_i_37_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.846 r  cpu/alu/reg_data_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.846    cpu/alu/reg_data_reg[27]_i_28_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.960 r  cpu/alu/reg_data_reg[27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.960    cpu/alu/reg_data_reg[27]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.117 r  cpu/alu/reg_data_reg[27]_i_11/CO[1]
                         net (fo=36, routed)          1.756    32.873    cpu/alu/data4[27]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.202 r  cpu/alu/reg_data[26]_i_53/O
                         net (fo=1, routed)           0.000    33.202    cpu/alu/reg_data[26]_i_53_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.752 r  cpu/alu/reg_data_reg[26]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.761    cpu/alu/reg_data_reg[26]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  cpu/alu/reg_data_reg[26]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.875    cpu/alu/reg_data_reg[26]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  cpu/alu/reg_data_reg[26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.989    cpu/alu/reg_data_reg[26]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  cpu/alu/reg_data_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.103    cpu/alu/reg_data_reg[26]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  cpu/alu/reg_data_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.217    cpu/alu/reg_data_reg[26]_i_26_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  cpu/alu/reg_data_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.331    cpu/alu/reg_data_reg[26]_i_21_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.445 r  cpu/alu/reg_data_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.445    cpu/alu/reg_data_reg[26]_i_16_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.559 r  cpu/alu/reg_data_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.559    cpu/alu/reg_data_reg[26]_i_13_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.716 r  cpu/alu/reg_data_reg[26]_i_9/CO[1]
                         net (fo=36, routed)          1.852    36.568    cpu/alu/data4[26]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    36.897 r  cpu/alu/reg_data[25]_i_54/O
                         net (fo=1, routed)           0.000    36.897    cpu/alu/reg_data[25]_i_54_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.447 r  cpu/alu/reg_data_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.447    cpu/alu/reg_data_reg[25]_i_47_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.561 r  cpu/alu/reg_data_reg[25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.561    cpu/alu/reg_data_reg[25]_i_42_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.675 r  cpu/alu/reg_data_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.675    cpu/alu/reg_data_reg[25]_i_37_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.789 r  cpu/alu/reg_data_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.789    cpu/alu/reg_data_reg[25]_i_32_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.903 r  cpu/alu/reg_data_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.903    cpu/alu/reg_data_reg[25]_i_27_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.017 r  cpu/alu/reg_data_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.017    cpu/alu/reg_data_reg[25]_i_22_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  cpu/alu/reg_data_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.131    cpu/alu/reg_data_reg[25]_i_17_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  cpu/alu/reg_data_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.245    cpu/alu/reg_data_reg[25]_i_14_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.402 r  cpu/alu/reg_data_reg[25]_i_9/CO[1]
                         net (fo=36, routed)          1.911    40.313    cpu/alu/data4[25]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.642 r  cpu/alu/reg_data[24]_i_40/O
                         net (fo=1, routed)           0.000    40.642    cpu/alu/reg_data[24]_i_40_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.192 r  cpu/alu/reg_data_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.192    cpu/alu/reg_data_reg[24]_i_32_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.306 r  cpu/alu/reg_data_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.306    cpu/alu/reg_data_reg[24]_i_27_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.420 r  cpu/alu/reg_data_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.420    cpu/alu/reg_data_reg[24]_i_22_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.534 r  cpu/alu/reg_data_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.534    cpu/alu/reg_data_reg[24]_i_17_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.648 r  cpu/alu/reg_data_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.648    cpu/alu/reg_data_reg[24]_i_14_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.805 r  cpu/alu/reg_data_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.243    44.049    cpu/alu/data4[24]
    SLICE_X45Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.378 r  cpu/alu/reg_data[23]_i_69/O
                         net (fo=1, routed)           0.000    44.378    cpu/alu/reg_data[23]_i_69_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.928 r  cpu/alu/reg_data_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.928    cpu/alu/reg_data_reg[23]_i_62_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.042 r  cpu/alu/reg_data_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.009    45.051    cpu/alu/reg_data_reg[23]_i_57_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.165 r  cpu/alu/reg_data_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.165    cpu/alu/reg_data_reg[23]_i_52_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.279 r  cpu/alu/reg_data_reg[23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.279    cpu/alu/reg_data_reg[23]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.393 r  cpu/alu/reg_data_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.393    cpu/alu/reg_data_reg[23]_i_42_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.507 r  cpu/alu/reg_data_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.507    cpu/alu/reg_data_reg[23]_i_37_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.621 r  cpu/alu/reg_data_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.621    cpu/alu/reg_data_reg[23]_i_28_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.735 r  cpu/alu/reg_data_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.735    cpu/alu/reg_data_reg[23]_i_24_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.892 r  cpu/alu/reg_data_reg[23]_i_11/CO[1]
                         net (fo=36, routed)          2.057    47.949    cpu/alu/data4[23]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.329    48.278 r  cpu/alu/reg_data[22]_i_55/O
                         net (fo=1, routed)           0.000    48.278    cpu/alu/reg_data[22]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.828 r  cpu/alu/reg_data_reg[22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.828    cpu/alu/reg_data_reg[22]_i_48_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  cpu/alu/reg_data_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.951    cpu/alu/reg_data_reg[22]_i_43_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.065 r  cpu/alu/reg_data_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.065    cpu/alu/reg_data_reg[22]_i_38_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.179 r  cpu/alu/reg_data_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.179    cpu/alu/reg_data_reg[22]_i_33_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.293 r  cpu/alu/reg_data_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.293    cpu/alu/reg_data_reg[22]_i_28_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.407 r  cpu/alu/reg_data_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.407    cpu/alu/reg_data_reg[22]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.521 r  cpu/alu/reg_data_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.521    cpu/alu/reg_data_reg[22]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.635 r  cpu/alu/reg_data_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.635    cpu/alu/reg_data_reg[22]_i_15_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.792 r  cpu/alu/reg_data_reg[22]_i_9/CO[1]
                         net (fo=36, routed)          2.264    52.056    cpu/alu/data4[22]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.329    52.385 r  cpu/alu/reg_data[21]_i_55/O
                         net (fo=1, routed)           0.000    52.385    cpu/alu/reg_data[21]_i_55_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.935 r  cpu/alu/reg_data_reg[21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.935    cpu/alu/reg_data_reg[21]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.049 r  cpu/alu/reg_data_reg[21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.049    cpu/alu/reg_data_reg[21]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.163 r  cpu/alu/reg_data_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.163    cpu/alu/reg_data_reg[21]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.277 r  cpu/alu/reg_data_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.277    cpu/alu/reg_data_reg[21]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.391 r  cpu/alu/reg_data_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.391    cpu/alu/reg_data_reg[21]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.505 r  cpu/alu/reg_data_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.505    cpu/alu/reg_data_reg[21]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.619 r  cpu/alu/reg_data_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.619    cpu/alu/reg_data_reg[21]_i_18_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.733 r  cpu/alu/reg_data_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.733    cpu/alu/reg_data_reg[21]_i_15_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.890 r  cpu/alu/reg_data_reg[21]_i_9/CO[1]
                         net (fo=36, routed)          2.241    56.131    cpu/alu/data4[21]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.329    56.460 r  cpu/alu/reg_data[20]_i_52/O
                         net (fo=1, routed)           0.000    56.460    cpu/alu/reg_data[20]_i_52_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.992 r  cpu/alu/reg_data_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.992    cpu/alu/reg_data_reg[20]_i_43_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  cpu/alu/reg_data_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.106    cpu/alu/reg_data_reg[20]_i_38_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  cpu/alu/reg_data_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.220    cpu/alu/reg_data_reg[20]_i_33_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  cpu/alu/reg_data_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.334    cpu/alu/reg_data_reg[20]_i_28_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  cpu/alu/reg_data_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.448    cpu/alu/reg_data_reg[20]_i_23_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  cpu/alu/reg_data_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.562    cpu/alu/reg_data_reg[20]_i_18_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.676 r  cpu/alu/reg_data_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.676    cpu/alu/reg_data_reg[20]_i_15_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.833 r  cpu/alu/reg_data_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          2.416    60.249    cpu/alu/data4[20]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.578 r  cpu/alu/reg_data[19]_i_68/O
                         net (fo=1, routed)           0.000    60.578    cpu/alu/reg_data[19]_i_68_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.979 r  cpu/alu/reg_data_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    60.979    cpu/alu/reg_data_reg[19]_i_63_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.093 r  cpu/alu/reg_data_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.009    61.102    cpu/alu/reg_data_reg[19]_i_58_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.216 r  cpu/alu/reg_data_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.216    cpu/alu/reg_data_reg[19]_i_53_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.330 r  cpu/alu/reg_data_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.330    cpu/alu/reg_data_reg[19]_i_48_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.444 r  cpu/alu/reg_data_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.444    cpu/alu/reg_data_reg[19]_i_43_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.558 r  cpu/alu/reg_data_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.558    cpu/alu/reg_data_reg[19]_i_38_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.672 r  cpu/alu/reg_data_reg[19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.672    cpu/alu/reg_data_reg[19]_i_29_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.786 r  cpu/alu/reg_data_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.786    cpu/alu/reg_data_reg[19]_i_25_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.943 r  cpu/alu/reg_data_reg[19]_i_11/CO[1]
                         net (fo=36, routed)          2.201    64.144    cpu/alu/data4[19]
    SLICE_X21Y22         LUT3 (Prop_lut3_I0_O)        0.329    64.473 r  cpu/alu/reg_data[18]_i_55/O
                         net (fo=1, routed)           0.000    64.473    cpu/alu/reg_data[18]_i_55_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.023 r  cpu/alu/reg_data_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.023    cpu/alu/reg_data_reg[18]_i_48_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.137 r  cpu/alu/reg_data_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.137    cpu/alu/reg_data_reg[18]_i_43_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.251 r  cpu/alu/reg_data_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    65.260    cpu/alu/reg_data_reg[18]_i_38_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.374 r  cpu/alu/reg_data_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.374    cpu/alu/reg_data_reg[18]_i_33_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.488 r  cpu/alu/reg_data_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.488    cpu/alu/reg_data_reg[18]_i_28_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.602 r  cpu/alu/reg_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.602    cpu/alu/reg_data_reg[18]_i_23_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.716 r  cpu/alu/reg_data_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.716    cpu/alu/reg_data_reg[18]_i_18_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.830 r  cpu/alu/reg_data_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.830    cpu/alu/reg_data_reg[18]_i_15_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.987 r  cpu/alu/reg_data_reg[18]_i_9/CO[1]
                         net (fo=36, routed)          2.248    68.235    cpu/alu/data4[18]
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.329    68.564 r  cpu/alu/reg_data[17]_i_55/O
                         net (fo=1, routed)           0.000    68.564    cpu/alu/reg_data[17]_i_55_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.114 r  cpu/alu/reg_data_reg[17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.114    cpu/alu/reg_data_reg[17]_i_48_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.228 r  cpu/alu/reg_data_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.228    cpu/alu/reg_data_reg[17]_i_43_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.342 r  cpu/alu/reg_data_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.342    cpu/alu/reg_data_reg[17]_i_38_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.456 r  cpu/alu/reg_data_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    69.465    cpu/alu/reg_data_reg[17]_i_33_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.579 r  cpu/alu/reg_data_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.579    cpu/alu/reg_data_reg[17]_i_28_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.693 r  cpu/alu/reg_data_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.693    cpu/alu/reg_data_reg[17]_i_23_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.807 r  cpu/alu/reg_data_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.807    cpu/alu/reg_data_reg[17]_i_18_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  cpu/alu/reg_data_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.921    cpu/alu/reg_data_reg[17]_i_15_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.078 r  cpu/alu/reg_data_reg[17]_i_9/CO[1]
                         net (fo=36, routed)          1.808    71.885    cpu/alu/data4[17]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329    72.214 r  cpu/alu/reg_data[16]_i_55/O
                         net (fo=1, routed)           0.000    72.214    cpu/alu/reg_data[16]_i_55_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.764 r  cpu/alu/reg_data_reg[16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.764    cpu/alu/reg_data_reg[16]_i_48_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.878 r  cpu/alu/reg_data_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.878    cpu/alu/reg_data_reg[16]_i_43_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.992 r  cpu/alu/reg_data_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.992    cpu/alu/reg_data_reg[16]_i_38_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.106 r  cpu/alu/reg_data_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.106    cpu/alu/reg_data_reg[16]_i_33_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.220 r  cpu/alu/reg_data_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    73.229    cpu/alu/reg_data_reg[16]_i_28_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.343 r  cpu/alu/reg_data_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.343    cpu/alu/reg_data_reg[16]_i_23_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.457 r  cpu/alu/reg_data_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.457    cpu/alu/reg_data_reg[16]_i_18_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.571 r  cpu/alu/reg_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.571    cpu/alu/reg_data_reg[16]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.728 r  cpu/alu/reg_data_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.275    76.003    cpu/alu/data4[16]
    SLICE_X25Y19         LUT3 (Prop_lut3_I0_O)        0.329    76.332 r  cpu/alu/reg_data[15]_i_64/O
                         net (fo=1, routed)           0.000    76.332    cpu/alu/reg_data[15]_i_64_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.882 r  cpu/alu/reg_data_reg[15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.882    cpu/alu/reg_data_reg[15]_i_57_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.996 r  cpu/alu/reg_data_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.996    cpu/alu/reg_data_reg[15]_i_52_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.110 r  cpu/alu/reg_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.110    cpu/alu/reg_data_reg[15]_i_47_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.224 r  cpu/alu/reg_data_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    77.224    cpu/alu/reg_data_reg[15]_i_42_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.338 r  cpu/alu/reg_data_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.338    cpu/alu/reg_data_reg[15]_i_37_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.452 r  cpu/alu/reg_data_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.009    77.461    cpu/alu/reg_data_reg[15]_i_32_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.575 r  cpu/alu/reg_data_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    77.575    cpu/alu/reg_data_reg[15]_i_23_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.689 r  cpu/alu/reg_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/reg_data_reg[15]_i_19_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.846 r  cpu/alu/reg_data_reg[15]_i_10/CO[1]
                         net (fo=36, routed)          1.813    79.660    cpu/alu/data4[15]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    79.989 r  cpu/alu/reg_data[14]_i_54/O
                         net (fo=1, routed)           0.000    79.989    cpu/alu/reg_data[14]_i_54_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.539 r  cpu/alu/reg_data_reg[14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.539    cpu/alu/reg_data_reg[14]_i_47_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.653 r  cpu/alu/reg_data_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.653    cpu/alu/reg_data_reg[14]_i_42_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.767 r  cpu/alu/reg_data_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    80.776    cpu/alu/reg_data_reg[14]_i_37_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.890 r  cpu/alu/reg_data_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.890    cpu/alu/reg_data_reg[14]_i_32_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  cpu/alu/reg_data_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    81.004    cpu/alu/reg_data_reg[14]_i_27_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  cpu/alu/reg_data_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    81.118    cpu/alu/reg_data_reg[14]_i_22_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  cpu/alu/reg_data_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.232    cpu/alu/reg_data_reg[14]_i_17_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  cpu/alu/reg_data_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.346    cpu/alu/reg_data_reg[14]_i_14_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.503 r  cpu/alu/reg_data_reg[14]_i_9/CO[1]
                         net (fo=36, routed)          2.320    83.822    cpu/alu/data4[14]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.329    84.151 r  cpu/alu/reg_data[13]_i_53/O
                         net (fo=1, routed)           0.000    84.151    cpu/alu/reg_data[13]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.549 r  cpu/alu/reg_data_reg[13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.549    cpu/alu/reg_data_reg[13]_i_47_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.663 r  cpu/alu/reg_data_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.663    cpu/alu/reg_data_reg[13]_i_42_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.777 r  cpu/alu/reg_data_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.777    cpu/alu/reg_data_reg[13]_i_37_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.891 r  cpu/alu/reg_data_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.891    cpu/alu/reg_data_reg[13]_i_32_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.005 r  cpu/alu/reg_data_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.005    cpu/alu/reg_data_reg[13]_i_27_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.119 r  cpu/alu/reg_data_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.009    85.128    cpu/alu/reg_data_reg[13]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.242 r  cpu/alu/reg_data_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.242    cpu/alu/reg_data_reg[13]_i_17_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.356 r  cpu/alu/reg_data_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.356    cpu/alu/reg_data_reg[13]_i_14_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.513 r  cpu/alu/reg_data_reg[13]_i_9/CO[1]
                         net (fo=36, routed)          2.113    87.626    cpu/alu/data4[13]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    87.955 r  cpu/alu/reg_data[12]_i_54/O
                         net (fo=1, routed)           0.000    87.955    cpu/alu/reg_data[12]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.505 r  cpu/alu/reg_data_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.505    cpu/alu/reg_data_reg[12]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.619 r  cpu/alu/reg_data_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.619    cpu/alu/reg_data_reg[12]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.733 r  cpu/alu/reg_data_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.733    cpu/alu/reg_data_reg[12]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.847 r  cpu/alu/reg_data_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.847    cpu/alu/reg_data_reg[12]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.961 r  cpu/alu/reg_data_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    88.961    cpu/alu/reg_data_reg[12]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.075 r  cpu/alu/reg_data_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.009    89.084    cpu/alu/reg_data_reg[12]_i_22_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.198 r  cpu/alu/reg_data_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    89.198    cpu/alu/reg_data_reg[12]_i_17_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.312 r  cpu/alu/reg_data_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.312    cpu/alu/reg_data_reg[12]_i_14_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.469 r  cpu/alu/reg_data_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.130    91.599    cpu/alu/data4[12]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    91.928 r  cpu/alu/reg_data[11]_i_64/O
                         net (fo=1, routed)           0.000    91.928    cpu/alu/reg_data[11]_i_64_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.478 r  cpu/alu/reg_data_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    92.478    cpu/alu/reg_data_reg[11]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.592 r  cpu/alu/reg_data_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    92.592    cpu/alu/reg_data_reg[11]_i_52_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.706 r  cpu/alu/reg_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.706    cpu/alu/reg_data_reg[11]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.820 r  cpu/alu/reg_data_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.820    cpu/alu/reg_data_reg[11]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.934 r  cpu/alu/reg_data_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.934    cpu/alu/reg_data_reg[11]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.048 r  cpu/alu/reg_data_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.009    93.057    cpu/alu/reg_data_reg[11]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  cpu/alu/reg_data_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    93.171    cpu/alu/reg_data_reg[11]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.285 r  cpu/alu/reg_data_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.285    cpu/alu/reg_data_reg[11]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.442 r  cpu/alu/reg_data_reg[11]_i_10/CO[1]
                         net (fo=36, routed)          2.575    96.017    cpu/alu/data4[11]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    96.346 r  cpu/alu/reg_data[10]_i_50/O
                         net (fo=1, routed)           0.000    96.346    cpu/alu/reg_data[10]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.878 r  cpu/alu/reg_data_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    96.878    cpu/alu/reg_data_reg[10]_i_41_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.992 r  cpu/alu/reg_data_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    96.992    cpu/alu/reg_data_reg[10]_i_36_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.105 r  cpu/alu/reg_data_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.105    cpu/alu/reg_data_reg[10]_i_31_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.219 r  cpu/alu/reg_data_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.219    cpu/alu/reg_data_reg[10]_i_26_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.333 r  cpu/alu/reg_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.009    97.343    cpu/alu/reg_data_reg[10]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.457 r  cpu/alu/reg_data_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.457    cpu/alu/reg_data_reg[10]_i_16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.571 r  cpu/alu/reg_data_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    97.571    cpu/alu/reg_data_reg[10]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.728 r  cpu/alu/reg_data_reg[10]_i_9/CO[1]
                         net (fo=36, routed)          2.124    99.852    cpu/alu/data4[10]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329   100.181 r  cpu/alu/reg_data[9]_i_53/O
                         net (fo=1, routed)           0.000   100.181    cpu/alu/reg_data[9]_i_53_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.731 r  cpu/alu/reg_data_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.731    cpu/alu/reg_data_reg[9]_i_46_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  cpu/alu/reg_data_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.845    cpu/alu/reg_data_reg[9]_i_41_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  cpu/alu/reg_data_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.959    cpu/alu/reg_data_reg[9]_i_36_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  cpu/alu/reg_data_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.073    cpu/alu/reg_data_reg[9]_i_31_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  cpu/alu/reg_data_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.187    cpu/alu/reg_data_reg[9]_i_26_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  cpu/alu/reg_data_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.009   101.310    cpu/alu/reg_data_reg[9]_i_21_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.424 r  cpu/alu/reg_data_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.424    cpu/alu/reg_data_reg[9]_i_16_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.538 r  cpu/alu/reg_data_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.538    cpu/alu/reg_data_reg[9]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.695 r  cpu/alu/reg_data_reg[9]_i_9/CO[1]
                         net (fo=36, routed)          2.314   104.009    cpu/alu/data4[9]
    SLICE_X23Y18         LUT3 (Prop_lut3_I0_O)        0.329   104.338 r  cpu/alu/reg_data[8]_i_54/O
                         net (fo=1, routed)           0.000   104.338    cpu/alu/reg_data[8]_i_54_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.888 r  cpu/alu/reg_data_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   104.888    cpu/alu/reg_data_reg[8]_i_47_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.002 r  cpu/alu/reg_data_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000   105.002    cpu/alu/reg_data_reg[8]_i_42_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.116 r  cpu/alu/reg_data_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000   105.116    cpu/alu/reg_data_reg[8]_i_37_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.230 r  cpu/alu/reg_data_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000   105.230    cpu/alu/reg_data_reg[8]_i_32_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.344 r  cpu/alu/reg_data_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000   105.344    cpu/alu/reg_data_reg[8]_i_27_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.458 r  cpu/alu/reg_data_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   105.458    cpu/alu/reg_data_reg[8]_i_22_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.572 r  cpu/alu/reg_data_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.009   105.581    cpu/alu/reg_data_reg[8]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.695 r  cpu/alu/reg_data_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.695    cpu/alu/reg_data_reg[8]_i_14_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.852 r  cpu/alu/reg_data_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          2.095   107.947    cpu/alu/data4[8]
    SLICE_X22Y17         LUT3 (Prop_lut3_I0_O)        0.329   108.276 r  cpu/alu/reg_data[7]_i_63/O
                         net (fo=1, routed)           0.000   108.276    cpu/alu/reg_data[7]_i_63_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.826 r  cpu/alu/reg_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   108.826    cpu/alu/reg_data_reg[7]_i_56_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.940 r  cpu/alu/reg_data_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   108.940    cpu/alu/reg_data_reg[7]_i_51_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.054 r  cpu/alu/reg_data_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   109.054    cpu/alu/reg_data_reg[7]_i_46_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.168 r  cpu/alu/reg_data_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   109.168    cpu/alu/reg_data_reg[7]_i_41_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.282 r  cpu/alu/reg_data_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   109.282    cpu/alu/reg_data_reg[7]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.396 r  cpu/alu/reg_data_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000   109.396    cpu/alu/reg_data_reg[7]_i_31_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.510 r  cpu/alu/reg_data_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   109.510    cpu/alu/reg_data_reg[7]_i_22_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.624 r  cpu/alu/reg_data_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.009   109.633    cpu/alu/reg_data_reg[7]_i_18_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   109.790 r  cpu/alu/reg_data_reg[7]_i_10/CO[1]
                         net (fo=36, routed)          2.088   111.878    cpu/alu/data4[7]
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.329   112.207 r  cpu/alu/reg_data[6]_i_52/O
                         net (fo=1, routed)           0.000   112.207    cpu/alu/reg_data[6]_i_52_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.757 r  cpu/alu/reg_data_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.757    cpu/alu/reg_data_reg[6]_i_45_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.871 r  cpu/alu/reg_data_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000   112.871    cpu/alu/reg_data_reg[6]_i_40_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.985 r  cpu/alu/reg_data_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000   112.985    cpu/alu/reg_data_reg[6]_i_35_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.099 r  cpu/alu/reg_data_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000   113.099    cpu/alu/reg_data_reg[6]_i_30_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.213 r  cpu/alu/reg_data_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000   113.213    cpu/alu/reg_data_reg[6]_i_25_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.327 r  cpu/alu/reg_data_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.327    cpu/alu/reg_data_reg[6]_i_20_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.441 r  cpu/alu/reg_data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.441    cpu/alu/reg_data_reg[6]_i_15_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.555 r  cpu/alu/reg_data_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.009   113.564    cpu/alu/reg_data_reg[6]_i_12_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.721 r  cpu/alu/reg_data_reg[6]_i_9/CO[1]
                         net (fo=36, routed)          2.261   115.981    cpu/alu/data4[6]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329   116.310 r  cpu/alu/reg_data[5]_i_50/O
                         net (fo=1, routed)           0.000   116.310    cpu/alu/reg_data[5]_i_50_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   116.711 r  cpu/alu/reg_data_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000   116.711    cpu/alu/reg_data_reg[5]_i_45_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.825 r  cpu/alu/reg_data_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000   116.825    cpu/alu/reg_data_reg[5]_i_40_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.939 r  cpu/alu/reg_data_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000   116.939    cpu/alu/reg_data_reg[5]_i_35_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.053 r  cpu/alu/reg_data_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000   117.053    cpu/alu/reg_data_reg[5]_i_30_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.167 r  cpu/alu/reg_data_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000   117.167    cpu/alu/reg_data_reg[5]_i_25_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.281 r  cpu/alu/reg_data_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000   117.281    cpu/alu/reg_data_reg[5]_i_20_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.395 r  cpu/alu/reg_data_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   117.395    cpu/alu/reg_data_reg[5]_i_15_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.509 r  cpu/alu/reg_data_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000   117.509    cpu/alu/reg_data_reg[5]_i_12_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   117.666 r  cpu/alu/reg_data_reg[5]_i_9/CO[1]
                         net (fo=36, routed)          2.043   119.709    cpu/alu/data4[5]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329   120.038 r  cpu/alu/reg_data[4]_i_51/O
                         net (fo=1, routed)           0.000   120.038    cpu/alu/reg_data[4]_i_51_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   120.418 r  cpu/alu/reg_data_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000   120.418    cpu/alu/reg_data_reg[4]_i_45_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.535 r  cpu/alu/reg_data_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000   120.535    cpu/alu/reg_data_reg[4]_i_40_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.652 r  cpu/alu/reg_data_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000   120.652    cpu/alu/reg_data_reg[4]_i_35_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.769 r  cpu/alu/reg_data_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000   120.769    cpu/alu/reg_data_reg[4]_i_30_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.886 r  cpu/alu/reg_data_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000   120.886    cpu/alu/reg_data_reg[4]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.003 r  cpu/alu/reg_data_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   121.003    cpu/alu/reg_data_reg[4]_i_20_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.120 r  cpu/alu/reg_data_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   121.120    cpu/alu/reg_data_reg[4]_i_15_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.237 r  cpu/alu/reg_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000   121.237    cpu/alu/reg_data_reg[4]_i_12_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   121.394 r  cpu/alu/reg_data_reg[4]_i_9/CO[1]
                         net (fo=36, routed)          2.450   123.844    cpu/alu/data4[4]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.332   124.176 r  cpu/alu/reg_data[3]_i_53/O
                         net (fo=1, routed)           0.000   124.176    cpu/alu/reg_data[3]_i_53_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.726 r  cpu/alu/reg_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   124.726    cpu/alu/reg_data_reg[3]_i_45_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.840 r  cpu/alu/reg_data_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   124.840    cpu/alu/reg_data_reg[3]_i_40_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.954 r  cpu/alu/reg_data_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   124.954    cpu/alu/reg_data_reg[3]_i_35_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.068 r  cpu/alu/reg_data_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000   125.068    cpu/alu/reg_data_reg[3]_i_30_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.182 r  cpu/alu/reg_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   125.182    cpu/alu/reg_data_reg[3]_i_25_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.296 r  cpu/alu/reg_data_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   125.296    cpu/alu/reg_data_reg[3]_i_20_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.410 r  cpu/alu/reg_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000   125.410    cpu/alu/reg_data_reg[3]_i_17_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   125.567 r  cpu/alu/reg_data_reg[3]_i_10/CO[1]
                         net (fo=36, routed)          1.520   127.087    cpu/ID_EX/locker_ALUop/regi/data4[3]
    SLICE_X26Y17         LUT6 (Prop_lut6_I1_O)        0.329   127.416 r  cpu/ID_EX/locker_ALUop/regi/reg_data[3]_i_5__1/O
                         net (fo=1, routed)           0.667   128.083    cpu/ID_EX/locker_ALUop/regi/reg_data[3]_i_5__1_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I5_O)        0.124   128.207 r  cpu/ID_EX/locker_ALUop/regi/reg_data[3]_i_1__2/O
                         net (fo=4, routed)           1.149   129.356    cpu/EX_MEM/locker_ALUResult/regi/EX_Result[3]
    SLICE_X28Y16         FDRE                                         r  cpu/EX_MEM/locker_ALUResult/regi/reg_data_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/MEM_WB/locker_PCP4/regi/reg_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE                         0.000     0.000 r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[25]/C
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[25]/Q
                         net (fo=1, routed)           0.059     0.187    cpu/MEM_WB/locker_PCP4/regi/MEM_PCP4[25]
    SLICE_X28Y36         FDRE                                         r  cpu/MEM_WB/locker_PCP4/regi/reg_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/MEM_WB/locker_PCP4/regi/reg_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE                         0.000     0.000 r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[24]/C
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[24]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/MEM_WB/locker_PCP4/regi/MEM_PCP4[24]
    SLICE_X31Y37         FDRE                                         r  cpu/MEM_WB/locker_PCP4/regi/reg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_R21/regi/reg_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_LED/reg_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_R21/regi/reg_data_reg[14]/C
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/MEM_WB/locker_R21/regi/reg_data_reg[14]/Q
                         net (fo=1, routed)           0.102     0.243    cpu/register_LED/WB_R2[14]
    SLICE_X21Y37         FDRE                                         r  cpu/register_LED/reg_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX/locker_PCP4/regi/reg_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[12]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[12]/Q
                         net (fo=1, routed)           0.102     0.243    cpu/EX_MEM/locker_PCP4/regi/EX_PCP4[11]
    SLICE_X32Y32         FDRE                                         r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX/locker_PCP4/regi/reg_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[13]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[13]/Q
                         net (fo=1, routed)           0.102     0.243    cpu/EX_MEM/locker_PCP4/regi/EX_PCP4[12]
    SLICE_X32Y32         FDRE                                         r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID/locker_PCP4/regi/reg_data_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ID_EX/locker_PCP4/regi/reg_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE                         0.000     0.000 r  cpu/IF_ID/locker_PCP4/regi/reg_data_reg[11]/C
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/IF_ID/locker_PCP4/regi/reg_data_reg[11]/Q
                         net (fo=1, routed)           0.103     0.244    cpu/ID_EX/locker_PCP4/regi/ID_PCP4[9]
    SLICE_X25Y32         FDRE                                         r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_R21/regi/reg_data_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_LED/reg_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_R21/regi/reg_data_reg[19]/C
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/MEM_WB/locker_R21/regi/reg_data_reg[19]/Q
                         net (fo=1, routed)           0.103     0.244    cpu/register_LED/WB_R2[19]
    SLICE_X21Y37         FDRE                                         r  cpu/register_LED/reg_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB/locker_R21/regi/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_LED/reg_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE                         0.000     0.000 r  cpu/MEM_WB/locker_R21/regi/reg_data_reg[17]/C
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/MEM_WB/locker_R21/regi/reg_data_reg[17]/Q
                         net (fo=1, routed)           0.103     0.244    cpu/register_LED/WB_R2[17]
    SLICE_X21Y37         FDRE                                         r  cpu/register_LED/reg_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX/locker_PCP4/regi/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.330%)  route 0.105ns (42.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[17]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[17]/Q
                         net (fo=1, routed)           0.105     0.246    cpu/EX_MEM/locker_PCP4/regi/EX_PCP4[16]
    SLICE_X32Y32         FDRE                                         r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX/locker_PCP4/regi/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.546%)  route 0.120ns (48.454%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[29]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/ID_EX/locker_PCP4/regi/reg_data_reg[29]/Q
                         net (fo=1, routed)           0.120     0.248    cpu/EX_MEM/locker_PCP4/regi/EX_PCP4[28]
    SLICE_X31Y37         FDRE                                         r  cpu/EX_MEM/locker_PCP4/regi/reg_data_reg[29]/D
  -------------------------------------------------------------------    -------------------





