# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do quad_count_testbench.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_quad_count
# -- Compiling architecture behavioral of period_quad_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity quad_count_testbench
# -- Compiling architecture behavioral of quad_count_testbench
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_quad_count
# vsim -t 1ps quad_count_testbench 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.quad_count_testbench(behavioral)
# Loading work.period_quad_count(behavioral)
# .wave
# .structure
# .signals
run
add wave sim:/quad_count_testbench/sync24_generation/count1
add wave sim:/quad_count_testbench/sync24_generation/count2
add wave sim:/quad_count_testbench/sync24_generation/count3
add wave sim:/quad_count_testbench/sync24_generation/count4
add wave sim:/quad_count_testbench/sync24_generation/count1_zero
add wave sim:/quad_count_testbench/sync24_generation/count2_zero
add wave sim:/quad_count_testbench/sync24_generation/count3_zero
add wave sim:/quad_count_testbench/sync24_generation/count4_zero
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/quad_count/period_quad_count.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_quad_count
# -- Compiling architecture behavioral of period_quad_count
# ** Error: F:/PT8611/Xilinx/fpga_version/v5_debug/quad_count/period_quad_count.vhd(135): No feasible entries for infix op: "and".
# ** Error: F:/PT8611/Xilinx/fpga_version/v5_debug/quad_count/period_quad_count.vhd(135): Bad expression.
# ** Error: F:/PT8611/Xilinx/fpga_version/v5_debug/quad_count/period_quad_count.vhd(135): Type error resolving infix expression.
# ** Error: F:/PT8611/Xilinx/fpga_version/v5_debug/quad_count/period_quad_count.vhd(166): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/quad_count/period_quad_count.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_quad_count
# -- Compiling architecture behavioral of period_quad_count
