Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ed7a2443fae048ad9cadc618f9c222ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_i2c_tmp3_fsm_behav xil_defaultlib.tb_i2c_tmp3_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.i2c_tmp3_fsm
Compiling module xil_defaultlib.tb_i2c_tmp3_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i2c_tmp3_fsm_behav
