# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../dnair_project.srcs/sources_1/imports/Counter/Structures.v" \
"../../../../dnair_project.srcs/sources_1/imports/Counter/Control.v" \
"../../../../dnair_project.srcs/sources_1/imports/Counter/Registers.v" \
"../../../../dnair_project.srcs/sources_1/imports/Counter/UART.v" \
"../../../../dnair_project.srcs/sources_1/imports/Counter/UART_Packets.v" \
"../../../../dnair_project.srcs/sources_1/imports/Counter/UART_wrapper.v" \
"../../../../dnair_project.srcs/sources_1/imports/Counter/UART_wrapper_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
