
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	401930 <__fxstatat@plt+0x60>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <mbrtowc@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 41a000 <__fxstatat@plt+0x18730>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <mbrtowc@plt>:
  401520:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <memcpy@plt>:
  401530:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <memmove@plt>:
  401540:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <_exit@plt>:
  401550:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <error@plt>:
  401580:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <fchdir@plt>:
  401590:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <__cxa_atexit@plt>:
  4015a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <qsort@plt>:
  4015b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <lseek@plt>:
  4015c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__fpending@plt>:
  4015d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <fclose@plt>:
  4015f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <nl_langinfo@plt>:
  401600:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <malloc@plt>:
  401610:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <open@plt>:
  401620:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <__printf_chk@plt>:
  401660:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <fstatfs@plt>:
  401670:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <memset@plt>:
  401680:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <calloc@plt>:
  401690:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <bcmp@plt>:
  4016a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <readdir@plt>:
  4016b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <realloc@plt>:
  4016c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <closedir@plt>:
  4016d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <close@plt>:
  4016e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <strrchr@plt>:
  4016f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <__gmon_start__@plt>:
  401700:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <fdopendir@plt>:
  401710:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <abort@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <mbsinit@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <textdomain@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <getopt_long@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__fprintf_chk@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strcmp@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <fseeko@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <__ctype_get_mb_cur_max@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <fwrite@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <fcntl@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <fflush@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <dirfd@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <__lxstat@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <__fxstat@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <fputs_unlocked@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <__freading@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <iswprint@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <umask@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <openat@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <__assert_fail@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <__errno_location@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <__xstat@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <fchmodat@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <setlocale@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <__fxstatat@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

Disassembly of section .text:

00000000004018e0 <.text>:
  4018e0:	mov	x29, #0x0                   	// #0
  4018e4:	mov	x30, #0x0                   	// #0
  4018e8:	mov	x5, x0
  4018ec:	ldr	x1, [sp]
  4018f0:	add	x2, sp, #0x8
  4018f4:	mov	x6, sp
  4018f8:	movz	x0, #0x0, lsl #48
  4018fc:	movk	x0, #0x0, lsl #32
  401900:	movk	x0, #0x40, lsl #16
  401904:	movk	x0, #0x1c98
  401908:	movz	x3, #0x0, lsl #48
  40190c:	movk	x3, #0x0, lsl #32
  401910:	movk	x3, #0x40, lsl #16
  401914:	movk	x3, #0x9300
  401918:	movz	x4, #0x0, lsl #48
  40191c:	movk	x4, #0x0, lsl #32
  401920:	movk	x4, #0x40, lsl #16
  401924:	movk	x4, #0x9380
  401928:	bl	401650 <__libc_start_main@plt>
  40192c:	bl	401720 <abort@plt>
  401930:	adrp	x0, 41a000 <__fxstatat@plt+0x18730>
  401934:	ldr	x0, [x0, #4064]
  401938:	cbz	x0, 401940 <__fxstatat@plt+0x70>
  40193c:	b	401700 <__gmon_start__@plt>
  401940:	ret
  401944:	nop
  401948:	adrp	x0, 41b000 <__fxstatat@plt+0x19730>
  40194c:	add	x0, x0, #0x260
  401950:	adrp	x1, 41b000 <__fxstatat@plt+0x19730>
  401954:	add	x1, x1, #0x260
  401958:	cmp	x1, x0
  40195c:	b.eq	401974 <__fxstatat@plt+0xa4>  // b.none
  401960:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401964:	ldr	x1, [x1, #944]
  401968:	cbz	x1, 401974 <__fxstatat@plt+0xa4>
  40196c:	mov	x16, x1
  401970:	br	x16
  401974:	ret
  401978:	adrp	x0, 41b000 <__fxstatat@plt+0x19730>
  40197c:	add	x0, x0, #0x260
  401980:	adrp	x1, 41b000 <__fxstatat@plt+0x19730>
  401984:	add	x1, x1, #0x260
  401988:	sub	x1, x1, x0
  40198c:	lsr	x2, x1, #63
  401990:	add	x1, x2, x1, asr #3
  401994:	cmp	xzr, x1, asr #1
  401998:	asr	x1, x1, #1
  40199c:	b.eq	4019b4 <__fxstatat@plt+0xe4>  // b.none
  4019a0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4019a4:	ldr	x2, [x2, #952]
  4019a8:	cbz	x2, 4019b4 <__fxstatat@plt+0xe4>
  4019ac:	mov	x16, x2
  4019b0:	br	x16
  4019b4:	ret
  4019b8:	stp	x29, x30, [sp, #-32]!
  4019bc:	mov	x29, sp
  4019c0:	str	x19, [sp, #16]
  4019c4:	adrp	x19, 41b000 <__fxstatat@plt+0x19730>
  4019c8:	ldrb	w0, [x19, #656]
  4019cc:	cbnz	w0, 4019dc <__fxstatat@plt+0x10c>
  4019d0:	bl	401948 <__fxstatat@plt+0x78>
  4019d4:	mov	w0, #0x1                   	// #1
  4019d8:	strb	w0, [x19, #656]
  4019dc:	ldr	x19, [sp, #16]
  4019e0:	ldp	x29, x30, [sp], #32
  4019e4:	ret
  4019e8:	b	401978 <__fxstatat@plt+0xa8>
  4019ec:	sub	sp, sp, #0xa0
  4019f0:	stp	x20, x19, [sp, #144]
  4019f4:	mov	w19, w0
  4019f8:	stp	x29, x30, [sp, #112]
  4019fc:	stp	x22, x21, [sp, #128]
  401a00:	add	x29, sp, #0x70
  401a04:	cbnz	w0, 401c5c <__fxstatat@plt+0x38c>
  401a08:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a0c:	add	x1, x1, #0x7cf
  401a10:	mov	w2, #0x5                   	// #5
  401a14:	mov	x0, xzr
  401a18:	bl	401820 <dcgettext@plt>
  401a1c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401a20:	ldr	x2, [x8, #720]
  401a24:	mov	x1, x0
  401a28:	mov	w0, #0x1                   	// #1
  401a2c:	mov	x3, x2
  401a30:	mov	x4, x2
  401a34:	bl	401660 <__printf_chk@plt>
  401a38:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a3c:	add	x1, x1, #0x856
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	mov	x0, xzr
  401a48:	bl	401820 <dcgettext@plt>
  401a4c:	adrp	x22, 41b000 <__fxstatat@plt+0x19730>
  401a50:	ldr	x1, [x22, #640]
  401a54:	bl	401830 <fputs_unlocked@plt>
  401a58:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a5c:	add	x1, x1, #0x8bf
  401a60:	mov	w2, #0x5                   	// #5
  401a64:	mov	x0, xzr
  401a68:	bl	401820 <dcgettext@plt>
  401a6c:	ldr	x1, [x22, #640]
  401a70:	bl	401830 <fputs_unlocked@plt>
  401a74:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a78:	add	x1, x1, #0x988
  401a7c:	mov	w2, #0x5                   	// #5
  401a80:	mov	x0, xzr
  401a84:	bl	401820 <dcgettext@plt>
  401a88:	ldr	x1, [x22, #640]
  401a8c:	bl	401830 <fputs_unlocked@plt>
  401a90:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a94:	add	x1, x1, #0xa08
  401a98:	mov	w2, #0x5                   	// #5
  401a9c:	mov	x0, xzr
  401aa0:	bl	401820 <dcgettext@plt>
  401aa4:	ldr	x1, [x22, #640]
  401aa8:	bl	401830 <fputs_unlocked@plt>
  401aac:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ab0:	add	x1, x1, #0xa4a
  401ab4:	mov	w2, #0x5                   	// #5
  401ab8:	mov	x0, xzr
  401abc:	bl	401820 <dcgettext@plt>
  401ac0:	ldr	x1, [x22, #640]
  401ac4:	bl	401830 <fputs_unlocked@plt>
  401ac8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401acc:	add	x1, x1, #0xa8d
  401ad0:	mov	w2, #0x5                   	// #5
  401ad4:	mov	x0, xzr
  401ad8:	bl	401820 <dcgettext@plt>
  401adc:	ldr	x1, [x22, #640]
  401ae0:	bl	401830 <fputs_unlocked@plt>
  401ae4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ae8:	add	x1, x1, #0xaba
  401aec:	mov	w2, #0x5                   	// #5
  401af0:	mov	x0, xzr
  401af4:	bl	401820 <dcgettext@plt>
  401af8:	ldr	x1, [x22, #640]
  401afc:	bl	401830 <fputs_unlocked@plt>
  401b00:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b04:	add	x1, x1, #0xaf0
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	mov	x0, xzr
  401b10:	bl	401820 <dcgettext@plt>
  401b14:	ldr	x1, [x22, #640]
  401b18:	bl	401830 <fputs_unlocked@plt>
  401b1c:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  401b20:	add	x8, x8, #0x738
  401b24:	ldp	q0, q1, [x8, #48]
  401b28:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b2c:	adrp	x20, 409000 <__fxstatat@plt+0x7730>
  401b30:	add	x1, x1, #0xc47
  401b34:	str	q0, [sp, #48]
  401b38:	ldp	q2, q0, [x8, #80]
  401b3c:	mov	x21, sp
  401b40:	add	x20, x20, #0xb3b
  401b44:	stp	q1, q2, [sp, #64]
  401b48:	ldr	q1, [x8]
  401b4c:	str	q0, [sp, #96]
  401b50:	ldp	q0, q3, [x8, #16]
  401b54:	stp	q1, q0, [sp]
  401b58:	str	q3, [sp, #32]
  401b5c:	mov	x0, x20
  401b60:	bl	401770 <strcmp@plt>
  401b64:	cbz	w0, 401b70 <__fxstatat@plt+0x2a0>
  401b68:	ldr	x1, [x21, #16]!
  401b6c:	cbnz	x1, 401b5c <__fxstatat@plt+0x28c>
  401b70:	ldr	x8, [x21, #8]
  401b74:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b78:	add	x1, x1, #0xca6
  401b7c:	mov	w2, #0x5                   	// #5
  401b80:	cmp	x8, #0x0
  401b84:	mov	x0, xzr
  401b88:	csel	x21, x20, x8, eq  // eq = none
  401b8c:	bl	401820 <dcgettext@plt>
  401b90:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401b94:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  401b98:	mov	x1, x0
  401b9c:	add	x2, x2, #0xb97
  401ba0:	add	x3, x3, #0xcbd
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	bl	401660 <__printf_chk@plt>
  401bac:	mov	w0, #0x5                   	// #5
  401bb0:	mov	x1, xzr
  401bb4:	bl	4018c0 <setlocale@plt>
  401bb8:	cbz	x0, 401bec <__fxstatat@plt+0x31c>
  401bbc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401bc0:	add	x1, x1, #0xce5
  401bc4:	mov	w2, #0x3                   	// #3
  401bc8:	bl	401630 <strncmp@plt>
  401bcc:	cbz	w0, 401bec <__fxstatat@plt+0x31c>
  401bd0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401bd4:	add	x1, x1, #0xce9
  401bd8:	mov	w2, #0x5                   	// #5
  401bdc:	mov	x0, xzr
  401be0:	bl	401820 <dcgettext@plt>
  401be4:	ldr	x1, [x22, #640]
  401be8:	bl	401830 <fputs_unlocked@plt>
  401bec:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401bf0:	add	x1, x1, #0xd30
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	mov	x0, xzr
  401bfc:	bl	401820 <dcgettext@plt>
  401c00:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401c04:	mov	x1, x0
  401c08:	add	x2, x2, #0xcbd
  401c0c:	mov	w0, #0x1                   	// #1
  401c10:	mov	x3, x20
  401c14:	bl	401660 <__printf_chk@plt>
  401c18:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401c1c:	add	x1, x1, #0xd4b
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x0, xzr
  401c28:	bl	401820 <dcgettext@plt>
  401c2c:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  401c30:	adrp	x9, 409000 <__fxstatat@plt+0x7730>
  401c34:	add	x8, x8, #0x8be
  401c38:	add	x9, x9, #0xc63
  401c3c:	cmp	x21, x20
  401c40:	mov	x1, x0
  401c44:	csel	x3, x9, x8, eq  // eq = none
  401c48:	mov	w0, #0x1                   	// #1
  401c4c:	mov	x2, x21
  401c50:	bl	401660 <__printf_chk@plt>
  401c54:	mov	w0, w19
  401c58:	bl	401570 <exit@plt>
  401c5c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401c60:	ldr	x20, [x8, #616]
  401c64:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401c68:	add	x1, x1, #0x7a8
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401820 <dcgettext@plt>
  401c78:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401c7c:	ldr	x3, [x8, #720]
  401c80:	mov	x2, x0
  401c84:	mov	w1, #0x1                   	// #1
  401c88:	mov	x0, x20
  401c8c:	bl	401760 <__fprintf_chk@plt>
  401c90:	mov	w0, w19
  401c94:	bl	401570 <exit@plt>
  401c98:	sub	sp, sp, #0x110
  401c9c:	stp	x29, x30, [sp, #176]
  401ca0:	stp	x28, x27, [sp, #192]
  401ca4:	stp	x26, x25, [sp, #208]
  401ca8:	stp	x24, x23, [sp, #224]
  401cac:	stp	x22, x21, [sp, #240]
  401cb0:	stp	x20, x19, [sp, #256]
  401cb4:	str	xzr, [sp, #16]
  401cb8:	ldr	x8, [x1]
  401cbc:	mov	w20, w0
  401cc0:	add	x29, sp, #0xb0
  401cc4:	mov	x19, x1
  401cc8:	mov	x0, x8
  401ccc:	bl	402e70 <__fxstatat@plt+0x15a0>
  401cd0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401cd4:	add	x1, x1, #0x8be
  401cd8:	mov	w0, #0x6                   	// #6
  401cdc:	bl	4018c0 <setlocale@plt>
  401ce0:	adrp	x21, 409000 <__fxstatat@plt+0x7730>
  401ce4:	add	x21, x21, #0xb9b
  401ce8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401cec:	add	x1, x1, #0xb41
  401cf0:	mov	x0, x21
  401cf4:	bl	401640 <bindtextdomain@plt>
  401cf8:	mov	x0, x21
  401cfc:	bl	401740 <textdomain@plt>
  401d00:	adrp	x0, 402000 <__fxstatat@plt+0x730>
  401d04:	add	x0, x0, #0x79c
  401d08:	bl	409388 <__fxstatat@plt+0x7ab8>
  401d0c:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  401d10:	adrp	x24, 409000 <__fxstatat@plt+0x7730>
  401d14:	mov	w8, wzr
  401d18:	mov	x23, xzr
  401d1c:	mov	x22, xzr
  401d20:	add	x9, x9, #0x298
  401d24:	add	x24, x24, #0x5d8
  401d28:	str	xzr, [sp, #8]
  401d2c:	strh	wzr, [x9]
  401d30:	strb	wzr, [x9, #2]
  401d34:	b	401d64 <__fxstatat@plt+0x494>
  401d38:	mov	w8, #0x2c                  	// #44
  401d3c:	add	x0, x22, x21
  401d40:	add	x2, x26, #0x1
  401d44:	mov	x1, x25
  401d48:	strb	w8, [x22, x23]
  401d4c:	bl	401530 <memcpy@plt>
  401d50:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401d54:	mov	w9, #0x1                   	// #1
  401d58:	strb	w9, [x8, #664]
  401d5c:	mov	w8, w28
  401d60:	mov	x23, x27
  401d64:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401d68:	mov	w0, w20
  401d6c:	mov	x1, x19
  401d70:	add	x2, x2, #0xb53
  401d74:	mov	x3, x24
  401d78:	mov	x4, xzr
  401d7c:	mov	w28, w8
  401d80:	bl	401750 <getopt_long@plt>
  401d84:	add	w8, w0, #0x3
  401d88:	cmp	w8, #0x105
  401d8c:	b.hi	402714 <__fxstatat@plt+0xe44>  // b.pmore
  401d90:	adrp	x11, 409000 <__fxstatat@plt+0x7730>
  401d94:	add	x11, x11, #0x3c0
  401d98:	adr	x9, 401d64 <__fxstatat@plt+0x494>
  401d9c:	ldrh	w10, [x11, x8, lsl #1]
  401da0:	add	x9, x9, x10, lsl #2
  401da4:	mov	w8, wzr
  401da8:	br	x9
  401dac:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401db0:	ldrsw	x8, [x8, #632]
  401db4:	add	x8, x19, x8, lsl #3
  401db8:	ldur	x25, [x8, #-8]
  401dbc:	mov	x0, x25
  401dc0:	bl	401560 <strlen@plt>
  401dc4:	ldr	x8, [sp, #16]
  401dc8:	cmp	x23, #0x0
  401dcc:	cinc	x21, x23, ne  // ne = any
  401dd0:	add	x27, x0, x21
  401dd4:	mov	x26, x0
  401dd8:	cmp	x8, x27
  401ddc:	b.hi	401d38 <__fxstatat@plt+0x468>  // b.pmore
  401de0:	add	x8, x27, #0x1
  401de4:	add	x1, sp, #0x10
  401de8:	mov	x0, x22
  401dec:	str	x8, [sp, #16]
  401df0:	bl	4052e4 <__fxstatat@plt+0x3a14>
  401df4:	mov	x22, x0
  401df8:	b	401d38 <__fxstatat@plt+0x468>
  401dfc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e00:	str	wzr, [x8, #496]
  401e04:	mov	w8, w28
  401e08:	b	401d64 <__fxstatat@plt+0x494>
  401e0c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e10:	mov	w9, #0x1                   	// #1
  401e14:	strb	w9, [x8, #665]
  401e18:	mov	w8, w28
  401e1c:	b	401d64 <__fxstatat@plt+0x494>
  401e20:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e24:	mov	w9, #0x1                   	// #1
  401e28:	strb	w9, [x8, #666]
  401e2c:	mov	w8, w28
  401e30:	b	401d64 <__fxstatat@plt+0x494>
  401e34:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e38:	mov	w9, #0x1                   	// #1
  401e3c:	str	w9, [x8, #496]
  401e40:	mov	w8, w28
  401e44:	b	401d64 <__fxstatat@plt+0x494>
  401e48:	mov	w8, #0x1                   	// #1
  401e4c:	b	401d64 <__fxstatat@plt+0x494>
  401e50:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e54:	ldr	x8, [x8, #624]
  401e58:	str	x8, [sp, #8]
  401e5c:	mov	w8, w28
  401e60:	b	401d64 <__fxstatat@plt+0x494>
  401e64:	ldr	x23, [sp, #8]
  401e68:	cbz	x23, 401e7c <__fxstatat@plt+0x5ac>
  401e6c:	cbz	x22, 401e94 <__fxstatat@plt+0x5c4>
  401e70:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401e74:	add	x1, x1, #0xbc2
  401e78:	b	402724 <__fxstatat@plt+0xe54>
  401e7c:	cbnz	x22, 401e94 <__fxstatat@plt+0x5c4>
  401e80:	adrp	x10, 41b000 <__fxstatat@plt+0x19730>
  401e84:	ldrsw	x8, [x10, #632]
  401e88:	add	w9, w8, #0x1
  401e8c:	str	w9, [x10, #632]
  401e90:	ldr	x22, [x19, x8, lsl #3]
  401e94:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e98:	ldr	w8, [x8, #632]
  401e9c:	cmp	w8, w20
  401ea0:	b.ge	4026c4 <__fxstatat@plt+0xdf4>  // b.tcont
  401ea4:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  401ea8:	cbz	x23, 401eec <__fxstatat@plt+0x61c>
  401eac:	mov	x0, x23
  401eb0:	bl	402cf0 <__fxstatat@plt+0x1420>
  401eb4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401eb8:	str	x0, [x8, #672]
  401ebc:	cbnz	x0, 401f10 <__fxstatat@plt+0x640>
  401ec0:	bl	401890 <__errno_location@plt>
  401ec4:	ldr	w19, [x0]
  401ec8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ecc:	add	x1, x1, #0xc17
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	mov	x0, xzr
  401ed8:	bl	401820 <dcgettext@plt>
  401edc:	mov	x20, x0
  401ee0:	mov	w0, #0x4                   	// #4
  401ee4:	mov	x1, x23
  401ee8:	b	401f68 <__fxstatat@plt+0x698>
  401eec:	mov	x0, x22
  401ef0:	bl	40299c <__fxstatat@plt+0x10cc>
  401ef4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401ef8:	str	x0, [x8, #672]
  401efc:	cbz	x0, 402748 <__fxstatat@plt+0xe78>
  401f00:	mov	w0, wzr
  401f04:	bl	401860 <umask@plt>
  401f08:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401f0c:	str	w0, [x8, #668]
  401f10:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401f14:	ldrb	w8, [x8, #666]
  401f18:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  401f1c:	and	w8, w28, w8
  401f20:	tbz	w8, #0, 401f80 <__fxstatat@plt+0x6b0>
  401f24:	adrp	x20, 41b000 <__fxstatat@plt+0x19730>
  401f28:	add	x20, x20, #0x2a8
  401f2c:	add	x0, x20, #0x8
  401f30:	bl	4049b8 <__fxstatat@plt+0x30e8>
  401f34:	str	x0, [x20]
  401f38:	cbnz	x0, 401f84 <__fxstatat@plt+0x6b4>
  401f3c:	bl	401890 <__errno_location@plt>
  401f40:	ldr	w19, [x0]
  401f44:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401f48:	add	x1, x1, #0xc17
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	mov	x0, xzr
  401f54:	bl	401820 <dcgettext@plt>
  401f58:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  401f5c:	mov	x20, x0
  401f60:	add	x1, x1, #0x15e
  401f64:	mov	w0, #0x4                   	// #4
  401f68:	bl	40453c <__fxstatat@plt+0x2c6c>
  401f6c:	mov	x3, x0
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	mov	w1, w19
  401f78:	mov	x2, x20
  401f7c:	bl	401580 <error@plt>
  401f80:	str	xzr, [x9, #680]
  401f84:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401f88:	ldrsw	x8, [x8, #632]
  401f8c:	mov	w1, #0x411                 	// #1041
  401f90:	mov	x2, xzr
  401f94:	add	x0, x19, x8, lsl #3
  401f98:	bl	4054cc <__fxstatat@plt+0x3bfc>
  401f9c:	mov	x19, x0
  401fa0:	bl	405f44 <__fxstatat@plt+0x4674>
  401fa4:	cbz	x0, 4025d4 <__fxstatat@plt+0xd04>
  401fa8:	add	x8, sp, #0x18
  401fac:	sub	x9, x29, #0x14
  401fb0:	orr	x8, x8, #0x1
  401fb4:	mov	x23, x0
  401fb8:	mov	w26, #0x1                   	// #1
  401fbc:	str	x8, [sp, #8]
  401fc0:	orr	x8, x9, #0x1
  401fc4:	str	x8, [sp]
  401fc8:	b	402020 <__fxstatat@plt+0x750>
  401fcc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	add	x1, x1, #0xe3e
  401fdc:	bl	401820 <dcgettext@plt>
  401fe0:	mov	x20, x0
  401fe4:	mov	w1, #0x3                   	// #3
  401fe8:	mov	w0, wzr
  401fec:	mov	x2, x27
  401ff0:	bl	404760 <__fxstatat@plt+0x2e90>
  401ff4:	mov	x3, x0
  401ff8:	mov	w0, wzr
  401ffc:	mov	w1, wzr
  402000:	mov	x2, x20
  402004:	bl	401580 <error@plt>
  402008:	mov	w25, wzr
  40200c:	mov	x0, x19
  402010:	and	w26, w26, w25
  402014:	bl	405f44 <__fxstatat@plt+0x4674>
  402018:	mov	x23, x0
  40201c:	cbz	x0, 4025d8 <__fxstatat@plt+0xd08>
  402020:	ldrh	w8, [x23, #108]
  402024:	ldp	x20, x27, [x23, #48]
  402028:	sub	w8, w8, #0x2
  40202c:	cmp	w8, #0xb
  402030:	b.hi	402060 <__fxstatat@plt+0x790>  // b.pmore
  402034:	adrp	x11, 409000 <__fxstatat@plt+0x7730>
  402038:	add	x11, x11, #0x5cc
  40203c:	adr	x9, 40200c <__fxstatat@plt+0x73c>
  402040:	ldrb	w10, [x11, x8]
  402044:	add	x9, x9, x10, lsl #2
  402048:	mov	w25, #0x1                   	// #1
  40204c:	br	x9
  402050:	mov	x0, x19
  402054:	mov	x1, x23
  402058:	bl	40551c <__fxstatat@plt+0x3c4c>
  40205c:	tbnz	w0, #0, 401fcc <__fxstatat@plt+0x6fc>
  402060:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402064:	ldr	x8, [x8, #680]
  402068:	cbz	x8, 4020fc <__fxstatat@plt+0x82c>
  40206c:	ldr	x9, [x23, #128]
  402070:	ldr	x10, [x8]
  402074:	cmp	x9, x10
  402078:	b.ne	4020fc <__fxstatat@plt+0x82c>  // b.any
  40207c:	ldr	x9, [x23, #120]
  402080:	ldr	x8, [x8, #8]
  402084:	cmp	x9, x8
  402088:	b.ne	4020fc <__fxstatat@plt+0x82c>  // b.any
  40208c:	adrp	x24, 40a000 <__fxstatat@plt+0x8730>
  402090:	add	x24, x24, #0x15e
  402094:	mov	x0, x27
  402098:	mov	x1, x24
  40209c:	bl	401770 <strcmp@plt>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	cbz	w0, 402560 <__fxstatat@plt+0xc90>
  4020a8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4020ac:	mov	x0, xzr
  4020b0:	add	x1, x1, #0xf25
  4020b4:	bl	401820 <dcgettext@plt>
  4020b8:	mov	x20, x0
  4020bc:	mov	w1, #0x4                   	// #4
  4020c0:	mov	w0, wzr
  4020c4:	mov	x2, x27
  4020c8:	bl	4044a4 <__fxstatat@plt+0x2bd4>
  4020cc:	mov	x22, x0
  4020d0:	mov	w0, #0x1                   	// #1
  4020d4:	mov	w1, #0x4                   	// #4
  4020d8:	mov	x2, x24
  4020dc:	bl	4044a4 <__fxstatat@plt+0x2bd4>
  4020e0:	mov	x4, x0
  4020e4:	mov	w0, wzr
  4020e8:	mov	w1, wzr
  4020ec:	mov	x2, x20
  4020f0:	mov	x3, x22
  4020f4:	bl	401580 <error@plt>
  4020f8:	b	402594 <__fxstatat@plt+0xcc4>
  4020fc:	ldr	w24, [x23, #136]
  402100:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402104:	add	x8, x8, #0x29c
  402108:	ldr	w2, [x8]
  40210c:	ldur	x3, [x8, #4]
  402110:	and	w21, w24, #0xf000
  402114:	cmp	w21, #0x4, lsl #12
  402118:	cset	w1, eq  // eq = none
  40211c:	mov	w0, w24
  402120:	mov	x4, xzr
  402124:	bl	402d5c <__fxstatat@plt+0x148c>
  402128:	cmp	w21, #0xa, lsl #12
  40212c:	mov	w22, w0
  402130:	b.ne	4022c8 <__fxstatat@plt+0x9f8>  // b.any
  402134:	mov	w28, wzr
  402138:	mov	w25, #0x1                   	// #1
  40213c:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  402140:	b	402234 <__fxstatat@plt+0x964>
  402144:	ldrb	w8, [x21, #665]
  402148:	tbnz	w8, #0, 40222c <__fxstatat@plt+0x95c>
  40214c:	ldr	w22, [x23, #64]
  402150:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402154:	mov	w2, #0x5                   	// #5
  402158:	mov	x0, xzr
  40215c:	add	x1, x1, #0xdff
  402160:	b	402204 <__fxstatat@plt+0x934>
  402164:	ldrb	w8, [x21, #665]
  402168:	tbnz	w8, #0, 40222c <__fxstatat@plt+0x95c>
  40216c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402170:	mov	w2, #0x5                   	// #5
  402174:	mov	x0, xzr
  402178:	add	x1, x1, #0xe18
  40217c:	bl	401820 <dcgettext@plt>
  402180:	mov	x22, x0
  402184:	mov	w0, #0x4                   	// #4
  402188:	mov	x1, x27
  40218c:	bl	40453c <__fxstatat@plt+0x2c6c>
  402190:	mov	x3, x0
  402194:	mov	w0, wzr
  402198:	mov	w1, wzr
  40219c:	mov	x2, x22
  4021a0:	b	402228 <__fxstatat@plt+0x958>
  4021a4:	ldrb	w8, [x21, #665]
  4021a8:	tbnz	w8, #0, 40222c <__fxstatat@plt+0x95c>
  4021ac:	ldr	w22, [x23, #64]
  4021b0:	mov	w1, #0x3                   	// #3
  4021b4:	mov	w0, wzr
  4021b8:	mov	x2, x27
  4021bc:	bl	404760 <__fxstatat@plt+0x2e90>
  4021c0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4021c4:	mov	x3, x0
  4021c8:	mov	w0, wzr
  4021cc:	mov	w1, w22
  4021d0:	add	x2, x2, #0xc44
  4021d4:	b	402228 <__fxstatat@plt+0x958>
  4021d8:	ldr	x8, [x23, #88]
  4021dc:	cbnz	x8, 4021e8 <__fxstatat@plt+0x918>
  4021e0:	ldr	x8, [x23, #32]
  4021e4:	cbz	x8, 402550 <__fxstatat@plt+0xc80>
  4021e8:	ldrb	w8, [x21, #665]
  4021ec:	tbnz	w8, #0, 40222c <__fxstatat@plt+0x95c>
  4021f0:	ldr	w22, [x23, #64]
  4021f4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	mov	x0, xzr
  402200:	add	x1, x1, #0xdee
  402204:	bl	401820 <dcgettext@plt>
  402208:	mov	x24, x0
  40220c:	mov	w0, #0x4                   	// #4
  402210:	mov	x1, x27
  402214:	bl	40453c <__fxstatat@plt+0x2c6c>
  402218:	mov	x3, x0
  40221c:	mov	w0, wzr
  402220:	mov	w1, w22
  402224:	mov	x2, x24
  402228:	bl	401580 <error@plt>
  40222c:	mov	w28, wzr
  402230:	mov	w25, wzr
  402234:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402238:	ldr	w8, [x8, #496]
  40223c:	cmp	w8, #0x2
  402240:	b.eq	40247c <__fxstatat@plt+0xbac>  // b.none
  402244:	cbz	w28, 4022bc <__fxstatat@plt+0x9ec>
  402248:	tst	w22, #0xe00
  40224c:	mov	w8, w22
  402250:	b.eq	402340 <__fxstatat@plt+0xa70>  // b.none
  402254:	ldr	w1, [x19, #44]
  402258:	add	x3, sp, #0x18
  40225c:	mov	w0, wzr
  402260:	mov	x2, x20
  402264:	mov	w4, wzr
  402268:	bl	4018d0 <__fxstatat@plt>
  40226c:	cbz	w0, 40233c <__fxstatat@plt+0xa6c>
  402270:	ldrb	w8, [x21, #665]
  402274:	tbnz	w8, #0, 4022bc <__fxstatat@plt+0x9ec>
  402278:	bl	401890 <__errno_location@plt>
  40227c:	ldr	w20, [x0]
  402280:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402284:	mov	w2, #0x5                   	// #5
  402288:	mov	x0, xzr
  40228c:	add	x1, x1, #0xfce
  402290:	bl	401820 <dcgettext@plt>
  402294:	mov	x21, x0
  402298:	mov	w0, #0x4                   	// #4
  40229c:	mov	x1, x27
  4022a0:	bl	40453c <__fxstatat@plt+0x2c6c>
  4022a4:	mov	x3, x0
  4022a8:	mov	w0, wzr
  4022ac:	mov	w1, w20
  4022b0:	mov	x2, x21
  4022b4:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  4022b8:	bl	401580 <error@plt>
  4022bc:	mov	w8, wzr
  4022c0:	tbz	w8, #0, 402350 <__fxstatat@plt+0xa80>
  4022c4:	b	40235c <__fxstatat@plt+0xa8c>
  4022c8:	ldr	w0, [x19, #44]
  4022cc:	mov	x1, x20
  4022d0:	mov	w2, w22
  4022d4:	mov	w3, wzr
  4022d8:	bl	4018b0 <fchmodat@plt>
  4022dc:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  4022e0:	cbz	w0, 402544 <__fxstatat@plt+0xc74>
  4022e4:	ldrb	w8, [x21, #665]
  4022e8:	tbnz	w8, #0, 402330 <__fxstatat@plt+0xa60>
  4022ec:	bl	401890 <__errno_location@plt>
  4022f0:	ldr	w21, [x0]
  4022f4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	mov	x0, xzr
  402300:	add	x1, x1, #0xf90
  402304:	bl	401820 <dcgettext@plt>
  402308:	mov	x25, x0
  40230c:	mov	w0, #0x4                   	// #4
  402310:	mov	x1, x27
  402314:	bl	40453c <__fxstatat@plt+0x2c6c>
  402318:	mov	x3, x0
  40231c:	mov	w0, wzr
  402320:	mov	w1, w21
  402324:	mov	x2, x25
  402328:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  40232c:	bl	401580 <error@plt>
  402330:	mov	w28, wzr
  402334:	mov	w25, wzr
  402338:	b	402234 <__fxstatat@plt+0x964>
  40233c:	ldr	w8, [sp, #40]
  402340:	eor	w8, w8, w24
  402344:	tst	w8, #0xfff
  402348:	cset	w8, ne  // ne = any
  40234c:	tbnz	w8, #0, 40235c <__fxstatat@plt+0xa8c>
  402350:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402354:	ldr	w9, [x9, #496]
  402358:	cbnz	w9, 40247c <__fxstatat@plt+0xbac>
  40235c:	cmp	w8, #0x0
  402360:	mov	w8, #0x3                   	// #3
  402364:	csinc	w8, w8, wzr, eq  // eq = none
  402368:	cmp	w28, #0x0
  40236c:	csel	w8, w8, wzr, ne  // ne = any
  402370:	cmp	w25, #0x0
  402374:	mov	w9, #0x2                   	// #2
  402378:	csel	w20, w8, w9, ne  // ne = any
  40237c:	cbz	w20, 4023c4 <__fxstatat@plt+0xaf4>
  402380:	add	x1, sp, #0x18
  402384:	mov	w0, w22
  402388:	bl	402870 <__fxstatat@plt+0xfa0>
  40238c:	sub	x1, x29, #0x14
  402390:	mov	w0, w24
  402394:	strb	wzr, [sp, #34]
  402398:	bl	402870 <__fxstatat@plt+0xfa0>
  40239c:	cmp	w20, #0x1
  4023a0:	sturb	wzr, [x29, #-10]
  4023a4:	b.eq	40243c <__fxstatat@plt+0xb6c>  // b.none
  4023a8:	cmp	w20, #0x3
  4023ac:	b.eq	4023fc <__fxstatat@plt+0xb2c>  // b.none
  4023b0:	cmp	w20, #0x2
  4023b4:	b.ne	4026c0 <__fxstatat@plt+0xdf0>  // b.any
  4023b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4023bc:	add	x1, x1, #0x55
  4023c0:	b	402444 <__fxstatat@plt+0xb74>
  4023c4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	mov	x0, xzr
  4023d0:	add	x1, x1, #0xfeb
  4023d4:	bl	401820 <dcgettext@plt>
  4023d8:	mov	x20, x0
  4023dc:	mov	w0, #0x4                   	// #4
  4023e0:	mov	x1, x27
  4023e4:	bl	40453c <__fxstatat@plt+0x2c6c>
  4023e8:	mov	x2, x0
  4023ec:	mov	w0, #0x1                   	// #1
  4023f0:	mov	x1, x20
  4023f4:	bl	401660 <__printf_chk@plt>
  4023f8:	b	40247c <__fxstatat@plt+0xbac>
  4023fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  402400:	mov	w2, #0x5                   	// #5
  402404:	mov	x0, xzr
  402408:	add	x1, x1, #0x90
  40240c:	bl	401820 <dcgettext@plt>
  402410:	mov	x20, x0
  402414:	mov	w0, #0x4                   	// #4
  402418:	mov	x1, x27
  40241c:	bl	40453c <__fxstatat@plt+0x2c6c>
  402420:	ldr	x4, [sp, #8]
  402424:	mov	x2, x0
  402428:	and	w3, w22, #0xfff
  40242c:	mov	w0, #0x1                   	// #1
  402430:	mov	x1, x20
  402434:	bl	401660 <__printf_chk@plt>
  402438:	b	40247c <__fxstatat@plt+0xbac>
  40243c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  402440:	add	x1, x1, #0x23
  402444:	mov	w2, #0x5                   	// #5
  402448:	mov	x0, xzr
  40244c:	bl	401820 <dcgettext@plt>
  402450:	mov	x20, x0
  402454:	mov	w0, #0x4                   	// #4
  402458:	mov	x1, x27
  40245c:	bl	40453c <__fxstatat@plt+0x2c6c>
  402460:	ldp	x4, x6, [sp]
  402464:	mov	x2, x0
  402468:	and	w3, w24, #0xfff
  40246c:	and	w5, w22, #0xfff
  402470:	mov	w0, #0x1                   	// #1
  402474:	mov	x1, x20
  402478:	bl	401660 <__printf_chk@plt>
  40247c:	cbz	w28, 402524 <__fxstatat@plt+0xc54>
  402480:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402484:	ldrb	w8, [x8, #664]
  402488:	cmp	w8, #0x1
  40248c:	b.ne	402524 <__fxstatat@plt+0xc54>  // b.any
  402490:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402494:	ldr	x3, [x8, #672]
  402498:	and	w8, w24, #0xf000
  40249c:	cmp	w8, #0x4, lsl #12
  4024a0:	cset	w1, eq  // eq = none
  4024a4:	mov	w0, w24
  4024a8:	mov	w2, wzr
  4024ac:	mov	x4, xzr
  4024b0:	bl	402d5c <__fxstatat@plt+0x148c>
  4024b4:	bics	wzr, w22, w0
  4024b8:	b.eq	402524 <__fxstatat@plt+0xc54>  // b.none
  4024bc:	mov	w20, w0
  4024c0:	add	x1, sp, #0x18
  4024c4:	mov	w0, w22
  4024c8:	bl	402870 <__fxstatat@plt+0xfa0>
  4024cc:	sub	x1, x29, #0x14
  4024d0:	mov	w0, w20
  4024d4:	bl	402870 <__fxstatat@plt+0xfa0>
  4024d8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4024dc:	mov	w2, #0x5                   	// #5
  4024e0:	mov	x0, xzr
  4024e4:	add	x1, x1, #0xfab
  4024e8:	sturb	wzr, [x29, #-10]
  4024ec:	strb	wzr, [sp, #34]
  4024f0:	bl	401820 <dcgettext@plt>
  4024f4:	mov	x20, x0
  4024f8:	mov	w1, #0x3                   	// #3
  4024fc:	mov	w0, wzr
  402500:	mov	x2, x27
  402504:	bl	404760 <__fxstatat@plt+0x2e90>
  402508:	ldp	x5, x4, [sp]
  40250c:	mov	x3, x0
  402510:	mov	w0, wzr
  402514:	mov	w1, wzr
  402518:	mov	x2, x20
  40251c:	bl	401580 <error@plt>
  402520:	mov	w25, wzr
  402524:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402528:	ldrb	w8, [x8, #666]
  40252c:	tbnz	w8, #0, 40200c <__fxstatat@plt+0x73c>
  402530:	mov	w2, #0x4                   	// #4
  402534:	mov	x0, x19
  402538:	mov	x1, x23
  40253c:	bl	407410 <__fxstatat@plt+0x5b40>
  402540:	b	40200c <__fxstatat@plt+0x73c>
  402544:	mov	w28, #0x1                   	// #1
  402548:	mov	w25, #0x1                   	// #1
  40254c:	b	402234 <__fxstatat@plt+0x964>
  402550:	mov	w25, #0x1                   	// #1
  402554:	str	x25, [x23, #32]
  402558:	mov	w2, #0x1                   	// #1
  40255c:	b	402534 <__fxstatat@plt+0xc64>
  402560:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402564:	mov	x0, xzr
  402568:	add	x1, x1, #0xef8
  40256c:	bl	401820 <dcgettext@plt>
  402570:	mov	x20, x0
  402574:	mov	w0, #0x4                   	// #4
  402578:	mov	x1, x27
  40257c:	bl	40453c <__fxstatat@plt+0x2c6c>
  402580:	mov	x3, x0
  402584:	mov	w0, wzr
  402588:	mov	w1, wzr
  40258c:	mov	x2, x20
  402590:	bl	401580 <error@plt>
  402594:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402598:	mov	w2, #0x5                   	// #5
  40259c:	mov	x0, xzr
  4025a0:	add	x1, x1, #0xf5f
  4025a4:	bl	401820 <dcgettext@plt>
  4025a8:	mov	x2, x0
  4025ac:	mov	w0, wzr
  4025b0:	mov	w1, wzr
  4025b4:	bl	401580 <error@plt>
  4025b8:	mov	w2, #0x4                   	// #4
  4025bc:	mov	x0, x19
  4025c0:	mov	x1, x23
  4025c4:	bl	407410 <__fxstatat@plt+0x5b40>
  4025c8:	mov	x0, x19
  4025cc:	bl	405f44 <__fxstatat@plt+0x4674>
  4025d0:	b	402008 <__fxstatat@plt+0x738>
  4025d4:	mov	w26, #0x1                   	// #1
  4025d8:	bl	401890 <__errno_location@plt>
  4025dc:	ldr	w21, [x0]
  4025e0:	mov	x20, x0
  4025e4:	cbz	w21, 40261c <__fxstatat@plt+0xd4c>
  4025e8:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4025ec:	ldrb	w8, [x8, #665]
  4025f0:	tbnz	w8, #0, 402618 <__fxstatat@plt+0xd48>
  4025f4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4025f8:	add	x1, x1, #0xdcd
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	mov	x0, xzr
  402604:	bl	401820 <dcgettext@plt>
  402608:	mov	x2, x0
  40260c:	mov	w0, wzr
  402610:	mov	w1, w21
  402614:	bl	401580 <error@plt>
  402618:	mov	w26, wzr
  40261c:	mov	x0, x19
  402620:	bl	405dbc <__fxstatat@plt+0x44ec>
  402624:	cbz	w0, 402654 <__fxstatat@plt+0xd84>
  402628:	ldr	w19, [x20]
  40262c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402630:	add	x1, x1, #0xddd
  402634:	mov	w2, #0x5                   	// #5
  402638:	mov	x0, xzr
  40263c:	bl	401820 <dcgettext@plt>
  402640:	mov	x2, x0
  402644:	mov	w0, wzr
  402648:	mov	w1, w19
  40264c:	bl	401580 <error@plt>
  402650:	mov	w26, wzr
  402654:	eor	w0, w26, #0x1
  402658:	ldp	x20, x19, [sp, #256]
  40265c:	ldp	x22, x21, [sp, #240]
  402660:	ldp	x24, x23, [sp, #224]
  402664:	ldp	x26, x25, [sp, #208]
  402668:	ldp	x28, x27, [sp, #192]
  40266c:	ldp	x29, x30, [sp, #176]
  402670:	add	sp, sp, #0x110
  402674:	ret
  402678:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40267c:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402680:	ldr	x0, [x8, #640]
  402684:	ldr	x3, [x9, #504]
  402688:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40268c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402690:	adrp	x4, 409000 <__fxstatat@plt+0x7730>
  402694:	adrp	x5, 409000 <__fxstatat@plt+0x7730>
  402698:	add	x1, x1, #0xb3b
  40269c:	add	x2, x2, #0xb97
  4026a0:	add	x4, x4, #0xba5
  4026a4:	add	x5, x5, #0xbb5
  4026a8:	mov	x6, xzr
  4026ac:	bl	405024 <__fxstatat@plt+0x3754>
  4026b0:	mov	w0, wzr
  4026b4:	bl	401570 <exit@plt>
  4026b8:	mov	w0, wzr
  4026bc:	bl	4019ec <__fxstatat@plt+0x11c>
  4026c0:	bl	401720 <abort@plt>
  4026c4:	cbz	x22, 40271c <__fxstatat@plt+0xe4c>
  4026c8:	sub	w8, w8, #0x1
  4026cc:	ldr	x8, [x19, w8, sxtw #3]
  4026d0:	cmp	x22, x8
  4026d4:	b.ne	40271c <__fxstatat@plt+0xe4c>  // b.any
  4026d8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026dc:	add	x1, x1, #0xbfe
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	mov	x0, xzr
  4026e8:	bl	401820 <dcgettext@plt>
  4026ec:	sub	w8, w20, #0x1
  4026f0:	ldr	x8, [x19, w8, sxtw #3]
  4026f4:	mov	x19, x0
  4026f8:	mov	x0, x8
  4026fc:	bl	4049a0 <__fxstatat@plt+0x30d0>
  402700:	mov	x3, x0
  402704:	mov	w0, wzr
  402708:	mov	w1, wzr
  40270c:	mov	x2, x19
  402710:	bl	401580 <error@plt>
  402714:	mov	w0, #0x1                   	// #1
  402718:	bl	4019ec <__fxstatat@plt+0x11c>
  40271c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402720:	add	x1, x1, #0xbee
  402724:	mov	w2, #0x5                   	// #5
  402728:	mov	x0, xzr
  40272c:	bl	401820 <dcgettext@plt>
  402730:	mov	x2, x0
  402734:	mov	w0, wzr
  402738:	mov	w1, wzr
  40273c:	bl	401580 <error@plt>
  402740:	mov	w0, #0x1                   	// #1
  402744:	bl	4019ec <__fxstatat@plt+0x11c>
  402748:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40274c:	add	x1, x1, #0xc36
  402750:	mov	w2, #0x5                   	// #5
  402754:	bl	401820 <dcgettext@plt>
  402758:	mov	x19, x0
  40275c:	mov	x0, x22
  402760:	bl	4049a0 <__fxstatat@plt+0x30d0>
  402764:	mov	x3, x0
  402768:	mov	w0, wzr
  40276c:	mov	w1, wzr
  402770:	mov	x2, x19
  402774:	bl	401580 <error@plt>
  402778:	mov	w0, #0x1                   	// #1
  40277c:	bl	4019ec <__fxstatat@plt+0x11c>
  402780:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402784:	str	x0, [x8, #712]
  402788:	ret
  40278c:	and	w8, w0, #0x1
  402790:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402794:	strb	w8, [x9, #704]
  402798:	ret
  40279c:	stp	x29, x30, [sp, #-48]!
  4027a0:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4027a4:	ldr	x0, [x8, #640]
  4027a8:	str	x21, [sp, #16]
  4027ac:	stp	x20, x19, [sp, #32]
  4027b0:	mov	x29, sp
  4027b4:	bl	407818 <__fxstatat@plt+0x5f48>
  4027b8:	cbz	w0, 4027d8 <__fxstatat@plt+0xf08>
  4027bc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4027c0:	ldrb	w8, [x8, #704]
  4027c4:	cbz	w8, 4027f8 <__fxstatat@plt+0xf28>
  4027c8:	bl	401890 <__errno_location@plt>
  4027cc:	ldr	w8, [x0]
  4027d0:	cmp	w8, #0x20
  4027d4:	b.ne	4027f8 <__fxstatat@plt+0xf28>  // b.any
  4027d8:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4027dc:	ldr	x0, [x8, #616]
  4027e0:	bl	407818 <__fxstatat@plt+0x5f48>
  4027e4:	cbnz	w0, 402864 <__fxstatat@plt+0xf94>
  4027e8:	ldp	x20, x19, [sp, #32]
  4027ec:	ldr	x21, [sp, #16]
  4027f0:	ldp	x29, x30, [sp], #48
  4027f4:	ret
  4027f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4027fc:	add	x1, x1, #0xb8
  402800:	mov	w2, #0x5                   	// #5
  402804:	mov	x0, xzr
  402808:	bl	401820 <dcgettext@plt>
  40280c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402810:	ldr	x21, [x8, #712]
  402814:	mov	x19, x0
  402818:	bl	401890 <__errno_location@plt>
  40281c:	ldr	w20, [x0]
  402820:	cbnz	x21, 402840 <__fxstatat@plt+0xf70>
  402824:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402828:	add	x2, x2, #0xc44
  40282c:	mov	w0, wzr
  402830:	mov	w1, w20
  402834:	mov	x3, x19
  402838:	bl	401580 <error@plt>
  40283c:	b	402864 <__fxstatat@plt+0xf94>
  402840:	mov	x0, x21
  402844:	bl	4046b8 <__fxstatat@plt+0x2de8>
  402848:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  40284c:	mov	x3, x0
  402850:	add	x2, x2, #0xc4
  402854:	mov	w0, wzr
  402858:	mov	w1, w20
  40285c:	mov	x4, x19
  402860:	bl	401580 <error@plt>
  402864:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402868:	ldr	w0, [x8, #512]
  40286c:	bl	401550 <_exit@plt>
  402870:	and	w8, w0, #0xf000
  402874:	sub	w8, w8, #0x1, lsl #12
  402878:	lsr	w8, w8, #12
  40287c:	cmp	w8, #0xb
  402880:	b.hi	4028b0 <__fxstatat@plt+0xfe0>  // b.pmore
  402884:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  402888:	add	x9, x9, #0xcb
  40288c:	adr	x10, 4028a0 <__fxstatat@plt+0xfd0>
  402890:	ldrb	w11, [x9, x8]
  402894:	add	x10, x10, x11, lsl #2
  402898:	mov	w8, #0x2d                  	// #45
  40289c:	br	x10
  4028a0:	mov	w8, #0x70                  	// #112
  4028a4:	b	4028d4 <__fxstatat@plt+0x1004>
  4028a8:	mov	w8, #0x63                  	// #99
  4028ac:	b	4028d4 <__fxstatat@plt+0x1004>
  4028b0:	mov	w8, #0x3f                  	// #63
  4028b4:	b	4028d4 <__fxstatat@plt+0x1004>
  4028b8:	mov	w8, #0x64                  	// #100
  4028bc:	b	4028d4 <__fxstatat@plt+0x1004>
  4028c0:	mov	w8, #0x6c                  	// #108
  4028c4:	b	4028d4 <__fxstatat@plt+0x1004>
  4028c8:	mov	w8, #0x73                  	// #115
  4028cc:	b	4028d4 <__fxstatat@plt+0x1004>
  4028d0:	mov	w8, #0x62                  	// #98
  4028d4:	strb	w8, [x1]
  4028d8:	tst	w0, #0x100
  4028dc:	mov	w8, #0x72                  	// #114
  4028e0:	mov	w9, #0x2d                  	// #45
  4028e4:	mov	w10, #0x77                  	// #119
  4028e8:	csel	w14, w9, w8, eq  // eq = none
  4028ec:	tst	w0, #0x80
  4028f0:	mov	w11, #0x53                  	// #83
  4028f4:	mov	w12, #0x73                  	// #115
  4028f8:	mov	w13, #0x78                  	// #120
  4028fc:	strb	w14, [x1, #1]
  402900:	csel	w14, w9, w10, eq  // eq = none
  402904:	tst	w0, #0x40
  402908:	strb	w14, [x1, #2]
  40290c:	csel	w14, w12, w11, ne  // ne = any
  402910:	csel	w15, w13, w9, ne  // ne = any
  402914:	tst	w0, #0x800
  402918:	csel	w14, w15, w14, eq  // eq = none
  40291c:	tst	w0, #0x20
  402920:	strb	w14, [x1, #3]
  402924:	csel	w14, w9, w8, eq  // eq = none
  402928:	tst	w0, #0x10
  40292c:	strb	w14, [x1, #4]
  402930:	csel	w14, w9, w10, eq  // eq = none
  402934:	tst	w0, #0x8
  402938:	csel	w11, w12, w11, ne  // ne = any
  40293c:	csel	w12, w13, w9, ne  // ne = any
  402940:	tst	w0, #0x400
  402944:	csel	w11, w12, w11, eq  // eq = none
  402948:	tst	w0, #0x4
  40294c:	csel	w8, w9, w8, eq  // eq = none
  402950:	tst	w0, #0x2
  402954:	mov	w15, #0x54                  	// #84
  402958:	strb	w14, [x1, #5]
  40295c:	mov	w14, #0x74                  	// #116
  402960:	strb	w8, [x1, #7]
  402964:	csel	w8, w9, w10, eq  // eq = none
  402968:	tst	w0, #0x1
  40296c:	strb	w8, [x1, #8]
  402970:	csel	w8, w14, w15, ne  // ne = any
  402974:	csel	w9, w13, w9, ne  // ne = any
  402978:	tst	w0, #0x200
  40297c:	mov	w12, #0x20                  	// #32
  402980:	csel	w8, w9, w8, eq  // eq = none
  402984:	strb	w11, [x1, #6]
  402988:	strb	w8, [x1, #9]
  40298c:	strh	w12, [x1, #10]
  402990:	ret
  402994:	ldr	w0, [x0, #16]
  402998:	b	402870 <__fxstatat@plt+0xfa0>
  40299c:	stp	x29, x30, [sp, #-48]!
  4029a0:	stp	x20, x19, [sp, #32]
  4029a4:	ldrb	w10, [x0]
  4029a8:	mov	x19, x0
  4029ac:	str	x21, [sp, #16]
  4029b0:	mov	x29, sp
  4029b4:	and	w8, w10, #0xf8
  4029b8:	cmp	w8, #0x30
  4029bc:	b.ne	402a3c <__fxstatat@plt+0x116c>  // b.any
  4029c0:	mov	w20, wzr
  4029c4:	mov	x8, x19
  4029c8:	lsl	w9, w20, #3
  4029cc:	add	w9, w9, w10, uxtb
  4029d0:	sub	w20, w9, #0x30
  4029d4:	cmp	w20, #0xfff
  4029d8:	b.hi	402cd8 <__fxstatat@plt+0x1408>  // b.pmore
  4029dc:	ldrb	w10, [x8, #1]
  4029e0:	add	x9, x8, #0x1
  4029e4:	and	w8, w10, #0xf8
  4029e8:	cmp	w8, #0x30
  4029ec:	mov	x8, x9
  4029f0:	b.eq	4029c8 <__fxstatat@plt+0x10f8>  // b.none
  4029f4:	cbnz	w10, 402cd8 <__fxstatat@plt+0x1408>
  4029f8:	sub	x8, x9, x19
  4029fc:	and	w9, w20, #0xc00
  402a00:	orr	w9, w9, #0x3ff
  402a04:	cmp	x8, #0x5
  402a08:	mov	w19, #0xfff                 	// #4095
  402a0c:	mov	w0, #0x20                  	// #32
  402a10:	csel	w21, w9, w19, lt  // lt = tstop
  402a14:	bl	40514c <__fxstatat@plt+0x387c>
  402a18:	mov	w8, #0x13d                 	// #317
  402a1c:	stp	w19, w20, [x0, #4]
  402a20:	str	w21, [x0, #12]
  402a24:	strh	w8, [x0]
  402a28:	strb	wzr, [x0, #17]
  402a2c:	ldp	x20, x19, [sp, #32]
  402a30:	ldr	x21, [sp, #16]
  402a34:	ldp	x29, x30, [sp], #48
  402a38:	ret
  402a3c:	mov	w9, #0x1                   	// #1
  402a40:	mov	w8, #0x1                   	// #1
  402a44:	b	402a58 <__fxstatat@plt+0x1188>
  402a48:	mov	w11, #0x1                   	// #1
  402a4c:	ldrb	w10, [x19, x9]
  402a50:	add	x8, x11, x8
  402a54:	add	x9, x9, #0x1
  402a58:	and	w10, w10, #0xff
  402a5c:	cmp	w10, #0x2c
  402a60:	b.le	402a7c <__fxstatat@plt+0x11ac>
  402a64:	cmp	w10, #0x2d
  402a68:	b.eq	402a48 <__fxstatat@plt+0x1178>  // b.none
  402a6c:	cmp	w10, #0x3d
  402a70:	mov	w11, #0x1                   	// #1
  402a74:	b.eq	402a4c <__fxstatat@plt+0x117c>  // b.none
  402a78:	b	402a8c <__fxstatat@plt+0x11bc>
  402a7c:	cmp	w10, #0x2b
  402a80:	mov	w11, #0x1                   	// #1
  402a84:	b.eq	402a4c <__fxstatat@plt+0x117c>  // b.none
  402a88:	cbz	w10, 402a94 <__fxstatat@plt+0x11c4>
  402a8c:	mov	x11, xzr
  402a90:	b	402a4c <__fxstatat@plt+0x117c>
  402a94:	lsr	x9, x8, #59
  402a98:	cbnz	x9, 402cec <__fxstatat@plt+0x141c>
  402a9c:	lsl	x0, x8, #4
  402aa0:	bl	40514c <__fxstatat@plt+0x387c>
  402aa4:	mov	x9, #0x280000000000        	// #43980465111040
  402aa8:	adrp	x10, 40a000 <__fxstatat@plt+0x8730>
  402aac:	adrp	x11, 40a000 <__fxstatat@plt+0x8730>
  402ab0:	adrp	x15, 40a000 <__fxstatat@plt+0x8730>
  402ab4:	mov	x16, xzr
  402ab8:	mov	w8, #0x1                   	// #1
  402abc:	movk	x9, #0x2000, lsl #48
  402ac0:	add	x10, x10, #0x10d
  402ac4:	add	x11, x11, #0xec
  402ac8:	mov	w12, #0x124                 	// #292
  402acc:	mov	w13, #0x92                  	// #146
  402ad0:	mov	w14, #0x49                  	// #73
  402ad4:	add	x15, x15, #0xd7
  402ad8:	mov	w17, wzr
  402adc:	b	402aec <__fxstatat@plt+0x121c>
  402ae0:	mov	w18, #0xfff                 	// #4095
  402ae4:	orr	w17, w17, w18
  402ae8:	add	x19, x19, #0x1
  402aec:	ldrb	w18, [x19]
  402af0:	sub	w1, w18, #0x61
  402af4:	cmp	w1, #0x14
  402af8:	b.hi	402b20 <__fxstatat@plt+0x1250>  // b.pmore
  402afc:	adr	x2, 402ae0 <__fxstatat@plt+0x1210>
  402b00:	ldrb	w18, [x15, x1]
  402b04:	add	x2, x2, x18, lsl #2
  402b08:	mov	w18, #0x9c0                 	// #2496
  402b0c:	br	x2
  402b10:	mov	w18, #0x438                 	// #1080
  402b14:	b	402ae4 <__fxstatat@plt+0x1214>
  402b18:	mov	w18, #0x207                 	// #519
  402b1c:	b	402ae4 <__fxstatat@plt+0x1214>
  402b20:	cmp	w18, #0x3d
  402b24:	b.hi	402cd4 <__fxstatat@plt+0x1404>  // b.pmore
  402b28:	lsl	x1, x8, x18
  402b2c:	tst	x1, x9
  402b30:	b.eq	402cd4 <__fxstatat@plt+0x1404>  // b.none
  402b34:	mov	x4, x19
  402b38:	ldrb	w3, [x4, #1]!
  402b3c:	sub	w1, w3, #0x30
  402b40:	cmp	w1, #0x8
  402b44:	b.cs	402b98 <__fxstatat@plt+0x12c8>  // b.hs, b.nlast
  402b48:	mov	w1, wzr
  402b4c:	lsl	w1, w1, #3
  402b50:	add	w1, w1, w3, uxtb
  402b54:	sub	w1, w1, #0x30
  402b58:	cmp	w1, #0xfff
  402b5c:	b.hi	402cd4 <__fxstatat@plt+0x1404>  // b.pmore
  402b60:	ldrb	w3, [x4, #1]
  402b64:	add	x19, x4, #0x1
  402b68:	mov	x4, x19
  402b6c:	and	w2, w3, #0xf8
  402b70:	cmp	w2, #0x30
  402b74:	b.eq	402b4c <__fxstatat@plt+0x127c>  // b.none
  402b78:	cbnz	w17, 402cd4 <__fxstatat@plt+0x1404>
  402b7c:	mov	w2, #0x1                   	// #1
  402b80:	mov	w17, #0xfff                 	// #4095
  402b84:	cbz	w3, 402bc4 <__fxstatat@plt+0x12f4>
  402b88:	cmp	w3, #0x2c
  402b8c:	mov	w3, #0xfff                 	// #4095
  402b90:	b.eq	402c5c <__fxstatat@plt+0x138c>  // b.none
  402b94:	b	402cd4 <__fxstatat@plt+0x1404>
  402b98:	cmp	w3, #0x67
  402b9c:	b.eq	402bcc <__fxstatat@plt+0x12fc>  // b.none
  402ba0:	cmp	w3, #0x6f
  402ba4:	b.eq	402be0 <__fxstatat@plt+0x1310>  // b.none
  402ba8:	cmp	w3, #0x75
  402bac:	b.ne	402bf4 <__fxstatat@plt+0x1324>  // b.any
  402bb0:	mov	w3, wzr
  402bb4:	add	x19, x19, #0x2
  402bb8:	mov	w2, #0x3                   	// #3
  402bbc:	mov	w1, #0x1c0                 	// #448
  402bc0:	b	402c5c <__fxstatat@plt+0x138c>
  402bc4:	mov	w3, #0xfff                 	// #4095
  402bc8:	b	402c5c <__fxstatat@plt+0x138c>
  402bcc:	mov	w3, wzr
  402bd0:	add	x19, x19, #0x2
  402bd4:	mov	w2, #0x3                   	// #3
  402bd8:	mov	w1, #0x38                  	// #56
  402bdc:	b	402c5c <__fxstatat@plt+0x138c>
  402be0:	mov	w3, wzr
  402be4:	add	x19, x19, #0x2
  402be8:	mov	w2, #0x3                   	// #3
  402bec:	mov	w1, #0x7                   	// #7
  402bf0:	b	402c5c <__fxstatat@plt+0x138c>
  402bf4:	mov	w1, wzr
  402bf8:	mov	w2, #0x1                   	// #1
  402bfc:	mov	x19, x4
  402c00:	b	402c14 <__fxstatat@plt+0x1344>
  402c04:	orr	w1, w1, w14
  402c08:	mov	w4, w2
  402c0c:	ldrb	w3, [x19, #1]!
  402c10:	mov	w2, w4
  402c14:	and	w3, w3, #0xff
  402c18:	sub	w3, w3, #0x58
  402c1c:	cmp	w3, #0x20
  402c20:	b.hi	402c58 <__fxstatat@plt+0x1388>  // b.pmore
  402c24:	adr	x5, 402c04 <__fxstatat@plt+0x1334>
  402c28:	ldrb	w4, [x11, x3]
  402c2c:	add	x5, x5, x4, lsl #2
  402c30:	mov	w4, #0x2                   	// #2
  402c34:	br	x5
  402c38:	orr	w1, w1, w12
  402c3c:	b	402c08 <__fxstatat@plt+0x1338>
  402c40:	orr	w1, w1, #0x200
  402c44:	b	402c08 <__fxstatat@plt+0x1338>
  402c48:	orr	w1, w1, #0xc00
  402c4c:	b	402c08 <__fxstatat@plt+0x1338>
  402c50:	orr	w1, w1, w13
  402c54:	b	402c08 <__fxstatat@plt+0x1338>
  402c58:	mov	w3, wzr
  402c5c:	add	x4, x0, x16, lsl #4
  402c60:	cmp	w17, #0x0
  402c64:	strb	w18, [x4]
  402c68:	csinv	w18, w17, wzr, ne  // ne = any
  402c6c:	and	w18, w18, w1
  402c70:	cmp	w3, #0x0
  402c74:	csel	w18, w18, w3, eq  // eq = none
  402c78:	strb	w2, [x4, #1]
  402c7c:	stp	w17, w1, [x4, #4]
  402c80:	str	w18, [x4, #12]
  402c84:	ldrb	w18, [x19]
  402c88:	add	x1, x16, #0x1
  402c8c:	sub	w2, w18, #0x2b
  402c90:	cmp	w2, #0x12
  402c94:	b.hi	402cb8 <__fxstatat@plt+0x13e8>  // b.pmore
  402c98:	adr	x3, 402b34 <__fxstatat@plt+0x1264>
  402c9c:	ldrb	w16, [x10, x2]
  402ca0:	add	x3, x3, x16, lsl #2
  402ca4:	mov	x16, x1
  402ca8:	br	x3
  402cac:	add	x19, x19, #0x1
  402cb0:	mov	x16, x1
  402cb4:	b	402ad8 <__fxstatat@plt+0x1208>
  402cb8:	cbnz	w18, 402cd4 <__fxstatat@plt+0x1404>
  402cbc:	add	x8, x0, x1, lsl #4
  402cc0:	strb	wzr, [x8, #1]
  402cc4:	ldp	x20, x19, [sp, #32]
  402cc8:	ldr	x21, [sp, #16]
  402ccc:	ldp	x29, x30, [sp], #48
  402cd0:	ret
  402cd4:	bl	4017a0 <free@plt>
  402cd8:	mov	x0, xzr
  402cdc:	ldp	x20, x19, [sp, #32]
  402ce0:	ldr	x21, [sp, #16]
  402ce4:	ldp	x29, x30, [sp], #48
  402ce8:	ret
  402cec:	bl	405488 <__fxstatat@plt+0x3bb8>
  402cf0:	sub	sp, sp, #0xa0
  402cf4:	mov	x1, x0
  402cf8:	mov	x2, sp
  402cfc:	mov	w0, wzr
  402d00:	stp	x29, x30, [sp, #128]
  402d04:	str	x19, [sp, #144]
  402d08:	add	x29, sp, #0x80
  402d0c:	bl	4018a0 <__xstat@plt>
  402d10:	cbz	w0, 402d28 <__fxstatat@plt+0x1458>
  402d14:	mov	x0, xzr
  402d18:	ldr	x19, [sp, #144]
  402d1c:	ldp	x29, x30, [sp, #128]
  402d20:	add	sp, sp, #0xa0
  402d24:	ret
  402d28:	ldr	w19, [sp, #16]
  402d2c:	mov	w0, #0x20                  	// #32
  402d30:	bl	40514c <__fxstatat@plt+0x387c>
  402d34:	mov	w8, #0x13d                 	// #317
  402d38:	mov	w9, #0xfff                 	// #4095
  402d3c:	strh	w8, [x0]
  402d40:	stp	w9, w19, [x0, #4]
  402d44:	str	w9, [x0, #12]
  402d48:	strb	wzr, [x0, #17]
  402d4c:	ldr	x19, [sp, #144]
  402d50:	ldp	x29, x30, [sp, #128]
  402d54:	add	sp, sp, #0xa0
  402d58:	ret
  402d5c:	ldrb	w17, [x3, #1]
  402d60:	and	w0, w0, #0xfff
  402d64:	mov	w8, wzr
  402d68:	cbz	w17, 402e64 <__fxstatat@plt+0x1594>
  402d6c:	tst	w1, #0x1
  402d70:	mov	w14, #0xc00                 	// #3072
  402d74:	and	w9, w1, #0x1
  402d78:	mvn	w10, w2
  402d7c:	add	x11, x3, #0x8
  402d80:	mov	w12, #0x49                  	// #73
  402d84:	mov	w13, #0x124                 	// #292
  402d88:	csel	w14, w14, wzr, ne  // ne = any
  402d8c:	mov	w15, #0x92                  	// #146
  402d90:	b	402da8 <__fxstatat@plt+0x14d8>
  402d94:	orr	w8, w18, w8
  402d98:	bic	w0, w0, w18
  402d9c:	ldrb	w17, [x11, #9]
  402da0:	add	x11, x11, #0x10
  402da4:	cbz	w17, 402e64 <__fxstatat@plt+0x1594>
  402da8:	ldr	w2, [x11, #4]
  402dac:	ldp	w16, w18, [x11, #-4]
  402db0:	and	w1, w17, #0xff
  402db4:	cmp	w1, #0x2
  402db8:	bic	w17, w14, w2
  402dbc:	b.eq	402df4 <__fxstatat@plt+0x1524>  // b.none
  402dc0:	cmp	w1, #0x3
  402dc4:	b.ne	402e08 <__fxstatat@plt+0x1538>  // b.any
  402dc8:	and	w18, w18, w0
  402dcc:	tst	w18, w13
  402dd0:	csel	w1, wzr, w13, eq  // eq = none
  402dd4:	tst	w18, w15
  402dd8:	csel	w2, wzr, w15, eq  // eq = none
  402ddc:	tst	w18, w12
  402de0:	orr	w18, w2, w18
  402de4:	csel	w3, wzr, w12, eq  // eq = none
  402de8:	orr	w18, w18, w1
  402dec:	orr	w18, w18, w3
  402df0:	b	402e08 <__fxstatat@plt+0x1538>
  402df4:	and	w1, w0, w12
  402df8:	orr	w1, w1, w9
  402dfc:	orr	w2, w18, w12
  402e00:	cmp	w1, #0x0
  402e04:	csel	w18, w18, w2, eq  // eq = none
  402e08:	ldurb	w1, [x11, #-8]
  402e0c:	cmp	w16, #0x0
  402e10:	csel	w2, w16, w10, ne  // ne = any
  402e14:	bic	w2, w2, w17
  402e18:	cmp	w1, #0x2b
  402e1c:	and	w18, w2, w18
  402e20:	b.eq	402e58 <__fxstatat@plt+0x1588>  // b.none
  402e24:	cmp	w1, #0x2d
  402e28:	b.eq	402d94 <__fxstatat@plt+0x14c4>  // b.none
  402e2c:	cmp	w1, #0x3d
  402e30:	b.ne	402d9c <__fxstatat@plt+0x14cc>  // b.any
  402e34:	cmp	w16, #0x0
  402e38:	csinv	w16, wzr, w16, eq  // eq = none
  402e3c:	orr	w16, w16, w17
  402e40:	mvn	w17, w16
  402e44:	and	w16, w16, w0
  402e48:	and	w17, w17, #0xfff
  402e4c:	orr	w8, w17, w8
  402e50:	orr	w0, w18, w16
  402e54:	b	402d9c <__fxstatat@plt+0x14cc>
  402e58:	orr	w8, w18, w8
  402e5c:	orr	w0, w18, w0
  402e60:	b	402d9c <__fxstatat@plt+0x14cc>
  402e64:	cbz	x4, 402e6c <__fxstatat@plt+0x159c>
  402e68:	str	w8, [x4]
  402e6c:	ret
  402e70:	stp	x29, x30, [sp, #-32]!
  402e74:	stp	x20, x19, [sp, #16]
  402e78:	mov	x29, sp
  402e7c:	cbz	x0, 402efc <__fxstatat@plt+0x162c>
  402e80:	mov	w1, #0x2f                  	// #47
  402e84:	mov	x19, x0
  402e88:	bl	4016f0 <strrchr@plt>
  402e8c:	cmp	x0, #0x0
  402e90:	csinc	x20, x19, x0, eq  // eq = none
  402e94:	sub	x8, x20, x19
  402e98:	cmp	x8, #0x7
  402e9c:	b.lt	402ee0 <__fxstatat@plt+0x1610>  // b.tstop
  402ea0:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  402ea4:	sub	x0, x20, #0x7
  402ea8:	add	x1, x1, #0x158
  402eac:	mov	w2, #0x7                   	// #7
  402eb0:	bl	401630 <strncmp@plt>
  402eb4:	cbnz	w0, 402ee0 <__fxstatat@plt+0x1610>
  402eb8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  402ebc:	add	x1, x1, #0x160
  402ec0:	mov	w2, #0x3                   	// #3
  402ec4:	mov	x0, x20
  402ec8:	bl	401630 <strncmp@plt>
  402ecc:	mov	x19, x20
  402ed0:	cbnz	w0, 402ee0 <__fxstatat@plt+0x1610>
  402ed4:	add	x19, x20, #0x3
  402ed8:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402edc:	str	x19, [x8, #648]
  402ee0:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402ee4:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402ee8:	str	x19, [x8, #720]
  402eec:	str	x19, [x9, #608]
  402ef0:	ldp	x20, x19, [sp, #16]
  402ef4:	ldp	x29, x30, [sp], #32
  402ef8:	ret
  402efc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f00:	ldr	x3, [x8, #616]
  402f04:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  402f08:	add	x0, x0, #0x120
  402f0c:	mov	w1, #0x37                  	// #55
  402f10:	mov	w2, #0x1                   	// #1
  402f14:	bl	4017c0 <fwrite@plt>
  402f18:	bl	401720 <abort@plt>
  402f1c:	stp	x29, x30, [sp, #-48]!
  402f20:	str	x21, [sp, #16]
  402f24:	stp	x20, x19, [sp, #32]
  402f28:	mov	x29, sp
  402f2c:	mov	x19, x0
  402f30:	bl	401890 <__errno_location@plt>
  402f34:	ldr	w21, [x0]
  402f38:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f3c:	add	x8, x8, #0x2d8
  402f40:	cmp	x19, #0x0
  402f44:	mov	x20, x0
  402f48:	csel	x0, x8, x19, eq  // eq = none
  402f4c:	mov	w1, #0x38                  	// #56
  402f50:	bl	4053dc <__fxstatat@plt+0x3b0c>
  402f54:	str	w21, [x20]
  402f58:	ldp	x20, x19, [sp, #32]
  402f5c:	ldr	x21, [sp, #16]
  402f60:	ldp	x29, x30, [sp], #48
  402f64:	ret
  402f68:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f6c:	add	x8, x8, #0x2d8
  402f70:	cmp	x0, #0x0
  402f74:	csel	x8, x8, x0, eq  // eq = none
  402f78:	ldr	w0, [x8]
  402f7c:	ret
  402f80:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f84:	add	x8, x8, #0x2d8
  402f88:	cmp	x0, #0x0
  402f8c:	csel	x8, x8, x0, eq  // eq = none
  402f90:	str	w1, [x8]
  402f94:	ret
  402f98:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f9c:	add	x8, x8, #0x2d8
  402fa0:	cmp	x0, #0x0
  402fa4:	ubfx	w9, w1, #5, #3
  402fa8:	csel	x8, x8, x0, eq  // eq = none
  402fac:	add	x8, x8, w9, uxtw #2
  402fb0:	ldr	w9, [x8, #8]
  402fb4:	lsr	w10, w9, w1
  402fb8:	and	w0, w10, #0x1
  402fbc:	and	w10, w2, #0x1
  402fc0:	eor	w10, w0, w10
  402fc4:	lsl	w10, w10, w1
  402fc8:	eor	w9, w10, w9
  402fcc:	str	w9, [x8, #8]
  402fd0:	ret
  402fd4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402fd8:	add	x8, x8, #0x2d8
  402fdc:	cmp	x0, #0x0
  402fe0:	csel	x8, x8, x0, eq  // eq = none
  402fe4:	ldr	w0, [x8, #4]
  402fe8:	str	w1, [x8, #4]
  402fec:	ret
  402ff0:	stp	x29, x30, [sp, #-16]!
  402ff4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402ff8:	add	x8, x8, #0x2d8
  402ffc:	cmp	x0, #0x0
  403000:	csel	x8, x8, x0, eq  // eq = none
  403004:	mov	w9, #0xa                   	// #10
  403008:	mov	x29, sp
  40300c:	str	w9, [x8]
  403010:	cbz	x1, 403024 <__fxstatat@plt+0x1754>
  403014:	cbz	x2, 403024 <__fxstatat@plt+0x1754>
  403018:	stp	x1, x2, [x8, #40]
  40301c:	ldp	x29, x30, [sp], #16
  403020:	ret
  403024:	bl	401720 <abort@plt>
  403028:	sub	sp, sp, #0x60
  40302c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  403030:	add	x8, x8, #0x2d8
  403034:	cmp	x4, #0x0
  403038:	stp	x29, x30, [sp, #16]
  40303c:	str	x25, [sp, #32]
  403040:	stp	x24, x23, [sp, #48]
  403044:	stp	x22, x21, [sp, #64]
  403048:	stp	x20, x19, [sp, #80]
  40304c:	add	x29, sp, #0x10
  403050:	mov	x19, x3
  403054:	mov	x20, x2
  403058:	mov	x21, x1
  40305c:	mov	x22, x0
  403060:	csel	x24, x8, x4, eq  // eq = none
  403064:	bl	401890 <__errno_location@plt>
  403068:	ldp	w4, w5, [x24]
  40306c:	ldp	x7, x8, [x24, #40]
  403070:	ldr	w25, [x0]
  403074:	mov	x23, x0
  403078:	add	x6, x24, #0x8
  40307c:	mov	x0, x22
  403080:	mov	x1, x21
  403084:	mov	x2, x20
  403088:	mov	x3, x19
  40308c:	str	x8, [sp]
  403090:	bl	4030b4 <__fxstatat@plt+0x17e4>
  403094:	str	w25, [x23]
  403098:	ldp	x20, x19, [sp, #80]
  40309c:	ldp	x22, x21, [sp, #64]
  4030a0:	ldp	x24, x23, [sp, #48]
  4030a4:	ldr	x25, [sp, #32]
  4030a8:	ldp	x29, x30, [sp, #16]
  4030ac:	add	sp, sp, #0x60
  4030b0:	ret
  4030b4:	sub	sp, sp, #0x120
  4030b8:	stp	x29, x30, [sp, #192]
  4030bc:	add	x29, sp, #0xc0
  4030c0:	ldr	x8, [x29, #96]
  4030c4:	stp	x28, x27, [sp, #208]
  4030c8:	stp	x26, x25, [sp, #224]
  4030cc:	stp	x24, x23, [sp, #240]
  4030d0:	stp	x22, x21, [sp, #256]
  4030d4:	stp	x20, x19, [sp, #272]
  4030d8:	str	x7, [sp, #96]
  4030dc:	stur	x6, [x29, #-40]
  4030e0:	mov	w20, w5
  4030e4:	mov	w24, w4
  4030e8:	mov	x22, x3
  4030ec:	mov	x19, x2
  4030f0:	mov	x23, x1
  4030f4:	stur	x8, [x29, #-88]
  4030f8:	mov	x28, x0
  4030fc:	bl	4017b0 <__ctype_get_mb_cur_max@plt>
  403100:	mov	w8, wzr
  403104:	mov	w15, wzr
  403108:	stp	wzr, w20, [sp, #84]
  40310c:	ubfx	w21, w20, #1, #1
  403110:	mov	w20, w24
  403114:	add	x9, x19, #0x1
  403118:	mov	w14, #0x1                   	// #1
  40311c:	str	x0, [sp, #32]
  403120:	str	xzr, [sp, #72]
  403124:	stur	xzr, [x29, #-64]
  403128:	stur	xzr, [x29, #-32]
  40312c:	stur	x9, [x29, #-80]
  403130:	cmp	w20, #0xa
  403134:	b.hi	404060 <__fxstatat@plt+0x2790>  // b.pmore
  403138:	adrp	x12, 40a000 <__fxstatat@plt+0x8730>
  40313c:	mov	w9, w20
  403140:	add	x12, x12, #0x168
  403144:	adr	x10, 403168 <__fxstatat@plt+0x1898>
  403148:	ldrb	w11, [x12, x9]
  40314c:	add	x10, x10, x11, lsl #2
  403150:	mov	x24, x23
  403154:	mov	x27, xzr
  403158:	mov	w17, wzr
  40315c:	mov	w16, #0x1                   	// #1
  403160:	mov	x23, x22
  403164:	br	x10
  403168:	adrp	x25, 40a000 <__fxstatat@plt+0x8730>
  40316c:	add	x25, x25, #0x2c6
  403170:	mov	w2, #0x5                   	// #5
  403174:	mov	x0, xzr
  403178:	mov	x1, x25
  40317c:	mov	w27, w15
  403180:	mov	w26, w14
  403184:	mov	w22, w20
  403188:	bl	401820 <dcgettext@plt>
  40318c:	mov	x20, x0
  403190:	cmp	x0, x25
  403194:	b.ne	403364 <__fxstatat@plt+0x1a94>  // b.any
  403198:	bl	408d00 <__fxstatat@plt+0x7430>
  40319c:	ldrb	w8, [x0]
  4031a0:	and	w8, w8, #0xffffffdf
  4031a4:	cmp	w8, #0x47
  4031a8:	b.eq	4032f4 <__fxstatat@plt+0x1a24>  // b.none
  4031ac:	cmp	w8, #0x55
  4031b0:	mov	w9, w22
  4031b4:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  4031b8:	ldrb	w8, [x0, #1]
  4031bc:	and	w8, w8, #0xffffffdf
  4031c0:	cmp	w8, #0x54
  4031c4:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  4031c8:	ldrb	w8, [x0, #2]
  4031cc:	and	w8, w8, #0xffffffdf
  4031d0:	cmp	w8, #0x46
  4031d4:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  4031d8:	ldrb	w8, [x0, #3]
  4031dc:	cmp	w8, #0x2d
  4031e0:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  4031e4:	ldrb	w8, [x0, #4]
  4031e8:	cmp	w8, #0x38
  4031ec:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  4031f0:	ldrb	w8, [x0, #5]
  4031f4:	cbnz	w8, 40334c <__fxstatat@plt+0x1a7c>
  4031f8:	adrp	x20, 40a000 <__fxstatat@plt+0x8730>
  4031fc:	add	x20, x20, #0x2ca
  403200:	b	403364 <__fxstatat@plt+0x1a94>
  403204:	mov	w8, #0x1                   	// #1
  403208:	b	403288 <__fxstatat@plt+0x19b8>
  40320c:	tbnz	w21, #0, 403288 <__fxstatat@plt+0x19b8>
  403210:	mov	w16, w8
  403214:	mov	w17, wzr
  403218:	cbz	x24, 403224 <__fxstatat@plt+0x1954>
  40321c:	mov	w8, #0x27                  	// #39
  403220:	strb	w8, [x28]
  403224:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  403228:	add	x8, x8, #0x2c8
  40322c:	stur	x8, [x29, #-64]
  403230:	mov	w8, #0x1                   	// #1
  403234:	mov	w20, #0x2                   	// #2
  403238:	mov	w27, #0x1                   	// #1
  40323c:	stur	x8, [x29, #-32]
  403240:	b	4034f4 <__fxstatat@plt+0x1c24>
  403244:	tbz	w21, #0, 4032b0 <__fxstatat@plt+0x19e0>
  403248:	mov	w8, #0x1                   	// #1
  40324c:	stur	x8, [x29, #-32]
  403250:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  403254:	add	x8, x8, #0x2c4
  403258:	mov	x27, xzr
  40325c:	mov	w20, #0x5                   	// #5
  403260:	stur	x8, [x29, #-64]
  403264:	mov	w16, #0x1                   	// #1
  403268:	mov	w17, #0x1                   	// #1
  40326c:	b	4034f4 <__fxstatat@plt+0x1c24>
  403270:	mov	w20, wzr
  403274:	mov	x27, xzr
  403278:	mov	w17, wzr
  40327c:	mov	w16, w8
  403280:	b	4034f4 <__fxstatat@plt+0x1c24>
  403284:	tbz	w21, #0, 4032e4 <__fxstatat@plt+0x1a14>
  403288:	mov	w9, #0x1                   	// #1
  40328c:	stur	x9, [x29, #-32]
  403290:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  403294:	add	x9, x9, #0x2c8
  403298:	mov	x27, xzr
  40329c:	mov	w20, #0x2                   	// #2
  4032a0:	stur	x9, [x29, #-64]
  4032a4:	mov	w16, w8
  4032a8:	mov	w17, #0x1                   	// #1
  4032ac:	b	4034f4 <__fxstatat@plt+0x1c24>
  4032b0:	mov	w17, wzr
  4032b4:	cbz	x24, 4032c0 <__fxstatat@plt+0x19f0>
  4032b8:	mov	w8, #0x22                  	// #34
  4032bc:	strb	w8, [x28]
  4032c0:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  4032c4:	add	x8, x8, #0x2c4
  4032c8:	stur	x8, [x29, #-64]
  4032cc:	mov	w8, #0x1                   	// #1
  4032d0:	mov	w27, #0x1                   	// #1
  4032d4:	mov	w20, #0x5                   	// #5
  4032d8:	stur	x8, [x29, #-32]
  4032dc:	mov	w16, #0x1                   	// #1
  4032e0:	b	4034f4 <__fxstatat@plt+0x1c24>
  4032e4:	mov	w16, #0x1                   	// #1
  4032e8:	mov	w17, wzr
  4032ec:	cbnz	x24, 40321c <__fxstatat@plt+0x194c>
  4032f0:	b	403224 <__fxstatat@plt+0x1954>
  4032f4:	ldrb	w8, [x0, #1]
  4032f8:	mov	w9, w22
  4032fc:	and	w8, w8, #0xffffffdf
  403300:	cmp	w8, #0x42
  403304:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  403308:	ldrb	w8, [x0, #2]
  40330c:	cmp	w8, #0x31
  403310:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  403314:	ldrb	w8, [x0, #3]
  403318:	cmp	w8, #0x38
  40331c:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  403320:	ldrb	w8, [x0, #4]
  403324:	cmp	w8, #0x30
  403328:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  40332c:	ldrb	w8, [x0, #5]
  403330:	cmp	w8, #0x33
  403334:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  403338:	ldrb	w8, [x0, #6]
  40333c:	cmp	w8, #0x30
  403340:	b.ne	40334c <__fxstatat@plt+0x1a7c>  // b.any
  403344:	ldrb	w8, [x0, #7]
  403348:	cbz	w8, 403f2c <__fxstatat@plt+0x265c>
  40334c:	cmp	w9, #0x9
  403350:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  403354:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  403358:	add	x8, x8, #0x2c8
  40335c:	add	x9, x9, #0x2c4
  403360:	csel	x20, x9, x8, eq  // eq = none
  403364:	adrp	x25, 40a000 <__fxstatat@plt+0x8730>
  403368:	add	x25, x25, #0x2c8
  40336c:	mov	w2, #0x5                   	// #5
  403370:	mov	x0, xzr
  403374:	mov	x1, x25
  403378:	bl	401820 <dcgettext@plt>
  40337c:	cmp	x0, x25
  403380:	stur	x0, [x29, #-88]
  403384:	str	x20, [sp, #96]
  403388:	b.eq	403394 <__fxstatat@plt+0x1ac4>  // b.none
  40338c:	mov	w20, w22
  403390:	b	403478 <__fxstatat@plt+0x1ba8>
  403394:	bl	408d00 <__fxstatat@plt+0x7430>
  403398:	ldrb	w8, [x0]
  40339c:	and	w8, w8, #0xffffffdf
  4033a0:	cmp	w8, #0x47
  4033a4:	b.eq	403404 <__fxstatat@plt+0x1b34>  // b.none
  4033a8:	cmp	w8, #0x55
  4033ac:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  4033b0:	ldrb	w8, [x0, #1]
  4033b4:	and	w8, w8, #0xffffffdf
  4033b8:	cmp	w8, #0x54
  4033bc:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  4033c0:	ldrb	w8, [x0, #2]
  4033c4:	and	w8, w8, #0xffffffdf
  4033c8:	cmp	w8, #0x46
  4033cc:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  4033d0:	ldrb	w8, [x0, #3]
  4033d4:	cmp	w8, #0x2d
  4033d8:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  4033dc:	ldrb	w8, [x0, #4]
  4033e0:	cmp	w8, #0x38
  4033e4:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  4033e8:	ldrb	w8, [x0, #5]
  4033ec:	cbnz	w8, 403458 <__fxstatat@plt+0x1b88>
  4033f0:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  4033f4:	add	x8, x8, #0x2ce
  4033f8:	stur	x8, [x29, #-88]
  4033fc:	mov	w20, w22
  403400:	b	403478 <__fxstatat@plt+0x1ba8>
  403404:	ldrb	w8, [x0, #1]
  403408:	and	w8, w8, #0xffffffdf
  40340c:	cmp	w8, #0x42
  403410:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  403414:	ldrb	w8, [x0, #2]
  403418:	cmp	w8, #0x31
  40341c:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  403420:	ldrb	w8, [x0, #3]
  403424:	cmp	w8, #0x38
  403428:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  40342c:	ldrb	w8, [x0, #4]
  403430:	cmp	w8, #0x30
  403434:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  403438:	ldrb	w8, [x0, #5]
  40343c:	cmp	w8, #0x33
  403440:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  403444:	ldrb	w8, [x0, #6]
  403448:	cmp	w8, #0x30
  40344c:	b.ne	403458 <__fxstatat@plt+0x1b88>  // b.any
  403450:	ldrb	w8, [x0, #7]
  403454:	cbz	w8, 403f38 <__fxstatat@plt+0x2668>
  403458:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  40345c:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  403460:	cmp	w22, #0x9
  403464:	add	x8, x8, #0x2c8
  403468:	add	x9, x9, #0x2c4
  40346c:	mov	w20, w22
  403470:	csel	x8, x9, x8, eq  // eq = none
  403474:	stur	x8, [x29, #-88]
  403478:	mov	w14, w26
  40347c:	mov	w15, w27
  403480:	tbnz	w21, #0, 4034c4 <__fxstatat@plt+0x1bf4>
  403484:	ldr	x8, [sp, #96]
  403488:	ldrb	w9, [x8]
  40348c:	cbz	w9, 4034c4 <__fxstatat@plt+0x1bf4>
  403490:	mov	w26, w15
  403494:	mov	w22, w14
  403498:	mov	x10, xzr
  40349c:	add	x8, x8, #0x1
  4034a0:	b	4034b4 <__fxstatat@plt+0x1be4>
  4034a4:	ldrb	w9, [x8, x10]
  4034a8:	add	x27, x10, #0x1
  4034ac:	mov	x10, x27
  4034b0:	cbz	w9, 4034d0 <__fxstatat@plt+0x1c00>
  4034b4:	cmp	x10, x24
  4034b8:	b.cs	4034a4 <__fxstatat@plt+0x1bd4>  // b.hs, b.nlast
  4034bc:	strb	w9, [x28, x10]
  4034c0:	b	4034a4 <__fxstatat@plt+0x1bd4>
  4034c4:	mov	w26, w15
  4034c8:	mov	w22, w14
  4034cc:	mov	x27, xzr
  4034d0:	ldur	x25, [x29, #-88]
  4034d4:	mov	x0, x25
  4034d8:	bl	401560 <strlen@plt>
  4034dc:	stur	x0, [x29, #-32]
  4034e0:	mov	w16, #0x1                   	// #1
  4034e4:	stur	x25, [x29, #-64]
  4034e8:	mov	w17, w21
  4034ec:	mov	w14, w22
  4034f0:	mov	w15, w26
  4034f4:	ldp	x8, x9, [x29, #-40]
  4034f8:	eor	w18, w17, #0x1
  4034fc:	stur	w18, [x29, #-68]
  403500:	mov	x22, xzr
  403504:	cmp	x8, #0x0
  403508:	cset	w8, eq  // eq = none
  40350c:	cmp	x9, #0x0
  403510:	cset	w9, ne  // ne = any
  403514:	cmp	w20, #0x2
  403518:	cset	w10, ne  // ne = any
  40351c:	and	w13, w10, w16
  403520:	and	w12, w9, w17
  403524:	orr	w10, w10, w18
  403528:	and	w18, w9, w13
  40352c:	orr	w9, w13, w17
  403530:	eor	w9, w9, #0x1
  403534:	cset	w11, eq  // eq = none
  403538:	orr	w8, w8, w9
  40353c:	and	w12, w16, w12
  403540:	str	w10, [sp, #92]
  403544:	and	w10, w11, w17
  403548:	stur	w8, [x29, #-24]
  40354c:	eor	w8, w16, #0x1
  403550:	stp	w10, w12, [sp, #60]
  403554:	stur	w16, [x29, #-72]
  403558:	str	w8, [sp, #68]
  40355c:	stp	w17, w20, [x29, #-48]
  403560:	stur	w18, [x29, #-52]
  403564:	cmn	x23, #0x1
  403568:	b.eq	403578 <__fxstatat@plt+0x1ca8>  // b.none
  40356c:	cmp	x22, x23
  403570:	b.ne	403580 <__fxstatat@plt+0x1cb0>  // b.any
  403574:	b	403ebc <__fxstatat@plt+0x25ec>
  403578:	ldrb	w8, [x19, x22]
  40357c:	cbz	w8, 403ec4 <__fxstatat@plt+0x25f4>
  403580:	cbz	w18, 4035c8 <__fxstatat@plt+0x1cf8>
  403584:	ldur	x8, [x29, #-32]
  403588:	cmp	x8, #0x2
  40358c:	add	x20, x22, x8
  403590:	b.cc	4035bc <__fxstatat@plt+0x1cec>  // b.lo, b.ul, b.last
  403594:	cmn	x23, #0x1
  403598:	b.ne	4035bc <__fxstatat@plt+0x1cec>  // b.any
  40359c:	mov	x0, x19
  4035a0:	mov	w21, w14
  4035a4:	mov	w25, w15
  4035a8:	bl	401560 <strlen@plt>
  4035ac:	ldp	w18, w17, [x29, #-52]
  4035b0:	mov	x23, x0
  4035b4:	mov	w15, w25
  4035b8:	mov	w14, w21
  4035bc:	cmp	x20, x23
  4035c0:	b.ls	4035dc <__fxstatat@plt+0x1d0c>  // b.plast
  4035c4:	ldur	w20, [x29, #-44]
  4035c8:	mov	w25, wzr
  4035cc:	ldrb	w21, [x19, x22]
  4035d0:	cmp	w21, #0x7e
  4035d4:	b.ls	403628 <__fxstatat@plt+0x1d58>  // b.plast
  4035d8:	b	403878 <__fxstatat@plt+0x1fa8>
  4035dc:	ldur	x1, [x29, #-64]
  4035e0:	ldur	x2, [x29, #-32]
  4035e4:	add	x0, x19, x22
  4035e8:	mov	w26, w15
  4035ec:	mov	w21, w14
  4035f0:	bl	4016a0 <bcmp@plt>
  4035f4:	ldur	w9, [x29, #-68]
  4035f8:	ldur	w20, [x29, #-44]
  4035fc:	cmp	w0, #0x0
  403600:	cset	w8, ne  // ne = any
  403604:	orr	w8, w8, w9
  403608:	cset	w25, eq  // eq = none
  40360c:	tbz	w8, #0, 403f84 <__fxstatat@plt+0x26b4>
  403610:	ldp	w18, w17, [x29, #-52]
  403614:	mov	w14, w21
  403618:	mov	w15, w26
  40361c:	ldrb	w21, [x19, x22]
  403620:	cmp	w21, #0x7e
  403624:	b.hi	403878 <__fxstatat@plt+0x1fa8>  // b.pmore
  403628:	adrp	x13, 40a000 <__fxstatat@plt+0x8730>
  40362c:	add	x13, x13, #0x173
  403630:	adr	x12, 403654 <__fxstatat@plt+0x1d84>
  403634:	ldrb	w9, [x13, x21]
  403638:	add	x12, x12, x9, lsl #2
  40363c:	mov	w10, wzr
  403640:	mov	w8, wzr
  403644:	mov	w26, #0x1                   	// #1
  403648:	mov	w11, #0x6e                  	// #110
  40364c:	mov	w9, #0x61                  	// #97
  403650:	br	x12
  403654:	ldur	w9, [x29, #-24]
  403658:	tbnz	w9, #0, 403678 <__fxstatat@plt+0x1da8>
  40365c:	ldur	x10, [x29, #-40]
  403660:	lsr	w9, w21, #5
  403664:	ldr	w9, [x10, w9, uxtw #2]
  403668:	lsr	w9, w9, w21
  40366c:	tbz	w9, #0, 403678 <__fxstatat@plt+0x1da8>
  403670:	mov	w9, w21
  403674:	b	403680 <__fxstatat@plt+0x1db0>
  403678:	mov	w9, w21
  40367c:	cbz	w25, 4038b8 <__fxstatat@plt+0x1fe8>
  403680:	tbnz	w17, #0, 403f44 <__fxstatat@plt+0x2674>
  403684:	cmp	w20, #0x2
  403688:	cset	w8, ne  // ne = any
  40368c:	orr	w8, w8, w15
  403690:	tbnz	w8, #0, 4036cc <__fxstatat@plt+0x1dfc>
  403694:	cmp	x27, x24
  403698:	b.cs	403704 <__fxstatat@plt+0x1e34>  // b.hs, b.nlast
  40369c:	mov	w8, #0x27                  	// #39
  4036a0:	strb	w8, [x28, x27]
  4036a4:	add	x8, x27, #0x1
  4036a8:	cmp	x8, x24
  4036ac:	b.cc	403710 <__fxstatat@plt+0x1e40>  // b.lo, b.ul, b.last
  4036b0:	add	x8, x27, #0x2
  4036b4:	cmp	x8, x24
  4036b8:	b.cs	4036c4 <__fxstatat@plt+0x1df4>  // b.hs, b.nlast
  4036bc:	mov	w10, #0x27                  	// #39
  4036c0:	strb	w10, [x28, x8]
  4036c4:	add	x27, x27, #0x3
  4036c8:	mov	w15, #0x1                   	// #1
  4036cc:	cmp	x27, x24
  4036d0:	b.cs	4036dc <__fxstatat@plt+0x1e0c>  // b.hs, b.nlast
  4036d4:	mov	w8, #0x5c                  	// #92
  4036d8:	strb	w8, [x28, x27]
  4036dc:	add	x27, x27, #0x1
  4036e0:	cmp	x27, x24
  4036e4:	b.cs	4036ec <__fxstatat@plt+0x1e1c>  // b.hs, b.nlast
  4036e8:	strb	w9, [x28, x27]
  4036ec:	add	x27, x27, #0x1
  4036f0:	and	w14, w14, w26
  4036f4:	add	x22, x22, #0x1
  4036f8:	cmn	x23, #0x1
  4036fc:	b.ne	40356c <__fxstatat@plt+0x1c9c>  // b.any
  403700:	b	403578 <__fxstatat@plt+0x1ca8>
  403704:	add	x8, x27, #0x1
  403708:	cmp	x8, x24
  40370c:	b.cs	4036b0 <__fxstatat@plt+0x1de0>  // b.hs, b.nlast
  403710:	mov	w10, #0x24                  	// #36
  403714:	strb	w10, [x28, x8]
  403718:	add	x8, x27, #0x2
  40371c:	cmp	x8, x24
  403720:	b.cc	4036bc <__fxstatat@plt+0x1dec>  // b.lo, b.ul, b.last
  403724:	b	4036c4 <__fxstatat@plt+0x1df4>
  403728:	cmp	x23, #0x1
  40372c:	b.eq	403750 <__fxstatat@plt+0x1e80>  // b.none
  403730:	cmn	x23, #0x1
  403734:	b.ne	403754 <__fxstatat@plt+0x1e84>  // b.any
  403738:	ldrb	w8, [x19, #1]
  40373c:	cbz	w8, 403750 <__fxstatat@plt+0x1e80>
  403740:	mov	w8, wzr
  403744:	mov	w26, wzr
  403748:	mov	x23, #0xffffffffffffffff    	// #-1
  40374c:	b	403654 <__fxstatat@plt+0x1d84>
  403750:	cbz	x22, 403760 <__fxstatat@plt+0x1e90>
  403754:	mov	w8, wzr
  403758:	mov	w26, wzr
  40375c:	b	403654 <__fxstatat@plt+0x1d84>
  403760:	mov	w10, #0x1                   	// #1
  403764:	cmp	w20, #0x2
  403768:	b.ne	403770 <__fxstatat@plt+0x1ea0>  // b.any
  40376c:	tbnz	w17, #0, 403f44 <__fxstatat@plt+0x2674>
  403770:	mov	w8, wzr
  403774:	mov	w26, w10
  403778:	b	403654 <__fxstatat@plt+0x1d84>
  40377c:	cmp	w20, #0x2
  403780:	b.ne	4038a0 <__fxstatat@plt+0x1fd0>  // b.any
  403784:	tbz	w17, #0, 4038ac <__fxstatat@plt+0x1fdc>
  403788:	b	403f44 <__fxstatat@plt+0x2674>
  40378c:	mov	w9, #0x66                  	// #102
  403790:	b	4038fc <__fxstatat@plt+0x202c>
  403794:	mov	w11, #0x74                  	// #116
  403798:	b	4037a8 <__fxstatat@plt+0x1ed8>
  40379c:	mov	w9, #0x62                  	// #98
  4037a0:	b	4038fc <__fxstatat@plt+0x202c>
  4037a4:	mov	w11, #0x72                  	// #114
  4037a8:	ldr	w8, [sp, #92]
  4037ac:	mov	w9, w11
  4037b0:	tbnz	w8, #0, 4038fc <__fxstatat@plt+0x202c>
  4037b4:	b	403f44 <__fxstatat@plt+0x2674>
  4037b8:	ldur	w8, [x29, #-72]
  4037bc:	tbz	w8, #0, 403910 <__fxstatat@plt+0x2040>
  4037c0:	cmp	w20, #0x2
  4037c4:	tbnz	w17, #0, 404054 <__fxstatat@plt+0x2784>
  4037c8:	cset	w8, ne  // ne = any
  4037cc:	orr	w8, w8, w15
  4037d0:	tbz	w8, #0, 403ae4 <__fxstatat@plt+0x2214>
  4037d4:	mov	x8, x27
  4037d8:	cmp	x8, x24
  4037dc:	b.cc	403b24 <__fxstatat@plt+0x2254>  // b.lo, b.ul, b.last
  4037e0:	b	403b2c <__fxstatat@plt+0x225c>
  4037e4:	cmp	w20, #0x5
  4037e8:	b.eq	403a44 <__fxstatat@plt+0x2174>  // b.none
  4037ec:	cmp	w20, #0x2
  4037f0:	b.ne	403ad4 <__fxstatat@plt+0x2204>  // b.any
  4037f4:	tbz	w17, #0, 403ad4 <__fxstatat@plt+0x2204>
  4037f8:	b	403f44 <__fxstatat@plt+0x2674>
  4037fc:	mov	w9, #0x76                  	// #118
  403800:	b	4038fc <__fxstatat@plt+0x202c>
  403804:	cmp	w20, #0x2
  403808:	b.ne	403920 <__fxstatat@plt+0x2050>  // b.any
  40380c:	tbnz	w17, #0, 403f44 <__fxstatat@plt+0x2674>
  403810:	ldr	x10, [sp, #72]
  403814:	cmp	x24, #0x0
  403818:	cset	w8, eq  // eq = none
  40381c:	cmp	x10, #0x0
  403820:	cset	w9, ne  // ne = any
  403824:	orr	w8, w9, w8
  403828:	cmp	w8, #0x0
  40382c:	csel	x10, x10, x24, ne  // ne = any
  403830:	csel	x24, x24, xzr, ne  // ne = any
  403834:	cmp	x27, x24
  403838:	str	x10, [sp, #72]
  40383c:	b.cs	403a20 <__fxstatat@plt+0x2150>  // b.hs, b.nlast
  403840:	mov	w8, #0x27                  	// #39
  403844:	strb	w8, [x28, x27]
  403848:	add	x8, x27, #0x1
  40384c:	cmp	x8, x24
  403850:	b.cc	403a2c <__fxstatat@plt+0x215c>  // b.lo, b.ul, b.last
  403854:	add	x8, x27, #0x2
  403858:	cmp	x8, x24
  40385c:	b.cs	403868 <__fxstatat@plt+0x1f98>  // b.hs, b.nlast
  403860:	mov	w9, #0x27                  	// #39
  403864:	strb	w9, [x28, x8]
  403868:	mov	w15, wzr
  40386c:	mov	w8, wzr
  403870:	add	x27, x27, #0x3
  403874:	b	403924 <__fxstatat@plt+0x2054>
  403878:	ldr	x8, [sp, #32]
  40387c:	stp	w15, w14, [sp, #24]
  403880:	cmp	x8, #0x1
  403884:	b.ne	403938 <__fxstatat@plt+0x2068>  // b.any
  403888:	bl	401780 <__ctype_b_loc@plt>
  40388c:	ldr	x8, [x0]
  403890:	mov	w20, #0x1                   	// #1
  403894:	ldrh	w8, [x8, x21, lsl #1]
  403898:	ubfx	w26, w8, #14, #1
  40389c:	b	403c94 <__fxstatat@plt+0x23c4>
  4038a0:	ldr	w8, [sp, #64]
  4038a4:	mov	w9, #0x5c                  	// #92
  4038a8:	tbz	w8, #0, 4038fc <__fxstatat@plt+0x202c>
  4038ac:	mov	w8, wzr
  4038b0:	mov	w26, wzr
  4038b4:	mov	w21, #0x5c                  	// #92
  4038b8:	tbnz	w8, #0, 4038ec <__fxstatat@plt+0x201c>
  4038bc:	tbz	w15, #0, 4038ec <__fxstatat@plt+0x201c>
  4038c0:	cmp	x27, x24
  4038c4:	b.cs	4038d0 <__fxstatat@plt+0x2000>  // b.hs, b.nlast
  4038c8:	mov	w8, #0x27                  	// #39
  4038cc:	strb	w8, [x28, x27]
  4038d0:	add	x8, x27, #0x1
  4038d4:	cmp	x8, x24
  4038d8:	b.cs	4038e4 <__fxstatat@plt+0x2014>  // b.hs, b.nlast
  4038dc:	mov	w9, #0x27                  	// #39
  4038e0:	strb	w9, [x28, x8]
  4038e4:	mov	w15, wzr
  4038e8:	add	x27, x27, #0x2
  4038ec:	mov	w9, w21
  4038f0:	cmp	x27, x24
  4038f4:	b.cc	4036e8 <__fxstatat@plt+0x1e18>  // b.lo, b.ul, b.last
  4038f8:	b	4036ec <__fxstatat@plt+0x1e1c>
  4038fc:	ldur	w10, [x29, #-72]
  403900:	mov	w8, wzr
  403904:	mov	w26, wzr
  403908:	tbz	w10, #0, 403654 <__fxstatat@plt+0x1d84>
  40390c:	b	403680 <__fxstatat@plt+0x1db0>
  403910:	ldr	w8, [sp, #88]
  403914:	tbnz	w8, #0, 4036f4 <__fxstatat@plt+0x1e24>
  403918:	mov	w21, wzr
  40391c:	b	403754 <__fxstatat@plt+0x1e84>
  403920:	mov	w8, wzr
  403924:	mov	w9, #0x1                   	// #1
  403928:	mov	w21, #0x27                  	// #39
  40392c:	str	w9, [sp, #84]
  403930:	mov	w26, #0x1                   	// #1
  403934:	b	403654 <__fxstatat@plt+0x1d84>
  403938:	cmn	x23, #0x1
  40393c:	stur	xzr, [x29, #-16]
  403940:	b.eq	403bb8 <__fxstatat@plt+0x22e8>  // b.none
  403944:	ldr	w8, [sp, #60]
  403948:	stp	x23, x19, [sp, #40]
  40394c:	tbz	w8, #0, 403bd0 <__fxstatat@plt+0x2300>
  403950:	ldur	x8, [x29, #-80]
  403954:	mov	x20, xzr
  403958:	mov	w26, #0x1                   	// #1
  40395c:	add	x8, x8, x22
  403960:	str	x8, [sp, #16]
  403964:	b	403990 <__fxstatat@plt+0x20c0>
  403968:	ldur	w0, [x29, #-20]
  40396c:	bl	401850 <iswprint@plt>
  403970:	cmp	w0, #0x0
  403974:	cset	w8, ne  // ne = any
  403978:	sub	x0, x29, #0x10
  40397c:	and	w26, w26, w8
  403980:	add	x20, x23, x20
  403984:	bl	401730 <mbsinit@plt>
  403988:	ldr	x23, [sp, #40]
  40398c:	cbnz	w0, 403c90 <__fxstatat@plt+0x23c0>
  403990:	ldr	x8, [sp, #48]
  403994:	mov	x19, x28
  403998:	add	x28, x20, x22
  40399c:	sub	x2, x23, x28
  4039a0:	add	x1, x8, x28
  4039a4:	sub	x0, x29, #0x14
  4039a8:	sub	x3, x29, #0x10
  4039ac:	bl	4077a8 <__fxstatat@plt+0x5ed8>
  4039b0:	cmn	x0, #0x2
  4039b4:	b.eq	403c50 <__fxstatat@plt+0x2380>  // b.none
  4039b8:	mov	x23, x0
  4039bc:	cmn	x0, #0x1
  4039c0:	b.eq	403c40 <__fxstatat@plt+0x2370>  // b.none
  4039c4:	mov	x28, x19
  4039c8:	cbz	x23, 403c48 <__fxstatat@plt+0x2378>
  4039cc:	ldr	x19, [sp, #48]
  4039d0:	cmp	x23, #0x2
  4039d4:	b.cc	403968 <__fxstatat@plt+0x2098>  // b.lo, b.ul, b.last
  4039d8:	ldr	x9, [sp, #16]
  4039dc:	sub	x8, x23, #0x1
  4039e0:	add	x9, x9, x20
  4039e4:	b	4039f4 <__fxstatat@plt+0x2124>
  4039e8:	subs	x8, x8, #0x1
  4039ec:	add	x9, x9, #0x1
  4039f0:	b.eq	403968 <__fxstatat@plt+0x2098>  // b.none
  4039f4:	ldrb	w10, [x9]
  4039f8:	sub	w10, w10, #0x5b
  4039fc:	cmp	w10, #0x21
  403a00:	b.hi	4039e8 <__fxstatat@plt+0x2118>  // b.pmore
  403a04:	mov	w11, #0x1                   	// #1
  403a08:	lsl	x10, x11, x10
  403a0c:	mov	x11, #0x2b                  	// #43
  403a10:	movk	x11, #0x2, lsl #32
  403a14:	tst	x10, x11
  403a18:	b.eq	4039e8 <__fxstatat@plt+0x2118>  // b.none
  403a1c:	b	403f6c <__fxstatat@plt+0x269c>
  403a20:	add	x8, x27, #0x1
  403a24:	cmp	x8, x24
  403a28:	b.cs	403854 <__fxstatat@plt+0x1f84>  // b.hs, b.nlast
  403a2c:	mov	w9, #0x5c                  	// #92
  403a30:	strb	w9, [x28, x8]
  403a34:	add	x8, x27, #0x2
  403a38:	cmp	x8, x24
  403a3c:	b.cc	403860 <__fxstatat@plt+0x1f90>  // b.lo, b.ul, b.last
  403a40:	b	403868 <__fxstatat@plt+0x1f98>
  403a44:	ldr	w8, [sp, #88]
  403a48:	tbz	w8, #2, 403ad4 <__fxstatat@plt+0x2204>
  403a4c:	add	x9, x22, #0x2
  403a50:	cmp	x9, x23
  403a54:	b.cs	403ad4 <__fxstatat@plt+0x2204>  // b.hs, b.nlast
  403a58:	add	x8, x22, x19
  403a5c:	ldrb	w8, [x8, #1]
  403a60:	cmp	w8, #0x3f
  403a64:	b.ne	403ad4 <__fxstatat@plt+0x2204>  // b.any
  403a68:	ldrb	w21, [x19, x9]
  403a6c:	mov	w8, wzr
  403a70:	cmp	w21, #0x3e
  403a74:	b.hi	403eb0 <__fxstatat@plt+0x25e0>  // b.pmore
  403a78:	mov	w10, #0x1                   	// #1
  403a7c:	mov	x11, #0xa38200000000        	// #179778741075968
  403a80:	lsl	x10, x10, x21
  403a84:	movk	x11, #0x7000, lsl #48
  403a88:	tst	x10, x11
  403a8c:	b.eq	403eb0 <__fxstatat@plt+0x25e0>  // b.none
  403a90:	tbnz	w17, #0, 403f44 <__fxstatat@plt+0x2674>
  403a94:	cmp	x27, x24
  403a98:	b.cs	403e68 <__fxstatat@plt+0x2598>  // b.hs, b.nlast
  403a9c:	mov	w8, #0x3f                  	// #63
  403aa0:	strb	w8, [x28, x27]
  403aa4:	add	x8, x27, #0x1
  403aa8:	cmp	x8, x24
  403aac:	b.cc	403e74 <__fxstatat@plt+0x25a4>  // b.lo, b.ul, b.last
  403ab0:	add	x8, x27, #0x2
  403ab4:	cmp	x8, x24
  403ab8:	b.cs	403e88 <__fxstatat@plt+0x25b8>  // b.hs, b.nlast
  403abc:	mov	w10, #0x22                  	// #34
  403ac0:	strb	w10, [x28, x8]
  403ac4:	add	x8, x27, #0x3
  403ac8:	cmp	x8, x24
  403acc:	b.cc	403e94 <__fxstatat@plt+0x25c4>  // b.lo, b.ul, b.last
  403ad0:	b	403e9c <__fxstatat@plt+0x25cc>
  403ad4:	mov	w8, wzr
  403ad8:	mov	w26, wzr
  403adc:	mov	w21, #0x3f                  	// #63
  403ae0:	b	403654 <__fxstatat@plt+0x1d84>
  403ae4:	cmp	x27, x24
  403ae8:	b.cs	403b94 <__fxstatat@plt+0x22c4>  // b.hs, b.nlast
  403aec:	mov	w8, #0x27                  	// #39
  403af0:	strb	w8, [x28, x27]
  403af4:	add	x8, x27, #0x1
  403af8:	cmp	x8, x24
  403afc:	b.cc	403ba0 <__fxstatat@plt+0x22d0>  // b.lo, b.ul, b.last
  403b00:	add	x8, x27, #0x2
  403b04:	cmp	x8, x24
  403b08:	b.cs	403b14 <__fxstatat@plt+0x2244>  // b.hs, b.nlast
  403b0c:	mov	w9, #0x27                  	// #39
  403b10:	strb	w9, [x28, x8]
  403b14:	add	x8, x27, #0x3
  403b18:	mov	w15, #0x1                   	// #1
  403b1c:	cmp	x8, x24
  403b20:	b.cs	403b2c <__fxstatat@plt+0x225c>  // b.hs, b.nlast
  403b24:	mov	w9, #0x5c                  	// #92
  403b28:	strb	w9, [x28, x8]
  403b2c:	cmp	w20, #0x2
  403b30:	add	x27, x8, #0x1
  403b34:	b.eq	403b84 <__fxstatat@plt+0x22b4>  // b.none
  403b38:	add	x9, x22, #0x1
  403b3c:	cmp	x9, x23
  403b40:	b.cs	403b84 <__fxstatat@plt+0x22b4>  // b.hs, b.nlast
  403b44:	ldrb	w9, [x19, x9]
  403b48:	sub	w9, w9, #0x30
  403b4c:	cmp	w9, #0x9
  403b50:	b.hi	403b84 <__fxstatat@plt+0x22b4>  // b.pmore
  403b54:	cmp	x27, x24
  403b58:	b.cs	403b64 <__fxstatat@plt+0x2294>  // b.hs, b.nlast
  403b5c:	mov	w9, #0x30                  	// #48
  403b60:	strb	w9, [x28, x27]
  403b64:	add	x9, x8, #0x2
  403b68:	cmp	x9, x24
  403b6c:	b.cs	403b78 <__fxstatat@plt+0x22a8>  // b.hs, b.nlast
  403b70:	mov	w10, #0x30                  	// #48
  403b74:	strb	w10, [x28, x9]
  403b78:	mov	w26, wzr
  403b7c:	add	x27, x8, #0x3
  403b80:	b	403b88 <__fxstatat@plt+0x22b8>
  403b84:	mov	w26, wzr
  403b88:	mov	w8, #0x1                   	// #1
  403b8c:	mov	w21, #0x30                  	// #48
  403b90:	b	403654 <__fxstatat@plt+0x1d84>
  403b94:	add	x8, x27, #0x1
  403b98:	cmp	x8, x24
  403b9c:	b.cs	403b00 <__fxstatat@plt+0x2230>  // b.hs, b.nlast
  403ba0:	mov	w9, #0x24                  	// #36
  403ba4:	strb	w9, [x28, x8]
  403ba8:	add	x8, x27, #0x2
  403bac:	cmp	x8, x24
  403bb0:	b.cc	403b0c <__fxstatat@plt+0x223c>  // b.lo, b.ul, b.last
  403bb4:	b	403b14 <__fxstatat@plt+0x2244>
  403bb8:	mov	x0, x19
  403bbc:	bl	401560 <strlen@plt>
  403bc0:	mov	x23, x0
  403bc4:	ldr	w8, [sp, #60]
  403bc8:	stp	x23, x19, [sp, #40]
  403bcc:	tbnz	w8, #0, 403950 <__fxstatat@plt+0x2080>
  403bd0:	mov	x20, xzr
  403bd4:	mov	w26, #0x1                   	// #1
  403bd8:	ldr	x8, [sp, #48]
  403bdc:	mov	x19, x28
  403be0:	add	x28, x20, x22
  403be4:	sub	x2, x23, x28
  403be8:	add	x1, x8, x28
  403bec:	sub	x0, x29, #0x14
  403bf0:	sub	x3, x29, #0x10
  403bf4:	bl	4077a8 <__fxstatat@plt+0x5ed8>
  403bf8:	cmn	x0, #0x2
  403bfc:	b.eq	403c50 <__fxstatat@plt+0x2380>  // b.none
  403c00:	mov	x23, x0
  403c04:	cmn	x0, #0x1
  403c08:	b.eq	403c40 <__fxstatat@plt+0x2370>  // b.none
  403c0c:	mov	x28, x19
  403c10:	cbz	x23, 403c48 <__fxstatat@plt+0x2378>
  403c14:	ldur	w0, [x29, #-20]
  403c18:	bl	401850 <iswprint@plt>
  403c1c:	cmp	w0, #0x0
  403c20:	cset	w8, ne  // ne = any
  403c24:	sub	x0, x29, #0x10
  403c28:	and	w26, w26, w8
  403c2c:	add	x20, x23, x20
  403c30:	bl	401730 <mbsinit@plt>
  403c34:	ldr	x23, [sp, #40]
  403c38:	cbz	w0, 403bd8 <__fxstatat@plt+0x2308>
  403c3c:	b	403c90 <__fxstatat@plt+0x23c0>
  403c40:	mov	w26, wzr
  403c44:	mov	x28, x19
  403c48:	ldr	x23, [sp, #40]
  403c4c:	b	403c90 <__fxstatat@plt+0x23c0>
  403c50:	ldr	x23, [sp, #40]
  403c54:	cmp	x28, x23
  403c58:	b.cs	403c88 <__fxstatat@plt+0x23b8>  // b.hs, b.nlast
  403c5c:	sub	x8, x23, x22
  403c60:	ldr	x9, [sp, #48]
  403c64:	ldrb	w9, [x9, x28]
  403c68:	cbz	w9, 403c88 <__fxstatat@plt+0x23b8>
  403c6c:	add	x20, x20, #0x1
  403c70:	add	x28, x20, x22
  403c74:	cmp	x28, x23
  403c78:	b.cc	403c60 <__fxstatat@plt+0x2390>  // b.lo, b.ul, b.last
  403c7c:	mov	w26, wzr
  403c80:	mov	x20, x8
  403c84:	b	403c8c <__fxstatat@plt+0x23bc>
  403c88:	mov	w26, wzr
  403c8c:	mov	x28, x19
  403c90:	ldr	x19, [sp, #48]
  403c94:	ldr	w8, [sp, #68]
  403c98:	ldp	w15, w14, [sp, #24]
  403c9c:	ldp	w18, w17, [x29, #-52]
  403ca0:	cmp	x20, #0x1
  403ca4:	orr	w8, w26, w8
  403ca8:	b.hi	403cbc <__fxstatat@plt+0x23ec>  // b.pmore
  403cac:	tbz	w8, #0, 403cbc <__fxstatat@plt+0x23ec>
  403cb0:	ldur	w20, [x29, #-44]
  403cb4:	mov	w8, wzr
  403cb8:	b	403654 <__fxstatat@plt+0x1d84>
  403cbc:	add	x9, x20, x22
  403cc0:	ldur	w20, [x29, #-44]
  403cc4:	mov	w10, wzr
  403cc8:	b	403cdc <__fxstatat@plt+0x240c>
  403ccc:	ldur	x12, [x29, #-80]
  403cd0:	add	x27, x27, #0x1
  403cd4:	ldrb	w21, [x12, x22]
  403cd8:	mov	x22, x11
  403cdc:	tbz	w8, #0, 403d0c <__fxstatat@plt+0x243c>
  403ce0:	tbz	w25, #0, 403d78 <__fxstatat@plt+0x24a8>
  403ce4:	cmp	x27, x24
  403ce8:	b.cs	403cf4 <__fxstatat@plt+0x2424>  // b.hs, b.nlast
  403cec:	mov	w11, #0x5c                  	// #92
  403cf0:	strb	w11, [x28, x27]
  403cf4:	mov	w25, wzr
  403cf8:	add	x27, x27, #0x1
  403cfc:	add	x11, x22, #0x1
  403d00:	cmp	x9, x11
  403d04:	b.hi	403d88 <__fxstatat@plt+0x24b8>  // b.pmore
  403d08:	b	403e5c <__fxstatat@plt+0x258c>
  403d0c:	tbnz	w17, #0, 403f44 <__fxstatat@plt+0x2674>
  403d10:	cmp	w20, #0x2
  403d14:	cset	w10, ne  // ne = any
  403d18:	orr	w10, w10, w15
  403d1c:	tbz	w10, #0, 403dd0 <__fxstatat@plt+0x2500>
  403d20:	cmp	x27, x24
  403d24:	b.cs	403e10 <__fxstatat@plt+0x2540>  // b.hs, b.nlast
  403d28:	mov	w10, #0x5c                  	// #92
  403d2c:	strb	w10, [x28, x27]
  403d30:	add	x10, x27, #0x1
  403d34:	cmp	x10, x24
  403d38:	b.cc	403e1c <__fxstatat@plt+0x254c>  // b.lo, b.ul, b.last
  403d3c:	add	x10, x27, #0x2
  403d40:	cmp	x10, x24
  403d44:	b.cs	403d54 <__fxstatat@plt+0x2484>  // b.hs, b.nlast
  403d48:	mov	w11, #0x30                  	// #48
  403d4c:	bfxil	w11, w21, #3, #3
  403d50:	strb	w11, [x28, x10]
  403d54:	mov	w11, #0x30                  	// #48
  403d58:	bfxil	w11, w21, #0, #3
  403d5c:	add	x27, x27, #0x3
  403d60:	mov	w10, #0x1                   	// #1
  403d64:	mov	w21, w11
  403d68:	add	x11, x22, #0x1
  403d6c:	cmp	x9, x11
  403d70:	b.hi	403d88 <__fxstatat@plt+0x24b8>  // b.pmore
  403d74:	b	403e5c <__fxstatat@plt+0x258c>
  403d78:	mov	w25, wzr
  403d7c:	add	x11, x22, #0x1
  403d80:	cmp	x9, x11
  403d84:	b.ls	403e5c <__fxstatat@plt+0x258c>  // b.plast
  403d88:	and	w12, w10, #0x1
  403d8c:	orn	w12, w12, w15
  403d90:	tbnz	w12, #0, 403dc0 <__fxstatat@plt+0x24f0>
  403d94:	cmp	x27, x24
  403d98:	b.cs	403da4 <__fxstatat@plt+0x24d4>  // b.hs, b.nlast
  403d9c:	mov	w12, #0x27                  	// #39
  403da0:	strb	w12, [x28, x27]
  403da4:	add	x12, x27, #0x1
  403da8:	cmp	x12, x24
  403dac:	b.cs	403db8 <__fxstatat@plt+0x24e8>  // b.hs, b.nlast
  403db0:	mov	w13, #0x27                  	// #39
  403db4:	strb	w13, [x28, x12]
  403db8:	mov	w15, wzr
  403dbc:	add	x27, x27, #0x2
  403dc0:	cmp	x27, x24
  403dc4:	b.cs	403ccc <__fxstatat@plt+0x23fc>  // b.hs, b.nlast
  403dc8:	strb	w21, [x28, x27]
  403dcc:	b	403ccc <__fxstatat@plt+0x23fc>
  403dd0:	cmp	x27, x24
  403dd4:	b.cs	403e38 <__fxstatat@plt+0x2568>  // b.hs, b.nlast
  403dd8:	mov	w10, #0x27                  	// #39
  403ddc:	strb	w10, [x28, x27]
  403de0:	add	x10, x27, #0x1
  403de4:	cmp	x10, x24
  403de8:	b.cc	403e44 <__fxstatat@plt+0x2574>  // b.lo, b.ul, b.last
  403dec:	add	x10, x27, #0x2
  403df0:	cmp	x10, x24
  403df4:	b.cs	403e00 <__fxstatat@plt+0x2530>  // b.hs, b.nlast
  403df8:	mov	w11, #0x27                  	// #39
  403dfc:	strb	w11, [x28, x10]
  403e00:	add	x27, x27, #0x3
  403e04:	mov	w15, #0x1                   	// #1
  403e08:	cmp	x27, x24
  403e0c:	b.cc	403d28 <__fxstatat@plt+0x2458>  // b.lo, b.ul, b.last
  403e10:	add	x10, x27, #0x1
  403e14:	cmp	x10, x24
  403e18:	b.cs	403d3c <__fxstatat@plt+0x246c>  // b.hs, b.nlast
  403e1c:	mov	w11, #0x30                  	// #48
  403e20:	bfxil	w11, w21, #6, #2
  403e24:	strb	w11, [x28, x10]
  403e28:	add	x10, x27, #0x2
  403e2c:	cmp	x10, x24
  403e30:	b.cc	403d48 <__fxstatat@plt+0x2478>  // b.lo, b.ul, b.last
  403e34:	b	403d54 <__fxstatat@plt+0x2484>
  403e38:	add	x10, x27, #0x1
  403e3c:	cmp	x10, x24
  403e40:	b.cs	403dec <__fxstatat@plt+0x251c>  // b.hs, b.nlast
  403e44:	mov	w11, #0x24                  	// #36
  403e48:	strb	w11, [x28, x10]
  403e4c:	add	x10, x27, #0x2
  403e50:	cmp	x10, x24
  403e54:	b.cc	403df8 <__fxstatat@plt+0x2528>  // b.lo, b.ul, b.last
  403e58:	b	403e00 <__fxstatat@plt+0x2530>
  403e5c:	and	w8, w10, #0x1
  403e60:	tbz	w8, #0, 4038bc <__fxstatat@plt+0x1fec>
  403e64:	b	4038ec <__fxstatat@plt+0x201c>
  403e68:	add	x8, x27, #0x1
  403e6c:	cmp	x8, x24
  403e70:	b.cs	403ab0 <__fxstatat@plt+0x21e0>  // b.hs, b.nlast
  403e74:	mov	w10, #0x22                  	// #34
  403e78:	strb	w10, [x28, x8]
  403e7c:	add	x8, x27, #0x2
  403e80:	cmp	x8, x24
  403e84:	b.cc	403abc <__fxstatat@plt+0x21ec>  // b.lo, b.ul, b.last
  403e88:	add	x8, x27, #0x3
  403e8c:	cmp	x8, x24
  403e90:	b.cs	403e9c <__fxstatat@plt+0x25cc>  // b.hs, b.nlast
  403e94:	mov	w10, #0x3f                  	// #63
  403e98:	strb	w10, [x28, x8]
  403e9c:	mov	w8, wzr
  403ea0:	mov	w26, wzr
  403ea4:	add	x27, x27, #0x4
  403ea8:	mov	x22, x9
  403eac:	b	403654 <__fxstatat@plt+0x1d84>
  403eb0:	mov	w21, #0x3f                  	// #63
  403eb4:	mov	w26, w8
  403eb8:	b	403654 <__fxstatat@plt+0x1d84>
  403ebc:	mov	x23, x22
  403ec0:	b	403ec8 <__fxstatat@plt+0x25f8>
  403ec4:	mov	x23, #0xffffffffffffffff    	// #-1
  403ec8:	cmp	w20, #0x2
  403ecc:	cset	w8, eq  // eq = none
  403ed0:	cmp	x27, #0x0
  403ed4:	cset	w9, eq  // eq = none
  403ed8:	and	w8, w8, w9
  403edc:	and	w8, w17, w8
  403ee0:	tbnz	w8, #0, 403f44 <__fxstatat@plt+0x2674>
  403ee4:	cmp	w20, #0x2
  403ee8:	cset	w8, ne  // ne = any
  403eec:	orr	w8, w17, w8
  403ef0:	tbnz	w8, #0, 40400c <__fxstatat@plt+0x273c>
  403ef4:	ldr	w8, [sp, #84]
  403ef8:	eor	w8, w8, #0x1
  403efc:	tbnz	w8, #0, 40400c <__fxstatat@plt+0x273c>
  403f00:	mov	x22, x23
  403f04:	tbnz	w14, #0, 403fdc <__fxstatat@plt+0x270c>
  403f08:	ldr	x23, [sp, #72]
  403f0c:	mov	w21, wzr
  403f10:	cbz	x23, 404008 <__fxstatat@plt+0x2738>
  403f14:	ldur	w8, [x29, #-72]
  403f18:	mov	w20, #0x2                   	// #2
  403f1c:	mov	w14, w21
  403f20:	mov	w17, w21
  403f24:	cbz	x24, 403130 <__fxstatat@plt+0x1860>
  403f28:	b	40400c <__fxstatat@plt+0x273c>
  403f2c:	adrp	x20, 40a000 <__fxstatat@plt+0x8730>
  403f30:	add	x20, x20, #0x2d2
  403f34:	b	403364 <__fxstatat@plt+0x1a94>
  403f38:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  403f3c:	add	x8, x8, #0x2d6
  403f40:	b	4033f8 <__fxstatat@plt+0x1b28>
  403f44:	ldur	w8, [x29, #-72]
  403f48:	ldr	x7, [sp, #96]
  403f4c:	mov	w9, #0x4                   	// #4
  403f50:	tst	w8, #0x1
  403f54:	mov	w8, #0x2                   	// #2
  403f58:	csel	w8, w9, w8, ne  // ne = any
  403f5c:	cmp	w20, #0x2
  403f60:	b.ne	403f88 <__fxstatat@plt+0x26b8>  // b.any
  403f64:	mov	w20, w8
  403f68:	b	403f88 <__fxstatat@plt+0x26b8>
  403f6c:	ldur	w8, [x29, #-72]
  403f70:	ldr	x23, [sp, #40]
  403f74:	mov	w9, #0x4                   	// #4
  403f78:	tst	w8, #0x1
  403f7c:	mov	w8, #0x2                   	// #2
  403f80:	csel	w20, w9, w8, ne  // ne = any
  403f84:	ldr	x7, [sp, #96]
  403f88:	ldr	w8, [sp, #88]
  403f8c:	mov	x0, x28
  403f90:	mov	x1, x24
  403f94:	mov	x2, x19
  403f98:	and	w5, w8, #0xfffffffd
  403f9c:	ldur	x8, [x29, #-88]
  403fa0:	mov	x3, x23
  403fa4:	mov	w4, w20
  403fa8:	mov	x6, xzr
  403fac:	str	x8, [sp]
  403fb0:	bl	4030b4 <__fxstatat@plt+0x17e4>
  403fb4:	mov	x27, x0
  403fb8:	mov	x0, x27
  403fbc:	ldp	x20, x19, [sp, #272]
  403fc0:	ldp	x22, x21, [sp, #256]
  403fc4:	ldp	x24, x23, [sp, #240]
  403fc8:	ldp	x26, x25, [sp, #224]
  403fcc:	ldp	x28, x27, [sp, #208]
  403fd0:	ldp	x29, x30, [sp, #192]
  403fd4:	add	sp, sp, #0x120
  403fd8:	ret
  403fdc:	ldur	x8, [x29, #-88]
  403fe0:	ldr	x1, [sp, #72]
  403fe4:	ldr	w5, [sp, #88]
  403fe8:	ldur	x6, [x29, #-40]
  403fec:	ldr	x7, [sp, #96]
  403ff0:	mov	w4, #0x5                   	// #5
  403ff4:	str	x8, [sp]
  403ff8:	mov	x0, x28
  403ffc:	mov	x2, x19
  404000:	mov	x3, x22
  404004:	b	403fb0 <__fxstatat@plt+0x26e0>
  404008:	mov	w17, w21
  40400c:	ldur	x8, [x29, #-64]
  404010:	cbz	x8, 404044 <__fxstatat@plt+0x2774>
  404014:	tbnz	w17, #0, 404044 <__fxstatat@plt+0x2774>
  404018:	ldrb	w9, [x8]
  40401c:	cbz	w9, 404044 <__fxstatat@plt+0x2774>
  404020:	add	x8, x8, #0x1
  404024:	b	404034 <__fxstatat@plt+0x2764>
  404028:	ldrb	w9, [x8], #1
  40402c:	add	x27, x27, #0x1
  404030:	cbz	w9, 404044 <__fxstatat@plt+0x2774>
  404034:	cmp	x27, x24
  404038:	b.cs	404028 <__fxstatat@plt+0x2758>  // b.hs, b.nlast
  40403c:	strb	w9, [x28, x27]
  404040:	b	404028 <__fxstatat@plt+0x2758>
  404044:	cmp	x27, x24
  404048:	b.cs	403fb8 <__fxstatat@plt+0x26e8>  // b.hs, b.nlast
  40404c:	strb	wzr, [x28, x27]
  404050:	b	403fb8 <__fxstatat@plt+0x26e8>
  404054:	b.ne	403f84 <__fxstatat@plt+0x26b4>  // b.any
  404058:	mov	w20, #0x4                   	// #4
  40405c:	b	403f84 <__fxstatat@plt+0x26b4>
  404060:	bl	401720 <abort@plt>
  404064:	sub	sp, sp, #0x60
  404068:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40406c:	add	x8, x8, #0x2d8
  404070:	cmp	x2, #0x0
  404074:	stp	x29, x30, [sp, #16]
  404078:	stp	x26, x25, [sp, #32]
  40407c:	stp	x24, x23, [sp, #48]
  404080:	stp	x22, x21, [sp, #64]
  404084:	stp	x20, x19, [sp, #80]
  404088:	add	x29, sp, #0x10
  40408c:	mov	x19, x1
  404090:	mov	x20, x0
  404094:	csel	x25, x8, x2, eq  // eq = none
  404098:	bl	401890 <__errno_location@plt>
  40409c:	ldp	w4, w8, [x25]
  4040a0:	ldp	x7, x9, [x25, #40]
  4040a4:	ldr	w26, [x0]
  4040a8:	add	x23, x25, #0x8
  4040ac:	orr	w22, w8, #0x1
  4040b0:	mov	x21, x0
  4040b4:	mov	x0, xzr
  4040b8:	mov	x1, xzr
  4040bc:	mov	x2, x20
  4040c0:	mov	x3, x19
  4040c4:	mov	w5, w22
  4040c8:	mov	x6, x23
  4040cc:	str	x9, [sp]
  4040d0:	bl	4030b4 <__fxstatat@plt+0x17e4>
  4040d4:	add	x24, x0, #0x1
  4040d8:	mov	x0, x24
  4040dc:	bl	40514c <__fxstatat@plt+0x387c>
  4040e0:	ldr	w4, [x25]
  4040e4:	ldp	x7, x8, [x25, #40]
  4040e8:	mov	x1, x24
  4040ec:	mov	x2, x20
  4040f0:	mov	x3, x19
  4040f4:	mov	w5, w22
  4040f8:	mov	x6, x23
  4040fc:	mov	x25, x0
  404100:	str	x8, [sp]
  404104:	bl	4030b4 <__fxstatat@plt+0x17e4>
  404108:	str	w26, [x21]
  40410c:	mov	x0, x25
  404110:	ldp	x20, x19, [sp, #80]
  404114:	ldp	x22, x21, [sp, #64]
  404118:	ldp	x24, x23, [sp, #48]
  40411c:	ldp	x26, x25, [sp, #32]
  404120:	ldp	x29, x30, [sp, #16]
  404124:	add	sp, sp, #0x60
  404128:	ret
  40412c:	sub	sp, sp, #0x70
  404130:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  404134:	add	x8, x8, #0x2d8
  404138:	cmp	x3, #0x0
  40413c:	stp	x29, x30, [sp, #16]
  404140:	stp	x28, x27, [sp, #32]
  404144:	stp	x26, x25, [sp, #48]
  404148:	stp	x24, x23, [sp, #64]
  40414c:	stp	x22, x21, [sp, #80]
  404150:	stp	x20, x19, [sp, #96]
  404154:	add	x29, sp, #0x10
  404158:	mov	x19, x2
  40415c:	mov	x22, x1
  404160:	mov	x23, x0
  404164:	csel	x21, x8, x3, eq  // eq = none
  404168:	bl	401890 <__errno_location@plt>
  40416c:	ldp	w4, w8, [x21]
  404170:	cmp	x19, #0x0
  404174:	ldp	x7, x9, [x21, #40]
  404178:	ldr	w28, [x0]
  40417c:	cset	w10, eq  // eq = none
  404180:	orr	w25, w8, w10
  404184:	add	x26, x21, #0x8
  404188:	mov	x24, x0
  40418c:	mov	x0, xzr
  404190:	mov	x1, xzr
  404194:	mov	x2, x23
  404198:	mov	x3, x22
  40419c:	mov	w5, w25
  4041a0:	mov	x6, x26
  4041a4:	str	x9, [sp]
  4041a8:	bl	4030b4 <__fxstatat@plt+0x17e4>
  4041ac:	add	x27, x0, #0x1
  4041b0:	mov	x20, x0
  4041b4:	mov	x0, x27
  4041b8:	bl	40514c <__fxstatat@plt+0x387c>
  4041bc:	ldr	w4, [x21]
  4041c0:	ldp	x7, x8, [x21, #40]
  4041c4:	mov	x1, x27
  4041c8:	mov	x2, x23
  4041cc:	mov	x3, x22
  4041d0:	mov	w5, w25
  4041d4:	mov	x6, x26
  4041d8:	mov	x21, x0
  4041dc:	str	x8, [sp]
  4041e0:	bl	4030b4 <__fxstatat@plt+0x17e4>
  4041e4:	str	w28, [x24]
  4041e8:	cbz	x19, 4041f0 <__fxstatat@plt+0x2920>
  4041ec:	str	x20, [x19]
  4041f0:	mov	x0, x21
  4041f4:	ldp	x20, x19, [sp, #96]
  4041f8:	ldp	x22, x21, [sp, #80]
  4041fc:	ldp	x24, x23, [sp, #64]
  404200:	ldp	x26, x25, [sp, #48]
  404204:	ldp	x28, x27, [sp, #32]
  404208:	ldp	x29, x30, [sp, #16]
  40420c:	add	sp, sp, #0x70
  404210:	ret
  404214:	stp	x29, x30, [sp, #-48]!
  404218:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40421c:	add	x8, x8, #0x240
  404220:	ldr	w9, [x8]
  404224:	stp	x20, x19, [sp, #32]
  404228:	ldr	x19, [x8, #8]
  40422c:	adrp	x20, 41b000 <__fxstatat@plt+0x19730>
  404230:	cmp	w9, #0x2
  404234:	stp	x22, x21, [sp, #16]
  404238:	mov	x29, sp
  40423c:	b.lt	404260 <__fxstatat@plt+0x2990>  // b.tstop
  404240:	add	x21, x19, #0x18
  404244:	mov	w22, #0x1                   	// #1
  404248:	ldr	x0, [x21], #16
  40424c:	bl	4017a0 <free@plt>
  404250:	ldrsw	x8, [x20, #576]
  404254:	add	x22, x22, #0x1
  404258:	cmp	x22, x8
  40425c:	b.lt	404248 <__fxstatat@plt+0x2978>  // b.tstop
  404260:	ldr	x0, [x19, #8]
  404264:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  404268:	add	x21, x21, #0x310
  40426c:	adrp	x22, 41b000 <__fxstatat@plt+0x19730>
  404270:	cmp	x0, x21
  404274:	add	x22, x22, #0x250
  404278:	b.eq	404288 <__fxstatat@plt+0x29b8>  // b.none
  40427c:	bl	4017a0 <free@plt>
  404280:	mov	w8, #0x100                 	// #256
  404284:	stp	x8, x21, [x22]
  404288:	cmp	x19, x22
  40428c:	b.eq	4042a8 <__fxstatat@plt+0x29d8>  // b.none
  404290:	mov	x0, x19
  404294:	bl	4017a0 <free@plt>
  404298:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40429c:	add	x8, x8, #0x248
  4042a0:	add	x9, x8, #0x8
  4042a4:	str	x9, [x8]
  4042a8:	mov	w8, #0x1                   	// #1
  4042ac:	str	w8, [x20, #576]
  4042b0:	ldp	x20, x19, [sp, #32]
  4042b4:	ldp	x22, x21, [sp, #16]
  4042b8:	ldp	x29, x30, [sp], #48
  4042bc:	ret
  4042c0:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  4042c4:	add	x3, x3, #0x2d8
  4042c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4042cc:	b	4042d0 <__fxstatat@plt+0x2a00>
  4042d0:	sub	sp, sp, #0x80
  4042d4:	stp	x29, x30, [sp, #32]
  4042d8:	add	x29, sp, #0x20
  4042dc:	stp	x28, x27, [sp, #48]
  4042e0:	stp	x26, x25, [sp, #64]
  4042e4:	stp	x24, x23, [sp, #80]
  4042e8:	stp	x22, x21, [sp, #96]
  4042ec:	stp	x20, x19, [sp, #112]
  4042f0:	mov	x22, x3
  4042f4:	stur	x2, [x29, #-8]
  4042f8:	mov	x21, x1
  4042fc:	mov	w23, w0
  404300:	bl	401890 <__errno_location@plt>
  404304:	tbnz	w23, #31, 404460 <__fxstatat@plt+0x2b90>
  404308:	adrp	x25, 41b000 <__fxstatat@plt+0x19730>
  40430c:	ldr	w8, [x25, #576]
  404310:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  404314:	ldr	w20, [x0]
  404318:	ldr	x27, [x9, #584]
  40431c:	mov	x19, x0
  404320:	cmp	w8, w23
  404324:	b.gt	40439c <__fxstatat@plt+0x2acc>
  404328:	mov	w8, #0x7fffffff            	// #2147483647
  40432c:	cmp	w23, w8
  404330:	stur	w20, [x29, #-12]
  404334:	b.eq	404464 <__fxstatat@plt+0x2b94>  // b.none
  404338:	adrp	x28, 41b000 <__fxstatat@plt+0x19730>
  40433c:	add	x28, x28, #0x248
  404340:	add	x20, x28, #0x8
  404344:	add	w26, w23, #0x1
  404348:	cmp	x27, x20
  40434c:	csel	x0, xzr, x27, eq  // eq = none
  404350:	sbfiz	x1, x26, #4, #32
  404354:	bl	4051cc <__fxstatat@plt+0x38fc>
  404358:	mov	x24, x0
  40435c:	cmp	x27, x20
  404360:	str	x0, [x28]
  404364:	b.ne	404378 <__fxstatat@plt+0x2aa8>  // b.any
  404368:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40436c:	add	x8, x8, #0x250
  404370:	ldr	q0, [x8]
  404374:	str	q0, [x24]
  404378:	ldrsw	x8, [x25, #576]
  40437c:	mov	w1, wzr
  404380:	add	x0, x24, x8, lsl #4
  404384:	sub	w8, w26, w8
  404388:	sbfiz	x2, x8, #4, #32
  40438c:	bl	401680 <memset@plt>
  404390:	ldur	w20, [x29, #-12]
  404394:	mov	x27, x24
  404398:	str	w26, [x25, #576]
  40439c:	add	x28, x27, w23, uxtw #4
  4043a0:	mov	x27, x28
  4043a4:	ldr	x26, [x28]
  4043a8:	ldr	x23, [x27, #8]!
  4043ac:	ldp	w4, w8, [x22]
  4043b0:	ldp	x7, x9, [x22, #40]
  4043b4:	ldur	x3, [x29, #-8]
  4043b8:	add	x24, x22, #0x8
  4043bc:	orr	w25, w8, #0x1
  4043c0:	mov	x0, x23
  4043c4:	mov	x1, x26
  4043c8:	mov	x2, x21
  4043cc:	mov	w5, w25
  4043d0:	mov	x6, x24
  4043d4:	str	x9, [sp]
  4043d8:	bl	4030b4 <__fxstatat@plt+0x17e4>
  4043dc:	cmp	x26, x0
  4043e0:	b.hi	404438 <__fxstatat@plt+0x2b68>  // b.pmore
  4043e4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4043e8:	add	x8, x8, #0x310
  4043ec:	add	x26, x0, #0x1
  4043f0:	cmp	x23, x8
  4043f4:	str	x26, [x28]
  4043f8:	b.eq	404404 <__fxstatat@plt+0x2b34>  // b.none
  4043fc:	mov	x0, x23
  404400:	bl	4017a0 <free@plt>
  404404:	mov	x0, x26
  404408:	bl	40514c <__fxstatat@plt+0x387c>
  40440c:	str	x0, [x27]
  404410:	ldr	w4, [x22]
  404414:	ldp	x7, x8, [x22, #40]
  404418:	ldur	x3, [x29, #-8]
  40441c:	mov	x1, x26
  404420:	mov	x2, x21
  404424:	mov	w5, w25
  404428:	mov	x6, x24
  40442c:	mov	x23, x0
  404430:	str	x8, [sp]
  404434:	bl	4030b4 <__fxstatat@plt+0x17e4>
  404438:	str	w20, [x19]
  40443c:	mov	x0, x23
  404440:	ldp	x20, x19, [sp, #112]
  404444:	ldp	x22, x21, [sp, #96]
  404448:	ldp	x24, x23, [sp, #80]
  40444c:	ldp	x26, x25, [sp, #64]
  404450:	ldp	x28, x27, [sp, #48]
  404454:	ldp	x29, x30, [sp, #32]
  404458:	add	sp, sp, #0x80
  40445c:	ret
  404460:	bl	401720 <abort@plt>
  404464:	bl	405488 <__fxstatat@plt+0x3bb8>
  404468:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  40446c:	add	x3, x3, #0x2d8
  404470:	b	4042d0 <__fxstatat@plt+0x2a00>
  404474:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  404478:	add	x3, x3, #0x2d8
  40447c:	mov	x2, #0xffffffffffffffff    	// #-1
  404480:	mov	x1, x0
  404484:	mov	w0, wzr
  404488:	b	4042d0 <__fxstatat@plt+0x2a00>
  40448c:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  404490:	mov	x2, x1
  404494:	add	x3, x3, #0x2d8
  404498:	mov	x1, x0
  40449c:	mov	w0, wzr
  4044a0:	b	4042d0 <__fxstatat@plt+0x2a00>
  4044a4:	sub	sp, sp, #0x50
  4044a8:	movi	v0.2d, #0x0
  4044ac:	cmp	w1, #0xa
  4044b0:	stp	x29, x30, [sp, #64]
  4044b4:	add	x29, sp, #0x40
  4044b8:	str	xzr, [sp, #48]
  4044bc:	stp	q0, q0, [sp, #16]
  4044c0:	str	q0, [sp]
  4044c4:	b.eq	4044ec <__fxstatat@plt+0x2c1c>  // b.none
  4044c8:	mov	x8, x2
  4044cc:	str	w1, [sp]
  4044d0:	mov	x3, sp
  4044d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4044d8:	mov	x1, x8
  4044dc:	bl	4042d0 <__fxstatat@plt+0x2a00>
  4044e0:	ldp	x29, x30, [sp, #64]
  4044e4:	add	sp, sp, #0x50
  4044e8:	ret
  4044ec:	bl	401720 <abort@plt>
  4044f0:	sub	sp, sp, #0x50
  4044f4:	movi	v0.2d, #0x0
  4044f8:	cmp	w1, #0xa
  4044fc:	stp	x29, x30, [sp, #64]
  404500:	add	x29, sp, #0x40
  404504:	str	xzr, [sp, #48]
  404508:	stp	q0, q0, [sp, #16]
  40450c:	str	q0, [sp]
  404510:	b.eq	404538 <__fxstatat@plt+0x2c68>  // b.none
  404514:	mov	x8, x3
  404518:	str	w1, [sp]
  40451c:	mov	x3, sp
  404520:	mov	x1, x2
  404524:	mov	x2, x8
  404528:	bl	4042d0 <__fxstatat@plt+0x2a00>
  40452c:	ldp	x29, x30, [sp, #64]
  404530:	add	sp, sp, #0x50
  404534:	ret
  404538:	bl	401720 <abort@plt>
  40453c:	sub	sp, sp, #0x50
  404540:	movi	v0.2d, #0x0
  404544:	cmp	w0, #0xa
  404548:	stp	x29, x30, [sp, #64]
  40454c:	add	x29, sp, #0x40
  404550:	str	xzr, [sp, #48]
  404554:	stp	q0, q0, [sp, #16]
  404558:	str	q0, [sp]
  40455c:	b.eq	404580 <__fxstatat@plt+0x2cb0>  // b.none
  404560:	str	w0, [sp]
  404564:	mov	x3, sp
  404568:	mov	x2, #0xffffffffffffffff    	// #-1
  40456c:	mov	w0, wzr
  404570:	bl	4042d0 <__fxstatat@plt+0x2a00>
  404574:	ldp	x29, x30, [sp, #64]
  404578:	add	sp, sp, #0x50
  40457c:	ret
  404580:	bl	401720 <abort@plt>
  404584:	sub	sp, sp, #0x50
  404588:	movi	v0.2d, #0x0
  40458c:	cmp	w0, #0xa
  404590:	stp	x29, x30, [sp, #64]
  404594:	add	x29, sp, #0x40
  404598:	str	xzr, [sp, #48]
  40459c:	stp	q0, q0, [sp, #16]
  4045a0:	str	q0, [sp]
  4045a4:	b.eq	4045c4 <__fxstatat@plt+0x2cf4>  // b.none
  4045a8:	str	w0, [sp]
  4045ac:	mov	x3, sp
  4045b0:	mov	w0, wzr
  4045b4:	bl	4042d0 <__fxstatat@plt+0x2a00>
  4045b8:	ldp	x29, x30, [sp, #64]
  4045bc:	add	sp, sp, #0x50
  4045c0:	ret
  4045c4:	bl	401720 <abort@plt>
  4045c8:	sub	sp, sp, #0x50
  4045cc:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  4045d0:	add	x9, x9, #0x2d8
  4045d4:	ldp	q0, q1, [x9]
  4045d8:	ubfx	w10, w2, #5, #3
  4045dc:	mov	x11, sp
  4045e0:	mov	x8, x1
  4045e4:	stp	q0, q1, [sp]
  4045e8:	ldr	q0, [x9, #32]
  4045ec:	ldr	x9, [x9, #48]
  4045f0:	mov	x1, x0
  4045f4:	mov	x3, sp
  4045f8:	str	q0, [sp, #32]
  4045fc:	str	x9, [sp, #48]
  404600:	add	x9, x11, w10, uxtw #2
  404604:	ldr	w10, [x9, #8]
  404608:	mov	w0, wzr
  40460c:	stp	x29, x30, [sp, #64]
  404610:	add	x29, sp, #0x40
  404614:	lsr	w11, w10, w2
  404618:	mvn	w11, w11
  40461c:	and	w11, w11, #0x1
  404620:	lsl	w11, w11, w2
  404624:	eor	w10, w11, w10
  404628:	mov	x2, x8
  40462c:	str	w10, [x9, #8]
  404630:	bl	4042d0 <__fxstatat@plt+0x2a00>
  404634:	ldp	x29, x30, [sp, #64]
  404638:	add	sp, sp, #0x50
  40463c:	ret
  404640:	sub	sp, sp, #0x50
  404644:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  404648:	add	x9, x9, #0x2d8
  40464c:	ldp	q0, q1, [x9]
  404650:	ubfx	w10, w1, #5, #3
  404654:	mov	x11, sp
  404658:	mov	x8, x0
  40465c:	stp	q0, q1, [sp]
  404660:	ldr	q0, [x9, #32]
  404664:	ldr	x9, [x9, #48]
  404668:	mov	x3, sp
  40466c:	mov	x2, #0xffffffffffffffff    	// #-1
  404670:	str	q0, [sp, #32]
  404674:	str	x9, [sp, #48]
  404678:	add	x9, x11, w10, uxtw #2
  40467c:	ldr	w10, [x9, #8]
  404680:	mov	w0, wzr
  404684:	stp	x29, x30, [sp, #64]
  404688:	add	x29, sp, #0x40
  40468c:	lsr	w11, w10, w1
  404690:	mvn	w11, w11
  404694:	and	w11, w11, #0x1
  404698:	lsl	w11, w11, w1
  40469c:	eor	w10, w11, w10
  4046a0:	mov	x1, x8
  4046a4:	str	w10, [x9, #8]
  4046a8:	bl	4042d0 <__fxstatat@plt+0x2a00>
  4046ac:	ldp	x29, x30, [sp, #64]
  4046b0:	add	sp, sp, #0x50
  4046b4:	ret
  4046b8:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4046bc:	add	x8, x8, #0x2d8
  4046c0:	ldp	q0, q1, [x8]
  4046c4:	ldr	q2, [x8, #32]
  4046c8:	ldr	x8, [x8, #48]
  4046cc:	mov	x1, x0
  4046d0:	stp	q0, q1, [sp, #-80]!
  4046d4:	ldr	w9, [sp, #12]
  4046d8:	str	x8, [sp, #48]
  4046dc:	mov	x3, sp
  4046e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4046e4:	orr	w8, w9, #0x4000000
  4046e8:	mov	w0, wzr
  4046ec:	stp	x29, x30, [sp, #64]
  4046f0:	add	x29, sp, #0x40
  4046f4:	str	q2, [sp, #32]
  4046f8:	str	w8, [sp, #12]
  4046fc:	bl	4042d0 <__fxstatat@plt+0x2a00>
  404700:	ldp	x29, x30, [sp, #64]
  404704:	add	sp, sp, #0x50
  404708:	ret
  40470c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  404710:	add	x8, x8, #0x2d8
  404714:	ldp	q0, q1, [x8]
  404718:	ldr	q2, [x8, #32]
  40471c:	ldr	x8, [x8, #48]
  404720:	mov	x2, x1
  404724:	stp	q0, q1, [sp, #-80]!
  404728:	ldr	w9, [sp, #12]
  40472c:	mov	x1, x0
  404730:	str	x8, [sp, #48]
  404734:	mov	x3, sp
  404738:	orr	w8, w9, #0x4000000
  40473c:	mov	w0, wzr
  404740:	stp	x29, x30, [sp, #64]
  404744:	add	x29, sp, #0x40
  404748:	str	q2, [sp, #32]
  40474c:	str	w8, [sp, #12]
  404750:	bl	4042d0 <__fxstatat@plt+0x2a00>
  404754:	ldp	x29, x30, [sp, #64]
  404758:	add	sp, sp, #0x50
  40475c:	ret
  404760:	sub	sp, sp, #0x80
  404764:	movi	v0.2d, #0x0
  404768:	cmp	w1, #0xa
  40476c:	stp	x29, x30, [sp, #112]
  404770:	add	x29, sp, #0x70
  404774:	str	wzr, [sp, #48]
  404778:	stp	q0, q0, [sp, #16]
  40477c:	str	q0, [sp]
  404780:	b.eq	4047d0 <__fxstatat@plt+0x2f00>  // b.none
  404784:	ldp	q0, q1, [sp]
  404788:	ldr	w9, [sp, #48]
  40478c:	ldr	q2, [sp, #32]
  404790:	mov	x8, x2
  404794:	stur	q0, [sp, #60]
  404798:	ldr	w10, [sp, #68]
  40479c:	str	w1, [sp, #56]
  4047a0:	str	w9, [sp, #108]
  4047a4:	add	x3, sp, #0x38
  4047a8:	orr	w9, w10, #0x4000000
  4047ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4047b0:	mov	x1, x8
  4047b4:	stur	q1, [sp, #76]
  4047b8:	stur	q2, [sp, #92]
  4047bc:	str	w9, [sp, #68]
  4047c0:	bl	4042d0 <__fxstatat@plt+0x2a00>
  4047c4:	ldp	x29, x30, [sp, #112]
  4047c8:	add	sp, sp, #0x80
  4047cc:	ret
  4047d0:	bl	401720 <abort@plt>
  4047d4:	sub	sp, sp, #0x50
  4047d8:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  4047dc:	add	x9, x9, #0x2d8
  4047e0:	ldp	q0, q1, [x9]
  4047e4:	ldr	q2, [x9, #32]
  4047e8:	ldr	x9, [x9, #48]
  4047ec:	mov	w10, #0xa                   	// #10
  4047f0:	stp	x29, x30, [sp, #64]
  4047f4:	add	x29, sp, #0x40
  4047f8:	stp	q0, q1, [sp]
  4047fc:	str	q2, [sp, #32]
  404800:	str	x9, [sp, #48]
  404804:	str	w10, [sp]
  404808:	cbz	x1, 404834 <__fxstatat@plt+0x2f64>
  40480c:	cbz	x2, 404834 <__fxstatat@plt+0x2f64>
  404810:	mov	x8, x3
  404814:	stp	x1, x2, [sp, #40]
  404818:	mov	x3, sp
  40481c:	mov	x2, #0xffffffffffffffff    	// #-1
  404820:	mov	x1, x8
  404824:	bl	4042d0 <__fxstatat@plt+0x2a00>
  404828:	ldp	x29, x30, [sp, #64]
  40482c:	add	sp, sp, #0x50
  404830:	ret
  404834:	bl	401720 <abort@plt>
  404838:	sub	sp, sp, #0x50
  40483c:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  404840:	add	x9, x9, #0x2d8
  404844:	ldp	q0, q1, [x9]
  404848:	ldr	x10, [x9, #48]
  40484c:	stp	x29, x30, [sp, #64]
  404850:	add	x29, sp, #0x40
  404854:	stp	q0, q1, [sp]
  404858:	ldr	q0, [x9, #32]
  40485c:	mov	w9, #0xa                   	// #10
  404860:	str	x10, [sp, #48]
  404864:	str	w9, [sp]
  404868:	str	q0, [sp, #32]
  40486c:	cbz	x1, 404898 <__fxstatat@plt+0x2fc8>
  404870:	cbz	x2, 404898 <__fxstatat@plt+0x2fc8>
  404874:	mov	x8, x3
  404878:	stp	x1, x2, [sp, #40]
  40487c:	mov	x3, sp
  404880:	mov	x1, x8
  404884:	mov	x2, x4
  404888:	bl	4042d0 <__fxstatat@plt+0x2a00>
  40488c:	ldp	x29, x30, [sp, #64]
  404890:	add	sp, sp, #0x50
  404894:	ret
  404898:	bl	401720 <abort@plt>
  40489c:	sub	sp, sp, #0x50
  4048a0:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  4048a4:	add	x9, x9, #0x2d8
  4048a8:	ldp	q0, q1, [x9]
  4048ac:	ldr	q2, [x9, #32]
  4048b0:	ldr	x9, [x9, #48]
  4048b4:	mov	w10, #0xa                   	// #10
  4048b8:	stp	x29, x30, [sp, #64]
  4048bc:	add	x29, sp, #0x40
  4048c0:	stp	q0, q1, [sp]
  4048c4:	str	q2, [sp, #32]
  4048c8:	str	x9, [sp, #48]
  4048cc:	str	w10, [sp]
  4048d0:	cbz	x0, 404900 <__fxstatat@plt+0x3030>
  4048d4:	cbz	x1, 404900 <__fxstatat@plt+0x3030>
  4048d8:	mov	x8, x2
  4048dc:	stp	x0, x1, [sp, #40]
  4048e0:	mov	x3, sp
  4048e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4048e8:	mov	w0, wzr
  4048ec:	mov	x1, x8
  4048f0:	bl	4042d0 <__fxstatat@plt+0x2a00>
  4048f4:	ldp	x29, x30, [sp, #64]
  4048f8:	add	sp, sp, #0x50
  4048fc:	ret
  404900:	bl	401720 <abort@plt>
  404904:	sub	sp, sp, #0x50
  404908:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  40490c:	add	x9, x9, #0x2d8
  404910:	ldp	q0, q1, [x9]
  404914:	ldr	q2, [x9, #32]
  404918:	ldr	x9, [x9, #48]
  40491c:	mov	w10, #0xa                   	// #10
  404920:	stp	x29, x30, [sp, #64]
  404924:	add	x29, sp, #0x40
  404928:	stp	q0, q1, [sp]
  40492c:	str	q2, [sp, #32]
  404930:	str	x9, [sp, #48]
  404934:	str	w10, [sp]
  404938:	cbz	x0, 404968 <__fxstatat@plt+0x3098>
  40493c:	cbz	x1, 404968 <__fxstatat@plt+0x3098>
  404940:	mov	x8, x3
  404944:	stp	x0, x1, [sp, #40]
  404948:	mov	x3, sp
  40494c:	mov	w0, wzr
  404950:	mov	x1, x2
  404954:	mov	x2, x8
  404958:	bl	4042d0 <__fxstatat@plt+0x2a00>
  40495c:	ldp	x29, x30, [sp, #64]
  404960:	add	sp, sp, #0x50
  404964:	ret
  404968:	bl	401720 <abort@plt>
  40496c:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  404970:	add	x3, x3, #0x208
  404974:	b	4042d0 <__fxstatat@plt+0x2a00>
  404978:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  40497c:	mov	x2, x1
  404980:	add	x3, x3, #0x208
  404984:	mov	x1, x0
  404988:	mov	w0, wzr
  40498c:	b	4042d0 <__fxstatat@plt+0x2a00>
  404990:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  404994:	add	x3, x3, #0x208
  404998:	mov	x2, #0xffffffffffffffff    	// #-1
  40499c:	b	4042d0 <__fxstatat@plt+0x2a00>
  4049a0:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  4049a4:	add	x3, x3, #0x208
  4049a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4049ac:	mov	x1, x0
  4049b0:	mov	w0, wzr
  4049b4:	b	4042d0 <__fxstatat@plt+0x2a00>
  4049b8:	sub	sp, sp, #0xa0
  4049bc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4049c0:	str	x19, [sp, #144]
  4049c4:	mov	x19, x0
  4049c8:	add	x1, x1, #0x15e
  4049cc:	mov	x2, sp
  4049d0:	mov	w0, wzr
  4049d4:	stp	x29, x30, [sp, #128]
  4049d8:	add	x29, sp, #0x80
  4049dc:	bl	401800 <__lxstat@plt>
  4049e0:	cbz	w0, 4049ec <__fxstatat@plt+0x311c>
  4049e4:	mov	x19, xzr
  4049e8:	b	4049f8 <__fxstatat@plt+0x3128>
  4049ec:	ldr	q0, [sp]
  4049f0:	ext	v0.16b, v0.16b, v0.16b, #8
  4049f4:	str	q0, [x19]
  4049f8:	mov	x0, x19
  4049fc:	ldr	x19, [sp, #144]
  404a00:	ldp	x29, x30, [sp, #128]
  404a04:	add	sp, sp, #0xa0
  404a08:	ret
  404a0c:	sub	sp, sp, #0x50
  404a10:	str	x21, [sp, #48]
  404a14:	stp	x20, x19, [sp, #64]
  404a18:	mov	x21, x5
  404a1c:	mov	x20, x4
  404a20:	mov	x5, x3
  404a24:	mov	x4, x2
  404a28:	mov	x19, x0
  404a2c:	stp	x29, x30, [sp, #32]
  404a30:	add	x29, sp, #0x20
  404a34:	cbz	x1, 404a54 <__fxstatat@plt+0x3184>
  404a38:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404a3c:	mov	x3, x1
  404a40:	add	x2, x2, #0x2e3
  404a44:	mov	w1, #0x1                   	// #1
  404a48:	mov	x0, x19
  404a4c:	bl	401760 <__fprintf_chk@plt>
  404a50:	b	404a70 <__fxstatat@plt+0x31a0>
  404a54:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404a58:	add	x2, x2, #0x2ef
  404a5c:	mov	w1, #0x1                   	// #1
  404a60:	mov	x0, x19
  404a64:	mov	x3, x4
  404a68:	mov	x4, x5
  404a6c:	bl	401760 <__fprintf_chk@plt>
  404a70:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404a74:	add	x1, x1, #0x2f6
  404a78:	mov	w2, #0x5                   	// #5
  404a7c:	mov	x0, xzr
  404a80:	bl	401820 <dcgettext@plt>
  404a84:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  404a88:	mov	x3, x0
  404a8c:	add	x2, x2, #0x5c1
  404a90:	mov	w1, #0x1                   	// #1
  404a94:	mov	w4, #0x7e3                 	// #2019
  404a98:	mov	x0, x19
  404a9c:	bl	401760 <__fprintf_chk@plt>
  404aa0:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404aa4:	add	x1, x1, #0x2fa
  404aa8:	mov	w2, #0x5                   	// #5
  404aac:	mov	x0, xzr
  404ab0:	bl	401820 <dcgettext@plt>
  404ab4:	mov	x1, x19
  404ab8:	bl	401830 <fputs_unlocked@plt>
  404abc:	cmp	x21, #0x9
  404ac0:	b.hi	404b14 <__fxstatat@plt+0x3244>  // b.pmore
  404ac4:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  404ac8:	add	x8, x8, #0x2d9
  404acc:	adr	x9, 404adc <__fxstatat@plt+0x320c>
  404ad0:	ldrb	w10, [x8, x21]
  404ad4:	add	x9, x9, x10, lsl #2
  404ad8:	br	x9
  404adc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404ae0:	add	x1, x1, #0x3c6
  404ae4:	mov	w2, #0x5                   	// #5
  404ae8:	mov	x0, xzr
  404aec:	bl	401820 <dcgettext@plt>
  404af0:	ldr	x3, [x20]
  404af4:	mov	x2, x0
  404af8:	mov	x0, x19
  404afc:	ldp	x20, x19, [sp, #64]
  404b00:	ldr	x21, [sp, #48]
  404b04:	ldp	x29, x30, [sp, #32]
  404b08:	mov	w1, #0x1                   	// #1
  404b0c:	add	sp, sp, #0x50
  404b10:	b	401760 <__fprintf_chk@plt>
  404b14:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404b18:	add	x1, x1, #0x505
  404b1c:	b	404c78 <__fxstatat@plt+0x33a8>
  404b20:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404b24:	add	x1, x1, #0x3d6
  404b28:	mov	w2, #0x5                   	// #5
  404b2c:	mov	x0, xzr
  404b30:	bl	401820 <dcgettext@plt>
  404b34:	ldp	x3, x4, [x20]
  404b38:	mov	x2, x0
  404b3c:	mov	x0, x19
  404b40:	ldp	x20, x19, [sp, #64]
  404b44:	ldr	x21, [sp, #48]
  404b48:	ldp	x29, x30, [sp, #32]
  404b4c:	mov	w1, #0x1                   	// #1
  404b50:	add	sp, sp, #0x50
  404b54:	b	401760 <__fprintf_chk@plt>
  404b58:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404b5c:	add	x1, x1, #0x3ed
  404b60:	mov	w2, #0x5                   	// #5
  404b64:	mov	x0, xzr
  404b68:	bl	401820 <dcgettext@plt>
  404b6c:	ldp	x3, x4, [x20]
  404b70:	ldr	x5, [x20, #16]
  404b74:	mov	x2, x0
  404b78:	mov	x0, x19
  404b7c:	ldp	x20, x19, [sp, #64]
  404b80:	ldr	x21, [sp, #48]
  404b84:	ldp	x29, x30, [sp, #32]
  404b88:	mov	w1, #0x1                   	// #1
  404b8c:	add	sp, sp, #0x50
  404b90:	b	401760 <__fprintf_chk@plt>
  404b94:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404b98:	add	x1, x1, #0x409
  404b9c:	mov	w2, #0x5                   	// #5
  404ba0:	mov	x0, xzr
  404ba4:	bl	401820 <dcgettext@plt>
  404ba8:	ldp	x3, x4, [x20]
  404bac:	ldp	x5, x6, [x20, #16]
  404bb0:	mov	x2, x0
  404bb4:	mov	x0, x19
  404bb8:	ldp	x20, x19, [sp, #64]
  404bbc:	ldr	x21, [sp, #48]
  404bc0:	ldp	x29, x30, [sp, #32]
  404bc4:	mov	w1, #0x1                   	// #1
  404bc8:	add	sp, sp, #0x50
  404bcc:	b	401760 <__fprintf_chk@plt>
  404bd0:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404bd4:	add	x1, x1, #0x429
  404bd8:	mov	w2, #0x5                   	// #5
  404bdc:	mov	x0, xzr
  404be0:	bl	401820 <dcgettext@plt>
  404be4:	ldp	x3, x4, [x20]
  404be8:	ldp	x5, x6, [x20, #16]
  404bec:	ldr	x7, [x20, #32]
  404bf0:	mov	x2, x0
  404bf4:	mov	x0, x19
  404bf8:	ldp	x20, x19, [sp, #64]
  404bfc:	ldr	x21, [sp, #48]
  404c00:	ldp	x29, x30, [sp, #32]
  404c04:	mov	w1, #0x1                   	// #1
  404c08:	add	sp, sp, #0x50
  404c0c:	b	401760 <__fprintf_chk@plt>
  404c10:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404c14:	add	x1, x1, #0x44d
  404c18:	mov	w2, #0x5                   	// #5
  404c1c:	mov	x0, xzr
  404c20:	bl	401820 <dcgettext@plt>
  404c24:	ldp	x3, x4, [x20]
  404c28:	ldp	x5, x6, [x20, #16]
  404c2c:	ldp	x7, x8, [x20, #32]
  404c30:	mov	x2, x0
  404c34:	b	404c64 <__fxstatat@plt+0x3394>
  404c38:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404c3c:	add	x1, x1, #0x475
  404c40:	mov	w2, #0x5                   	// #5
  404c44:	mov	x0, xzr
  404c48:	bl	401820 <dcgettext@plt>
  404c4c:	ldr	x9, [x20, #48]
  404c50:	ldp	x3, x4, [x20]
  404c54:	ldp	x5, x6, [x20, #16]
  404c58:	ldp	x7, x8, [x20, #32]
  404c5c:	mov	x2, x0
  404c60:	str	x9, [sp, #8]
  404c64:	mov	w1, #0x1                   	// #1
  404c68:	str	x8, [sp]
  404c6c:	b	404cdc <__fxstatat@plt+0x340c>
  404c70:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404c74:	add	x1, x1, #0x4d1
  404c78:	mov	w2, #0x5                   	// #5
  404c7c:	mov	x0, xzr
  404c80:	bl	401820 <dcgettext@plt>
  404c84:	ldp	x8, x9, [x20, #56]
  404c88:	ldp	x3, x4, [x20]
  404c8c:	ldp	x5, x6, [x20, #16]
  404c90:	ldr	x7, [x20, #32]
  404c94:	ldur	q0, [x20, #40]
  404c98:	mov	x2, x0
  404c9c:	str	x9, [sp, #24]
  404ca0:	b	404cd0 <__fxstatat@plt+0x3400>
  404ca4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  404ca8:	add	x1, x1, #0x4a1
  404cac:	mov	w2, #0x5                   	// #5
  404cb0:	mov	x0, xzr
  404cb4:	bl	401820 <dcgettext@plt>
  404cb8:	ldp	x3, x4, [x20]
  404cbc:	ldp	x5, x6, [x20, #16]
  404cc0:	ldr	x7, [x20, #32]
  404cc4:	ldur	q0, [x20, #40]
  404cc8:	ldr	x8, [x20, #56]
  404ccc:	mov	x2, x0
  404cd0:	str	x8, [sp, #16]
  404cd4:	mov	w1, #0x1                   	// #1
  404cd8:	str	q0, [sp]
  404cdc:	mov	x0, x19
  404ce0:	bl	401760 <__fprintf_chk@plt>
  404ce4:	ldp	x20, x19, [sp, #64]
  404ce8:	ldr	x21, [sp, #48]
  404cec:	ldp	x29, x30, [sp, #32]
  404cf0:	add	sp, sp, #0x50
  404cf4:	ret
  404cf8:	mov	x8, xzr
  404cfc:	ldr	x9, [x4, x8, lsl #3]
  404d00:	add	x8, x8, #0x1
  404d04:	cbnz	x9, 404cfc <__fxstatat@plt+0x342c>
  404d08:	sub	x5, x8, #0x1
  404d0c:	b	404a0c <__fxstatat@plt+0x313c>
  404d10:	sub	sp, sp, #0x60
  404d14:	stp	x29, x30, [sp, #80]
  404d18:	ldr	w9, [x4, #24]
  404d1c:	add	x29, sp, #0x50
  404d20:	mov	w8, w9
  404d24:	tbz	w9, #31, 404d58 <__fxstatat@plt+0x3488>
  404d28:	add	w8, w9, #0x8
  404d2c:	cmn	w9, #0x8
  404d30:	str	w8, [x4, #24]
  404d34:	b.gt	404d58 <__fxstatat@plt+0x3488>
  404d38:	ldr	x10, [x4, #8]
  404d3c:	sxtw	x9, w9
  404d40:	add	x9, x10, x9
  404d44:	ldr	x9, [x9]
  404d48:	str	x9, [sp]
  404d4c:	cbnz	x9, 404d70 <__fxstatat@plt+0x34a0>
  404d50:	mov	x5, xzr
  404d54:	b	405010 <__fxstatat@plt+0x3740>
  404d58:	ldr	x9, [x4]
  404d5c:	add	x10, x9, #0x8
  404d60:	str	x10, [x4]
  404d64:	ldr	x9, [x9]
  404d68:	str	x9, [sp]
  404d6c:	cbz	x9, 404d50 <__fxstatat@plt+0x3480>
  404d70:	tbnz	w8, #31, 404d7c <__fxstatat@plt+0x34ac>
  404d74:	mov	w9, w8
  404d78:	b	404da8 <__fxstatat@plt+0x34d8>
  404d7c:	add	w9, w8, #0x8
  404d80:	cmn	w8, #0x8
  404d84:	str	w9, [x4, #24]
  404d88:	b.gt	404da8 <__fxstatat@plt+0x34d8>
  404d8c:	ldr	x10, [x4, #8]
  404d90:	add	x8, x10, w8, sxtw
  404d94:	ldr	x8, [x8]
  404d98:	str	x8, [sp, #8]
  404d9c:	cbnz	x8, 404dc0 <__fxstatat@plt+0x34f0>
  404da0:	mov	w5, #0x1                   	// #1
  404da4:	b	405010 <__fxstatat@plt+0x3740>
  404da8:	ldr	x8, [x4]
  404dac:	add	x10, x8, #0x8
  404db0:	str	x10, [x4]
  404db4:	ldr	x8, [x8]
  404db8:	str	x8, [sp, #8]
  404dbc:	cbz	x8, 404da0 <__fxstatat@plt+0x34d0>
  404dc0:	tbnz	w9, #31, 404dcc <__fxstatat@plt+0x34fc>
  404dc4:	mov	w8, w9
  404dc8:	b	404df8 <__fxstatat@plt+0x3528>
  404dcc:	add	w8, w9, #0x8
  404dd0:	cmn	w9, #0x8
  404dd4:	str	w8, [x4, #24]
  404dd8:	b.gt	404df8 <__fxstatat@plt+0x3528>
  404ddc:	ldr	x10, [x4, #8]
  404de0:	add	x9, x10, w9, sxtw
  404de4:	ldr	x9, [x9]
  404de8:	str	x9, [sp, #16]
  404dec:	cbnz	x9, 404e10 <__fxstatat@plt+0x3540>
  404df0:	mov	w5, #0x2                   	// #2
  404df4:	b	405010 <__fxstatat@plt+0x3740>
  404df8:	ldr	x9, [x4]
  404dfc:	add	x10, x9, #0x8
  404e00:	str	x10, [x4]
  404e04:	ldr	x9, [x9]
  404e08:	str	x9, [sp, #16]
  404e0c:	cbz	x9, 404df0 <__fxstatat@plt+0x3520>
  404e10:	tbnz	w8, #31, 404e1c <__fxstatat@plt+0x354c>
  404e14:	mov	w9, w8
  404e18:	b	404e48 <__fxstatat@plt+0x3578>
  404e1c:	add	w9, w8, #0x8
  404e20:	cmn	w8, #0x8
  404e24:	str	w9, [x4, #24]
  404e28:	b.gt	404e48 <__fxstatat@plt+0x3578>
  404e2c:	ldr	x10, [x4, #8]
  404e30:	add	x8, x10, w8, sxtw
  404e34:	ldr	x8, [x8]
  404e38:	str	x8, [sp, #24]
  404e3c:	cbnz	x8, 404e60 <__fxstatat@plt+0x3590>
  404e40:	mov	w5, #0x3                   	// #3
  404e44:	b	405010 <__fxstatat@plt+0x3740>
  404e48:	ldr	x8, [x4]
  404e4c:	add	x10, x8, #0x8
  404e50:	str	x10, [x4]
  404e54:	ldr	x8, [x8]
  404e58:	str	x8, [sp, #24]
  404e5c:	cbz	x8, 404e40 <__fxstatat@plt+0x3570>
  404e60:	tbnz	w9, #31, 404e6c <__fxstatat@plt+0x359c>
  404e64:	mov	w8, w9
  404e68:	b	404e98 <__fxstatat@plt+0x35c8>
  404e6c:	add	w8, w9, #0x8
  404e70:	cmn	w9, #0x8
  404e74:	str	w8, [x4, #24]
  404e78:	b.gt	404e98 <__fxstatat@plt+0x35c8>
  404e7c:	ldr	x10, [x4, #8]
  404e80:	add	x9, x10, w9, sxtw
  404e84:	ldr	x9, [x9]
  404e88:	str	x9, [sp, #32]
  404e8c:	cbnz	x9, 404eb0 <__fxstatat@plt+0x35e0>
  404e90:	mov	w5, #0x4                   	// #4
  404e94:	b	405010 <__fxstatat@plt+0x3740>
  404e98:	ldr	x9, [x4]
  404e9c:	add	x10, x9, #0x8
  404ea0:	str	x10, [x4]
  404ea4:	ldr	x9, [x9]
  404ea8:	str	x9, [sp, #32]
  404eac:	cbz	x9, 404e90 <__fxstatat@plt+0x35c0>
  404eb0:	tbnz	w8, #31, 404ebc <__fxstatat@plt+0x35ec>
  404eb4:	mov	w9, w8
  404eb8:	b	404ed8 <__fxstatat@plt+0x3608>
  404ebc:	add	w9, w8, #0x8
  404ec0:	cmn	w8, #0x8
  404ec4:	str	w9, [x4, #24]
  404ec8:	b.gt	404ed8 <__fxstatat@plt+0x3608>
  404ecc:	ldr	x10, [x4, #8]
  404ed0:	add	x8, x10, w8, sxtw
  404ed4:	b	404ee4 <__fxstatat@plt+0x3614>
  404ed8:	ldr	x8, [x4]
  404edc:	add	x10, x8, #0x8
  404ee0:	str	x10, [x4]
  404ee4:	ldr	x8, [x8]
  404ee8:	str	x8, [sp, #40]
  404eec:	cbz	x8, 404efc <__fxstatat@plt+0x362c>
  404ef0:	tbnz	w9, #31, 404f04 <__fxstatat@plt+0x3634>
  404ef4:	mov	w8, w9
  404ef8:	b	404f20 <__fxstatat@plt+0x3650>
  404efc:	mov	w5, #0x5                   	// #5
  404f00:	b	405010 <__fxstatat@plt+0x3740>
  404f04:	add	w8, w9, #0x8
  404f08:	cmn	w9, #0x8
  404f0c:	str	w8, [x4, #24]
  404f10:	b.gt	404f20 <__fxstatat@plt+0x3650>
  404f14:	ldr	x10, [x4, #8]
  404f18:	add	x9, x10, w9, sxtw
  404f1c:	b	404f2c <__fxstatat@plt+0x365c>
  404f20:	ldr	x9, [x4]
  404f24:	add	x10, x9, #0x8
  404f28:	str	x10, [x4]
  404f2c:	ldr	x9, [x9]
  404f30:	str	x9, [sp, #48]
  404f34:	cbz	x9, 404f44 <__fxstatat@plt+0x3674>
  404f38:	tbnz	w8, #31, 404f4c <__fxstatat@plt+0x367c>
  404f3c:	mov	w9, w8
  404f40:	b	404f68 <__fxstatat@plt+0x3698>
  404f44:	mov	w5, #0x6                   	// #6
  404f48:	b	405010 <__fxstatat@plt+0x3740>
  404f4c:	add	w9, w8, #0x8
  404f50:	cmn	w8, #0x8
  404f54:	str	w9, [x4, #24]
  404f58:	b.gt	404f68 <__fxstatat@plt+0x3698>
  404f5c:	ldr	x10, [x4, #8]
  404f60:	add	x8, x10, w8, sxtw
  404f64:	b	404f74 <__fxstatat@plt+0x36a4>
  404f68:	ldr	x8, [x4]
  404f6c:	add	x10, x8, #0x8
  404f70:	str	x10, [x4]
  404f74:	ldr	x8, [x8]
  404f78:	str	x8, [sp, #56]
  404f7c:	cbz	x8, 404f8c <__fxstatat@plt+0x36bc>
  404f80:	tbnz	w9, #31, 404f94 <__fxstatat@plt+0x36c4>
  404f84:	mov	w8, w9
  404f88:	b	404fb0 <__fxstatat@plt+0x36e0>
  404f8c:	mov	w5, #0x7                   	// #7
  404f90:	b	405010 <__fxstatat@plt+0x3740>
  404f94:	add	w8, w9, #0x8
  404f98:	cmn	w9, #0x8
  404f9c:	str	w8, [x4, #24]
  404fa0:	b.gt	404fb0 <__fxstatat@plt+0x36e0>
  404fa4:	ldr	x10, [x4, #8]
  404fa8:	add	x9, x10, w9, sxtw
  404fac:	b	404fbc <__fxstatat@plt+0x36ec>
  404fb0:	ldr	x9, [x4]
  404fb4:	add	x10, x9, #0x8
  404fb8:	str	x10, [x4]
  404fbc:	ldr	x9, [x9]
  404fc0:	str	x9, [sp, #64]
  404fc4:	cbz	x9, 40500c <__fxstatat@plt+0x373c>
  404fc8:	tbz	w8, #31, 404fe8 <__fxstatat@plt+0x3718>
  404fcc:	add	w9, w8, #0x8
  404fd0:	cmn	w8, #0x8
  404fd4:	str	w9, [x4, #24]
  404fd8:	b.gt	404fe8 <__fxstatat@plt+0x3718>
  404fdc:	ldr	x9, [x4, #8]
  404fe0:	add	x8, x9, w8, sxtw
  404fe4:	b	404ff4 <__fxstatat@plt+0x3724>
  404fe8:	ldr	x8, [x4]
  404fec:	add	x9, x8, #0x8
  404ff0:	str	x9, [x4]
  404ff4:	ldr	x8, [x8]
  404ff8:	str	x8, [sp, #72]
  404ffc:	cmp	x8, #0x0
  405000:	mov	w8, #0x9                   	// #9
  405004:	cinc	x5, x8, ne  // ne = any
  405008:	b	405010 <__fxstatat@plt+0x3740>
  40500c:	mov	w5, #0x8                   	// #8
  405010:	mov	x4, sp
  405014:	bl	404a0c <__fxstatat@plt+0x313c>
  405018:	ldp	x29, x30, [sp, #80]
  40501c:	add	sp, sp, #0x60
  405020:	ret
  405024:	sub	sp, sp, #0xf0
  405028:	stp	x29, x30, [sp, #224]
  40502c:	add	x29, sp, #0xe0
  405030:	mov	x8, #0xffffffffffffffe0    	// #-32
  405034:	mov	x9, sp
  405038:	sub	x10, x29, #0x60
  40503c:	movk	x8, #0xff80, lsl #32
  405040:	add	x11, x29, #0x10
  405044:	add	x9, x9, #0x80
  405048:	add	x10, x10, #0x20
  40504c:	stp	x9, x8, [x29, #-16]
  405050:	stp	x11, x10, [x29, #-32]
  405054:	stp	x4, x5, [x29, #-96]
  405058:	stp	x6, x7, [x29, #-80]
  40505c:	stp	q0, q1, [sp]
  405060:	ldp	q0, q1, [x29, #-32]
  405064:	sub	x4, x29, #0x40
  405068:	stp	q2, q3, [sp, #32]
  40506c:	stp	q4, q5, [sp, #64]
  405070:	stp	q6, q7, [sp, #96]
  405074:	stp	q0, q1, [x29, #-64]
  405078:	bl	404d10 <__fxstatat@plt+0x3440>
  40507c:	ldp	x29, x30, [sp, #224]
  405080:	add	sp, sp, #0xf0
  405084:	ret
  405088:	stp	x29, x30, [sp, #-16]!
  40508c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405090:	add	x1, x1, #0x541
  405094:	mov	w2, #0x5                   	// #5
  405098:	mov	x0, xzr
  40509c:	mov	x29, sp
  4050a0:	bl	401820 <dcgettext@plt>
  4050a4:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  4050a8:	mov	x1, x0
  4050ac:	add	x2, x2, #0x556
  4050b0:	mov	w0, #0x1                   	// #1
  4050b4:	bl	401660 <__printf_chk@plt>
  4050b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4050bc:	add	x1, x1, #0x56c
  4050c0:	mov	w2, #0x5                   	// #5
  4050c4:	mov	x0, xzr
  4050c8:	bl	401820 <dcgettext@plt>
  4050cc:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4050d0:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  4050d4:	mov	x1, x0
  4050d8:	add	x2, x2, #0xb97
  4050dc:	add	x3, x3, #0xcbd
  4050e0:	mov	w0, #0x1                   	// #1
  4050e4:	bl	401660 <__printf_chk@plt>
  4050e8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4050ec:	add	x1, x1, #0x580
  4050f0:	mov	w2, #0x5                   	// #5
  4050f4:	mov	x0, xzr
  4050f8:	bl	401820 <dcgettext@plt>
  4050fc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  405100:	ldr	x1, [x8, #640]
  405104:	ldp	x29, x30, [sp], #16
  405108:	b	401830 <fputs_unlocked@plt>
  40510c:	stp	x29, x30, [sp, #-32]!
  405110:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405114:	udiv	x8, x8, x1
  405118:	cmp	x8, x0
  40511c:	str	x19, [sp, #16]
  405120:	mov	x29, sp
  405124:	b.cc	405148 <__fxstatat@plt+0x3878>  // b.lo, b.ul, b.last
  405128:	mul	x19, x1, x0
  40512c:	mov	x0, x19
  405130:	bl	401610 <malloc@plt>
  405134:	cbz	x19, 40513c <__fxstatat@plt+0x386c>
  405138:	cbz	x0, 405148 <__fxstatat@plt+0x3878>
  40513c:	ldr	x19, [sp, #16]
  405140:	ldp	x29, x30, [sp], #32
  405144:	ret
  405148:	bl	405488 <__fxstatat@plt+0x3bb8>
  40514c:	stp	x29, x30, [sp, #-32]!
  405150:	str	x19, [sp, #16]
  405154:	mov	x29, sp
  405158:	mov	x19, x0
  40515c:	bl	401610 <malloc@plt>
  405160:	cbz	x19, 405168 <__fxstatat@plt+0x3898>
  405164:	cbz	x0, 405174 <__fxstatat@plt+0x38a4>
  405168:	ldr	x19, [sp, #16]
  40516c:	ldp	x29, x30, [sp], #32
  405170:	ret
  405174:	bl	405488 <__fxstatat@plt+0x3bb8>
  405178:	stp	x29, x30, [sp, #-32]!
  40517c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405180:	udiv	x8, x8, x2
  405184:	cmp	x8, x1
  405188:	str	x19, [sp, #16]
  40518c:	mov	x29, sp
  405190:	b.cc	4051c8 <__fxstatat@plt+0x38f8>  // b.lo, b.ul, b.last
  405194:	mul	x19, x2, x1
  405198:	cbz	x0, 4051ac <__fxstatat@plt+0x38dc>
  40519c:	cbnz	x19, 4051ac <__fxstatat@plt+0x38dc>
  4051a0:	bl	4017a0 <free@plt>
  4051a4:	mov	x0, xzr
  4051a8:	b	4051bc <__fxstatat@plt+0x38ec>
  4051ac:	mov	x1, x19
  4051b0:	bl	4016c0 <realloc@plt>
  4051b4:	cbz	x19, 4051bc <__fxstatat@plt+0x38ec>
  4051b8:	cbz	x0, 4051c8 <__fxstatat@plt+0x38f8>
  4051bc:	ldr	x19, [sp, #16]
  4051c0:	ldp	x29, x30, [sp], #32
  4051c4:	ret
  4051c8:	bl	405488 <__fxstatat@plt+0x3bb8>
  4051cc:	stp	x29, x30, [sp, #-32]!
  4051d0:	str	x19, [sp, #16]
  4051d4:	mov	x19, x1
  4051d8:	mov	x29, sp
  4051dc:	cbz	x0, 4051f0 <__fxstatat@plt+0x3920>
  4051e0:	cbnz	x19, 4051f0 <__fxstatat@plt+0x3920>
  4051e4:	bl	4017a0 <free@plt>
  4051e8:	mov	x0, xzr
  4051ec:	b	405200 <__fxstatat@plt+0x3930>
  4051f0:	mov	x1, x19
  4051f4:	bl	4016c0 <realloc@plt>
  4051f8:	cbz	x19, 405200 <__fxstatat@plt+0x3930>
  4051fc:	cbz	x0, 40520c <__fxstatat@plt+0x393c>
  405200:	ldr	x19, [sp, #16]
  405204:	ldp	x29, x30, [sp], #32
  405208:	ret
  40520c:	bl	405488 <__fxstatat@plt+0x3bb8>
  405210:	stp	x29, x30, [sp, #-32]!
  405214:	ldr	x8, [x1]
  405218:	str	x19, [sp, #16]
  40521c:	mov	x29, sp
  405220:	cbz	x0, 405264 <__fxstatat@plt+0x3994>
  405224:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405228:	movk	x9, #0x5554
  40522c:	udiv	x9, x9, x2
  405230:	cmp	x9, x8
  405234:	b.ls	4052a0 <__fxstatat@plt+0x39d0>  // b.plast
  405238:	add	x8, x8, x8, lsr #1
  40523c:	add	x9, x8, #0x1
  405240:	mul	x8, x9, x2
  405244:	str	x9, [x1]
  405248:	cbz	x8, 4052a4 <__fxstatat@plt+0x39d4>
  40524c:	mov	x1, x8
  405250:	bl	4016c0 <realloc@plt>
  405254:	cbz	x0, 4052a0 <__fxstatat@plt+0x39d0>
  405258:	ldr	x19, [sp, #16]
  40525c:	ldp	x29, x30, [sp], #32
  405260:	ret
  405264:	cbnz	x8, 405278 <__fxstatat@plt+0x39a8>
  405268:	mov	w8, #0x80                  	// #128
  40526c:	udiv	x8, x8, x2
  405270:	cmp	x2, #0x80
  405274:	cinc	x8, x8, hi  // hi = pmore
  405278:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40527c:	udiv	x9, x9, x2
  405280:	cmp	x9, x8
  405284:	b.cc	4052a0 <__fxstatat@plt+0x39d0>  // b.lo, b.ul, b.last
  405288:	mul	x19, x8, x2
  40528c:	mov	x0, x19
  405290:	str	x8, [x1]
  405294:	bl	401610 <malloc@plt>
  405298:	cbz	x19, 405258 <__fxstatat@plt+0x3988>
  40529c:	cbnz	x0, 405258 <__fxstatat@plt+0x3988>
  4052a0:	bl	405488 <__fxstatat@plt+0x3bb8>
  4052a4:	bl	4017a0 <free@plt>
  4052a8:	mov	x0, xzr
  4052ac:	ldr	x19, [sp, #16]
  4052b0:	ldp	x29, x30, [sp], #32
  4052b4:	ret
  4052b8:	stp	x29, x30, [sp, #-32]!
  4052bc:	str	x19, [sp, #16]
  4052c0:	mov	x29, sp
  4052c4:	mov	x19, x0
  4052c8:	bl	401610 <malloc@plt>
  4052cc:	cbz	x19, 4052d4 <__fxstatat@plt+0x3a04>
  4052d0:	cbz	x0, 4052e0 <__fxstatat@plt+0x3a10>
  4052d4:	ldr	x19, [sp, #16]
  4052d8:	ldp	x29, x30, [sp], #32
  4052dc:	ret
  4052e0:	bl	405488 <__fxstatat@plt+0x3bb8>
  4052e4:	stp	x29, x30, [sp, #-16]!
  4052e8:	ldr	x8, [x1]
  4052ec:	mov	x29, sp
  4052f0:	cbz	x0, 405324 <__fxstatat@plt+0x3a54>
  4052f4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4052f8:	movk	x9, #0x5554
  4052fc:	cmp	x8, x9
  405300:	b.cs	405368 <__fxstatat@plt+0x3a98>  // b.hs, b.nlast
  405304:	add	x8, x8, x8, lsr #1
  405308:	adds	x8, x8, #0x1
  40530c:	str	x8, [x1]
  405310:	b.eq	405344 <__fxstatat@plt+0x3a74>  // b.none
  405314:	mov	x1, x8
  405318:	bl	4016c0 <realloc@plt>
  40531c:	cbnz	x0, 40533c <__fxstatat@plt+0x3a6c>
  405320:	b	405368 <__fxstatat@plt+0x3a98>
  405324:	cbz	x8, 405354 <__fxstatat@plt+0x3a84>
  405328:	tbnz	x8, #63, 405368 <__fxstatat@plt+0x3a98>
  40532c:	mov	x0, x8
  405330:	str	x8, [x1]
  405334:	bl	401610 <malloc@plt>
  405338:	cbz	x0, 405368 <__fxstatat@plt+0x3a98>
  40533c:	ldp	x29, x30, [sp], #16
  405340:	ret
  405344:	bl	4017a0 <free@plt>
  405348:	mov	x0, xzr
  40534c:	ldp	x29, x30, [sp], #16
  405350:	ret
  405354:	mov	w8, #0x80                  	// #128
  405358:	mov	x0, x8
  40535c:	str	x8, [x1]
  405360:	bl	401610 <malloc@plt>
  405364:	cbnz	x0, 40533c <__fxstatat@plt+0x3a6c>
  405368:	bl	405488 <__fxstatat@plt+0x3bb8>
  40536c:	stp	x29, x30, [sp, #-32]!
  405370:	stp	x20, x19, [sp, #16]
  405374:	mov	x29, sp
  405378:	mov	x19, x0
  40537c:	bl	401610 <malloc@plt>
  405380:	mov	x20, x0
  405384:	cbz	x19, 40538c <__fxstatat@plt+0x3abc>
  405388:	cbz	x20, 4053ac <__fxstatat@plt+0x3adc>
  40538c:	mov	x0, x20
  405390:	mov	w1, wzr
  405394:	mov	x2, x19
  405398:	bl	401680 <memset@plt>
  40539c:	mov	x0, x20
  4053a0:	ldp	x20, x19, [sp, #16]
  4053a4:	ldp	x29, x30, [sp], #32
  4053a8:	ret
  4053ac:	bl	405488 <__fxstatat@plt+0x3bb8>
  4053b0:	stp	x29, x30, [sp, #-16]!
  4053b4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4053b8:	udiv	x8, x8, x1
  4053bc:	cmp	x8, x0
  4053c0:	mov	x29, sp
  4053c4:	b.cc	4053d8 <__fxstatat@plt+0x3b08>  // b.lo, b.ul, b.last
  4053c8:	bl	405558 <__fxstatat@plt+0x3c88>
  4053cc:	cbz	x0, 4053d8 <__fxstatat@plt+0x3b08>
  4053d0:	ldp	x29, x30, [sp], #16
  4053d4:	ret
  4053d8:	bl	405488 <__fxstatat@plt+0x3bb8>
  4053dc:	stp	x29, x30, [sp, #-48]!
  4053e0:	stp	x20, x19, [sp, #32]
  4053e4:	mov	x20, x0
  4053e8:	mov	x0, x1
  4053ec:	str	x21, [sp, #16]
  4053f0:	mov	x29, sp
  4053f4:	mov	x19, x1
  4053f8:	bl	401610 <malloc@plt>
  4053fc:	mov	x21, x0
  405400:	cbz	x19, 405408 <__fxstatat@plt+0x3b38>
  405404:	cbz	x21, 40542c <__fxstatat@plt+0x3b5c>
  405408:	mov	x0, x21
  40540c:	mov	x1, x20
  405410:	mov	x2, x19
  405414:	bl	401530 <memcpy@plt>
  405418:	mov	x0, x21
  40541c:	ldp	x20, x19, [sp, #32]
  405420:	ldr	x21, [sp, #16]
  405424:	ldp	x29, x30, [sp], #48
  405428:	ret
  40542c:	bl	405488 <__fxstatat@plt+0x3bb8>
  405430:	stp	x29, x30, [sp, #-48]!
  405434:	str	x21, [sp, #16]
  405438:	stp	x20, x19, [sp, #32]
  40543c:	mov	x29, sp
  405440:	mov	x19, x0
  405444:	bl	401560 <strlen@plt>
  405448:	add	x20, x0, #0x1
  40544c:	mov	x0, x20
  405450:	bl	401610 <malloc@plt>
  405454:	mov	x21, x0
  405458:	cbz	x20, 405460 <__fxstatat@plt+0x3b90>
  40545c:	cbz	x21, 405484 <__fxstatat@plt+0x3bb4>
  405460:	mov	x0, x21
  405464:	mov	x1, x19
  405468:	mov	x2, x20
  40546c:	bl	401530 <memcpy@plt>
  405470:	mov	x0, x21
  405474:	ldp	x20, x19, [sp, #32]
  405478:	ldr	x21, [sp, #16]
  40547c:	ldp	x29, x30, [sp], #48
  405480:	ret
  405484:	bl	405488 <__fxstatat@plt+0x3bb8>
  405488:	stp	x29, x30, [sp, #-32]!
  40548c:	str	x19, [sp, #16]
  405490:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  405494:	ldr	w19, [x8, #512]
  405498:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  40549c:	add	x1, x1, #0x5f0
  4054a0:	mov	w2, #0x5                   	// #5
  4054a4:	mov	x0, xzr
  4054a8:	mov	x29, sp
  4054ac:	bl	401820 <dcgettext@plt>
  4054b0:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4054b4:	mov	x3, x0
  4054b8:	add	x2, x2, #0xc44
  4054bc:	mov	w0, w19
  4054c0:	mov	w1, wzr
  4054c4:	bl	401580 <error@plt>
  4054c8:	bl	401720 <abort@plt>
  4054cc:	stp	x29, x30, [sp, #-16]!
  4054d0:	orr	w1, w1, #0x200
  4054d4:	mov	x29, sp
  4054d8:	bl	4055a4 <__fxstatat@plt+0x3cd4>
  4054dc:	cbz	x0, 4054e8 <__fxstatat@plt+0x3c18>
  4054e0:	ldp	x29, x30, [sp], #16
  4054e4:	ret
  4054e8:	bl	401890 <__errno_location@plt>
  4054ec:	ldr	w8, [x0]
  4054f0:	cmp	w8, #0x16
  4054f4:	b.ne	405518 <__fxstatat@plt+0x3c48>  // b.any
  4054f8:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4054fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405500:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  405504:	add	x0, x0, #0x601
  405508:	add	x1, x1, #0x611
  40550c:	add	x3, x3, #0x61c
  405510:	mov	w2, #0x29                  	// #41
  405514:	bl	401880 <__assert_fail@plt>
  405518:	bl	405488 <__fxstatat@plt+0x3bb8>
  40551c:	ldr	w8, [x0, #72]
  405520:	mov	w9, #0x11                  	// #17
  405524:	and	w8, w8, w9
  405528:	cmp	w8, #0x10
  40552c:	b.eq	405548 <__fxstatat@plt+0x3c78>  // b.none
  405530:	cmp	w8, #0x11
  405534:	b.ne	405550 <__fxstatat@plt+0x3c80>  // b.any
  405538:	ldr	x8, [x1, #88]
  40553c:	cmp	x8, #0x0
  405540:	cset	w0, ne  // ne = any
  405544:	ret
  405548:	mov	w0, #0x1                   	// #1
  40554c:	ret
  405550:	mov	w0, wzr
  405554:	ret
  405558:	mov	x8, x1
  40555c:	mov	w1, #0x1                   	// #1
  405560:	mov	w9, #0x1                   	// #1
  405564:	cbz	x0, 40559c <__fxstatat@plt+0x3ccc>
  405568:	cbz	x8, 40559c <__fxstatat@plt+0x3ccc>
  40556c:	umulh	x10, x8, x0
  405570:	mov	x1, x8
  405574:	mov	x9, x0
  405578:	cbz	x10, 40559c <__fxstatat@plt+0x3ccc>
  40557c:	stp	x29, x30, [sp, #-16]!
  405580:	mov	x29, sp
  405584:	bl	401890 <__errno_location@plt>
  405588:	mov	w8, #0xc                   	// #12
  40558c:	str	w8, [x0]
  405590:	mov	x0, xzr
  405594:	ldp	x29, x30, [sp], #16
  405598:	ret
  40559c:	mov	x0, x9
  4055a0:	b	401690 <calloc@plt>
  4055a4:	sub	sp, sp, #0x70
  4055a8:	cmp	w1, #0x1, lsl #12
  4055ac:	stp	x29, x30, [sp, #16]
  4055b0:	stp	x28, x27, [sp, #32]
  4055b4:	stp	x26, x25, [sp, #48]
  4055b8:	stp	x24, x23, [sp, #64]
  4055bc:	stp	x22, x21, [sp, #80]
  4055c0:	stp	x20, x19, [sp, #96]
  4055c4:	add	x29, sp, #0x10
  4055c8:	b.cs	405680 <__fxstatat@plt+0x3db0>  // b.hs, b.nlast
  4055cc:	mov	w8, #0x204                 	// #516
  4055d0:	mov	w22, w1
  4055d4:	bics	wzr, w8, w1
  4055d8:	b.eq	405680 <__fxstatat@plt+0x3db0>  // b.none
  4055dc:	mov	w8, #0x12                  	// #18
  4055e0:	tst	w22, w8
  4055e4:	b.eq	405680 <__fxstatat@plt+0x3db0>  // b.none
  4055e8:	mov	x23, x0
  4055ec:	mov	w0, #0x80                  	// #128
  4055f0:	mov	x21, x2
  4055f4:	bl	401610 <malloc@plt>
  4055f8:	mov	x19, x0
  4055fc:	cbz	x0, 405690 <__fxstatat@plt+0x3dc0>
  405600:	and	w8, w22, #0xfffffdff
  405604:	tst	w22, #0x2
  405608:	orr	w8, w8, #0x4
  40560c:	movi	v0.2d, #0x0
  405610:	csel	w8, w22, w8, eq  // eq = none
  405614:	stp	q0, q0, [x19, #64]
  405618:	str	w8, [x19, #72]
  40561c:	mov	w8, #0xffffff9c            	// #-100
  405620:	stp	q0, q0, [x19, #96]
  405624:	stp	q0, q0, [x19, #32]
  405628:	stp	q0, q0, [x19]
  40562c:	str	x21, [x19, #64]
  405630:	str	w8, [x19, #44]
  405634:	ldr	x8, [x23]
  405638:	cbz	x8, 4056b4 <__fxstatat@plt+0x3de4>
  40563c:	mov	x20, xzr
  405640:	add	x24, x23, #0x8
  405644:	mov	x0, x8
  405648:	bl	401560 <strlen@plt>
  40564c:	ldr	x8, [x24], #8
  405650:	cmp	x0, x20
  405654:	csel	x20, x0, x20, hi  // hi = pmore
  405658:	cbnz	x8, 405644 <__fxstatat@plt+0x3d74>
  40565c:	add	x8, x20, #0x1
  405660:	cmp	x8, #0x1, lsl #12
  405664:	mov	w8, #0x1000                	// #4096
  405668:	csinc	x8, x8, x20, ls  // ls = plast
  40566c:	add	x0, x8, #0x100
  405670:	str	x0, [x19, #48]
  405674:	bl	401610 <malloc@plt>
  405678:	cbnz	x0, 4056c4 <__fxstatat@plt+0x3df4>
  40567c:	b	405a34 <__fxstatat@plt+0x4164>
  405680:	bl	401890 <__errno_location@plt>
  405684:	mov	w8, #0x16                  	// #22
  405688:	mov	x19, xzr
  40568c:	str	w8, [x0]
  405690:	mov	x0, x19
  405694:	ldp	x20, x19, [sp, #96]
  405698:	ldp	x22, x21, [sp, #80]
  40569c:	ldp	x24, x23, [sp, #64]
  4056a0:	ldp	x26, x25, [sp, #48]
  4056a4:	ldp	x28, x27, [sp, #32]
  4056a8:	ldp	x29, x30, [sp, #16]
  4056ac:	add	sp, sp, #0x70
  4056b0:	ret
  4056b4:	mov	w0, #0x1100                	// #4352
  4056b8:	str	x0, [x19, #48]
  4056bc:	bl	401610 <malloc@plt>
  4056c0:	cbz	x0, 405a34 <__fxstatat@plt+0x4164>
  4056c4:	str	x0, [x19, #32]
  4056c8:	ldr	x24, [x23]
  4056cc:	mov	x25, x0
  4056d0:	cbz	x24, 405718 <__fxstatat@plt+0x3e48>
  4056d4:	mov	w0, #0x100                 	// #256
  4056d8:	bl	401610 <malloc@plt>
  4056dc:	cbz	x0, 405a38 <__fxstatat@plt+0x4168>
  4056e0:	mov	x20, x0
  4056e4:	mov	w8, #0x30000               	// #196608
  4056e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4056ec:	mov	w10, #0xffffffff            	// #-1
  4056f0:	strb	wzr, [x0, #248]
  4056f4:	str	x25, [x0, #56]
  4056f8:	str	wzr, [x0, #64]
  4056fc:	stp	xzr, xzr, [x0, #32]
  405700:	str	xzr, [x0, #24]
  405704:	stur	w8, [x0, #110]
  405708:	str	x19, [x0, #80]
  40570c:	stp	x9, xzr, [x0, #88]
  405710:	str	w10, [x0, #104]
  405714:	b	40571c <__fxstatat@plt+0x3e4c>
  405718:	mov	x20, xzr
  40571c:	cbz	x21, 405864 <__fxstatat@plt+0x3f94>
  405720:	ldrb	w8, [x19, #73]
  405724:	ubfx	w8, w8, #2, #1
  405728:	stur	w8, [x29, #-4]
  40572c:	cbz	x24, 405870 <__fxstatat@plt+0x3fa0>
  405730:	tbnz	w22, #11, 405878 <__fxstatat@plt+0x3fa8>
  405734:	mov	x22, xzr
  405738:	mov	x25, xzr
  40573c:	str	xzr, [sp]
  405740:	b	405784 <__fxstatat@plt+0x3eb4>
  405744:	str	xzr, [x26, #16]
  405748:	cbz	x22, 405768 <__fxstatat@plt+0x3e98>
  40574c:	ldr	x8, [sp]
  405750:	str	x26, [sp]
  405754:	str	x26, [x8, #16]
  405758:	ldr	x24, [x23, #8]!
  40575c:	add	x25, x25, #0x1
  405760:	cbnz	x24, 405784 <__fxstatat@plt+0x3eb4>
  405764:	b	405980 <__fxstatat@plt+0x40b0>
  405768:	str	x26, [sp]
  40576c:	b	405774 <__fxstatat@plt+0x3ea4>
  405770:	str	x22, [x26, #16]
  405774:	mov	x22, x26
  405778:	ldr	x24, [x23, #8]!
  40577c:	add	x25, x25, #0x1
  405780:	cbz	x24, 405980 <__fxstatat@plt+0x40b0>
  405784:	mov	x0, x24
  405788:	bl	401560 <strlen@plt>
  40578c:	mov	x27, x0
  405790:	cmp	x0, #0x3
  405794:	b.cc	4057c8 <__fxstatat@plt+0x3ef8>  // b.lo, b.ul, b.last
  405798:	add	x8, x27, x24
  40579c:	ldurb	w8, [x8, #-1]
  4057a0:	cmp	w8, #0x2f
  4057a4:	b.ne	4057c8 <__fxstatat@plt+0x3ef8>  // b.any
  4057a8:	sub	x8, x24, #0x2
  4057ac:	ldrb	w9, [x8, x27]
  4057b0:	cmp	w9, #0x2f
  4057b4:	b.ne	4057c8 <__fxstatat@plt+0x3ef8>  // b.any
  4057b8:	sub	x27, x27, #0x1
  4057bc:	cmp	x27, #0x1
  4057c0:	b.hi	4057ac <__fxstatat@plt+0x3edc>  // b.pmore
  4057c4:	mov	w27, #0x1                   	// #1
  4057c8:	add	x8, x27, #0x100
  4057cc:	and	x0, x8, #0xfffffffffffffff8
  4057d0:	bl	401610 <malloc@plt>
  4057d4:	cbz	x0, 405a28 <__fxstatat@plt+0x4158>
  4057d8:	add	x28, x0, #0xf8
  4057dc:	mov	x26, x0
  4057e0:	mov	x0, x28
  4057e4:	mov	x1, x24
  4057e8:	mov	x2, x27
  4057ec:	bl	401530 <memcpy@plt>
  4057f0:	ldr	x8, [x19, #32]
  4057f4:	mov	w9, #0x30000               	// #196608
  4057f8:	strb	wzr, [x28, x27]
  4057fc:	stur	w9, [x26, #110]
  405800:	ldur	w9, [x29, #-4]
  405804:	cmp	x22, #0x0
  405808:	stp	x28, x8, [x26, #48]
  40580c:	cset	w8, ne  // ne = any
  405810:	and	w8, w9, w8
  405814:	stp	xzr, x27, [x26, #88]
  405818:	str	wzr, [x26, #64]
  40581c:	stp	xzr, xzr, [x26, #24]
  405820:	str	x19, [x26, #80]
  405824:	str	x20, [x26, #8]
  405828:	str	xzr, [x26, #40]
  40582c:	tbz	w8, #0, 405848 <__fxstatat@plt+0x3f78>
  405830:	mov	w8, #0xb                   	// #11
  405834:	strh	w8, [x26, #108]
  405838:	mov	w8, #0x2                   	// #2
  40583c:	str	x8, [x26, #168]
  405840:	cbnz	x21, 405770 <__fxstatat@plt+0x3ea0>
  405844:	b	405744 <__fxstatat@plt+0x3e74>
  405848:	mov	x0, x19
  40584c:	mov	x1, x26
  405850:	mov	w2, wzr
  405854:	bl	405af0 <__fxstatat@plt+0x4220>
  405858:	strh	w0, [x26, #108]
  40585c:	cbnz	x21, 405770 <__fxstatat@plt+0x3ea0>
  405860:	b	405744 <__fxstatat@plt+0x3e74>
  405864:	mov	w8, #0x1                   	// #1
  405868:	stur	w8, [x29, #-4]
  40586c:	cbnz	x24, 405730 <__fxstatat@plt+0x3e60>
  405870:	mov	x22, xzr
  405874:	b	4059a0 <__fxstatat@plt+0x40d0>
  405878:	mov	x22, xzr
  40587c:	mov	x28, xzr
  405880:	add	x27, x23, #0x8
  405884:	str	xzr, [sp]
  405888:	b	4058d4 <__fxstatat@plt+0x4004>
  40588c:	str	xzr, [x23, #16]
  405890:	cbz	x22, 4058b4 <__fxstatat@plt+0x3fe4>
  405894:	ldr	x8, [sp]
  405898:	str	x23, [sp]
  40589c:	str	x23, [x8, #16]
  4058a0:	ldr	x24, [x27, x28, lsl #3]
  4058a4:	add	x25, x28, #0x1
  4058a8:	mov	x28, x25
  4058ac:	cbnz	x24, 4058d4 <__fxstatat@plt+0x4004>
  4058b0:	b	405980 <__fxstatat@plt+0x40b0>
  4058b4:	str	x23, [sp]
  4058b8:	b	4058c0 <__fxstatat@plt+0x3ff0>
  4058bc:	str	x22, [x23, #16]
  4058c0:	mov	x22, x23
  4058c4:	ldr	x24, [x27, x28, lsl #3]
  4058c8:	add	x25, x28, #0x1
  4058cc:	mov	x28, x25
  4058d0:	cbz	x24, 405980 <__fxstatat@plt+0x40b0>
  4058d4:	mov	x0, x24
  4058d8:	bl	401560 <strlen@plt>
  4058dc:	add	x8, x0, #0x100
  4058e0:	mov	x25, x0
  4058e4:	and	x0, x8, #0xfffffffffffffff8
  4058e8:	bl	401610 <malloc@plt>
  4058ec:	cbz	x0, 405a28 <__fxstatat@plt+0x4158>
  4058f0:	add	x26, x0, #0xf8
  4058f4:	mov	x23, x0
  4058f8:	mov	x0, x26
  4058fc:	mov	x1, x24
  405900:	mov	x2, x25
  405904:	bl	401530 <memcpy@plt>
  405908:	ldur	w9, [x29, #-4]
  40590c:	ldr	x8, [x19, #32]
  405910:	cmp	x22, #0x0
  405914:	cset	w10, eq  // eq = none
  405918:	eor	w9, w9, #0x1
  40591c:	strb	wzr, [x26, x25]
  405920:	orr	w9, w9, w10
  405924:	stp	x26, x8, [x23, #48]
  405928:	mov	w8, #0x30000               	// #196608
  40592c:	stp	xzr, x25, [x23, #88]
  405930:	str	wzr, [x23, #64]
  405934:	stur	w8, [x23, #110]
  405938:	stp	xzr, xzr, [x23, #24]
  40593c:	str	x19, [x23, #80]
  405940:	str	x20, [x23, #8]
  405944:	str	xzr, [x23, #40]
  405948:	tbnz	w9, #0, 405964 <__fxstatat@plt+0x4094>
  40594c:	mov	w8, #0xb                   	// #11
  405950:	strh	w8, [x23, #108]
  405954:	mov	w8, #0x2                   	// #2
  405958:	str	x8, [x23, #168]
  40595c:	cbnz	x21, 4058bc <__fxstatat@plt+0x3fec>
  405960:	b	40588c <__fxstatat@plt+0x3fbc>
  405964:	mov	x0, x19
  405968:	mov	x1, x23
  40596c:	mov	w2, wzr
  405970:	bl	405af0 <__fxstatat@plt+0x4220>
  405974:	strh	w0, [x23, #108]
  405978:	cbnz	x21, 4058bc <__fxstatat@plt+0x3fec>
  40597c:	b	40588c <__fxstatat@plt+0x3fbc>
  405980:	cbz	x21, 4059a0 <__fxstatat@plt+0x40d0>
  405984:	cmp	x25, #0x2
  405988:	b.cc	4059a0 <__fxstatat@plt+0x40d0>  // b.lo, b.ul, b.last
  40598c:	mov	x0, x19
  405990:	mov	x1, x22
  405994:	mov	x2, x25
  405998:	bl	405cd8 <__fxstatat@plt+0x4408>
  40599c:	mov	x22, x0
  4059a0:	mov	w0, #0x100                 	// #256
  4059a4:	bl	401610 <malloc@plt>
  4059a8:	cbz	x0, 405a24 <__fxstatat@plt+0x4154>
  4059ac:	ldrh	w8, [x19, #72]
  4059b0:	mov	w9, #0x102                 	// #258
  4059b4:	strb	wzr, [x0, #248]
  4059b8:	str	wzr, [x0, #64]
  4059bc:	tst	w8, w9
  4059c0:	mov	w8, #0x30000               	// #196608
  4059c4:	stur	w8, [x0, #110]
  4059c8:	mov	w8, #0x9                   	// #9
  4059cc:	strh	w8, [x0, #108]
  4059d0:	ldr	x8, [x19, #32]
  4059d4:	stp	xzr, xzr, [x0, #32]
  4059d8:	str	x0, [x19]
  4059dc:	stp	x22, xzr, [x0, #16]
  4059e0:	str	x8, [x0, #56]
  4059e4:	mov	w8, #0x1                   	// #1
  4059e8:	str	x19, [x0, #80]
  4059ec:	stp	x8, xzr, [x0, #88]
  4059f0:	b.eq	405a70 <__fxstatat@plt+0x41a0>  // b.none
  4059f4:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  4059f8:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  4059fc:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  405a00:	add	x2, x2, #0x61c
  405a04:	add	x3, x3, #0x62c
  405a08:	add	x4, x4, #0x7a0
  405a0c:	mov	w0, #0x1f                  	// #31
  405a10:	mov	x1, xzr
  405a14:	bl	407f28 <__fxstatat@plt+0x6658>
  405a18:	str	x0, [x19, #88]
  405a1c:	cbnz	x0, 405a84 <__fxstatat@plt+0x41b4>
  405a20:	b	405a28 <__fxstatat@plt+0x4158>
  405a24:	str	xzr, [x19]
  405a28:	cbnz	x22, 405a60 <__fxstatat@plt+0x4190>
  405a2c:	mov	x0, x20
  405a30:	bl	4017a0 <free@plt>
  405a34:	ldr	x25, [x19, #32]
  405a38:	mov	x0, x25
  405a3c:	bl	4017a0 <free@plt>
  405a40:	mov	x0, x19
  405a44:	bl	4017a0 <free@plt>
  405a48:	mov	x19, xzr
  405a4c:	b	405690 <__fxstatat@plt+0x3dc0>
  405a50:	mov	x0, x22
  405a54:	bl	4017a0 <free@plt>
  405a58:	mov	x22, x21
  405a5c:	cbz	x21, 405a2c <__fxstatat@plt+0x415c>
  405a60:	ldp	x21, x0, [x22, #16]
  405a64:	cbz	x0, 405a50 <__fxstatat@plt+0x4180>
  405a68:	bl	4016d0 <closedir@plt>
  405a6c:	b	405a50 <__fxstatat@plt+0x4180>
  405a70:	mov	w0, #0x20                  	// #32
  405a74:	bl	401610 <malloc@plt>
  405a78:	str	x0, [x19, #88]
  405a7c:	cbz	x0, 405a28 <__fxstatat@plt+0x4158>
  405a80:	bl	407898 <__fxstatat@plt+0x5fc8>
  405a84:	ldr	w8, [x19, #72]
  405a88:	mov	w9, #0x204                 	// #516
  405a8c:	tst	w8, w9
  405a90:	b.ne	405ae0 <__fxstatat@plt+0x4210>  // b.any
  405a94:	mov	w2, #0x4900                	// #18688
  405a98:	lsr	w9, w8, #4
  405a9c:	movk	w2, #0x8, lsl #16
  405aa0:	bfi	w2, w9, #15, #1
  405aa4:	tbnz	w8, #9, 405abc <__fxstatat@plt+0x41ec>
  405aa8:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  405aac:	add	x0, x0, #0x66b
  405ab0:	mov	w1, w2
  405ab4:	bl	407960 <__fxstatat@plt+0x6090>
  405ab8:	b	405acc <__fxstatat@plt+0x41fc>
  405abc:	ldr	w0, [x19, #44]
  405ac0:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405ac4:	add	x1, x1, #0x66b
  405ac8:	bl	408d3c <__fxstatat@plt+0x746c>
  405acc:	str	w0, [x19, #40]
  405ad0:	tbz	w0, #31, 405ae0 <__fxstatat@plt+0x4210>
  405ad4:	ldr	w8, [x19, #72]
  405ad8:	orr	w8, w8, #0x4
  405adc:	str	w8, [x19, #72]
  405ae0:	add	x0, x19, #0x60
  405ae4:	mov	w1, #0xffffffff            	// #-1
  405ae8:	bl	408c38 <__fxstatat@plt+0x7368>
  405aec:	b	405690 <__fxstatat@plt+0x3dc0>
  405af0:	stp	x29, x30, [sp, #-48]!
  405af4:	stp	x20, x19, [sp, #32]
  405af8:	ldr	x9, [x1, #88]
  405afc:	ldr	w8, [x0, #72]
  405b00:	str	x21, [sp, #16]
  405b04:	mov	x19, x1
  405b08:	mov	x21, x0
  405b0c:	mov	x29, sp
  405b10:	cbz	x9, 405b20 <__fxstatat@plt+0x4250>
  405b14:	add	x20, x19, #0x78
  405b18:	tbz	w2, #0, 405b30 <__fxstatat@plt+0x4260>
  405b1c:	b	405b5c <__fxstatat@plt+0x428c>
  405b20:	and	w9, w8, #0x1
  405b24:	orr	w2, w9, w2
  405b28:	add	x20, x19, #0x78
  405b2c:	tbnz	w2, #0, 405b5c <__fxstatat@plt+0x428c>
  405b30:	tbnz	w8, #1, 405b5c <__fxstatat@plt+0x428c>
  405b34:	ldr	w1, [x21, #44]
  405b38:	ldr	x2, [x19, #48]
  405b3c:	mov	w4, #0x100                 	// #256
  405b40:	mov	w0, wzr
  405b44:	mov	x3, x20
  405b48:	bl	4018d0 <__fxstatat@plt>
  405b4c:	cbz	w0, 405bc8 <__fxstatat@plt+0x42f8>
  405b50:	bl	401890 <__errno_location@plt>
  405b54:	mov	x21, x0
  405b58:	b	405b98 <__fxstatat@plt+0x42c8>
  405b5c:	ldr	x1, [x19, #48]
  405b60:	mov	w0, wzr
  405b64:	mov	x2, x20
  405b68:	bl	4018a0 <__xstat@plt>
  405b6c:	cbz	w0, 405bc8 <__fxstatat@plt+0x42f8>
  405b70:	bl	401890 <__errno_location@plt>
  405b74:	ldr	w8, [x0]
  405b78:	cmp	w8, #0x2
  405b7c:	b.ne	405b9c <__fxstatat@plt+0x42cc>  // b.any
  405b80:	ldr	x1, [x19, #48]
  405b84:	mov	x21, x0
  405b88:	mov	w0, wzr
  405b8c:	mov	x2, x20
  405b90:	bl	401800 <__lxstat@plt>
  405b94:	cbz	w0, 405ca0 <__fxstatat@plt+0x43d0>
  405b98:	ldr	w8, [x21]
  405b9c:	movi	v0.2d, #0x0
  405ba0:	str	w8, [x19, #64]
  405ba4:	stp	q0, q0, [x20, #96]
  405ba8:	stp	q0, q0, [x20, #64]
  405bac:	stp	q0, q0, [x20, #32]
  405bb0:	stp	q0, q0, [x20]
  405bb4:	mov	w0, #0xa                   	// #10
  405bb8:	ldp	x20, x19, [sp, #32]
  405bbc:	ldr	x21, [sp, #16]
  405bc0:	ldp	x29, x30, [sp], #48
  405bc4:	ret
  405bc8:	ldr	w8, [x19, #136]
  405bcc:	and	w8, w8, #0xf000
  405bd0:	cmp	w8, #0xa, lsl #12
  405bd4:	b.eq	405c24 <__fxstatat@plt+0x4354>  // b.none
  405bd8:	cmp	w8, #0x8, lsl #12
  405bdc:	b.eq	405c38 <__fxstatat@plt+0x4368>  // b.none
  405be0:	cmp	w8, #0x4, lsl #12
  405be4:	b.ne	405c4c <__fxstatat@plt+0x437c>  // b.any
  405be8:	ldr	w8, [x19, #140]
  405bec:	cmp	w8, #0x2
  405bf0:	b.cc	405c60 <__fxstatat@plt+0x4390>  // b.lo, b.ul, b.last
  405bf4:	ldr	x9, [x19, #88]
  405bf8:	cmp	x9, #0x1
  405bfc:	b.lt	405c60 <__fxstatat@plt+0x4390>  // b.tstop
  405c00:	ldr	w9, [x21, #72]
  405c04:	mov	w10, #0x2                   	// #2
  405c08:	bic	w9, w10, w9, lsr #4
  405c0c:	sub	w8, w8, w9
  405c10:	ldrb	w9, [x19, #248]
  405c14:	str	w8, [x19, #104]
  405c18:	cmp	w9, #0x2e
  405c1c:	b.ne	405c8c <__fxstatat@plt+0x43bc>  // b.any
  405c20:	b	405c74 <__fxstatat@plt+0x43a4>
  405c24:	mov	w0, #0xc                   	// #12
  405c28:	ldp	x20, x19, [sp, #32]
  405c2c:	ldr	x21, [sp, #16]
  405c30:	ldp	x29, x30, [sp], #48
  405c34:	ret
  405c38:	mov	w0, #0x8                   	// #8
  405c3c:	ldp	x20, x19, [sp, #32]
  405c40:	ldr	x21, [sp, #16]
  405c44:	ldp	x29, x30, [sp], #48
  405c48:	ret
  405c4c:	mov	w0, #0x3                   	// #3
  405c50:	ldp	x20, x19, [sp, #32]
  405c54:	ldr	x21, [sp, #16]
  405c58:	ldp	x29, x30, [sp], #48
  405c5c:	ret
  405c60:	mov	w8, #0xffffffff            	// #-1
  405c64:	ldrb	w9, [x19, #248]
  405c68:	str	w8, [x19, #104]
  405c6c:	cmp	w9, #0x2e
  405c70:	b.ne	405c8c <__fxstatat@plt+0x43bc>  // b.any
  405c74:	ldrb	w8, [x19, #249]
  405c78:	cbz	w8, 405cb8 <__fxstatat@plt+0x43e8>
  405c7c:	cmp	w8, #0x2e
  405c80:	b.ne	405c8c <__fxstatat@plt+0x43bc>  // b.any
  405c84:	ldrb	w8, [x19, #250]
  405c88:	cbz	w8, 405cb8 <__fxstatat@plt+0x43e8>
  405c8c:	mov	w0, #0x1                   	// #1
  405c90:	ldp	x20, x19, [sp, #32]
  405c94:	ldr	x21, [sp, #16]
  405c98:	ldp	x29, x30, [sp], #48
  405c9c:	ret
  405ca0:	str	wzr, [x21]
  405ca4:	mov	w0, #0xd                   	// #13
  405ca8:	ldp	x20, x19, [sp, #32]
  405cac:	ldr	x21, [sp, #16]
  405cb0:	ldp	x29, x30, [sp], #48
  405cb4:	ret
  405cb8:	ldr	x8, [x19, #88]
  405cbc:	cmp	x8, #0x0
  405cc0:	mov	w8, #0x5                   	// #5
  405cc4:	csinc	w0, w8, wzr, ne  // ne = any
  405cc8:	ldp	x20, x19, [sp, #32]
  405ccc:	ldr	x21, [sp, #16]
  405cd0:	ldp	x29, x30, [sp], #48
  405cd4:	ret
  405cd8:	stp	x29, x30, [sp, #-48]!
  405cdc:	stp	x22, x21, [sp, #16]
  405ce0:	stp	x20, x19, [sp, #32]
  405ce4:	ldp	x8, x22, [x0, #56]
  405ce8:	mov	x21, x0
  405cec:	mov	x20, x2
  405cf0:	mov	x19, x1
  405cf4:	cmp	x8, x2
  405cf8:	mov	x29, sp
  405cfc:	b.cs	405d2c <__fxstatat@plt+0x445c>  // b.hs, b.nlast
  405d00:	add	x8, x20, #0x28
  405d04:	lsr	x9, x8, #61
  405d08:	str	x8, [x21, #56]
  405d0c:	cbnz	x9, 405d98 <__fxstatat@plt+0x44c8>
  405d10:	ldr	x0, [x21, #16]
  405d14:	lsl	x1, x8, #3
  405d18:	bl	4016c0 <realloc@plt>
  405d1c:	cbz	x0, 405d98 <__fxstatat@plt+0x44c8>
  405d20:	str	x0, [x21, #16]
  405d24:	cbnz	x19, 405d34 <__fxstatat@plt+0x4464>
  405d28:	b	405d44 <__fxstatat@plt+0x4474>
  405d2c:	ldr	x0, [x21, #16]
  405d30:	cbz	x19, 405d44 <__fxstatat@plt+0x4474>
  405d34:	str	x19, [x0], #8
  405d38:	ldr	x19, [x19, #16]
  405d3c:	cbnz	x19, 405d34 <__fxstatat@plt+0x4464>
  405d40:	ldr	x0, [x21, #16]
  405d44:	mov	w2, #0x8                   	// #8
  405d48:	mov	x1, x20
  405d4c:	mov	x3, x22
  405d50:	bl	4015b0 <qsort@plt>
  405d54:	ldr	x8, [x21, #16]
  405d58:	cmp	x20, #0x1
  405d5c:	ldr	x19, [x8]
  405d60:	mov	x9, x19
  405d64:	b.eq	405d90 <__fxstatat@plt+0x44c0>  // b.none
  405d68:	ldr	x10, [x8, #8]!
  405d6c:	subs	x9, x20, #0x2
  405d70:	str	x10, [x19, #16]
  405d74:	b.eq	405d8c <__fxstatat@plt+0x44bc>  // b.none
  405d78:	ldr	x10, [x8]
  405d7c:	ldr	x11, [x8, #8]!
  405d80:	subs	x9, x9, #0x1
  405d84:	str	x11, [x10, #16]
  405d88:	b.ne	405d78 <__fxstatat@plt+0x44a8>  // b.any
  405d8c:	ldr	x9, [x8]
  405d90:	str	xzr, [x9, #16]
  405d94:	b	405da8 <__fxstatat@plt+0x44d8>
  405d98:	ldr	x0, [x21, #16]
  405d9c:	bl	4017a0 <free@plt>
  405da0:	str	xzr, [x21, #16]
  405da4:	str	xzr, [x21, #56]
  405da8:	mov	x0, x19
  405dac:	ldp	x20, x19, [sp, #32]
  405db0:	ldp	x22, x21, [sp, #16]
  405db4:	ldp	x29, x30, [sp], #48
  405db8:	ret
  405dbc:	stp	x29, x30, [sp, #-48]!
  405dc0:	stp	x20, x19, [sp, #32]
  405dc4:	mov	x19, x0
  405dc8:	ldr	x0, [x0]
  405dcc:	str	x21, [sp, #16]
  405dd0:	mov	x29, sp
  405dd4:	cbz	x0, 405dec <__fxstatat@plt+0x451c>
  405dd8:	ldr	x8, [x0, #88]
  405ddc:	tbz	x8, #63, 405e64 <__fxstatat@plt+0x4594>
  405de0:	mov	x20, x0
  405de4:	mov	x0, x20
  405de8:	bl	4017a0 <free@plt>
  405dec:	ldr	x20, [x19, #8]
  405df0:	cbnz	x20, 405e44 <__fxstatat@plt+0x4574>
  405df4:	ldr	x0, [x19, #16]
  405df8:	bl	4017a0 <free@plt>
  405dfc:	ldr	x0, [x19, #32]
  405e00:	bl	4017a0 <free@plt>
  405e04:	ldr	w8, [x19, #72]
  405e08:	tbnz	w8, #9, 405e74 <__fxstatat@plt+0x45a4>
  405e0c:	tbnz	w8, #2, 405e84 <__fxstatat@plt+0x45b4>
  405e10:	ldr	w0, [x19, #40]
  405e14:	bl	401590 <fchdir@plt>
  405e18:	cbz	w0, 405e8c <__fxstatat@plt+0x45bc>
  405e1c:	bl	401890 <__errno_location@plt>
  405e20:	ldr	w21, [x0]
  405e24:	ldr	w0, [x19, #40]
  405e28:	bl	4016e0 <close@plt>
  405e2c:	cbz	w21, 405e9c <__fxstatat@plt+0x45cc>
  405e30:	b	405ea8 <__fxstatat@plt+0x45d8>
  405e34:	mov	x0, x20
  405e38:	bl	4017a0 <free@plt>
  405e3c:	mov	x20, x21
  405e40:	cbz	x21, 405df4 <__fxstatat@plt+0x4524>
  405e44:	ldp	x21, x0, [x20, #16]
  405e48:	cbz	x0, 405e34 <__fxstatat@plt+0x4564>
  405e4c:	bl	4016d0 <closedir@plt>
  405e50:	b	405e34 <__fxstatat@plt+0x4564>
  405e54:	bl	4017a0 <free@plt>
  405e58:	ldr	x8, [x20, #88]
  405e5c:	mov	x0, x20
  405e60:	tbnz	x8, #63, 405de4 <__fxstatat@plt+0x4514>
  405e64:	ldr	x20, [x0, #16]
  405e68:	cbnz	x20, 405e54 <__fxstatat@plt+0x4584>
  405e6c:	ldr	x20, [x0, #8]
  405e70:	b	405e54 <__fxstatat@plt+0x4584>
  405e74:	ldr	w0, [x19, #44]
  405e78:	tbnz	w0, #31, 405e84 <__fxstatat@plt+0x45b4>
  405e7c:	bl	4016e0 <close@plt>
  405e80:	cbnz	w0, 405ea0 <__fxstatat@plt+0x45d0>
  405e84:	mov	w21, wzr
  405e88:	b	405ea8 <__fxstatat@plt+0x45d8>
  405e8c:	mov	w21, wzr
  405e90:	ldr	w0, [x19, #40]
  405e94:	bl	4016e0 <close@plt>
  405e98:	cbnz	w21, 405ea8 <__fxstatat@plt+0x45d8>
  405e9c:	cbz	w0, 405ea8 <__fxstatat@plt+0x45d8>
  405ea0:	bl	401890 <__errno_location@plt>
  405ea4:	ldr	w21, [x0]
  405ea8:	add	x20, x19, #0x60
  405eac:	mov	x0, x20
  405eb0:	bl	408c54 <__fxstatat@plt+0x7384>
  405eb4:	tbnz	w0, #0, 405ecc <__fxstatat@plt+0x45fc>
  405eb8:	mov	x0, x20
  405ebc:	bl	408ca4 <__fxstatat@plt+0x73d4>
  405ec0:	tbnz	w0, #31, 405eac <__fxstatat@plt+0x45dc>
  405ec4:	bl	4016e0 <close@plt>
  405ec8:	b	405eac <__fxstatat@plt+0x45dc>
  405ecc:	ldr	x0, [x19, #80]
  405ed0:	cbz	x0, 405ed8 <__fxstatat@plt+0x4608>
  405ed4:	bl	4081d4 <__fxstatat@plt+0x6904>
  405ed8:	ldrh	w8, [x19, #72]
  405edc:	mov	w9, #0x102                 	// #258
  405ee0:	tst	w8, w9
  405ee4:	b.eq	405f1c <__fxstatat@plt+0x464c>  // b.none
  405ee8:	ldr	x0, [x19, #88]
  405eec:	cbz	x0, 405ef4 <__fxstatat@plt+0x4624>
  405ef0:	bl	4081d4 <__fxstatat@plt+0x6904>
  405ef4:	mov	x0, x19
  405ef8:	bl	4017a0 <free@plt>
  405efc:	cbz	w21, 405f30 <__fxstatat@plt+0x4660>
  405f00:	bl	401890 <__errno_location@plt>
  405f04:	str	w21, [x0]
  405f08:	mov	w0, #0xffffffff            	// #-1
  405f0c:	ldp	x20, x19, [sp, #32]
  405f10:	ldr	x21, [sp, #16]
  405f14:	ldp	x29, x30, [sp], #48
  405f18:	ret
  405f1c:	ldr	x0, [x19, #88]
  405f20:	bl	4017a0 <free@plt>
  405f24:	mov	x0, x19
  405f28:	bl	4017a0 <free@plt>
  405f2c:	cbnz	w21, 405f00 <__fxstatat@plt+0x4630>
  405f30:	mov	w0, wzr
  405f34:	ldp	x20, x19, [sp, #32]
  405f38:	ldr	x21, [sp, #16]
  405f3c:	ldp	x29, x30, [sp], #48
  405f40:	ret
  405f44:	stp	x29, x30, [sp, #-64]!
  405f48:	stp	x22, x21, [sp, #32]
  405f4c:	stp	x20, x19, [sp, #48]
  405f50:	ldr	x20, [x0]
  405f54:	str	x23, [sp, #16]
  405f58:	mov	x29, sp
  405f5c:	cbz	x20, 4062e8 <__fxstatat@plt+0x4a18>
  405f60:	ldr	w8, [x0, #72]
  405f64:	mov	x19, x0
  405f68:	tbnz	w8, #13, 4062e4 <__fxstatat@plt+0x4a14>
  405f6c:	ldrh	w9, [x20, #112]
  405f70:	mov	w10, #0x3                   	// #3
  405f74:	strh	w10, [x20, #112]
  405f78:	cmp	w9, #0x1
  405f7c:	b.eq	405fe8 <__fxstatat@plt+0x4718>  // b.none
  405f80:	cmp	w9, #0x2
  405f84:	b.ne	406000 <__fxstatat@plt+0x4730>  // b.any
  405f88:	ldrh	w10, [x20, #108]
  405f8c:	and	w11, w10, #0xfffe
  405f90:	cmp	w11, #0xc
  405f94:	b.ne	406004 <__fxstatat@plt+0x4734>  // b.any
  405f98:	mov	w2, #0x1                   	// #1
  405f9c:	mov	x0, x19
  405fa0:	mov	x1, x20
  405fa4:	bl	405af0 <__fxstatat@plt+0x4220>
  405fa8:	and	w8, w0, #0xffff
  405fac:	cmp	w8, #0x1
  405fb0:	strh	w0, [x20, #108]
  405fb4:	b.ne	4064dc <__fxstatat@plt+0x4c0c>  // b.any
  405fb8:	ldr	w8, [x19, #72]
  405fbc:	tbnz	w8, #2, 4064dc <__fxstatat@plt+0x4c0c>
  405fc0:	mov	w2, #0x4900                	// #18688
  405fc4:	lsr	w9, w8, #4
  405fc8:	movk	w2, #0x8, lsl #16
  405fcc:	bfi	w2, w9, #15, #1
  405fd0:	tbnz	w8, #9, 40624c <__fxstatat@plt+0x497c>
  405fd4:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  405fd8:	add	x0, x0, #0x66b
  405fdc:	mov	w1, w2
  405fe0:	bl	407960 <__fxstatat@plt+0x6090>
  405fe4:	b	40625c <__fxstatat@plt+0x498c>
  405fe8:	mov	x0, x19
  405fec:	mov	x1, x20
  405ff0:	mov	w2, wzr
  405ff4:	bl	405af0 <__fxstatat@plt+0x4220>
  405ff8:	strh	w0, [x20, #108]
  405ffc:	b	4062e8 <__fxstatat@plt+0x4a18>
  406000:	ldrh	w10, [x20, #108]
  406004:	cmp	w10, #0x1
  406008:	b.ne	406050 <__fxstatat@plt+0x4780>  // b.any
  40600c:	cmp	w9, #0x4
  406010:	b.ne	4060d4 <__fxstatat@plt+0x4804>  // b.any
  406014:	ldrb	w8, [x20, #110]
  406018:	tbz	w8, #1, 406024 <__fxstatat@plt+0x4754>
  40601c:	ldr	w0, [x20, #68]
  406020:	bl	4016e0 <close@plt>
  406024:	ldr	x21, [x19, #8]
  406028:	cbnz	x21, 406040 <__fxstatat@plt+0x4770>
  40602c:	b	406148 <__fxstatat@plt+0x4878>
  406030:	mov	x0, x21
  406034:	bl	4017a0 <free@plt>
  406038:	mov	x21, x22
  40603c:	cbz	x22, 406144 <__fxstatat@plt+0x4874>
  406040:	ldp	x22, x0, [x21, #16]
  406044:	cbz	x0, 406030 <__fxstatat@plt+0x4760>
  406048:	bl	4016d0 <closedir@plt>
  40604c:	b	406030 <__fxstatat@plt+0x4760>
  406050:	ldr	x21, [x20, #16]
  406054:	cbz	x21, 406160 <__fxstatat@plt+0x4890>
  406058:	mov	x0, x20
  40605c:	str	x21, [x19]
  406060:	bl	4017a0 <free@plt>
  406064:	ldr	x8, [x21, #88]
  406068:	cbz	x8, 40619c <__fxstatat@plt+0x48cc>
  40606c:	ldrh	w8, [x21, #112]
  406070:	mov	x20, x21
  406074:	cmp	w8, #0x4
  406078:	b.eq	406050 <__fxstatat@plt+0x4780>  // b.none
  40607c:	cmp	w8, #0x2
  406080:	b.ne	40649c <__fxstatat@plt+0x4bcc>  // b.any
  406084:	mov	w2, #0x1                   	// #1
  406088:	mov	x0, x19
  40608c:	mov	x1, x21
  406090:	bl	405af0 <__fxstatat@plt+0x4220>
  406094:	and	w8, w0, #0xffff
  406098:	cmp	w8, #0x1
  40609c:	strh	w0, [x21, #108]
  4060a0:	b.ne	406494 <__fxstatat@plt+0x4bc4>  // b.any
  4060a4:	ldr	w8, [x19, #72]
  4060a8:	tbnz	w8, #2, 406494 <__fxstatat@plt+0x4bc4>
  4060ac:	mov	w2, #0x4900                	// #18688
  4060b0:	lsr	w9, w8, #4
  4060b4:	movk	w2, #0x8, lsl #16
  4060b8:	bfi	w2, w9, #15, #1
  4060bc:	tbnz	w8, #9, 406458 <__fxstatat@plt+0x4b88>
  4060c0:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4060c4:	add	x0, x0, #0x66b
  4060c8:	mov	w1, w2
  4060cc:	bl	407960 <__fxstatat@plt+0x6090>
  4060d0:	b	406468 <__fxstatat@plt+0x4b98>
  4060d4:	tbz	w8, #6, 4060e8 <__fxstatat@plt+0x4818>
  4060d8:	ldr	x9, [x20, #120]
  4060dc:	ldr	x10, [x19, #24]
  4060e0:	cmp	x9, x10
  4060e4:	b.ne	406014 <__fxstatat@plt+0x4744>  // b.any
  4060e8:	ldr	x21, [x19, #8]
  4060ec:	cbz	x21, 406208 <__fxstatat@plt+0x4938>
  4060f0:	tbnz	w8, #12, 4061d8 <__fxstatat@plt+0x4908>
  4060f4:	ldr	x3, [x20, #48]
  4060f8:	mov	w2, #0xffffffff            	// #-1
  4060fc:	mov	x0, x19
  406100:	mov	x1, x20
  406104:	bl	40675c <__fxstatat@plt+0x4e8c>
  406108:	cbz	w0, 40621c <__fxstatat@plt+0x494c>
  40610c:	bl	401890 <__errno_location@plt>
  406110:	ldr	w8, [x0]
  406114:	ldrh	w9, [x20, #110]
  406118:	str	w8, [x20, #64]
  40611c:	orr	w8, w9, #0x1
  406120:	strh	w8, [x20, #110]
  406124:	ldr	x8, [x19, #8]
  406128:	cbz	x8, 40621c <__fxstatat@plt+0x494c>
  40612c:	ldr	x9, [x8, #8]
  406130:	ldr	x9, [x9, #48]
  406134:	str	x9, [x8, #48]
  406138:	ldr	x8, [x8, #16]
  40613c:	cbnz	x8, 40612c <__fxstatat@plt+0x485c>
  406140:	b	40621c <__fxstatat@plt+0x494c>
  406144:	str	xzr, [x19, #8]
  406148:	mov	w8, #0x6                   	// #6
  40614c:	strh	w8, [x20, #108]
  406150:	mov	x0, x19
  406154:	mov	x1, x20
  406158:	bl	4066b8 <__fxstatat@plt+0x4de8>
  40615c:	b	4062e8 <__fxstatat@plt+0x4a18>
  406160:	ldr	x21, [x20, #8]
  406164:	ldr	x8, [x21, #24]
  406168:	cbz	x8, 406280 <__fxstatat@plt+0x49b0>
  40616c:	str	x21, [x19]
  406170:	ldr	x8, [x19, #32]
  406174:	ldr	x9, [x21, #72]
  406178:	mov	w1, #0x3                   	// #3
  40617c:	mov	x0, x19
  406180:	strb	wzr, [x8, x9]
  406184:	bl	406990 <__fxstatat@plt+0x50c0>
  406188:	cbz	x0, 406274 <__fxstatat@plt+0x49a4>
  40618c:	mov	x21, x0
  406190:	mov	x0, x20
  406194:	bl	4017a0 <free@plt>
  406198:	b	40649c <__fxstatat@plt+0x4bcc>
  40619c:	mov	x0, x19
  4061a0:	bl	407384 <__fxstatat@plt+0x5ab4>
  4061a4:	ldr	w8, [x19, #72]
  4061a8:	cbz	w0, 4061bc <__fxstatat@plt+0x48ec>
  4061ac:	orr	w8, w8, #0x2000
  4061b0:	mov	x20, xzr
  4061b4:	str	w8, [x19, #72]
  4061b8:	b	4062e8 <__fxstatat@plt+0x4a18>
  4061bc:	mov	w9, #0x102                 	// #258
  4061c0:	tst	w8, w9
  4061c4:	b.eq	406334 <__fxstatat@plt+0x4a64>  // b.none
  4061c8:	ldr	x0, [x19, #88]
  4061cc:	cbz	x0, 40633c <__fxstatat@plt+0x4a6c>
  4061d0:	bl	4081d4 <__fxstatat@plt+0x6904>
  4061d4:	b	40633c <__fxstatat@plt+0x4a6c>
  4061d8:	and	w8, w8, #0xffffefff
  4061dc:	str	w8, [x19, #72]
  4061e0:	b	4061f4 <__fxstatat@plt+0x4924>
  4061e4:	mov	x0, x21
  4061e8:	bl	4017a0 <free@plt>
  4061ec:	mov	x21, x22
  4061f0:	cbz	x22, 406204 <__fxstatat@plt+0x4934>
  4061f4:	ldp	x22, x0, [x21, #16]
  4061f8:	cbz	x0, 4061e4 <__fxstatat@plt+0x4914>
  4061fc:	bl	4016d0 <closedir@plt>
  406200:	b	4061e4 <__fxstatat@plt+0x4914>
  406204:	str	xzr, [x19, #8]
  406208:	mov	w1, #0x3                   	// #3
  40620c:	mov	x0, x19
  406210:	bl	406990 <__fxstatat@plt+0x50c0>
  406214:	str	x0, [x19, #8]
  406218:	cbz	x0, 406228 <__fxstatat@plt+0x4958>
  40621c:	ldr	x21, [x19, #8]
  406220:	str	xzr, [x19, #8]
  406224:	b	40649c <__fxstatat@plt+0x4bcc>
  406228:	ldrb	w8, [x19, #73]
  40622c:	tbnz	w8, #5, 4062e4 <__fxstatat@plt+0x4a14>
  406230:	ldr	w8, [x20, #64]
  406234:	cbz	w8, 406150 <__fxstatat@plt+0x4880>
  406238:	ldrh	w8, [x20, #108]
  40623c:	cmp	w8, #0x4
  406240:	b.eq	406150 <__fxstatat@plt+0x4880>  // b.none
  406244:	mov	w8, #0x7                   	// #7
  406248:	b	40614c <__fxstatat@plt+0x487c>
  40624c:	ldr	w0, [x19, #44]
  406250:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  406254:	add	x1, x1, #0x66b
  406258:	bl	408d3c <__fxstatat@plt+0x746c>
  40625c:	str	w0, [x20, #68]
  406260:	tbnz	w0, #31, 40631c <__fxstatat@plt+0x4a4c>
  406264:	ldrh	w8, [x20, #110]
  406268:	orr	w8, w8, #0x2
  40626c:	strh	w8, [x20, #110]
  406270:	b	4064dc <__fxstatat@plt+0x4c0c>
  406274:	ldrb	w8, [x19, #73]
  406278:	tbnz	w8, #5, 4062e4 <__fxstatat@plt+0x4a14>
  40627c:	ldr	x21, [x20, #8]
  406280:	mov	x0, x20
  406284:	str	x21, [x19]
  406288:	bl	4017a0 <free@plt>
  40628c:	ldr	x8, [x21, #88]
  406290:	cmn	x8, #0x1
  406294:	b.eq	406300 <__fxstatat@plt+0x4a30>  // b.none
  406298:	ldrh	w8, [x21, #108]
  40629c:	cmp	w8, #0xb
  4062a0:	b.eq	4066b4 <__fxstatat@plt+0x4de4>  // b.none
  4062a4:	ldr	x8, [x19, #32]
  4062a8:	ldr	x9, [x21, #72]
  4062ac:	strb	wzr, [x8, x9]
  4062b0:	ldr	x8, [x21, #88]
  4062b4:	cbz	x8, 4063f8 <__fxstatat@plt+0x4b28>
  4062b8:	ldrh	w8, [x21, #110]
  4062bc:	tbnz	w8, #1, 406420 <__fxstatat@plt+0x4b50>
  4062c0:	tbnz	w8, #0, 406674 <__fxstatat@plt+0x4da4>
  4062c4:	ldr	x1, [x21, #8]
  4062c8:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  4062cc:	add	x3, x3, #0x66a
  4062d0:	mov	w2, #0xffffffff            	// #-1
  4062d4:	mov	x0, x19
  4062d8:	bl	40675c <__fxstatat@plt+0x4e8c>
  4062dc:	cbnz	w0, 406404 <__fxstatat@plt+0x4b34>
  4062e0:	b	406674 <__fxstatat@plt+0x4da4>
  4062e4:	mov	x20, xzr
  4062e8:	mov	x0, x20
  4062ec:	ldp	x20, x19, [sp, #48]
  4062f0:	ldp	x22, x21, [sp, #32]
  4062f4:	ldr	x23, [sp, #16]
  4062f8:	ldp	x29, x30, [sp], #64
  4062fc:	ret
  406300:	mov	x0, x21
  406304:	bl	4017a0 <free@plt>
  406308:	bl	401890 <__errno_location@plt>
  40630c:	mov	x20, xzr
  406310:	str	wzr, [x0]
  406314:	str	xzr, [x19]
  406318:	b	4062e8 <__fxstatat@plt+0x4a18>
  40631c:	bl	401890 <__errno_location@plt>
  406320:	ldr	w8, [x0]
  406324:	mov	w9, #0x7                   	// #7
  406328:	strh	w9, [x20, #108]
  40632c:	str	w8, [x20, #64]
  406330:	b	4064dc <__fxstatat@plt+0x4c0c>
  406334:	ldr	x0, [x19, #88]
  406338:	bl	4017a0 <free@plt>
  40633c:	ldr	x8, [x21, #96]
  406340:	add	x20, x21, #0xf8
  406344:	mov	x1, x20
  406348:	str	x8, [x21, #72]
  40634c:	ldr	x0, [x19, #32]
  406350:	add	x2, x8, #0x1
  406354:	bl	401540 <memmove@plt>
  406358:	mov	w1, #0x2f                  	// #47
  40635c:	mov	x0, x20
  406360:	bl	4016f0 <strrchr@plt>
  406364:	cbz	x0, 40639c <__fxstatat@plt+0x4acc>
  406368:	cmp	x0, x20
  40636c:	b.ne	406378 <__fxstatat@plt+0x4aa8>  // b.any
  406370:	ldrb	w8, [x21, #249]
  406374:	cbz	w8, 40639c <__fxstatat@plt+0x4acc>
  406378:	add	x22, x0, #0x1
  40637c:	mov	x0, x22
  406380:	bl	401560 <strlen@plt>
  406384:	mov	x23, x0
  406388:	add	x2, x0, #0x1
  40638c:	mov	x0, x20
  406390:	mov	x1, x22
  406394:	bl	401540 <memmove@plt>
  406398:	str	x23, [x21, #96]
  40639c:	ldr	x8, [x19, #32]
  4063a0:	mov	w9, #0x102                 	// #258
  4063a4:	stp	x8, x8, [x21, #48]
  4063a8:	ldrh	w8, [x19, #72]
  4063ac:	tst	w8, w9
  4063b0:	b.eq	4063e0 <__fxstatat@plt+0x4b10>  // b.none
  4063b4:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  4063b8:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  4063bc:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  4063c0:	add	x2, x2, #0x61c
  4063c4:	add	x3, x3, #0x62c
  4063c8:	add	x4, x4, #0x7a0
  4063cc:	mov	w0, #0x1f                  	// #31
  4063d0:	mov	x1, xzr
  4063d4:	bl	407f28 <__fxstatat@plt+0x6658>
  4063d8:	str	x0, [x19, #88]
  4063dc:	b	4064d8 <__fxstatat@plt+0x4c08>
  4063e0:	mov	w0, #0x20                  	// #32
  4063e4:	bl	401610 <malloc@plt>
  4063e8:	str	x0, [x19, #88]
  4063ec:	cbz	x0, 4064d8 <__fxstatat@plt+0x4c08>
  4063f0:	bl	407898 <__fxstatat@plt+0x5fc8>
  4063f4:	b	4064d8 <__fxstatat@plt+0x4c08>
  4063f8:	mov	x0, x19
  4063fc:	bl	407384 <__fxstatat@plt+0x5ab4>
  406400:	cbz	w0, 406674 <__fxstatat@plt+0x4da4>
  406404:	bl	401890 <__errno_location@plt>
  406408:	ldr	w8, [x0]
  40640c:	str	w8, [x21, #64]
  406410:	ldr	w8, [x19, #72]
  406414:	orr	w8, w8, #0x2000
  406418:	str	w8, [x19, #72]
  40641c:	b	406674 <__fxstatat@plt+0x4da4>
  406420:	ldr	w8, [x19, #72]
  406424:	tbnz	w8, #2, 40666c <__fxstatat@plt+0x4d9c>
  406428:	ldr	w20, [x21, #68]
  40642c:	tbnz	w8, #9, 406644 <__fxstatat@plt+0x4d74>
  406430:	mov	w0, w20
  406434:	bl	401590 <fchdir@plt>
  406438:	cbz	w0, 40666c <__fxstatat@plt+0x4d9c>
  40643c:	bl	401890 <__errno_location@plt>
  406440:	ldr	w8, [x0]
  406444:	str	w8, [x21, #64]
  406448:	ldr	w8, [x19, #72]
  40644c:	orr	w8, w8, #0x2000
  406450:	str	w8, [x19, #72]
  406454:	b	40666c <__fxstatat@plt+0x4d9c>
  406458:	ldr	w0, [x19, #44]
  40645c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  406460:	add	x1, x1, #0x66b
  406464:	bl	408d3c <__fxstatat@plt+0x746c>
  406468:	str	w0, [x21, #68]
  40646c:	tbnz	w0, #31, 406480 <__fxstatat@plt+0x4bb0>
  406470:	ldrh	w8, [x21, #110]
  406474:	orr	w8, w8, #0x2
  406478:	strh	w8, [x21, #110]
  40647c:	b	406494 <__fxstatat@plt+0x4bc4>
  406480:	bl	401890 <__errno_location@plt>
  406484:	ldr	w8, [x0]
  406488:	mov	w9, #0x7                   	// #7
  40648c:	strh	w9, [x21, #108]
  406490:	str	w8, [x21, #64]
  406494:	mov	w8, #0x3                   	// #3
  406498:	strh	w8, [x21, #112]
  40649c:	ldr	x8, [x21, #8]
  4064a0:	ldr	x11, [x19, #32]
  4064a4:	add	x1, x21, #0xf8
  4064a8:	ldr	x9, [x8, #72]
  4064ac:	ldr	x8, [x8, #56]
  4064b0:	sub	x10, x9, #0x1
  4064b4:	ldrb	w8, [x8, x10]
  4064b8:	cmp	w8, #0x2f
  4064bc:	csel	x8, x10, x9, eq  // eq = none
  4064c0:	add	x0, x11, x8
  4064c4:	mov	w8, #0x2f                  	// #47
  4064c8:	strb	w8, [x0], #1
  4064cc:	ldr	x8, [x21, #96]
  4064d0:	add	x2, x8, #0x1
  4064d4:	bl	401540 <memmove@plt>
  4064d8:	mov	x20, x21
  4064dc:	str	x20, [x19]
  4064e0:	ldrh	w0, [x20, #108]
  4064e4:	cmp	w0, #0xb
  4064e8:	b.ne	406590 <__fxstatat@plt+0x4cc0>  // b.any
  4064ec:	ldr	x8, [x20, #168]
  4064f0:	cmp	x8, #0x1
  4064f4:	b.eq	4062e8 <__fxstatat@plt+0x4a18>  // b.none
  4064f8:	cmp	x8, #0x2
  4064fc:	b.ne	4066b4 <__fxstatat@plt+0x4de4>  // b.any
  406500:	ldr	x21, [x20, #8]
  406504:	ldr	w8, [x21, #104]
  406508:	cbnz	w8, 406548 <__fxstatat@plt+0x4c78>
  40650c:	ldr	w8, [x19, #72]
  406510:	mvn	w8, w8
  406514:	tst	w8, #0x18
  406518:	b.ne	406548 <__fxstatat@plt+0x4c78>  // b.any
  40651c:	ldr	w1, [x19, #44]
  406520:	mov	x0, x21
  406524:	bl	407658 <__fxstatat@plt+0x5d88>
  406528:	mov	w8, #0x4973                	// #18803
  40652c:	movk	w8, #0x5265, lsl #16
  406530:	cmp	x0, x8
  406534:	b.eq	40658c <__fxstatat@plt+0x4cbc>  // b.none
  406538:	mov	w8, #0x5342                	// #21314
  40653c:	movk	w8, #0x5846, lsl #16
  406540:	cmp	x0, x8
  406544:	b.eq	40658c <__fxstatat@plt+0x4cbc>  // b.none
  406548:	mov	x0, x19
  40654c:	mov	x1, x20
  406550:	mov	w2, wzr
  406554:	bl	405af0 <__fxstatat@plt+0x4220>
  406558:	ldr	w8, [x20, #136]
  40655c:	strh	w0, [x20, #108]
  406560:	and	w8, w8, #0xf000
  406564:	cmp	w8, #0x4, lsl #12
  406568:	b.ne	406590 <__fxstatat@plt+0x4cc0>  // b.any
  40656c:	ldr	x8, [x20, #88]
  406570:	cbz	x8, 40658c <__fxstatat@plt+0x4cbc>
  406574:	ldr	w8, [x21, #104]
  406578:	add	w9, w8, #0x1
  40657c:	cmp	w9, #0x2
  406580:	b.cc	40658c <__fxstatat@plt+0x4cbc>  // b.lo, b.ul, b.last
  406584:	sub	w8, w8, #0x1
  406588:	str	w8, [x21, #104]
  40658c:	ldrh	w0, [x20, #108]
  406590:	and	w8, w0, #0xffff
  406594:	cmp	w8, #0x1
  406598:	b.ne	4062e8 <__fxstatat@plt+0x4a18>  // b.any
  40659c:	ldr	x8, [x20, #88]
  4065a0:	cbnz	x8, 4065ac <__fxstatat@plt+0x4cdc>
  4065a4:	ldr	x8, [x20, #120]
  4065a8:	str	x8, [x19, #24]
  4065ac:	ldrh	w8, [x19, #72]
  4065b0:	mov	w9, #0x102                 	// #258
  4065b4:	tst	w8, w9
  4065b8:	b.eq	406610 <__fxstatat@plt+0x4d40>  // b.none
  4065bc:	mov	w0, #0x18                  	// #24
  4065c0:	bl	401610 <malloc@plt>
  4065c4:	cbz	x0, 406630 <__fxstatat@plt+0x4d60>
  4065c8:	ldur	q0, [x20, #120]
  4065cc:	str	x20, [x0, #16]
  4065d0:	mov	x21, x0
  4065d4:	mov	x1, x21
  4065d8:	str	q0, [x0]
  4065dc:	ldr	x0, [x19, #88]
  4065e0:	bl	4089c8 <__fxstatat@plt+0x70f8>
  4065e4:	cmp	x0, x21
  4065e8:	b.eq	4062e8 <__fxstatat@plt+0x4a18>  // b.none
  4065ec:	mov	x19, x0
  4065f0:	mov	x0, x21
  4065f4:	bl	4017a0 <free@plt>
  4065f8:	cbz	x19, 406630 <__fxstatat@plt+0x4d60>
  4065fc:	ldr	x8, [x19, #16]
  406600:	mov	w9, #0x2                   	// #2
  406604:	strh	w9, [x20, #108]
  406608:	str	x8, [x20]
  40660c:	b	4062e8 <__fxstatat@plt+0x4a18>
  406610:	ldr	x0, [x19, #88]
  406614:	add	x1, x20, #0x78
  406618:	bl	4078ac <__fxstatat@plt+0x5fdc>
  40661c:	tbz	w0, #0, 4062e8 <__fxstatat@plt+0x4a18>
  406620:	mov	w8, #0x2                   	// #2
  406624:	str	x20, [x20]
  406628:	strh	w8, [x20, #108]
  40662c:	b	4062e8 <__fxstatat@plt+0x4a18>
  406630:	bl	401890 <__errno_location@plt>
  406634:	mov	w8, #0xc                   	// #12
  406638:	mov	x20, xzr
  40663c:	str	w8, [x0]
  406640:	b	4062e8 <__fxstatat@plt+0x4a18>
  406644:	ldr	w1, [x19, #44]
  406648:	cmp	w1, w20
  40664c:	b.ne	406658 <__fxstatat@plt+0x4d88>  // b.any
  406650:	cmn	w1, #0x64
  406654:	b.ne	4066b4 <__fxstatat@plt+0x4de4>  // b.any
  406658:	add	x0, x19, #0x60
  40665c:	bl	408c5c <__fxstatat@plt+0x738c>
  406660:	tbnz	w0, #31, 406668 <__fxstatat@plt+0x4d98>
  406664:	bl	4016e0 <close@plt>
  406668:	str	w20, [x19, #44]
  40666c:	ldr	w0, [x21, #68]
  406670:	bl	4016e0 <close@plt>
  406674:	ldrh	w8, [x21, #108]
  406678:	cmp	w8, #0x2
  40667c:	b.eq	4066a4 <__fxstatat@plt+0x4dd4>  // b.none
  406680:	ldr	w8, [x21, #64]
  406684:	mov	w9, #0x6                   	// #6
  406688:	cmp	w8, #0x0
  40668c:	cinc	w9, w9, ne  // ne = any
  406690:	strh	w9, [x21, #108]
  406694:	cbnz	w8, 4066a4 <__fxstatat@plt+0x4dd4>
  406698:	mov	x0, x19
  40669c:	mov	x1, x21
  4066a0:	bl	4066b8 <__fxstatat@plt+0x4de8>
  4066a4:	ldrb	w8, [x19, #73]
  4066a8:	tst	w8, #0x20
  4066ac:	csel	x20, x21, xzr, eq  // eq = none
  4066b0:	b	4062e8 <__fxstatat@plt+0x4a18>
  4066b4:	bl	401720 <abort@plt>
  4066b8:	sub	sp, sp, #0x30
  4066bc:	stp	x29, x30, [sp, #32]
  4066c0:	ldrh	w8, [x0, #72]
  4066c4:	mov	w9, #0x102                 	// #258
  4066c8:	add	x29, sp, #0x20
  4066cc:	tst	w8, w9
  4066d0:	b.eq	4066fc <__fxstatat@plt+0x4e2c>  // b.none
  4066d4:	ldur	q0, [x1, #120]
  4066d8:	mov	x1, sp
  4066dc:	str	q0, [sp]
  4066e0:	ldr	x0, [x0, #88]
  4066e4:	bl	408a00 <__fxstatat@plt+0x7130>
  4066e8:	cbz	x0, 406758 <__fxstatat@plt+0x4e88>
  4066ec:	bl	4017a0 <free@plt>
  4066f0:	ldp	x29, x30, [sp, #32]
  4066f4:	add	sp, sp, #0x30
  4066f8:	ret
  4066fc:	ldr	x8, [x1, #8]
  406700:	cbz	x8, 4066f0 <__fxstatat@plt+0x4e20>
  406704:	ldr	x9, [x8, #88]
  406708:	tbnz	x9, #63, 4066f0 <__fxstatat@plt+0x4e20>
  40670c:	ldr	x9, [x0, #88]
  406710:	ldr	x10, [x9, #16]
  406714:	cbz	x10, 406758 <__fxstatat@plt+0x4e88>
  406718:	ldr	x10, [x9]
  40671c:	ldr	x11, [x1, #128]
  406720:	cmp	x10, x11
  406724:	b.ne	4066f0 <__fxstatat@plt+0x4e20>  // b.any
  406728:	ldr	x10, [x9, #8]
  40672c:	ldr	x11, [x1, #120]
  406730:	cmp	x10, x11
  406734:	b.ne	4066f0 <__fxstatat@plt+0x4e20>  // b.any
  406738:	ldr	x10, [x8, #120]
  40673c:	str	x10, [x9, #8]
  406740:	ldr	x8, [x8, #128]
  406744:	ldr	x9, [x0, #88]
  406748:	str	x8, [x9]
  40674c:	ldp	x29, x30, [sp, #32]
  406750:	add	sp, sp, #0x30
  406754:	ret
  406758:	bl	401720 <abort@plt>
  40675c:	sub	sp, sp, #0xd0
  406760:	stp	x22, x21, [sp, #176]
  406764:	stp	x20, x19, [sp, #192]
  406768:	mov	x22, x3
  40676c:	mov	w20, w2
  406770:	mov	x21, x1
  406774:	mov	x19, x0
  406778:	stp	x29, x30, [sp, #128]
  40677c:	str	x25, [sp, #144]
  406780:	stp	x24, x23, [sp, #160]
  406784:	add	x29, sp, #0x80
  406788:	cbz	x3, 4067f4 <__fxstatat@plt+0x4f24>
  40678c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  406790:	add	x1, x1, #0x66a
  406794:	mov	x0, x22
  406798:	bl	401770 <strcmp@plt>
  40679c:	cmp	w0, #0x0
  4067a0:	cset	w23, eq  // eq = none
  4067a4:	ldr	w8, [x19, #72]
  4067a8:	tbnz	w8, #2, 406800 <__fxstatat@plt+0x4f30>
  4067ac:	tbz	w20, #31, 40681c <__fxstatat@plt+0x4f4c>
  4067b0:	eor	w9, w23, #0x1
  4067b4:	tbnz	w9, #0, 40681c <__fxstatat@plt+0x4f4c>
  4067b8:	tbz	w8, #9, 40681c <__fxstatat@plt+0x4f4c>
  4067bc:	add	x20, x19, #0x60
  4067c0:	mov	x0, x20
  4067c4:	bl	408c54 <__fxstatat@plt+0x7384>
  4067c8:	tbnz	w0, #0, 406830 <__fxstatat@plt+0x4f60>
  4067cc:	mov	x0, x20
  4067d0:	bl	408ca4 <__fxstatat@plt+0x73d4>
  4067d4:	mov	w23, #0x1                   	// #1
  4067d8:	tbnz	w0, #31, 406830 <__fxstatat@plt+0x4f60>
  4067dc:	mov	w20, w0
  4067e0:	mov	w24, wzr
  4067e4:	mov	x22, xzr
  4067e8:	ldr	w25, [x19, #72]
  4067ec:	tbz	w25, #1, 406868 <__fxstatat@plt+0x4f98>
  4067f0:	b	406898 <__fxstatat@plt+0x4fc8>
  4067f4:	mov	w23, wzr
  4067f8:	ldr	w8, [x19, #72]
  4067fc:	tbz	w8, #2, 4067ac <__fxstatat@plt+0x4edc>
  406800:	mov	w21, wzr
  406804:	tbnz	w20, #31, 40696c <__fxstatat@plt+0x509c>
  406808:	tbz	w8, #9, 40696c <__fxstatat@plt+0x509c>
  40680c:	mov	w0, w20
  406810:	bl	4016e0 <close@plt>
  406814:	mov	w21, wzr
  406818:	b	40696c <__fxstatat@plt+0x509c>
  40681c:	tbnz	w20, #31, 406830 <__fxstatat@plt+0x4f60>
  406820:	mov	w24, wzr
  406824:	ldr	w25, [x19, #72]
  406828:	tbz	w25, #1, 406868 <__fxstatat@plt+0x4f98>
  40682c:	b	406898 <__fxstatat@plt+0x4fc8>
  406830:	ldr	w8, [x19, #72]
  406834:	mov	w2, #0x4900                	// #18688
  406838:	movk	w2, #0x8, lsl #16
  40683c:	lsr	w9, w8, #4
  406840:	bfi	w2, w9, #15, #1
  406844:	tbnz	w8, #9, 4068b8 <__fxstatat@plt+0x4fe8>
  406848:	mov	x0, x22
  40684c:	mov	w1, w2
  406850:	bl	407960 <__fxstatat@plt+0x6090>
  406854:	mov	w20, w0
  406858:	tbnz	w0, #31, 4068cc <__fxstatat@plt+0x4ffc>
  40685c:	mov	w24, #0x1                   	// #1
  406860:	ldr	w25, [x19, #72]
  406864:	tbnz	w25, #1, 406898 <__fxstatat@plt+0x4fc8>
  406868:	cbz	x22, 406880 <__fxstatat@plt+0x4fb0>
  40686c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  406870:	add	x1, x1, #0x66a
  406874:	mov	x0, x22
  406878:	bl	401770 <strcmp@plt>
  40687c:	cbz	w0, 406898 <__fxstatat@plt+0x4fc8>
  406880:	tbnz	w25, #9, 4068fc <__fxstatat@plt+0x502c>
  406884:	mov	w0, w20
  406888:	bl	401590 <fchdir@plt>
  40688c:	mov	w21, w0
  406890:	cbnz	w24, 406938 <__fxstatat@plt+0x5068>
  406894:	b	40696c <__fxstatat@plt+0x509c>
  406898:	mov	x2, sp
  40689c:	mov	w0, wzr
  4068a0:	mov	w1, w20
  4068a4:	bl	401810 <__fxstat@plt>
  4068a8:	cbz	w0, 4068d4 <__fxstatat@plt+0x5004>
  4068ac:	mov	w21, #0xffffffff            	// #-1
  4068b0:	cbnz	w24, 406938 <__fxstatat@plt+0x5068>
  4068b4:	b	40696c <__fxstatat@plt+0x509c>
  4068b8:	ldr	w0, [x19, #44]
  4068bc:	mov	x1, x22
  4068c0:	bl	408d3c <__fxstatat@plt+0x746c>
  4068c4:	mov	w20, w0
  4068c8:	tbz	w0, #31, 40685c <__fxstatat@plt+0x4f8c>
  4068cc:	mov	w21, #0xffffffff            	// #-1
  4068d0:	b	40696c <__fxstatat@plt+0x509c>
  4068d4:	ldr	x8, [x21, #120]
  4068d8:	ldr	x9, [sp]
  4068dc:	cmp	x8, x9
  4068e0:	b.ne	406924 <__fxstatat@plt+0x5054>  // b.any
  4068e4:	ldr	x8, [x21, #128]
  4068e8:	ldr	x9, [sp, #8]
  4068ec:	cmp	x8, x9
  4068f0:	b.ne	406924 <__fxstatat@plt+0x5054>  // b.any
  4068f4:	ldr	w25, [x19, #72]
  4068f8:	tbz	w25, #9, 406884 <__fxstatat@plt+0x4fb4>
  4068fc:	ldr	w1, [x19, #44]
  406900:	cmp	w1, w20
  406904:	b.ne	406910 <__fxstatat@plt+0x5040>  // b.any
  406908:	cmn	w1, #0x64
  40690c:	b.ne	40698c <__fxstatat@plt+0x50bc>  // b.any
  406910:	tbz	w23, #0, 406954 <__fxstatat@plt+0x5084>
  406914:	tbnz	w25, #2, 406964 <__fxstatat@plt+0x5094>
  406918:	tbnz	w1, #31, 406964 <__fxstatat@plt+0x5094>
  40691c:	mov	w0, w1
  406920:	b	406960 <__fxstatat@plt+0x5090>
  406924:	bl	401890 <__errno_location@plt>
  406928:	mov	w8, #0x2                   	// #2
  40692c:	str	w8, [x0]
  406930:	mov	w21, #0xffffffff            	// #-1
  406934:	cbz	w24, 40696c <__fxstatat@plt+0x509c>
  406938:	bl	401890 <__errno_location@plt>
  40693c:	ldr	w22, [x0]
  406940:	mov	x19, x0
  406944:	mov	w0, w20
  406948:	bl	4016e0 <close@plt>
  40694c:	str	w22, [x19]
  406950:	b	40696c <__fxstatat@plt+0x509c>
  406954:	add	x0, x19, #0x60
  406958:	bl	408c5c <__fxstatat@plt+0x738c>
  40695c:	tbnz	w0, #31, 406964 <__fxstatat@plt+0x5094>
  406960:	bl	4016e0 <close@plt>
  406964:	mov	w21, wzr
  406968:	str	w20, [x19, #44]
  40696c:	mov	w0, w21
  406970:	ldp	x20, x19, [sp, #192]
  406974:	ldp	x22, x21, [sp, #176]
  406978:	ldp	x24, x23, [sp, #160]
  40697c:	ldr	x25, [sp, #144]
  406980:	ldp	x29, x30, [sp, #128]
  406984:	add	sp, sp, #0xd0
  406988:	ret
  40698c:	bl	401720 <abort@plt>
  406990:	sub	sp, sp, #0xc0
  406994:	stp	x29, x30, [sp, #96]
  406998:	stp	x28, x27, [sp, #112]
  40699c:	stp	x26, x25, [sp, #128]
  4069a0:	stp	x24, x23, [sp, #144]
  4069a4:	stp	x22, x21, [sp, #160]
  4069a8:	stp	x20, x19, [sp, #176]
  4069ac:	ldr	x25, [x0]
  4069b0:	mov	x20, x0
  4069b4:	mov	w24, w1
  4069b8:	add	x29, sp, #0x60
  4069bc:	ldr	x23, [x25, #24]
  4069c0:	cbz	x23, 4069fc <__fxstatat@plt+0x512c>
  4069c4:	mov	x0, x23
  4069c8:	bl	4017f0 <dirfd@plt>
  4069cc:	stur	w0, [x29, #-4]
  4069d0:	tbnz	w0, #31, 406a20 <__fxstatat@plt+0x5150>
  4069d4:	str	wzr, [sp]
  4069d8:	mov	x9, x20
  4069dc:	ldr	x8, [x9, #64]!
  4069e0:	cmp	x8, #0x0
  4069e4:	mov	w8, #0x86a0                	// #34464
  4069e8:	movk	w8, #0x1, lsl #16
  4069ec:	csinv	x8, x8, xzr, eq  // eq = none
  4069f0:	str	x9, [sp, #24]
  4069f4:	str	x8, [sp, #40]
  4069f8:	b	406cd8 <__fxstatat@plt+0x5408>
  4069fc:	ldr	w8, [x20, #72]
  406a00:	mov	w9, #0x204                 	// #516
  406a04:	and	w9, w8, w9
  406a08:	cmp	w9, #0x200
  406a0c:	b.ne	406a3c <__fxstatat@plt+0x516c>  // b.any
  406a10:	ldr	w0, [x20, #44]
  406a14:	ldr	x1, [x25, #48]
  406a18:	tbz	w8, #4, 406a8c <__fxstatat@plt+0x51bc>
  406a1c:	b	406a48 <__fxstatat@plt+0x5178>
  406a20:	ldr	x0, [x25, #24]
  406a24:	bl	4016d0 <closedir@plt>
  406a28:	mov	x26, xzr
  406a2c:	cmp	w24, #0x3
  406a30:	str	xzr, [x25, #24]
  406a34:	b.ne	407340 <__fxstatat@plt+0x5a70>  // b.any
  406a38:	b	406a70 <__fxstatat@plt+0x51a0>
  406a3c:	mov	w0, #0xffffff9c            	// #-100
  406a40:	ldr	x1, [x25, #48]
  406a44:	tbz	w8, #4, 406a8c <__fxstatat@plt+0x51bc>
  406a48:	tbz	w8, #0, 406a54 <__fxstatat@plt+0x5184>
  406a4c:	ldr	x8, [x25, #88]
  406a50:	cbz	x8, 406a8c <__fxstatat@plt+0x51bc>
  406a54:	mov	w2, #0x8000                	// #32768
  406a58:	sub	x3, x29, #0x4
  406a5c:	bl	408de0 <__fxstatat@plt+0x7510>
  406a60:	str	x0, [x25, #24]
  406a64:	cbnz	x0, 406aa0 <__fxstatat@plt+0x51d0>
  406a68:	cmp	w24, #0x3
  406a6c:	b.ne	406b70 <__fxstatat@plt+0x52a0>  // b.any
  406a70:	mov	w8, #0x4                   	// #4
  406a74:	strh	w8, [x25, #108]
  406a78:	bl	401890 <__errno_location@plt>
  406a7c:	ldr	w8, [x0]
  406a80:	mov	x26, xzr
  406a84:	str	w8, [x25, #64]
  406a88:	b	407340 <__fxstatat@plt+0x5a70>
  406a8c:	mov	w2, wzr
  406a90:	sub	x3, x29, #0x4
  406a94:	bl	408de0 <__fxstatat@plt+0x7510>
  406a98:	str	x0, [x25, #24]
  406a9c:	cbz	x0, 406a68 <__fxstatat@plt+0x5198>
  406aa0:	ldrh	w8, [x25, #108]
  406aa4:	cmp	w8, #0xb
  406aa8:	b.ne	406ac4 <__fxstatat@plt+0x51f4>  // b.any
  406aac:	mov	x0, x20
  406ab0:	mov	x1, x25
  406ab4:	mov	w2, wzr
  406ab8:	bl	405af0 <__fxstatat@plt+0x4220>
  406abc:	strh	w0, [x25, #108]
  406ac0:	b	406acc <__fxstatat@plt+0x51fc>
  406ac4:	ldrb	w8, [x20, #73]
  406ac8:	tbnz	w8, #0, 406b78 <__fxstatat@plt+0x52a8>
  406acc:	mov	x9, x20
  406ad0:	ldr	x8, [x9, #64]!
  406ad4:	str	x9, [sp, #24]
  406ad8:	mov	w9, #0x86a0                	// #34464
  406adc:	movk	w9, #0x1, lsl #16
  406ae0:	cmp	x8, #0x0
  406ae4:	csinv	x8, x9, xzr, eq  // eq = none
  406ae8:	cmp	w24, #0x2
  406aec:	str	x8, [sp, #40]
  406af0:	b.ne	406b14 <__fxstatat@plt+0x5244>  // b.any
  406af4:	cmp	w24, #0x3
  406af8:	cset	w19, eq  // eq = none
  406afc:	b.ne	406cd0 <__fxstatat@plt+0x5400>  // b.any
  406b00:	mov	w21, wzr
  406b04:	ldrb	w9, [x20, #73]
  406b08:	ldur	w8, [x29, #-4]
  406b0c:	tbnz	w9, #1, 406c54 <__fxstatat@plt+0x5384>
  406b10:	b	406c6c <__fxstatat@plt+0x539c>
  406b14:	ldr	w8, [x20, #72]
  406b18:	and	w8, w8, #0x38
  406b1c:	cmp	w8, #0x18
  406b20:	b.ne	406c3c <__fxstatat@plt+0x536c>  // b.any
  406b24:	ldr	w8, [x25, #140]
  406b28:	cmp	w8, #0x2
  406b2c:	b.ne	406c3c <__fxstatat@plt+0x536c>  // b.any
  406b30:	ldur	w1, [x29, #-4]
  406b34:	mov	x0, x25
  406b38:	bl	407658 <__fxstatat@plt+0x5d88>
  406b3c:	mov	w8, #0x9f9f                	// #40863
  406b40:	cmp	x0, x8
  406b44:	b.le	406c2c <__fxstatat@plt+0x535c>
  406b48:	mov	w8, #0x9fa0                	// #40864
  406b4c:	cmp	x0, x8
  406b50:	b.eq	406c3c <__fxstatat@plt+0x536c>  // b.none
  406b54:	mov	w8, #0x4d42                	// #19778
  406b58:	movk	w8, #0xff53, lsl #16
  406b5c:	cmp	x0, x8
  406b60:	b.eq	406c3c <__fxstatat@plt+0x536c>  // b.none
  406b64:	mov	w8, #0x414f                	// #16719
  406b68:	movk	w8, #0x5346, lsl #16
  406b6c:	b	406c34 <__fxstatat@plt+0x5364>
  406b70:	mov	x26, xzr
  406b74:	b	407340 <__fxstatat@plt+0x5a70>
  406b78:	mov	x0, x20
  406b7c:	mov	x1, x25
  406b80:	bl	4066b8 <__fxstatat@plt+0x4de8>
  406b84:	mov	x0, x20
  406b88:	mov	x1, x25
  406b8c:	mov	w2, wzr
  406b90:	bl	405af0 <__fxstatat@plt+0x4220>
  406b94:	ldrh	w8, [x20, #72]
  406b98:	mov	w9, #0x102                 	// #258
  406b9c:	tst	w8, w9
  406ba0:	b.eq	406bf8 <__fxstatat@plt+0x5328>  // b.none
  406ba4:	mov	w0, #0x18                  	// #24
  406ba8:	bl	401610 <malloc@plt>
  406bac:	cbz	x0, 406c18 <__fxstatat@plt+0x5348>
  406bb0:	ldur	q0, [x25, #120]
  406bb4:	str	x25, [x0, #16]
  406bb8:	mov	x21, x0
  406bbc:	mov	x1, x21
  406bc0:	str	q0, [x0]
  406bc4:	ldr	x0, [x20, #88]
  406bc8:	bl	4089c8 <__fxstatat@plt+0x70f8>
  406bcc:	cmp	x0, x21
  406bd0:	b.eq	406acc <__fxstatat@plt+0x51fc>  // b.none
  406bd4:	mov	x22, x0
  406bd8:	mov	x0, x21
  406bdc:	bl	4017a0 <free@plt>
  406be0:	cbz	x22, 406c18 <__fxstatat@plt+0x5348>
  406be4:	ldr	x8, [x22, #16]
  406be8:	mov	w9, #0x2                   	// #2
  406bec:	strh	w9, [x25, #108]
  406bf0:	str	x8, [x25]
  406bf4:	b	406acc <__fxstatat@plt+0x51fc>
  406bf8:	ldr	x0, [x20, #88]
  406bfc:	add	x1, x25, #0x78
  406c00:	bl	4078ac <__fxstatat@plt+0x5fdc>
  406c04:	tbz	w0, #0, 406acc <__fxstatat@plt+0x51fc>
  406c08:	mov	w8, #0x2                   	// #2
  406c0c:	str	x25, [x25]
  406c10:	strh	w8, [x25, #108]
  406c14:	b	406acc <__fxstatat@plt+0x51fc>
  406c18:	bl	401890 <__errno_location@plt>
  406c1c:	mov	w8, #0xc                   	// #12
  406c20:	mov	x26, xzr
  406c24:	str	w8, [x0]
  406c28:	b	407340 <__fxstatat@plt+0x5a70>
  406c2c:	cbz	x0, 406c3c <__fxstatat@plt+0x536c>
  406c30:	mov	w8, #0x6969                	// #26985
  406c34:	cmp	x0, x8
  406c38:	b.ne	406af4 <__fxstatat@plt+0x5224>  // b.any
  406c3c:	cmp	w24, #0x3
  406c40:	cset	w19, eq  // eq = none
  406c44:	mov	w21, #0x1                   	// #1
  406c48:	ldrb	w9, [x20, #73]
  406c4c:	ldur	w8, [x29, #-4]
  406c50:	tbz	w9, #1, 406c6c <__fxstatat@plt+0x539c>
  406c54:	mov	w1, #0x406                 	// #1030
  406c58:	mov	w2, #0x3                   	// #3
  406c5c:	mov	w0, w8
  406c60:	bl	408f64 <__fxstatat@plt+0x7694>
  406c64:	mov	w8, w0
  406c68:	stur	w0, [x29, #-4]
  406c6c:	tbnz	w8, #31, 406c88 <__fxstatat@plt+0x53b8>
  406c70:	mov	x0, x20
  406c74:	mov	x1, x25
  406c78:	mov	w2, w8
  406c7c:	mov	x3, xzr
  406c80:	bl	40675c <__fxstatat@plt+0x4e8c>
  406c84:	cbz	w0, 4072d0 <__fxstatat@plt+0x5a00>
  406c88:	and	w8, w19, w21
  406c8c:	cmp	w8, #0x1
  406c90:	b.ne	406ca0 <__fxstatat@plt+0x53d0>  // b.any
  406c94:	bl	401890 <__errno_location@plt>
  406c98:	ldr	w8, [x0]
  406c9c:	str	w8, [x25, #64]
  406ca0:	ldrh	w8, [x25, #110]
  406ca4:	ldr	x0, [x25, #24]
  406ca8:	orr	w8, w8, #0x1
  406cac:	strh	w8, [x25, #110]
  406cb0:	bl	4016d0 <closedir@plt>
  406cb4:	str	xzr, [x25, #24]
  406cb8:	ldrb	w8, [x20, #73]
  406cbc:	tbz	w8, #1, 406ccc <__fxstatat@plt+0x53fc>
  406cc0:	ldur	w0, [x29, #-4]
  406cc4:	tbnz	w0, #31, 406ccc <__fxstatat@plt+0x53fc>
  406cc8:	bl	4016e0 <close@plt>
  406ccc:	str	xzr, [x25, #24]
  406cd0:	mov	w8, #0x1                   	// #1
  406cd4:	str	w8, [sp]
  406cd8:	ldr	x8, [x25, #72]
  406cdc:	ldr	x9, [x25, #56]
  406ce0:	ldrb	w11, [x20, #72]
  406ce4:	str	w24, [sp, #4]
  406ce8:	sub	x10, x8, #0x1
  406cec:	ldrb	w9, [x9, x10]
  406cf0:	cmp	w9, #0x2f
  406cf4:	csel	x8, x10, x8, eq  // eq = none
  406cf8:	tbnz	w11, #2, 407008 <__fxstatat@plt+0x5738>
  406cfc:	str	xzr, [sp, #48]
  406d00:	ldr	x21, [x25, #24]
  406d04:	add	x19, x8, #0x1
  406d08:	str	x23, [sp, #8]
  406d0c:	cbz	x21, 40702c <__fxstatat@plt+0x575c>
  406d10:	ldr	x8, [x25, #88]
  406d14:	ldr	x9, [x20, #48]
  406d18:	add	x8, x8, #0x1
  406d1c:	str	x8, [sp, #32]
  406d20:	sub	x8, x9, x19
  406d24:	stur	x8, [x29, #-24]
  406d28:	bl	401890 <__errno_location@plt>
  406d2c:	mov	x26, xzr
  406d30:	mov	x22, xzr
  406d34:	mov	x27, xzr
  406d38:	stur	x0, [x29, #-40]
  406d3c:	str	xzr, [sp, #16]
  406d40:	ldur	x8, [x29, #-40]
  406d44:	mov	x0, x21
  406d48:	str	wzr, [x8]
  406d4c:	bl	4016b0 <readdir@plt>
  406d50:	cbz	x0, 40703c <__fxstatat@plt+0x576c>
  406d54:	ldrb	w8, [x20, #72]
  406d58:	mov	x28, x0
  406d5c:	tbnz	w8, #5, 406d84 <__fxstatat@plt+0x54b4>
  406d60:	ldrb	w8, [x28, #19]
  406d64:	cmp	w8, #0x2e
  406d68:	b.ne	406d84 <__fxstatat@plt+0x54b4>  // b.any
  406d6c:	ldrb	w8, [x28, #20]
  406d70:	cbz	w8, 406fb0 <__fxstatat@plt+0x56e0>
  406d74:	cmp	w8, #0x2e
  406d78:	b.ne	406d84 <__fxstatat@plt+0x54b4>  // b.any
  406d7c:	ldrb	w8, [x28, #21]
  406d80:	cbz	w8, 406fb0 <__fxstatat@plt+0x56e0>
  406d84:	mov	x24, x25
  406d88:	add	x25, x28, #0x13
  406d8c:	mov	x0, x25
  406d90:	stur	x22, [x29, #-16]
  406d94:	mov	x23, x20
  406d98:	stur	x27, [x29, #-32]
  406d9c:	bl	401560 <strlen@plt>
  406da0:	add	x8, x0, #0x100
  406da4:	mov	x22, x0
  406da8:	and	x0, x8, #0xfffffffffffffff8
  406dac:	bl	401610 <malloc@plt>
  406db0:	mov	x27, x0
  406db4:	cbz	x0, 407300 <__fxstatat@plt+0x5a30>
  406db8:	add	x21, x27, #0xf8
  406dbc:	mov	x0, x21
  406dc0:	mov	x1, x25
  406dc4:	mov	x2, x22
  406dc8:	bl	401530 <memcpy@plt>
  406dcc:	strb	wzr, [x21, x22]
  406dd0:	str	x22, [x27, #96]
  406dd4:	str	x23, [x27, #80]
  406dd8:	ldur	x8, [x29, #-24]
  406ddc:	ldr	x25, [x23, #32]
  406de0:	mov	x20, x23
  406de4:	str	wzr, [x27, #64]
  406de8:	cmp	x22, x8
  406dec:	mov	w8, #0x30000               	// #196608
  406df0:	add	x22, x22, x19
  406df4:	stur	w8, [x27, #110]
  406df8:	stp	xzr, xzr, [x27, #24]
  406dfc:	str	xzr, [x27, #40]
  406e00:	str	x25, [x27, #56]
  406e04:	b.cs	406e18 <__fxstatat@plt+0x5548>  // b.hs, b.nlast
  406e08:	mov	x25, x24
  406e0c:	cmp	x22, x19
  406e10:	b.cs	406e7c <__fxstatat@plt+0x55ac>  // b.hs, b.nlast
  406e14:	b	407228 <__fxstatat@plt+0x5958>
  406e18:	ldr	x8, [x20, #48]
  406e1c:	add	x9, x22, #0x101
  406e20:	adds	x1, x9, x8
  406e24:	b.cs	4072d8 <__fxstatat@plt+0x5a08>  // b.hs, b.nlast
  406e28:	mov	x0, x25
  406e2c:	str	x1, [x20, #48]
  406e30:	bl	4016c0 <realloc@plt>
  406e34:	cbz	x0, 4072f4 <__fxstatat@plt+0x5a24>
  406e38:	cmp	x0, x25
  406e3c:	str	x0, [x20, #32]
  406e40:	b.eq	406e64 <__fxstatat@plt+0x5594>  // b.none
  406e44:	ldrb	w8, [x20, #72]
  406e48:	add	x9, x0, x19
  406e4c:	tst	w8, #0x4
  406e50:	ldr	x8, [sp, #48]
  406e54:	csel	x8, x8, x9, eq  // eq = none
  406e58:	str	x8, [sp, #48]
  406e5c:	mov	w8, #0x1                   	// #1
  406e60:	str	w8, [sp, #16]
  406e64:	ldr	x8, [x20, #48]
  406e68:	mov	x25, x24
  406e6c:	sub	x8, x8, x19
  406e70:	stur	x8, [x29, #-24]
  406e74:	cmp	x22, x19
  406e78:	b.cc	407228 <__fxstatat@plt+0x5958>  // b.lo, b.ul, b.last
  406e7c:	ldr	x8, [sp, #32]
  406e80:	str	x8, [x27, #88]
  406e84:	ldr	x8, [x20]
  406e88:	str	x22, [x27, #72]
  406e8c:	str	x8, [x27, #8]
  406e90:	ldr	x8, [x28]
  406e94:	str	x8, [x27, #128]
  406e98:	ldrb	w8, [x20, #72]
  406e9c:	tbnz	w8, #2, 406eb8 <__fxstatat@plt+0x55e8>
  406ea0:	str	x21, [x27, #48]
  406ea4:	ldur	x22, [x29, #-16]
  406ea8:	ldr	x9, [x20, #64]
  406eac:	ldr	w8, [x20, #72]
  406eb0:	cbnz	x9, 406ee4 <__fxstatat@plt+0x5614>
  406eb4:	b	406f1c <__fxstatat@plt+0x564c>
  406eb8:	ldr	x9, [x27, #96]
  406ebc:	ldr	x8, [x27, #56]
  406ec0:	ldr	x0, [sp, #48]
  406ec4:	mov	x1, x21
  406ec8:	add	x2, x9, #0x1
  406ecc:	str	x8, [x27, #48]
  406ed0:	bl	401540 <memmove@plt>
  406ed4:	ldur	x22, [x29, #-16]
  406ed8:	ldr	x9, [x20, #64]
  406edc:	ldr	w8, [x20, #72]
  406ee0:	cbz	x9, 406f1c <__fxstatat@plt+0x564c>
  406ee4:	tbnz	w8, #10, 406f1c <__fxstatat@plt+0x564c>
  406ee8:	mov	x0, x20
  406eec:	mov	x1, x27
  406ef0:	mov	w2, wzr
  406ef4:	bl	405af0 <__fxstatat@plt+0x4220>
  406ef8:	strh	w0, [x27, #108]
  406efc:	str	xzr, [x27, #16]
  406f00:	cbz	x26, 406f84 <__fxstatat@plt+0x56b4>
  406f04:	ldur	x8, [x29, #-32]
  406f08:	str	x27, [x8, #16]
  406f0c:	mov	w8, #0x2710                	// #10000
  406f10:	cmp	x22, x8
  406f14:	b.eq	406f94 <__fxstatat@plt+0x56c4>  // b.none
  406f18:	b	406fa0 <__fxstatat@plt+0x56d0>
  406f1c:	ldrb	w9, [x28, #18]
  406f20:	mov	w10, #0x18                  	// #24
  406f24:	bics	wzr, w10, w8
  406f28:	mov	w10, #0xfb                  	// #251
  406f2c:	cset	w8, eq  // eq = none
  406f30:	tst	w9, w10
  406f34:	sub	w9, w9, #0x1
  406f38:	cset	w10, ne  // ne = any
  406f3c:	cmp	w9, #0xb
  406f40:	and	w8, w8, w10
  406f44:	mov	w10, #0xb                   	// #11
  406f48:	strh	w10, [x27, #108]
  406f4c:	b.hi	406f64 <__fxstatat@plt+0x5694>  // b.pmore
  406f50:	adrp	x10, 40a000 <__fxstatat@plt+0x8730>
  406f54:	sxtb	x9, w9
  406f58:	add	x10, x10, #0x670
  406f5c:	ldr	w9, [x10, x9, lsl #2]
  406f60:	b	406f68 <__fxstatat@plt+0x5698>
  406f64:	mov	w9, wzr
  406f68:	cmp	w8, #0x0
  406f6c:	mov	w8, #0x1                   	// #1
  406f70:	cinc	x8, x8, eq  // eq = none
  406f74:	str	w9, [x27, #136]
  406f78:	str	x8, [x27, #168]
  406f7c:	str	xzr, [x27, #16]
  406f80:	cbnz	x26, 406f04 <__fxstatat@plt+0x5634>
  406f84:	mov	x26, x27
  406f88:	mov	w8, #0x2710                	// #10000
  406f8c:	cmp	x22, x8
  406f90:	b.ne	406fa0 <__fxstatat@plt+0x56d0>  // b.any
  406f94:	ldr	x8, [sp, #24]
  406f98:	ldr	x8, [x8]
  406f9c:	cbz	x8, 406fbc <__fxstatat@plt+0x56ec>
  406fa0:	ldr	x8, [sp, #40]
  406fa4:	add	x22, x22, #0x1
  406fa8:	cmp	x8, x22
  406fac:	b.ls	407078 <__fxstatat@plt+0x57a8>  // b.plast
  406fb0:	ldr	x21, [x25, #24]
  406fb4:	cbnz	x21, 406d40 <__fxstatat@plt+0x5470>
  406fb8:	b	407078 <__fxstatat@plt+0x57a8>
  406fbc:	ldur	w1, [x29, #-4]
  406fc0:	mov	x0, x25
  406fc4:	bl	407658 <__fxstatat@plt+0x5d88>
  406fc8:	mov	w8, #0x6969                	// #26985
  406fcc:	cmp	x0, x8
  406fd0:	mov	w8, wzr
  406fd4:	str	wzr, [sp, #20]
  406fd8:	b.eq	406fa0 <__fxstatat@plt+0x56d0>  // b.none
  406fdc:	mov	w9, #0x1994                	// #6548
  406fe0:	movk	w9, #0x102, lsl #16
  406fe4:	cmp	x0, x9
  406fe8:	b.eq	406fa0 <__fxstatat@plt+0x56d0>  // b.none
  406fec:	mov	w8, #0x4d42                	// #19778
  406ff0:	movk	w8, #0xff53, lsl #16
  406ff4:	cmp	x0, x8
  406ff8:	b.eq	406fa0 <__fxstatat@plt+0x56d0>  // b.none
  406ffc:	mov	w8, #0x1                   	// #1
  407000:	str	w8, [sp, #20]
  407004:	b	406fa0 <__fxstatat@plt+0x56d0>
  407008:	ldr	x9, [x20, #32]
  40700c:	add	x10, x9, x8
  407010:	mov	w9, #0x2f                  	// #47
  407014:	strb	w9, [x10], #1
  407018:	str	x10, [sp, #48]
  40701c:	ldr	x21, [x25, #24]
  407020:	add	x19, x8, #0x1
  407024:	str	x23, [sp, #8]
  407028:	cbnz	x21, 406d10 <__fxstatat@plt+0x5440>
  40702c:	mov	x26, xzr
  407030:	mov	x22, xzr
  407034:	str	wzr, [sp, #20]
  407038:	b	40710c <__fxstatat@plt+0x583c>
  40703c:	ldur	x8, [x29, #-40]
  407040:	ldr	w8, [x8]
  407044:	cbz	w8, 407068 <__fxstatat@plt+0x5798>
  407048:	ldr	x9, [sp, #8]
  40704c:	str	w8, [x25, #64]
  407050:	mov	w8, #0x4                   	// #4
  407054:	orr	x9, x9, x22
  407058:	cmp	x9, #0x0
  40705c:	mov	w9, #0x7                   	// #7
  407060:	csel	w8, w9, w8, ne  // ne = any
  407064:	strh	w8, [x25, #108]
  407068:	ldr	x0, [x25, #24]
  40706c:	cbz	x0, 407078 <__fxstatat@plt+0x57a8>
  407070:	bl	4016d0 <closedir@plt>
  407074:	str	xzr, [x25, #24]
  407078:	ldr	w8, [sp, #16]
  40707c:	tbz	w8, #0, 40710c <__fxstatat@plt+0x583c>
  407080:	ldr	x9, [x20, #8]
  407084:	ldr	x8, [x20, #32]
  407088:	cbnz	x9, 4070a8 <__fxstatat@plt+0x57d8>
  40708c:	ldr	x9, [x26, #88]
  407090:	tbnz	x9, #63, 40710c <__fxstatat@plt+0x583c>
  407094:	mov	x9, x26
  407098:	b	4070d8 <__fxstatat@plt+0x5808>
  40709c:	str	x8, [x9, #56]
  4070a0:	ldr	x9, [x9, #16]
  4070a4:	cbz	x9, 40708c <__fxstatat@plt+0x57bc>
  4070a8:	ldr	x10, [x9, #48]
  4070ac:	add	x11, x9, #0xf8
  4070b0:	cmp	x10, x11
  4070b4:	b.eq	40709c <__fxstatat@plt+0x57cc>  // b.none
  4070b8:	ldr	x11, [x9, #56]
  4070bc:	sub	x10, x10, x11
  4070c0:	add	x10, x8, x10
  4070c4:	str	x10, [x9, #48]
  4070c8:	b	40709c <__fxstatat@plt+0x57cc>
  4070cc:	ldr	x11, [x10, #88]
  4070d0:	mov	x9, x10
  4070d4:	tbnz	x11, #63, 40710c <__fxstatat@plt+0x583c>
  4070d8:	ldr	x10, [x9, #48]
  4070dc:	add	x11, x9, #0xf8
  4070e0:	cmp	x10, x11
  4070e4:	b.eq	4070f8 <__fxstatat@plt+0x5828>  // b.none
  4070e8:	ldr	x11, [x9, #56]
  4070ec:	sub	x10, x10, x11
  4070f0:	add	x10, x8, x10
  4070f4:	str	x10, [x9, #48]
  4070f8:	ldr	x10, [x9, #16]
  4070fc:	str	x8, [x9, #56]
  407100:	cbnz	x10, 4070cc <__fxstatat@plt+0x57fc>
  407104:	ldr	x10, [x9, #8]
  407108:	b	4070cc <__fxstatat@plt+0x57fc>
  40710c:	ldrb	w8, [x20, #72]
  407110:	tbz	w8, #2, 407130 <__fxstatat@plt+0x5860>
  407114:	ldr	x8, [x20, #48]
  407118:	ldr	x10, [sp, #48]
  40711c:	cmp	x19, x8
  407120:	sub	x9, x10, #0x1
  407124:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  407128:	csel	x8, x9, x10, eq  // eq = none
  40712c:	strb	wzr, [x8]
  407130:	ldr	x8, [sp, #8]
  407134:	ldp	w9, w19, [sp]
  407138:	cmp	x8, #0x0
  40713c:	cset	w8, ne  // ne = any
  407140:	orr	w8, w8, w9
  407144:	tbz	w8, #0, 407198 <__fxstatat@plt+0x58c8>
  407148:	cbnz	x22, 4071a4 <__fxstatat@plt+0x58d4>
  40714c:	cmp	w19, #0x3
  407150:	b.ne	407170 <__fxstatat@plt+0x58a0>  // b.any
  407154:	ldrh	w8, [x25, #108]
  407158:	cmp	w8, #0x4
  40715c:	b.eq	407170 <__fxstatat@plt+0x58a0>  // b.none
  407160:	cmp	w8, #0x7
  407164:	b.eq	407170 <__fxstatat@plt+0x58a0>  // b.none
  407168:	mov	w8, #0x6                   	// #6
  40716c:	strh	w8, [x25, #108]
  407170:	cbnz	x26, 407188 <__fxstatat@plt+0x58b8>
  407174:	b	407340 <__fxstatat@plt+0x5a70>
  407178:	mov	x0, x26
  40717c:	bl	4017a0 <free@plt>
  407180:	mov	x26, x19
  407184:	cbz	x19, 407340 <__fxstatat@plt+0x5a70>
  407188:	ldp	x19, x0, [x26, #16]
  40718c:	cbz	x0, 407178 <__fxstatat@plt+0x58a8>
  407190:	bl	4016d0 <closedir@plt>
  407194:	b	407178 <__fxstatat@plt+0x58a8>
  407198:	cmp	w19, #0x1
  40719c:	b.eq	407200 <__fxstatat@plt+0x5930>  // b.none
  4071a0:	cbz	x22, 407200 <__fxstatat@plt+0x5930>
  4071a4:	ldr	w8, [sp, #20]
  4071a8:	tbz	w8, #0, 4071d4 <__fxstatat@plt+0x5904>
  4071ac:	adrp	x8, 407000 <__fxstatat@plt+0x5730>
  4071b0:	add	x8, x8, #0x784
  4071b4:	mov	x0, x20
  4071b8:	mov	x1, x26
  4071bc:	mov	x2, x22
  4071c0:	str	x8, [x20, #64]
  4071c4:	bl	405cd8 <__fxstatat@plt+0x4408>
  4071c8:	mov	x26, x0
  4071cc:	str	xzr, [x20, #64]
  4071d0:	b	407340 <__fxstatat@plt+0x5a70>
  4071d4:	cmp	x22, #0x2
  4071d8:	b.cc	407340 <__fxstatat@plt+0x5a70>  // b.lo, b.ul, b.last
  4071dc:	ldr	x8, [sp, #24]
  4071e0:	ldr	x8, [x8]
  4071e4:	cbz	x8, 407340 <__fxstatat@plt+0x5a70>
  4071e8:	mov	x0, x20
  4071ec:	mov	x1, x26
  4071f0:	mov	x2, x22
  4071f4:	bl	405cd8 <__fxstatat@plt+0x4408>
  4071f8:	mov	x26, x0
  4071fc:	b	407340 <__fxstatat@plt+0x5a70>
  407200:	ldr	x8, [x25, #88]
  407204:	cbz	x8, 407288 <__fxstatat@plt+0x59b8>
  407208:	ldr	x1, [x25, #8]
  40720c:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  407210:	add	x3, x3, #0x66a
  407214:	mov	w2, #0xffffffff            	// #-1
  407218:	mov	x0, x20
  40721c:	bl	40675c <__fxstatat@plt+0x4e8c>
  407220:	cbnz	w0, 407294 <__fxstatat@plt+0x59c4>
  407224:	b	407148 <__fxstatat@plt+0x5878>
  407228:	mov	x0, x27
  40722c:	bl	4017a0 <free@plt>
  407230:	cbnz	x26, 407278 <__fxstatat@plt+0x59a8>
  407234:	ldr	x0, [x25, #24]
  407238:	bl	4016d0 <closedir@plt>
  40723c:	mov	w8, #0x7                   	// #7
  407240:	str	xzr, [x25, #24]
  407244:	strh	w8, [x25, #108]
  407248:	ldr	w8, [x20, #72]
  40724c:	mov	w9, #0x24                  	// #36
  407250:	mov	x26, xzr
  407254:	orr	w8, w8, #0x2000
  407258:	str	w8, [x20, #72]
  40725c:	ldur	x8, [x29, #-40]
  407260:	str	w9, [x8]
  407264:	b	407340 <__fxstatat@plt+0x5a70>
  407268:	mov	x0, x26
  40726c:	bl	4017a0 <free@plt>
  407270:	mov	x26, x19
  407274:	cbz	x19, 407234 <__fxstatat@plt+0x5964>
  407278:	ldp	x19, x0, [x26, #16]
  40727c:	cbz	x0, 407268 <__fxstatat@plt+0x5998>
  407280:	bl	4016d0 <closedir@plt>
  407284:	b	407268 <__fxstatat@plt+0x5998>
  407288:	mov	x0, x20
  40728c:	bl	407384 <__fxstatat@plt+0x5ab4>
  407290:	cbz	w0, 407148 <__fxstatat@plt+0x5878>
  407294:	mov	w8, #0x7                   	// #7
  407298:	strh	w8, [x25, #108]
  40729c:	ldr	w8, [x20, #72]
  4072a0:	orr	w8, w8, #0x2000
  4072a4:	str	w8, [x20, #72]
  4072a8:	cbnz	x26, 4072c0 <__fxstatat@plt+0x59f0>
  4072ac:	b	407340 <__fxstatat@plt+0x5a70>
  4072b0:	mov	x0, x26
  4072b4:	bl	4017a0 <free@plt>
  4072b8:	mov	x26, x19
  4072bc:	cbz	x19, 407340 <__fxstatat@plt+0x5a70>
  4072c0:	ldp	x19, x0, [x26, #16]
  4072c4:	cbz	x0, 4072b0 <__fxstatat@plt+0x59e0>
  4072c8:	bl	4016d0 <closedir@plt>
  4072cc:	b	4072b0 <__fxstatat@plt+0x59e0>
  4072d0:	str	wzr, [sp]
  4072d4:	b	406cd8 <__fxstatat@plt+0x5408>
  4072d8:	mov	x0, x25
  4072dc:	bl	4017a0 <free@plt>
  4072e0:	ldur	x9, [x29, #-40]
  4072e4:	mov	w8, #0x24                  	// #36
  4072e8:	str	xzr, [x20, #32]
  4072ec:	str	w8, [x9]
  4072f0:	b	407300 <__fxstatat@plt+0x5a30>
  4072f4:	ldr	x0, [x20, #32]
  4072f8:	bl	4017a0 <free@plt>
  4072fc:	str	xzr, [x20, #32]
  407300:	ldur	x8, [x29, #-40]
  407304:	mov	x0, x27
  407308:	ldr	w22, [x8]
  40730c:	bl	4017a0 <free@plt>
  407310:	cbnz	x26, 407374 <__fxstatat@plt+0x5aa4>
  407314:	ldr	x0, [x24, #24]
  407318:	bl	4016d0 <closedir@plt>
  40731c:	mov	w8, #0x7                   	// #7
  407320:	str	xzr, [x24, #24]
  407324:	strh	w8, [x24, #108]
  407328:	ldr	w8, [x23, #72]
  40732c:	mov	x26, xzr
  407330:	orr	w8, w8, #0x2000
  407334:	str	w8, [x23, #72]
  407338:	ldur	x8, [x29, #-40]
  40733c:	str	w22, [x8]
  407340:	mov	x0, x26
  407344:	ldp	x20, x19, [sp, #176]
  407348:	ldp	x22, x21, [sp, #160]
  40734c:	ldp	x24, x23, [sp, #144]
  407350:	ldp	x26, x25, [sp, #128]
  407354:	ldp	x28, x27, [sp, #112]
  407358:	ldp	x29, x30, [sp, #96]
  40735c:	add	sp, sp, #0xc0
  407360:	ret
  407364:	mov	x0, x26
  407368:	bl	4017a0 <free@plt>
  40736c:	mov	x26, x21
  407370:	cbz	x21, 407314 <__fxstatat@plt+0x5a44>
  407374:	ldp	x21, x0, [x26, #16]
  407378:	cbz	x0, 407364 <__fxstatat@plt+0x5a94>
  40737c:	bl	4016d0 <closedir@plt>
  407380:	b	407364 <__fxstatat@plt+0x5a94>
  407384:	stp	x29, x30, [sp, #-32]!
  407388:	stp	x20, x19, [sp, #16]
  40738c:	ldr	w8, [x0, #72]
  407390:	mov	x19, x0
  407394:	mov	x29, sp
  407398:	tbnz	w8, #2, 4073b4 <__fxstatat@plt+0x5ae4>
  40739c:	tbnz	w8, #9, 4073bc <__fxstatat@plt+0x5aec>
  4073a0:	ldr	w0, [x19, #40]
  4073a4:	bl	401590 <fchdir@plt>
  4073a8:	cmp	w0, #0x0
  4073ac:	cset	w20, ne  // ne = any
  4073b0:	b	4073dc <__fxstatat@plt+0x5b0c>
  4073b4:	mov	w20, wzr
  4073b8:	b	4073dc <__fxstatat@plt+0x5b0c>
  4073bc:	ldr	w1, [x19, #44]
  4073c0:	add	x0, x19, #0x60
  4073c4:	bl	408c5c <__fxstatat@plt+0x738c>
  4073c8:	tbnz	w0, #31, 4073d0 <__fxstatat@plt+0x5b00>
  4073cc:	bl	4016e0 <close@plt>
  4073d0:	mov	w8, #0xffffff9c            	// #-100
  4073d4:	mov	w20, wzr
  4073d8:	str	w8, [x19, #44]
  4073dc:	add	x19, x19, #0x60
  4073e0:	mov	x0, x19
  4073e4:	bl	408c54 <__fxstatat@plt+0x7384>
  4073e8:	tbnz	w0, #0, 407400 <__fxstatat@plt+0x5b30>
  4073ec:	mov	x0, x19
  4073f0:	bl	408ca4 <__fxstatat@plt+0x73d4>
  4073f4:	tbnz	w0, #31, 4073e0 <__fxstatat@plt+0x5b10>
  4073f8:	bl	4016e0 <close@plt>
  4073fc:	b	4073e0 <__fxstatat@plt+0x5b10>
  407400:	mov	w0, w20
  407404:	ldp	x20, x19, [sp, #16]
  407408:	ldp	x29, x30, [sp], #32
  40740c:	ret
  407410:	stp	x29, x30, [sp, #-16]!
  407414:	cmp	w2, #0x5
  407418:	mov	x29, sp
  40741c:	b.cc	407438 <__fxstatat@plt+0x5b68>  // b.lo, b.ul, b.last
  407420:	bl	401890 <__errno_location@plt>
  407424:	mov	w8, #0x16                  	// #22
  407428:	str	w8, [x0]
  40742c:	mov	w0, #0x1                   	// #1
  407430:	ldp	x29, x30, [sp], #16
  407434:	ret
  407438:	mov	w0, wzr
  40743c:	strh	w2, [x1, #112]
  407440:	ldp	x29, x30, [sp], #16
  407444:	ret
  407448:	stp	x29, x30, [sp, #-64]!
  40744c:	tst	w1, #0xffffefff
  407450:	stp	x24, x23, [sp, #16]
  407454:	stp	x22, x21, [sp, #32]
  407458:	stp	x20, x19, [sp, #48]
  40745c:	mov	x29, sp
  407460:	b.eq	40747c <__fxstatat@plt+0x5bac>  // b.none
  407464:	bl	401890 <__errno_location@plt>
  407468:	mov	x8, x0
  40746c:	mov	w9, #0x16                  	// #22
  407470:	mov	x0, xzr
  407474:	str	w9, [x8]
  407478:	b	4074b8 <__fxstatat@plt+0x5be8>
  40747c:	ldr	x23, [x0]
  407480:	mov	w21, w1
  407484:	mov	x19, x0
  407488:	bl	401890 <__errno_location@plt>
  40748c:	str	wzr, [x0]
  407490:	ldrb	w8, [x19, #73]
  407494:	tbnz	w8, #5, 4074b4 <__fxstatat@plt+0x5be4>
  407498:	ldrh	w8, [x23, #108]
  40749c:	cmp	w8, #0x1
  4074a0:	b.eq	4074cc <__fxstatat@plt+0x5bfc>  // b.none
  4074a4:	cmp	w8, #0x9
  4074a8:	b.ne	4074b4 <__fxstatat@plt+0x5be4>  // b.any
  4074ac:	ldr	x0, [x23, #16]
  4074b0:	b	4074b8 <__fxstatat@plt+0x5be8>
  4074b4:	mov	x0, xzr
  4074b8:	ldp	x20, x19, [sp, #48]
  4074bc:	ldp	x22, x21, [sp, #32]
  4074c0:	ldp	x24, x23, [sp, #16]
  4074c4:	ldp	x29, x30, [sp], #64
  4074c8:	ret
  4074cc:	ldr	x22, [x19, #8]
  4074d0:	mov	x20, x0
  4074d4:	cbnz	x22, 40750c <__fxstatat@plt+0x5c3c>
  4074d8:	cmp	w21, #0x1, lsl #12
  4074dc:	b.ne	40751c <__fxstatat@plt+0x5c4c>  // b.any
  4074e0:	ldr	w8, [x19, #72]
  4074e4:	mov	w21, #0x2                   	// #2
  4074e8:	orr	w8, w8, #0x1000
  4074ec:	str	w8, [x19, #72]
  4074f0:	ldr	x8, [x23, #88]
  4074f4:	cbnz	x8, 407568 <__fxstatat@plt+0x5c98>
  4074f8:	b	407528 <__fxstatat@plt+0x5c58>
  4074fc:	mov	x0, x22
  407500:	bl	4017a0 <free@plt>
  407504:	mov	x22, x24
  407508:	cbz	x24, 4074d8 <__fxstatat@plt+0x5c08>
  40750c:	ldp	x24, x0, [x22, #16]
  407510:	cbz	x0, 4074fc <__fxstatat@plt+0x5c2c>
  407514:	bl	4016d0 <closedir@plt>
  407518:	b	4074fc <__fxstatat@plt+0x5c2c>
  40751c:	mov	w21, #0x1                   	// #1
  407520:	ldr	x8, [x23, #88]
  407524:	cbnz	x8, 407568 <__fxstatat@plt+0x5c98>
  407528:	ldr	x8, [x23, #48]
  40752c:	ldrb	w8, [x8]
  407530:	cmp	w8, #0x2f
  407534:	b.eq	407568 <__fxstatat@plt+0x5c98>  // b.none
  407538:	ldr	w8, [x19, #72]
  40753c:	tbnz	w8, #2, 407568 <__fxstatat@plt+0x5c98>
  407540:	mov	w2, #0x4900                	// #18688
  407544:	lsr	w9, w8, #4
  407548:	movk	w2, #0x8, lsl #16
  40754c:	bfi	w2, w9, #15, #1
  407550:	tbnz	w8, #9, 40757c <__fxstatat@plt+0x5cac>
  407554:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  407558:	add	x0, x0, #0x66b
  40755c:	mov	w1, w2
  407560:	bl	407960 <__fxstatat@plt+0x6090>
  407564:	b	40758c <__fxstatat@plt+0x5cbc>
  407568:	mov	x0, x19
  40756c:	mov	w1, w21
  407570:	bl	406990 <__fxstatat@plt+0x50c0>
  407574:	str	x0, [x19, #8]
  407578:	b	4074b8 <__fxstatat@plt+0x5be8>
  40757c:	ldr	w0, [x19, #44]
  407580:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407584:	add	x1, x1, #0x66b
  407588:	bl	408d3c <__fxstatat@plt+0x746c>
  40758c:	mov	w22, w0
  407590:	tbnz	w0, #31, 4075d0 <__fxstatat@plt+0x5d00>
  407594:	mov	x0, x19
  407598:	mov	w1, w21
  40759c:	bl	406990 <__fxstatat@plt+0x50c0>
  4075a0:	ldrb	w8, [x19, #73]
  4075a4:	str	x0, [x19, #8]
  4075a8:	tbnz	w8, #1, 4075dc <__fxstatat@plt+0x5d0c>
  4075ac:	mov	w0, w22
  4075b0:	bl	401590 <fchdir@plt>
  4075b4:	cbz	w0, 407608 <__fxstatat@plt+0x5d38>
  4075b8:	ldr	w19, [x20]
  4075bc:	mov	w0, w22
  4075c0:	bl	4016e0 <close@plt>
  4075c4:	mov	x0, xzr
  4075c8:	str	w19, [x20]
  4075cc:	b	4074b8 <__fxstatat@plt+0x5be8>
  4075d0:	mov	x0, xzr
  4075d4:	str	xzr, [x19, #8]
  4075d8:	b	4074b8 <__fxstatat@plt+0x5be8>
  4075dc:	ldr	w1, [x19, #44]
  4075e0:	cmp	w1, w22
  4075e4:	b.ne	4075f0 <__fxstatat@plt+0x5d20>  // b.any
  4075e8:	cmn	w1, #0x64
  4075ec:	b.ne	407618 <__fxstatat@plt+0x5d48>  // b.any
  4075f0:	add	x0, x19, #0x60
  4075f4:	bl	408c5c <__fxstatat@plt+0x738c>
  4075f8:	tbnz	w0, #31, 407600 <__fxstatat@plt+0x5d30>
  4075fc:	bl	4016e0 <close@plt>
  407600:	str	w22, [x19, #44]
  407604:	b	407610 <__fxstatat@plt+0x5d40>
  407608:	mov	w0, w22
  40760c:	bl	4016e0 <close@plt>
  407610:	ldr	x0, [x19, #8]
  407614:	b	4074b8 <__fxstatat@plt+0x5be8>
  407618:	bl	401720 <abort@plt>
  40761c:	ldr	x8, [x0, #8]
  407620:	udiv	x9, x8, x1
  407624:	msub	x0, x9, x1, x8
  407628:	ret
  40762c:	ldr	x8, [x0, #8]
  407630:	ldr	x9, [x1, #8]
  407634:	cmp	x8, x9
  407638:	b.ne	407650 <__fxstatat@plt+0x5d80>  // b.any
  40763c:	ldr	x8, [x0]
  407640:	ldr	x9, [x1]
  407644:	cmp	x8, x9
  407648:	cset	w0, eq  // eq = none
  40764c:	ret
  407650:	mov	w0, wzr
  407654:	ret
  407658:	sub	sp, sp, #0xb0
  40765c:	stp	x29, x30, [sp, #128]
  407660:	stp	x22, x21, [sp, #144]
  407664:	stp	x20, x19, [sp, #160]
  407668:	ldr	x22, [x0, #80]
  40766c:	add	x29, sp, #0x80
  407670:	ldrb	w8, [x22, #73]
  407674:	tbnz	w8, #1, 407680 <__fxstatat@plt+0x5db0>
  407678:	mov	x0, xzr
  40767c:	b	4076dc <__fxstatat@plt+0x5e0c>
  407680:	ldr	x20, [x22, #80]
  407684:	mov	x19, x0
  407688:	mov	w21, w1
  40768c:	cbnz	x20, 4076c0 <__fxstatat@plt+0x5df0>
  407690:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  407694:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  407698:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  40769c:	add	x2, x2, #0x760
  4076a0:	add	x3, x3, #0x770
  4076a4:	add	x4, x4, #0x7a0
  4076a8:	mov	w0, #0xd                   	// #13
  4076ac:	mov	x1, xzr
  4076b0:	bl	407f28 <__fxstatat@plt+0x6658>
  4076b4:	mov	x20, x0
  4076b8:	str	x0, [x22, #80]
  4076bc:	cbz	x0, 4076fc <__fxstatat@plt+0x5e2c>
  4076c0:	ldr	x8, [x19, #120]
  4076c4:	add	x1, sp, #0x8
  4076c8:	mov	x0, x20
  4076cc:	str	x8, [sp, #8]
  4076d0:	bl	407c20 <__fxstatat@plt+0x6350>
  4076d4:	cbz	x0, 4076f0 <__fxstatat@plt+0x5e20>
  4076d8:	ldr	x0, [x0, #8]
  4076dc:	ldp	x20, x19, [sp, #160]
  4076e0:	ldp	x22, x21, [sp, #144]
  4076e4:	ldp	x29, x30, [sp, #128]
  4076e8:	add	sp, sp, #0xb0
  4076ec:	ret
  4076f0:	mov	w22, #0x1                   	// #1
  4076f4:	tbz	w21, #31, 407704 <__fxstatat@plt+0x5e34>
  4076f8:	b	407678 <__fxstatat@plt+0x5da8>
  4076fc:	mov	w22, wzr
  407700:	tbnz	w21, #31, 407678 <__fxstatat@plt+0x5da8>
  407704:	add	x1, sp, #0x8
  407708:	mov	w0, w21
  40770c:	bl	401670 <fstatfs@plt>
  407710:	cbnz	w0, 407678 <__fxstatat@plt+0x5da8>
  407714:	cbz	w22, 407758 <__fxstatat@plt+0x5e88>
  407718:	mov	w0, #0x10                  	// #16
  40771c:	bl	401610 <malloc@plt>
  407720:	cbz	x0, 407758 <__fxstatat@plt+0x5e88>
  407724:	ldr	x8, [x19, #120]
  407728:	ldr	x9, [sp, #8]
  40772c:	mov	x21, x0
  407730:	mov	x1, x21
  407734:	stp	x8, x9, [x0]
  407738:	mov	x0, x20
  40773c:	bl	4089c8 <__fxstatat@plt+0x70f8>
  407740:	cbz	x0, 407750 <__fxstatat@plt+0x5e80>
  407744:	cmp	x0, x21
  407748:	b.eq	407758 <__fxstatat@plt+0x5e88>  // b.none
  40774c:	bl	401720 <abort@plt>
  407750:	mov	x0, x21
  407754:	bl	4017a0 <free@plt>
  407758:	ldr	x0, [sp, #8]
  40775c:	b	4076dc <__fxstatat@plt+0x5e0c>
  407760:	ldr	x8, [x0]
  407764:	udiv	x9, x8, x1
  407768:	msub	x0, x9, x1, x8
  40776c:	ret
  407770:	ldr	x8, [x0]
  407774:	ldr	x9, [x1]
  407778:	cmp	x8, x9
  40777c:	cset	w0, eq  // eq = none
  407780:	ret
  407784:	ldr	x8, [x0]
  407788:	ldr	x9, [x1]
  40778c:	ldr	x8, [x8, #128]
  407790:	ldr	x9, [x9, #128]
  407794:	cmp	x9, x8
  407798:	cset	w10, cc  // cc = lo, ul, last
  40779c:	cmp	x8, x9
  4077a0:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4077a4:	ret
  4077a8:	sub	sp, sp, #0x40
  4077ac:	stp	x29, x30, [sp, #16]
  4077b0:	add	x29, sp, #0x10
  4077b4:	cmp	x0, #0x0
  4077b8:	sub	x8, x29, #0x4
  4077bc:	stp	x20, x19, [sp, #48]
  4077c0:	csel	x20, x8, x0, eq  // eq = none
  4077c4:	mov	x0, x20
  4077c8:	stp	x22, x21, [sp, #32]
  4077cc:	mov	x22, x2
  4077d0:	mov	x19, x1
  4077d4:	bl	401520 <mbrtowc@plt>
  4077d8:	mov	x21, x0
  4077dc:	cbz	x22, 407800 <__fxstatat@plt+0x5f30>
  4077e0:	cmn	x21, #0x2
  4077e4:	b.cc	407800 <__fxstatat@plt+0x5f30>  // b.lo, b.ul, b.last
  4077e8:	mov	w0, wzr
  4077ec:	bl	407a04 <__fxstatat@plt+0x6134>
  4077f0:	tbnz	w0, #0, 407800 <__fxstatat@plt+0x5f30>
  4077f4:	ldrb	w8, [x19]
  4077f8:	mov	w21, #0x1                   	// #1
  4077fc:	str	w8, [x20]
  407800:	mov	x0, x21
  407804:	ldp	x20, x19, [sp, #48]
  407808:	ldp	x22, x21, [sp, #32]
  40780c:	ldp	x29, x30, [sp, #16]
  407810:	add	sp, sp, #0x40
  407814:	ret
  407818:	stp	x29, x30, [sp, #-48]!
  40781c:	str	x21, [sp, #16]
  407820:	stp	x20, x19, [sp, #32]
  407824:	mov	x29, sp
  407828:	mov	x20, x0
  40782c:	bl	4015d0 <__fpending@plt>
  407830:	ldr	w21, [x20]
  407834:	mov	x19, x0
  407838:	mov	x0, x20
  40783c:	bl	408ed0 <__fxstatat@plt+0x7600>
  407840:	mov	w8, w0
  407844:	tbnz	w21, #5, 407878 <__fxstatat@plt+0x5fa8>
  407848:	cmp	w8, #0x0
  40784c:	csetm	w0, ne  // ne = any
  407850:	cbnz	x19, 407868 <__fxstatat@plt+0x5f98>
  407854:	cbz	w8, 407868 <__fxstatat@plt+0x5f98>
  407858:	bl	401890 <__errno_location@plt>
  40785c:	ldr	w8, [x0]
  407860:	cmp	w8, #0x9
  407864:	csetm	w0, ne  // ne = any
  407868:	ldp	x20, x19, [sp, #32]
  40786c:	ldr	x21, [sp, #16]
  407870:	ldp	x29, x30, [sp], #48
  407874:	ret
  407878:	cbnz	w8, 407884 <__fxstatat@plt+0x5fb4>
  40787c:	bl	401890 <__errno_location@plt>
  407880:	str	wzr, [x0]
  407884:	mov	w0, #0xffffffff            	// #-1
  407888:	ldp	x20, x19, [sp, #32]
  40788c:	ldr	x21, [sp, #16]
  407890:	ldp	x29, x30, [sp], #48
  407894:	ret
  407898:	mov	w8, #0xf616                	// #62998
  40789c:	movk	w8, #0x95, lsl #16
  4078a0:	str	xzr, [x0, #16]
  4078a4:	str	w8, [x0, #24]
  4078a8:	ret
  4078ac:	stp	x29, x30, [sp, #-16]!
  4078b0:	ldr	w8, [x0, #24]
  4078b4:	mov	w9, #0xf616                	// #62998
  4078b8:	movk	w9, #0x95, lsl #16
  4078bc:	mov	x29, sp
  4078c0:	cmp	w8, w9
  4078c4:	b.ne	407940 <__fxstatat@plt+0x6070>  // b.any
  4078c8:	ldr	x8, [x0, #16]
  4078cc:	cbz	x8, 4078f0 <__fxstatat@plt+0x6020>
  4078d0:	ldr	x9, [x1, #8]
  4078d4:	ldr	x10, [x0]
  4078d8:	cmp	x9, x10
  4078dc:	b.ne	4078f0 <__fxstatat@plt+0x6020>  // b.any
  4078e0:	ldr	x9, [x1]
  4078e4:	ldr	x10, [x0, #8]
  4078e8:	cmp	x9, x10
  4078ec:	b.eq	407930 <__fxstatat@plt+0x6060>  // b.none
  4078f0:	add	x9, x8, #0x1
  4078f4:	tst	x9, x8
  4078f8:	str	x9, [x0, #16]
  4078fc:	b.ne	407920 <__fxstatat@plt+0x6050>  // b.any
  407900:	cbz	x9, 407930 <__fxstatat@plt+0x6060>
  407904:	ldr	q0, [x1]
  407908:	mov	w8, wzr
  40790c:	ext	v0.16b, v0.16b, v0.16b, #8
  407910:	str	q0, [x0]
  407914:	mov	w0, w8
  407918:	ldp	x29, x30, [sp], #16
  40791c:	ret
  407920:	mov	w8, wzr
  407924:	mov	w0, w8
  407928:	ldp	x29, x30, [sp], #16
  40792c:	ret
  407930:	mov	w8, #0x1                   	// #1
  407934:	mov	w0, w8
  407938:	ldp	x29, x30, [sp], #16
  40793c:	ret
  407940:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  407944:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407948:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  40794c:	add	x0, x0, #0x6a0
  407950:	add	x1, x1, #0x6b8
  407954:	add	x3, x3, #0x6ca
  407958:	mov	w2, #0x3c                  	// #60
  40795c:	bl	401880 <__assert_fail@plt>
  407960:	sub	sp, sp, #0xe0
  407964:	stp	x29, x30, [sp, #208]
  407968:	add	x29, sp, #0xd0
  40796c:	stp	x2, x3, [x29, #-80]
  407970:	stp	x4, x5, [x29, #-64]
  407974:	stp	x6, x7, [x29, #-48]
  407978:	stp	q1, q2, [sp, #16]
  40797c:	stp	q3, q4, [sp, #48]
  407980:	str	q0, [sp]
  407984:	stp	q5, q6, [sp, #80]
  407988:	str	q7, [sp, #112]
  40798c:	tbnz	w1, #6, 407998 <__fxstatat@plt+0x60c8>
  407990:	mov	w2, wzr
  407994:	b	4079f0 <__fxstatat@plt+0x6120>
  407998:	mov	x9, #0xffffffffffffffd0    	// #-48
  40799c:	mov	x11, sp
  4079a0:	sub	x12, x29, #0x50
  4079a4:	movk	x9, #0xff80, lsl #32
  4079a8:	add	x10, x29, #0x10
  4079ac:	mov	x8, #0xffffffffffffffd0    	// #-48
  4079b0:	add	x11, x11, #0x80
  4079b4:	add	x12, x12, #0x30
  4079b8:	stp	x11, x9, [x29, #-16]
  4079bc:	stp	x10, x12, [x29, #-32]
  4079c0:	tbz	w8, #31, 4079e0 <__fxstatat@plt+0x6110>
  4079c4:	add	w9, w8, #0x8
  4079c8:	cmn	w8, #0x8
  4079cc:	stur	w9, [x29, #-8]
  4079d0:	b.gt	4079e0 <__fxstatat@plt+0x6110>
  4079d4:	ldur	x9, [x29, #-24]
  4079d8:	add	x8, x9, x8
  4079dc:	b	4079ec <__fxstatat@plt+0x611c>
  4079e0:	ldur	x8, [x29, #-32]
  4079e4:	add	x9, x8, #0x8
  4079e8:	stur	x9, [x29, #-32]
  4079ec:	ldr	w2, [x8]
  4079f0:	bl	401620 <open@plt>
  4079f4:	bl	408e68 <__fxstatat@plt+0x7598>
  4079f8:	ldp	x29, x30, [sp, #208]
  4079fc:	add	sp, sp, #0xe0
  407a00:	ret
  407a04:	stp	x29, x30, [sp, #-32]!
  407a08:	mov	x1, xzr
  407a0c:	str	x19, [sp, #16]
  407a10:	mov	x29, sp
  407a14:	bl	4018c0 <setlocale@plt>
  407a18:	cbz	x0, 407a44 <__fxstatat@plt+0x6174>
  407a1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407a20:	add	x1, x1, #0x70d
  407a24:	mov	x19, x0
  407a28:	bl	401770 <strcmp@plt>
  407a2c:	cbz	w0, 407a54 <__fxstatat@plt+0x6184>
  407a30:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407a34:	add	x1, x1, #0x70f
  407a38:	mov	x0, x19
  407a3c:	bl	401770 <strcmp@plt>
  407a40:	cbz	w0, 407a54 <__fxstatat@plt+0x6184>
  407a44:	mov	w0, #0x1                   	// #1
  407a48:	ldr	x19, [sp, #16]
  407a4c:	ldp	x29, x30, [sp], #32
  407a50:	ret
  407a54:	mov	w0, wzr
  407a58:	ldr	x19, [sp, #16]
  407a5c:	ldp	x29, x30, [sp], #32
  407a60:	ret
  407a64:	ldr	x0, [x0, #16]
  407a68:	ret
  407a6c:	ldr	x0, [x0, #24]
  407a70:	ret
  407a74:	ldr	x0, [x0, #32]
  407a78:	ret
  407a7c:	ldp	x8, x9, [x0]
  407a80:	cmp	x8, x9
  407a84:	b.cs	407ac4 <__fxstatat@plt+0x61f4>  // b.hs, b.nlast
  407a88:	mov	x0, xzr
  407a8c:	b	407a9c <__fxstatat@plt+0x61cc>
  407a90:	add	x8, x8, #0x10
  407a94:	cmp	x8, x9
  407a98:	b.cs	407ac8 <__fxstatat@plt+0x61f8>  // b.hs, b.nlast
  407a9c:	ldr	x10, [x8]
  407aa0:	cbz	x10, 407a90 <__fxstatat@plt+0x61c0>
  407aa4:	mov	x10, xzr
  407aa8:	mov	x11, x8
  407aac:	ldr	x11, [x11, #8]
  407ab0:	add	x10, x10, #0x1
  407ab4:	cbnz	x11, 407aac <__fxstatat@plt+0x61dc>
  407ab8:	cmp	x10, x0
  407abc:	csel	x0, x10, x0, hi  // hi = pmore
  407ac0:	b	407a90 <__fxstatat@plt+0x61c0>
  407ac4:	mov	x0, xzr
  407ac8:	ret
  407acc:	ldp	x9, x10, [x0]
  407ad0:	cmp	x9, x10
  407ad4:	b.cs	407b10 <__fxstatat@plt+0x6240>  // b.hs, b.nlast
  407ad8:	mov	x8, xzr
  407adc:	mov	x11, xzr
  407ae0:	b	407af0 <__fxstatat@plt+0x6220>
  407ae4:	add	x9, x9, #0x10
  407ae8:	cmp	x9, x10
  407aec:	b.cs	407b18 <__fxstatat@plt+0x6248>  // b.hs, b.nlast
  407af0:	ldr	x12, [x9]
  407af4:	cbz	x12, 407ae4 <__fxstatat@plt+0x6214>
  407af8:	mov	x12, x9
  407afc:	ldr	x12, [x12, #8]
  407b00:	add	x8, x8, #0x1
  407b04:	cbnz	x12, 407afc <__fxstatat@plt+0x622c>
  407b08:	add	x11, x11, #0x1
  407b0c:	b	407ae4 <__fxstatat@plt+0x6214>
  407b10:	mov	x11, xzr
  407b14:	mov	x8, xzr
  407b18:	ldr	x9, [x0, #24]
  407b1c:	cmp	x11, x9
  407b20:	b.ne	407b38 <__fxstatat@plt+0x6268>  // b.any
  407b24:	ldr	x9, [x0, #32]
  407b28:	cmp	x8, x9
  407b2c:	b.ne	407b38 <__fxstatat@plt+0x6268>  // b.any
  407b30:	mov	w0, #0x1                   	// #1
  407b34:	ret
  407b38:	mov	w0, wzr
  407b3c:	ret
  407b40:	stp	x29, x30, [sp, #-48]!
  407b44:	stp	x22, x21, [sp, #16]
  407b48:	stp	x20, x19, [sp, #32]
  407b4c:	ldp	x8, x9, [x0]
  407b50:	ldp	x20, x3, [x0, #24]
  407b54:	ldr	x22, [x0, #16]
  407b58:	mov	x19, x1
  407b5c:	cmp	x8, x9
  407b60:	mov	x21, xzr
  407b64:	mov	x29, sp
  407b68:	b.cc	407bf8 <__fxstatat@plt+0x6328>  // b.lo, b.ul, b.last
  407b6c:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407b70:	add	x2, x2, #0x715
  407b74:	mov	w1, #0x1                   	// #1
  407b78:	mov	x0, x19
  407b7c:	bl	401760 <__fprintf_chk@plt>
  407b80:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407b84:	add	x2, x2, #0x72d
  407b88:	mov	w1, #0x1                   	// #1
  407b8c:	mov	x0, x19
  407b90:	mov	x3, x22
  407b94:	bl	401760 <__fprintf_chk@plt>
  407b98:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407b9c:	ucvtf	d0, x20
  407ba0:	fmov	d1, x8
  407ba4:	fmul	d0, d0, d1
  407ba8:	ucvtf	d1, x22
  407bac:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407bb0:	fdiv	d0, d0, d1
  407bb4:	add	x2, x2, #0x745
  407bb8:	mov	w1, #0x1                   	// #1
  407bbc:	mov	x0, x19
  407bc0:	mov	x3, x20
  407bc4:	bl	401760 <__fprintf_chk@plt>
  407bc8:	mov	x0, x19
  407bcc:	mov	x3, x21
  407bd0:	ldp	x20, x19, [sp, #32]
  407bd4:	ldp	x22, x21, [sp, #16]
  407bd8:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407bdc:	add	x2, x2, #0x766
  407be0:	mov	w1, #0x1                   	// #1
  407be4:	ldp	x29, x30, [sp], #48
  407be8:	b	401760 <__fprintf_chk@plt>
  407bec:	add	x8, x8, #0x10
  407bf0:	cmp	x8, x9
  407bf4:	b.cs	407b6c <__fxstatat@plt+0x629c>  // b.hs, b.nlast
  407bf8:	ldr	x10, [x8]
  407bfc:	cbz	x10, 407bec <__fxstatat@plt+0x631c>
  407c00:	mov	x10, xzr
  407c04:	mov	x11, x8
  407c08:	ldr	x11, [x11, #8]
  407c0c:	add	x10, x10, #0x1
  407c10:	cbnz	x11, 407c08 <__fxstatat@plt+0x6338>
  407c14:	cmp	x10, x21
  407c18:	csel	x21, x10, x21, hi  // hi = pmore
  407c1c:	b	407bec <__fxstatat@plt+0x631c>
  407c20:	stp	x29, x30, [sp, #-48]!
  407c24:	stp	x20, x19, [sp, #32]
  407c28:	ldr	x8, [x0, #16]
  407c2c:	ldr	x9, [x0, #48]
  407c30:	mov	x19, x0
  407c34:	mov	x20, x1
  407c38:	mov	x0, x1
  407c3c:	mov	x1, x8
  407c40:	str	x21, [sp, #16]
  407c44:	mov	x29, sp
  407c48:	blr	x9
  407c4c:	ldr	x8, [x19, #16]
  407c50:	cmp	x0, x8
  407c54:	b.cs	407cd8 <__fxstatat@plt+0x6408>  // b.hs, b.nlast
  407c58:	ldr	x8, [x19]
  407c5c:	add	x21, x8, x0, lsl #4
  407c60:	ldr	x1, [x21]
  407c64:	mov	x0, xzr
  407c68:	cbz	x1, 407ca0 <__fxstatat@plt+0x63d0>
  407c6c:	cbz	x8, 407ca0 <__fxstatat@plt+0x63d0>
  407c70:	cmp	x1, x20
  407c74:	b.eq	407c9c <__fxstatat@plt+0x63cc>  // b.none
  407c78:	ldr	x8, [x19, #56]
  407c7c:	mov	x0, x20
  407c80:	blr	x8
  407c84:	tbnz	w0, #0, 407cb0 <__fxstatat@plt+0x63e0>
  407c88:	ldr	x21, [x21, #8]
  407c8c:	cbz	x21, 407cc4 <__fxstatat@plt+0x63f4>
  407c90:	ldr	x1, [x21]
  407c94:	cmp	x1, x20
  407c98:	b.ne	407c78 <__fxstatat@plt+0x63a8>  // b.any
  407c9c:	mov	x0, x20
  407ca0:	ldp	x20, x19, [sp, #32]
  407ca4:	ldr	x21, [sp, #16]
  407ca8:	ldp	x29, x30, [sp], #48
  407cac:	ret
  407cb0:	ldr	x0, [x21]
  407cb4:	ldp	x20, x19, [sp, #32]
  407cb8:	ldr	x21, [sp, #16]
  407cbc:	ldp	x29, x30, [sp], #48
  407cc0:	ret
  407cc4:	mov	x0, xzr
  407cc8:	ldp	x20, x19, [sp, #32]
  407ccc:	ldr	x21, [sp, #16]
  407cd0:	ldp	x29, x30, [sp], #48
  407cd4:	ret
  407cd8:	bl	401720 <abort@plt>
  407cdc:	stp	x29, x30, [sp, #-16]!
  407ce0:	ldr	x8, [x0, #32]
  407ce4:	mov	x29, sp
  407ce8:	cbz	x8, 407d08 <__fxstatat@plt+0x6438>
  407cec:	ldp	x8, x9, [x0]
  407cf0:	cmp	x8, x9
  407cf4:	b.cs	407d14 <__fxstatat@plt+0x6444>  // b.hs, b.nlast
  407cf8:	ldr	x0, [x8], #16
  407cfc:	cbz	x0, 407cf0 <__fxstatat@plt+0x6420>
  407d00:	ldp	x29, x30, [sp], #16
  407d04:	ret
  407d08:	mov	x0, xzr
  407d0c:	ldp	x29, x30, [sp], #16
  407d10:	ret
  407d14:	bl	401720 <abort@plt>
  407d18:	stp	x29, x30, [sp, #-32]!
  407d1c:	stp	x20, x19, [sp, #16]
  407d20:	ldr	x8, [x0, #16]
  407d24:	ldr	x9, [x0, #48]
  407d28:	mov	x19, x0
  407d2c:	mov	x20, x1
  407d30:	mov	x0, x1
  407d34:	mov	x1, x8
  407d38:	mov	x29, sp
  407d3c:	blr	x9
  407d40:	ldr	x8, [x19, #16]
  407d44:	cmp	x0, x8
  407d48:	b.cs	407dac <__fxstatat@plt+0x64dc>  // b.hs, b.nlast
  407d4c:	ldr	x8, [x19]
  407d50:	add	x9, x8, x0, lsl #4
  407d54:	ldp	x10, x9, [x9]
  407d58:	cmp	x10, x20
  407d5c:	b.eq	407d68 <__fxstatat@plt+0x6498>  // b.none
  407d60:	cbnz	x9, 407d54 <__fxstatat@plt+0x6484>
  407d64:	b	407d7c <__fxstatat@plt+0x64ac>
  407d68:	cbz	x9, 407d7c <__fxstatat@plt+0x64ac>
  407d6c:	ldr	x0, [x9]
  407d70:	ldp	x20, x19, [sp, #16]
  407d74:	ldp	x29, x30, [sp], #32
  407d78:	ret
  407d7c:	ldr	x9, [x19, #8]
  407d80:	add	x8, x8, x0, lsl #4
  407d84:	add	x8, x8, #0x10
  407d88:	cmp	x8, x9
  407d8c:	b.cs	407d9c <__fxstatat@plt+0x64cc>  // b.hs, b.nlast
  407d90:	ldr	x0, [x8], #16
  407d94:	cbz	x0, 407d88 <__fxstatat@plt+0x64b8>
  407d98:	b	407d70 <__fxstatat@plt+0x64a0>
  407d9c:	mov	x0, xzr
  407da0:	ldp	x20, x19, [sp, #16]
  407da4:	ldp	x29, x30, [sp], #32
  407da8:	ret
  407dac:	bl	401720 <abort@plt>
  407db0:	ldp	x9, x10, [x0]
  407db4:	cmp	x9, x10
  407db8:	b.cs	407e24 <__fxstatat@plt+0x6554>  // b.hs, b.nlast
  407dbc:	mov	x11, xzr
  407dc0:	ldr	x8, [x9]
  407dc4:	cbz	x8, 407e08 <__fxstatat@plt+0x6538>
  407dc8:	cbz	x9, 407e08 <__fxstatat@plt+0x6538>
  407dcc:	mov	x10, x9
  407dd0:	cmp	x11, x2
  407dd4:	b.cs	407e2c <__fxstatat@plt+0x655c>  // b.hs, b.nlast
  407dd8:	ldr	x8, [x10]
  407ddc:	str	x8, [x1, x11, lsl #3]
  407de0:	ldr	x10, [x10, #8]
  407de4:	add	x8, x11, #0x1
  407de8:	mov	x11, x8
  407dec:	cbnz	x10, 407dd0 <__fxstatat@plt+0x6500>
  407df0:	ldr	x10, [x0, #8]
  407df4:	add	x9, x9, #0x10
  407df8:	cmp	x9, x10
  407dfc:	mov	x11, x8
  407e00:	b.cc	407dc0 <__fxstatat@plt+0x64f0>  // b.lo, b.ul, b.last
  407e04:	b	407e1c <__fxstatat@plt+0x654c>
  407e08:	mov	x8, x11
  407e0c:	add	x9, x9, #0x10
  407e10:	cmp	x9, x10
  407e14:	mov	x11, x8
  407e18:	b.cc	407dc0 <__fxstatat@plt+0x64f0>  // b.lo, b.ul, b.last
  407e1c:	mov	x0, x8
  407e20:	ret
  407e24:	mov	x0, xzr
  407e28:	ret
  407e2c:	mov	x0, x11
  407e30:	ret
  407e34:	stp	x29, x30, [sp, #-64]!
  407e38:	stp	x24, x23, [sp, #16]
  407e3c:	stp	x22, x21, [sp, #32]
  407e40:	stp	x20, x19, [sp, #48]
  407e44:	ldp	x23, x8, [x0]
  407e48:	mov	x29, sp
  407e4c:	cmp	x23, x8
  407e50:	b.cs	407e68 <__fxstatat@plt+0x6598>  // b.hs, b.nlast
  407e54:	mov	x19, x2
  407e58:	mov	x20, x0
  407e5c:	mov	x21, x1
  407e60:	mov	x22, xzr
  407e64:	b	407e80 <__fxstatat@plt+0x65b0>
  407e68:	mov	x22, xzr
  407e6c:	b	407eb8 <__fxstatat@plt+0x65e8>
  407e70:	ldr	x8, [x20, #8]
  407e74:	add	x23, x23, #0x10
  407e78:	cmp	x23, x8
  407e7c:	b.cs	407eb8 <__fxstatat@plt+0x65e8>  // b.hs, b.nlast
  407e80:	ldr	x0, [x23]
  407e84:	cbz	x0, 407e74 <__fxstatat@plt+0x65a4>
  407e88:	cbz	x23, 407e74 <__fxstatat@plt+0x65a4>
  407e8c:	mov	x1, x19
  407e90:	blr	x21
  407e94:	tbz	w0, #0, 407eb8 <__fxstatat@plt+0x65e8>
  407e98:	mov	x24, x23
  407e9c:	ldr	x24, [x24, #8]
  407ea0:	add	x22, x22, #0x1
  407ea4:	cbz	x24, 407e70 <__fxstatat@plt+0x65a0>
  407ea8:	ldr	x0, [x24]
  407eac:	mov	x1, x19
  407eb0:	blr	x21
  407eb4:	tbnz	w0, #0, 407e9c <__fxstatat@plt+0x65cc>
  407eb8:	mov	x0, x22
  407ebc:	ldp	x20, x19, [sp, #48]
  407ec0:	ldp	x22, x21, [sp, #32]
  407ec4:	ldp	x24, x23, [sp, #16]
  407ec8:	ldp	x29, x30, [sp], #64
  407ecc:	ret
  407ed0:	ldrb	w9, [x0]
  407ed4:	cbz	w9, 407f04 <__fxstatat@plt+0x6634>
  407ed8:	mov	x8, x0
  407edc:	mov	x0, xzr
  407ee0:	add	x8, x8, #0x1
  407ee4:	lsl	x10, x0, #5
  407ee8:	sub	x10, x10, x0
  407eec:	add	x10, x10, w9, uxtb
  407ef0:	ldrb	w9, [x8], #1
  407ef4:	udiv	x11, x10, x1
  407ef8:	msub	x0, x11, x1, x10
  407efc:	cbnz	w9, 407ee4 <__fxstatat@plt+0x6614>
  407f00:	ret
  407f04:	mov	x0, xzr
  407f08:	ret
  407f0c:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  407f10:	add	x8, x8, #0x780
  407f14:	ldr	w9, [x8, #16]
  407f18:	ldr	q0, [x8]
  407f1c:	str	w9, [x0, #16]
  407f20:	str	q0, [x0]
  407f24:	ret
  407f28:	stp	x29, x30, [sp, #-64]!
  407f2c:	adrp	x8, 408000 <__fxstatat@plt+0x6730>
  407f30:	add	x8, x8, #0x110
  407f34:	cmp	x2, #0x0
  407f38:	adrp	x9, 408000 <__fxstatat@plt+0x6730>
  407f3c:	stp	x24, x23, [sp, #16]
  407f40:	stp	x22, x21, [sp, #32]
  407f44:	mov	x21, x0
  407f48:	add	x9, x9, #0x120
  407f4c:	csel	x23, x8, x2, eq  // eq = none
  407f50:	cmp	x3, #0x0
  407f54:	mov	w0, #0x50                  	// #80
  407f58:	stp	x20, x19, [sp, #48]
  407f5c:	mov	x29, sp
  407f60:	mov	x19, x4
  407f64:	mov	x22, x1
  407f68:	csel	x24, x9, x3, eq  // eq = none
  407f6c:	bl	401610 <malloc@plt>
  407f70:	mov	x20, x0
  407f74:	cbz	x0, 4080f8 <__fxstatat@plt+0x6828>
  407f78:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  407f7c:	add	x9, x9, #0x780
  407f80:	cmp	x22, #0x0
  407f84:	csel	x8, x9, x22, eq  // eq = none
  407f88:	cmp	x8, x9
  407f8c:	str	x8, [x20, #40]
  407f90:	b.eq	408014 <__fxstatat@plt+0x6744>  // b.none
  407f94:	ldr	s0, [x8, #8]
  407f98:	mov	w9, #0xcccd                	// #52429
  407f9c:	movk	w9, #0x3dcc, lsl #16
  407fa0:	fmov	s1, w9
  407fa4:	fcmp	s0, s1
  407fa8:	b.le	4080ec <__fxstatat@plt+0x681c>
  407fac:	mov	w9, #0x6666                	// #26214
  407fb0:	movk	w9, #0x3f66, lsl #16
  407fb4:	fmov	s1, w9
  407fb8:	fcmp	s0, s1
  407fbc:	b.pl	4080ec <__fxstatat@plt+0x681c>  // b.nfrst
  407fc0:	ldr	s1, [x8, #12]
  407fc4:	mov	w9, #0xcccd                	// #52429
  407fc8:	movk	w9, #0x3f8c, lsl #16
  407fcc:	fmov	s2, w9
  407fd0:	fcmp	s1, s2
  407fd4:	b.le	4080ec <__fxstatat@plt+0x681c>
  407fd8:	ldr	s1, [x8]
  407fdc:	fcmp	s1, #0.0
  407fe0:	b.lt	4080ec <__fxstatat@plt+0x681c>  // b.tstop
  407fe4:	mov	w9, #0xcccd                	// #52429
  407fe8:	movk	w9, #0x3dcc, lsl #16
  407fec:	fmov	s2, w9
  407ff0:	fadd	s1, s1, s2
  407ff4:	fcmp	s1, s0
  407ff8:	b.pl	4080ec <__fxstatat@plt+0x681c>  // b.nfrst
  407ffc:	ldr	s0, [x8, #4]
  408000:	fmov	s2, #1.000000000000000000e+00
  408004:	fcmp	s0, s2
  408008:	b.hi	4080ec <__fxstatat@plt+0x681c>  // b.pmore
  40800c:	fcmp	s1, s0
  408010:	b.pl	4080ec <__fxstatat@plt+0x681c>  // b.nfrst
  408014:	ldrb	w9, [x8, #16]
  408018:	cbnz	w9, 40803c <__fxstatat@plt+0x676c>
  40801c:	ldr	s0, [x8, #8]
  408020:	ucvtf	s1, x21
  408024:	mov	w8, #0x5f800000            	// #1602224128
  408028:	fdiv	s0, s1, s0
  40802c:	fmov	s1, w8
  408030:	fcmp	s0, s1
  408034:	b.ge	4080ec <__fxstatat@plt+0x681c>  // b.tcont
  408038:	fcvtzu	x21, s0
  40803c:	cmp	x21, #0xa
  408040:	mov	w8, #0xa                   	// #10
  408044:	csel	x8, x21, x8, hi  // hi = pmore
  408048:	orr	x21, x8, #0x1
  40804c:	cmn	x21, #0x1
  408050:	b.eq	4080ec <__fxstatat@plt+0x681c>  // b.none
  408054:	cmp	x21, #0xa
  408058:	b.cc	408090 <__fxstatat@plt+0x67c0>  // b.lo, b.ul, b.last
  40805c:	mov	w9, #0xc                   	// #12
  408060:	mov	w10, #0x9                   	// #9
  408064:	mov	w8, #0x3                   	// #3
  408068:	udiv	x11, x21, x8
  40806c:	msub	x11, x11, x8, x21
  408070:	cbz	x11, 408094 <__fxstatat@plt+0x67c4>
  408074:	add	x10, x10, x9
  408078:	add	x10, x10, #0x4
  40807c:	add	x8, x8, #0x2
  408080:	cmp	x10, x21
  408084:	add	x9, x9, #0x8
  408088:	b.cc	408068 <__fxstatat@plt+0x6798>  // b.lo, b.ul, b.last
  40808c:	b	408094 <__fxstatat@plt+0x67c4>
  408090:	mov	w8, #0x3                   	// #3
  408094:	udiv	x9, x21, x8
  408098:	msub	x8, x9, x8, x21
  40809c:	cbnz	x8, 4080b0 <__fxstatat@plt+0x67e0>
  4080a0:	add	x21, x21, #0x2
  4080a4:	cmn	x21, #0x1
  4080a8:	b.ne	408054 <__fxstatat@plt+0x6784>  // b.any
  4080ac:	b	4080ec <__fxstatat@plt+0x681c>
  4080b0:	lsr	x8, x21, #60
  4080b4:	cbnz	x8, 4080ec <__fxstatat@plt+0x681c>
  4080b8:	str	x21, [x20, #16]
  4080bc:	cbz	x21, 4080ec <__fxstatat@plt+0x681c>
  4080c0:	mov	w1, #0x10                  	// #16
  4080c4:	mov	x0, x21
  4080c8:	bl	405558 <__fxstatat@plt+0x3c88>
  4080cc:	str	x0, [x20]
  4080d0:	cbz	x0, 4080ec <__fxstatat@plt+0x681c>
  4080d4:	add	x8, x0, x21, lsl #4
  4080d8:	stp	xzr, xzr, [x20, #24]
  4080dc:	stp	x23, x24, [x20, #48]
  4080e0:	str	x8, [x20, #8]
  4080e4:	stp	x19, xzr, [x20, #64]
  4080e8:	b	4080f8 <__fxstatat@plt+0x6828>
  4080ec:	mov	x0, x20
  4080f0:	bl	4017a0 <free@plt>
  4080f4:	mov	x20, xzr
  4080f8:	mov	x0, x20
  4080fc:	ldp	x20, x19, [sp, #48]
  408100:	ldp	x22, x21, [sp, #32]
  408104:	ldp	x24, x23, [sp, #16]
  408108:	ldp	x29, x30, [sp], #64
  40810c:	ret
  408110:	ror	x8, x0, #3
  408114:	udiv	x9, x8, x1
  408118:	msub	x0, x9, x1, x8
  40811c:	ret
  408120:	cmp	x0, x1
  408124:	cset	w0, eq  // eq = none
  408128:	ret
  40812c:	stp	x29, x30, [sp, #-48]!
  408130:	str	x21, [sp, #16]
  408134:	stp	x20, x19, [sp, #32]
  408138:	ldp	x20, x8, [x0]
  40813c:	mov	x19, x0
  408140:	mov	x29, sp
  408144:	b	408154 <__fxstatat@plt+0x6884>
  408148:	stp	xzr, xzr, [x20]
  40814c:	ldr	x8, [x19, #8]
  408150:	add	x20, x20, #0x10
  408154:	cmp	x20, x8
  408158:	b.cs	4081c0 <__fxstatat@plt+0x68f0>  // b.hs, b.nlast
  40815c:	ldr	x9, [x20]
  408160:	cbz	x9, 408150 <__fxstatat@plt+0x6880>
  408164:	ldr	x8, [x19, #64]
  408168:	ldr	x21, [x20, #8]
  40816c:	cmp	x8, #0x0
  408170:	cset	w9, ne  // ne = any
  408174:	cbnz	x21, 4081ac <__fxstatat@plt+0x68dc>
  408178:	cbz	w9, 408148 <__fxstatat@plt+0x6878>
  40817c:	ldr	x0, [x20]
  408180:	blr	x8
  408184:	b	408148 <__fxstatat@plt+0x6878>
  408188:	str	xzr, [x21]
  40818c:	ldr	x9, [x19, #72]
  408190:	ldr	x10, [x21, #8]
  408194:	cmp	x8, #0x0
  408198:	str	x9, [x21, #8]
  40819c:	str	x21, [x19, #72]
  4081a0:	cset	w9, ne  // ne = any
  4081a4:	mov	x21, x10
  4081a8:	cbz	x10, 408178 <__fxstatat@plt+0x68a8>
  4081ac:	tbz	w9, #0, 408188 <__fxstatat@plt+0x68b8>
  4081b0:	ldr	x0, [x21]
  4081b4:	blr	x8
  4081b8:	ldr	x8, [x19, #64]
  4081bc:	b	408188 <__fxstatat@plt+0x68b8>
  4081c0:	stp	xzr, xzr, [x19, #24]
  4081c4:	ldp	x20, x19, [sp, #32]
  4081c8:	ldr	x21, [sp, #16]
  4081cc:	ldp	x29, x30, [sp], #48
  4081d0:	ret
  4081d4:	stp	x29, x30, [sp, #-48]!
  4081d8:	stp	x20, x19, [sp, #32]
  4081dc:	ldr	x8, [x0, #64]
  4081e0:	mov	x19, x0
  4081e4:	str	x21, [sp, #16]
  4081e8:	mov	x29, sp
  4081ec:	cbz	x8, 408244 <__fxstatat@plt+0x6974>
  4081f0:	ldr	x8, [x19, #32]
  4081f4:	cbz	x8, 408244 <__fxstatat@plt+0x6974>
  4081f8:	ldp	x20, x8, [x19]
  4081fc:	b	408208 <__fxstatat@plt+0x6938>
  408200:	ldr	x8, [x19, #8]
  408204:	add	x20, x20, #0x10
  408208:	cmp	x20, x8
  40820c:	b.cs	408244 <__fxstatat@plt+0x6974>  // b.hs, b.nlast
  408210:	ldr	x0, [x20]
  408214:	cbz	x0, 408204 <__fxstatat@plt+0x6934>
  408218:	cbz	x20, 408204 <__fxstatat@plt+0x6934>
  40821c:	ldr	x8, [x19, #64]
  408220:	blr	x8
  408224:	ldr	x21, [x20, #8]
  408228:	cbz	x21, 408200 <__fxstatat@plt+0x6930>
  40822c:	ldr	x0, [x21]
  408230:	ldr	x8, [x19, #64]
  408234:	blr	x8
  408238:	ldr	x21, [x21, #8]
  40823c:	cbnz	x21, 40822c <__fxstatat@plt+0x695c>
  408240:	b	408200 <__fxstatat@plt+0x6930>
  408244:	ldp	x20, x8, [x19]
  408248:	b	408250 <__fxstatat@plt+0x6980>
  40824c:	add	x20, x20, #0x10
  408250:	cmp	x20, x8
  408254:	b.cs	408278 <__fxstatat@plt+0x69a8>  // b.hs, b.nlast
  408258:	ldr	x0, [x20, #8]
  40825c:	cbz	x0, 40824c <__fxstatat@plt+0x697c>
  408260:	ldr	x21, [x0, #8]
  408264:	bl	4017a0 <free@plt>
  408268:	mov	x0, x21
  40826c:	cbnz	x21, 408260 <__fxstatat@plt+0x6990>
  408270:	ldr	x8, [x19, #8]
  408274:	b	40824c <__fxstatat@plt+0x697c>
  408278:	ldr	x0, [x19, #72]
  40827c:	cbz	x0, 408290 <__fxstatat@plt+0x69c0>
  408280:	ldr	x20, [x0, #8]
  408284:	bl	4017a0 <free@plt>
  408288:	mov	x0, x20
  40828c:	cbnz	x20, 408280 <__fxstatat@plt+0x69b0>
  408290:	ldr	x0, [x19]
  408294:	bl	4017a0 <free@plt>
  408298:	mov	x0, x19
  40829c:	ldp	x20, x19, [sp, #32]
  4082a0:	ldr	x21, [sp, #16]
  4082a4:	ldp	x29, x30, [sp], #48
  4082a8:	b	4017a0 <free@plt>
  4082ac:	sub	sp, sp, #0x90
  4082b0:	stp	x29, x30, [sp, #80]
  4082b4:	stp	x24, x23, [sp, #96]
  4082b8:	stp	x22, x21, [sp, #112]
  4082bc:	stp	x20, x19, [sp, #128]
  4082c0:	ldr	x8, [x0, #40]
  4082c4:	mov	x19, x0
  4082c8:	add	x29, sp, #0x50
  4082cc:	ldrb	w9, [x8, #16]
  4082d0:	cbnz	w9, 4082f4 <__fxstatat@plt+0x6a24>
  4082d4:	ldr	s0, [x8, #8]
  4082d8:	ucvtf	s1, x1
  4082dc:	mov	w8, #0x5f800000            	// #1602224128
  4082e0:	fdiv	s0, s1, s0
  4082e4:	fmov	s1, w8
  4082e8:	fcmp	s0, s1
  4082ec:	b.ge	408378 <__fxstatat@plt+0x6aa8>  // b.tcont
  4082f0:	fcvtzu	x1, s0
  4082f4:	cmp	x1, #0xa
  4082f8:	mov	w8, #0xa                   	// #10
  4082fc:	csel	x8, x1, x8, hi  // hi = pmore
  408300:	orr	x20, x8, #0x1
  408304:	cmn	x20, #0x1
  408308:	b.eq	408378 <__fxstatat@plt+0x6aa8>  // b.none
  40830c:	cmp	x20, #0xa
  408310:	b.cc	408348 <__fxstatat@plt+0x6a78>  // b.lo, b.ul, b.last
  408314:	mov	w9, #0xc                   	// #12
  408318:	mov	w10, #0x9                   	// #9
  40831c:	mov	w8, #0x3                   	// #3
  408320:	udiv	x11, x20, x8
  408324:	msub	x11, x11, x8, x20
  408328:	cbz	x11, 40834c <__fxstatat@plt+0x6a7c>
  40832c:	add	x10, x10, x9
  408330:	add	x10, x10, #0x4
  408334:	add	x8, x8, #0x2
  408338:	cmp	x10, x20
  40833c:	add	x9, x9, #0x8
  408340:	b.cc	408320 <__fxstatat@plt+0x6a50>  // b.lo, b.ul, b.last
  408344:	b	40834c <__fxstatat@plt+0x6a7c>
  408348:	mov	w8, #0x3                   	// #3
  40834c:	udiv	x9, x20, x8
  408350:	msub	x8, x9, x8, x20
  408354:	cbnz	x8, 408368 <__fxstatat@plt+0x6a98>
  408358:	add	x20, x20, #0x2
  40835c:	cmn	x20, #0x1
  408360:	b.ne	40830c <__fxstatat@plt+0x6a3c>  // b.any
  408364:	b	408378 <__fxstatat@plt+0x6aa8>
  408368:	sub	x8, x20, #0x1
  40836c:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  408370:	cmp	x8, x9
  408374:	b.ls	408394 <__fxstatat@plt+0x6ac4>  // b.plast
  408378:	mov	w0, wzr
  40837c:	ldp	x20, x19, [sp, #128]
  408380:	ldp	x22, x21, [sp, #112]
  408384:	ldp	x24, x23, [sp, #96]
  408388:	ldp	x29, x30, [sp, #80]
  40838c:	add	sp, sp, #0x90
  408390:	ret
  408394:	ldr	x8, [x19, #16]
  408398:	cmp	x20, x8
  40839c:	b.ne	4083a8 <__fxstatat@plt+0x6ad8>  // b.any
  4083a0:	mov	w0, #0x1                   	// #1
  4083a4:	b	40837c <__fxstatat@plt+0x6aac>
  4083a8:	mov	w1, #0x10                  	// #16
  4083ac:	mov	x0, x20
  4083b0:	bl	405558 <__fxstatat@plt+0x3c88>
  4083b4:	str	x0, [sp]
  4083b8:	cbz	x0, 40837c <__fxstatat@plt+0x6aac>
  4083bc:	add	x8, x0, x20, lsl #4
  4083c0:	stp	x8, x20, [sp, #8]
  4083c4:	stp	xzr, xzr, [sp, #24]
  4083c8:	ldur	q0, [x19, #40]
  4083cc:	mov	x21, x19
  4083d0:	mov	x0, sp
  4083d4:	mov	x1, x19
  4083d8:	stur	q0, [sp, #40]
  4083dc:	ldur	q0, [x19, #56]
  4083e0:	mov	w2, wzr
  4083e4:	stur	q0, [sp, #56]
  4083e8:	ldr	x8, [x21, #72]!
  4083ec:	str	x8, [sp, #72]
  4083f0:	bl	4084e0 <__fxstatat@plt+0x6c10>
  4083f4:	tbz	w0, #0, 408420 <__fxstatat@plt+0x6b50>
  4083f8:	ldr	x0, [x19]
  4083fc:	bl	4017a0 <free@plt>
  408400:	ldr	q0, [sp]
  408404:	mov	w0, #0x1                   	// #1
  408408:	str	q0, [x19]
  40840c:	ldr	q0, [sp, #16]
  408410:	str	q0, [x19, #16]
  408414:	ldr	x8, [sp, #72]
  408418:	str	x8, [x19, #72]
  40841c:	b	40837c <__fxstatat@plt+0x6aac>
  408420:	ldr	x8, [sp, #72]
  408424:	str	x8, [x21]
  408428:	ldp	x22, x23, [sp]
  40842c:	b	408438 <__fxstatat@plt+0x6b68>
  408430:	str	xzr, [x22, #8]
  408434:	add	x22, x22, #0x10
  408438:	cmp	x22, x23
  40843c:	b.cs	4084bc <__fxstatat@plt+0x6bec>  // b.hs, b.nlast
  408440:	ldr	x8, [x22]
  408444:	cbz	x8, 408434 <__fxstatat@plt+0x6b64>
  408448:	ldr	x24, [x22, #8]
  40844c:	cbz	x24, 408430 <__fxstatat@plt+0x6b60>
  408450:	ldr	x1, [x19, #16]
  408454:	b	408484 <__fxstatat@plt+0x6bb4>
  408458:	str	x20, [x9]
  40845c:	ldr	x9, [x19, #24]
  408460:	add	x9, x9, #0x1
  408464:	str	x9, [x19, #24]
  408468:	mov	x9, x21
  40846c:	str	xzr, [x24]
  408470:	ldr	x10, [x9]
  408474:	str	x10, [x24, #8]
  408478:	str	x24, [x9]
  40847c:	mov	x24, x8
  408480:	cbz	x8, 408430 <__fxstatat@plt+0x6b60>
  408484:	ldr	x20, [x24]
  408488:	ldr	x8, [x19, #48]
  40848c:	mov	x0, x20
  408490:	blr	x8
  408494:	ldr	x1, [x19, #16]
  408498:	cmp	x0, x1
  40849c:	b.cs	4084dc <__fxstatat@plt+0x6c0c>  // b.hs, b.nlast
  4084a0:	ldr	x8, [x19]
  4084a4:	add	x9, x8, x0, lsl #4
  4084a8:	ldr	x10, [x9]
  4084ac:	ldr	x8, [x24, #8]
  4084b0:	cbz	x10, 408458 <__fxstatat@plt+0x6b88>
  4084b4:	add	x9, x9, #0x8
  4084b8:	b	408470 <__fxstatat@plt+0x6ba0>
  4084bc:	mov	x1, sp
  4084c0:	mov	x0, x19
  4084c4:	mov	w2, wzr
  4084c8:	bl	4084e0 <__fxstatat@plt+0x6c10>
  4084cc:	tbz	w0, #0, 4084dc <__fxstatat@plt+0x6c0c>
  4084d0:	ldr	x0, [sp]
  4084d4:	bl	4017a0 <free@plt>
  4084d8:	b	408378 <__fxstatat@plt+0x6aa8>
  4084dc:	bl	401720 <abort@plt>
  4084e0:	stp	x29, x30, [sp, #-80]!
  4084e4:	str	x25, [sp, #16]
  4084e8:	stp	x24, x23, [sp, #32]
  4084ec:	stp	x22, x21, [sp, #48]
  4084f0:	stp	x20, x19, [sp, #64]
  4084f4:	ldp	x23, x8, [x1]
  4084f8:	mov	x29, sp
  4084fc:	cmp	x23, x8
  408500:	b.cs	4086c0 <__fxstatat@plt+0x6df0>  // b.hs, b.nlast
  408504:	mov	x19, x1
  408508:	mov	x20, x0
  40850c:	add	x24, x0, #0x48
  408510:	tbz	w2, #0, 4085d8 <__fxstatat@plt+0x6d08>
  408514:	b	40852c <__fxstatat@plt+0x6c5c>
  408518:	ldr	x8, [x19, #8]
  40851c:	str	xzr, [x23, #8]
  408520:	add	x23, x23, #0x10
  408524:	cmp	x23, x8
  408528:	b.cs	4086c0 <__fxstatat@plt+0x6df0>  // b.hs, b.nlast
  40852c:	ldr	x9, [x23]
  408530:	cbz	x9, 408520 <__fxstatat@plt+0x6c50>
  408534:	ldr	x22, [x23, #8]
  408538:	cbz	x22, 40851c <__fxstatat@plt+0x6c4c>
  40853c:	ldr	x1, [x20, #16]
  408540:	b	408570 <__fxstatat@plt+0x6ca0>
  408544:	str	x21, [x9]
  408548:	ldr	x9, [x20, #24]
  40854c:	add	x9, x9, #0x1
  408550:	str	x9, [x20, #24]
  408554:	mov	x9, x24
  408558:	str	xzr, [x22]
  40855c:	ldr	x10, [x9]
  408560:	str	x10, [x22, #8]
  408564:	str	x22, [x9]
  408568:	mov	x22, x8
  40856c:	cbz	x8, 408518 <__fxstatat@plt+0x6c48>
  408570:	ldr	x21, [x22]
  408574:	ldr	x8, [x20, #48]
  408578:	mov	x0, x21
  40857c:	blr	x8
  408580:	ldr	x1, [x20, #16]
  408584:	cmp	x0, x1
  408588:	b.cs	4086dc <__fxstatat@plt+0x6e0c>  // b.hs, b.nlast
  40858c:	ldr	x8, [x20]
  408590:	add	x9, x8, x0, lsl #4
  408594:	ldr	x10, [x9]
  408598:	ldr	x8, [x22, #8]
  40859c:	cbz	x10, 408544 <__fxstatat@plt+0x6c74>
  4085a0:	add	x9, x9, #0x8
  4085a4:	b	40855c <__fxstatat@plt+0x6c8c>
  4085a8:	str	x21, [x8]
  4085ac:	ldr	x8, [x20, #24]
  4085b0:	add	x8, x8, #0x1
  4085b4:	str	x8, [x20, #24]
  4085b8:	str	xzr, [x23]
  4085bc:	ldr	x9, [x19, #24]
  4085c0:	ldr	x8, [x19, #8]
  4085c4:	sub	x9, x9, #0x1
  4085c8:	str	x9, [x19, #24]
  4085cc:	add	x23, x23, #0x10
  4085d0:	cmp	x23, x8
  4085d4:	b.cs	4086c0 <__fxstatat@plt+0x6df0>  // b.hs, b.nlast
  4085d8:	ldr	x21, [x23]
  4085dc:	cbz	x21, 4085cc <__fxstatat@plt+0x6cfc>
  4085e0:	ldr	x22, [x23, #8]
  4085e4:	ldr	x1, [x20, #16]
  4085e8:	cbnz	x22, 408608 <__fxstatat@plt+0x6d38>
  4085ec:	b	408658 <__fxstatat@plt+0x6d88>
  4085f0:	add	x9, x9, #0x8
  4085f4:	ldr	x10, [x9]
  4085f8:	str	x10, [x22, #8]
  4085fc:	str	x22, [x9]
  408600:	mov	x22, x8
  408604:	cbz	x8, 408654 <__fxstatat@plt+0x6d84>
  408608:	ldr	x21, [x22]
  40860c:	ldr	x8, [x20, #48]
  408610:	mov	x0, x21
  408614:	blr	x8
  408618:	ldr	x1, [x20, #16]
  40861c:	cmp	x0, x1
  408620:	b.cs	4086dc <__fxstatat@plt+0x6e0c>  // b.hs, b.nlast
  408624:	ldr	x8, [x20]
  408628:	add	x9, x8, x0, lsl #4
  40862c:	ldr	x10, [x9]
  408630:	ldr	x8, [x22, #8]
  408634:	cbnz	x10, 4085f0 <__fxstatat@plt+0x6d20>
  408638:	str	x21, [x9]
  40863c:	ldr	x9, [x20, #24]
  408640:	add	x9, x9, #0x1
  408644:	str	x9, [x20, #24]
  408648:	mov	x9, x24
  40864c:	str	xzr, [x22]
  408650:	b	4085f4 <__fxstatat@plt+0x6d24>
  408654:	ldr	x21, [x23]
  408658:	str	xzr, [x23, #8]
  40865c:	ldr	x8, [x20, #48]
  408660:	mov	x0, x21
  408664:	blr	x8
  408668:	ldr	x8, [x20, #16]
  40866c:	cmp	x0, x8
  408670:	b.cs	4086dc <__fxstatat@plt+0x6e0c>  // b.hs, b.nlast
  408674:	ldr	x25, [x20]
  408678:	mov	x22, x0
  40867c:	add	x8, x25, x0, lsl #4
  408680:	ldr	x9, [x8]
  408684:	cbz	x9, 4085a8 <__fxstatat@plt+0x6cd8>
  408688:	ldr	x0, [x24]
  40868c:	cbz	x0, 40869c <__fxstatat@plt+0x6dcc>
  408690:	ldr	x8, [x0, #8]
  408694:	str	x8, [x24]
  408698:	b	4086a8 <__fxstatat@plt+0x6dd8>
  40869c:	mov	w0, #0x10                  	// #16
  4086a0:	bl	401610 <malloc@plt>
  4086a4:	cbz	x0, 4086c4 <__fxstatat@plt+0x6df4>
  4086a8:	str	x21, [x0]
  4086ac:	add	x8, x25, x22, lsl #4
  4086b0:	ldr	x9, [x8, #8]
  4086b4:	str	x9, [x0, #8]
  4086b8:	str	x0, [x8, #8]
  4086bc:	b	4085b8 <__fxstatat@plt+0x6ce8>
  4086c0:	mov	w0, #0x1                   	// #1
  4086c4:	ldp	x20, x19, [sp, #64]
  4086c8:	ldp	x22, x21, [sp, #48]
  4086cc:	ldp	x24, x23, [sp, #32]
  4086d0:	ldr	x25, [sp, #16]
  4086d4:	ldp	x29, x30, [sp], #80
  4086d8:	ret
  4086dc:	bl	401720 <abort@plt>
  4086e0:	stp	x29, x30, [sp, #-80]!
  4086e4:	str	x25, [sp, #16]
  4086e8:	stp	x24, x23, [sp, #32]
  4086ec:	stp	x22, x21, [sp, #48]
  4086f0:	stp	x20, x19, [sp, #64]
  4086f4:	mov	x29, sp
  4086f8:	cbz	x1, 4089c4 <__fxstatat@plt+0x70f4>
  4086fc:	mov	x20, x1
  408700:	ldr	x8, [x0, #48]
  408704:	ldr	x1, [x0, #16]
  408708:	mov	x19, x0
  40870c:	mov	x0, x20
  408710:	mov	x21, x2
  408714:	blr	x8
  408718:	ldr	x8, [x19, #16]
  40871c:	cmp	x0, x8
  408720:	b.cs	4089c4 <__fxstatat@plt+0x70f4>  // b.hs, b.nlast
  408724:	ldr	x25, [x19]
  408728:	mov	x22, x0
  40872c:	add	x23, x25, x0, lsl #4
  408730:	ldr	x1, [x23]
  408734:	cbz	x1, 40875c <__fxstatat@plt+0x6e8c>
  408738:	cmp	x1, x20
  40873c:	b.eq	4088d0 <__fxstatat@plt+0x7000>  // b.none
  408740:	ldr	x8, [x19, #56]
  408744:	mov	x0, x20
  408748:	blr	x8
  40874c:	mov	x24, x23
  408750:	tbz	w0, #0, 4088e4 <__fxstatat@plt+0x7014>
  408754:	ldr	x8, [x24]
  408758:	cbnz	x8, 4088d4 <__fxstatat@plt+0x7004>
  40875c:	ldr	x8, [x19, #40]
  408760:	ldp	x10, x9, [x19, #16]
  408764:	ldr	s1, [x8, #8]
  408768:	ucvtf	s0, x10
  40876c:	ucvtf	s2, x9
  408770:	fmul	s3, s1, s0
  408774:	fcmp	s3, s2
  408778:	b.pl	4088b4 <__fxstatat@plt+0x6fe4>  // b.nfrst
  40877c:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  408780:	add	x9, x9, #0x780
  408784:	cmp	x8, x9
  408788:	b.eq	408818 <__fxstatat@plt+0x6f48>  // b.none
  40878c:	mov	w10, #0xcccd                	// #52429
  408790:	movk	w10, #0x3dcc, lsl #16
  408794:	fmov	s3, w10
  408798:	fcmp	s1, s3
  40879c:	b.le	408808 <__fxstatat@plt+0x6f38>
  4087a0:	mov	w10, #0x6666                	// #26214
  4087a4:	movk	w10, #0x3f66, lsl #16
  4087a8:	fmov	s3, w10
  4087ac:	fcmp	s1, s3
  4087b0:	b.pl	408808 <__fxstatat@plt+0x6f38>  // b.nfrst
  4087b4:	ldr	s3, [x8, #12]
  4087b8:	mov	w10, #0xcccd                	// #52429
  4087bc:	movk	w10, #0x3f8c, lsl #16
  4087c0:	fmov	s4, w10
  4087c4:	fcmp	s3, s4
  4087c8:	b.le	408808 <__fxstatat@plt+0x6f38>
  4087cc:	ldr	s3, [x8]
  4087d0:	fcmp	s3, #0.0
  4087d4:	b.lt	408808 <__fxstatat@plt+0x6f38>  // b.tstop
  4087d8:	mov	w10, #0xcccd                	// #52429
  4087dc:	movk	w10, #0x3dcc, lsl #16
  4087e0:	fmov	s4, w10
  4087e4:	fadd	s3, s3, s4
  4087e8:	fcmp	s3, s1
  4087ec:	b.pl	408808 <__fxstatat@plt+0x6f38>  // b.nfrst
  4087f0:	ldr	s4, [x8, #4]
  4087f4:	fmov	s5, #1.000000000000000000e+00
  4087f8:	fcmp	s4, s5
  4087fc:	b.hi	408808 <__fxstatat@plt+0x6f38>  // b.pmore
  408800:	fcmp	s3, s4
  408804:	b.mi	40881c <__fxstatat@plt+0x6f4c>  // b.first
  408808:	mov	w8, #0xcccd                	// #52429
  40880c:	movk	w8, #0x3f4c, lsl #16
  408810:	fmov	s1, w8
  408814:	str	x9, [x19, #40]
  408818:	mov	x8, x9
  40881c:	fmul	s3, s1, s0
  408820:	fcmp	s3, s2
  408824:	b.pl	4088b4 <__fxstatat@plt+0x6fe4>  // b.nfrst
  408828:	ldr	s2, [x8, #12]
  40882c:	ldrb	w8, [x8, #16]
  408830:	fmul	s0, s2, s0
  408834:	cmp	w8, #0x0
  408838:	fmul	s1, s1, s0
  40883c:	mov	w8, #0x5f800000            	// #1602224128
  408840:	fcsel	s0, s1, s0, eq  // eq = none
  408844:	fmov	s1, w8
  408848:	fcmp	s0, s1
  40884c:	b.ge	408960 <__fxstatat@plt+0x7090>  // b.tcont
  408850:	fcvtzu	x1, s0
  408854:	mov	x0, x19
  408858:	bl	4082ac <__fxstatat@plt+0x69dc>
  40885c:	tbz	w0, #0, 408960 <__fxstatat@plt+0x7090>
  408860:	ldr	x8, [x19, #48]
  408864:	ldr	x1, [x19, #16]
  408868:	mov	x0, x20
  40886c:	blr	x8
  408870:	ldr	x8, [x19, #16]
  408874:	cmp	x0, x8
  408878:	b.cs	4089c4 <__fxstatat@plt+0x70f4>  // b.hs, b.nlast
  40887c:	ldr	x22, [x19]
  408880:	mov	x21, x0
  408884:	add	x23, x22, x0, lsl #4
  408888:	ldr	x1, [x23]
  40888c:	cbz	x1, 4088b4 <__fxstatat@plt+0x6fe4>
  408890:	cmp	x1, x20
  408894:	mov	x8, x20
  408898:	b.eq	4088b0 <__fxstatat@plt+0x6fe0>  // b.none
  40889c:	ldr	x8, [x19, #56]
  4088a0:	mov	x0, x20
  4088a4:	blr	x8
  4088a8:	tbz	w0, #0, 408988 <__fxstatat@plt+0x70b8>
  4088ac:	ldr	x8, [x23]
  4088b0:	cbnz	x8, 4089c4 <__fxstatat@plt+0x70f4>
  4088b4:	ldr	x8, [x23]
  4088b8:	cbz	x8, 408914 <__fxstatat@plt+0x7044>
  4088bc:	ldr	x0, [x19, #72]
  4088c0:	cbz	x0, 408930 <__fxstatat@plt+0x7060>
  4088c4:	ldr	x8, [x0, #8]
  4088c8:	str	x8, [x19, #72]
  4088cc:	b	40893c <__fxstatat@plt+0x706c>
  4088d0:	mov	x8, x20
  4088d4:	mov	w0, wzr
  4088d8:	cbz	x21, 408964 <__fxstatat@plt+0x7094>
  4088dc:	str	x8, [x21]
  4088e0:	b	408964 <__fxstatat@plt+0x7094>
  4088e4:	add	x24, x25, x22, lsl #4
  4088e8:	ldr	x8, [x24, #8]!
  4088ec:	cbz	x8, 40875c <__fxstatat@plt+0x6e8c>
  4088f0:	ldr	x1, [x8]
  4088f4:	cmp	x1, x20
  4088f8:	b.eq	40897c <__fxstatat@plt+0x70ac>  // b.none
  4088fc:	ldr	x8, [x19, #56]
  408900:	mov	x0, x20
  408904:	blr	x8
  408908:	ldr	x24, [x24]
  40890c:	tbz	w0, #0, 4088e8 <__fxstatat@plt+0x7018>
  408910:	b	408754 <__fxstatat@plt+0x6e84>
  408914:	str	x20, [x23]
  408918:	ldur	q0, [x19, #24]
  40891c:	mov	w0, #0x1                   	// #1
  408920:	dup	v1.2d, x0
  408924:	add	v0.2d, v0.2d, v1.2d
  408928:	stur	q0, [x19, #24]
  40892c:	b	408964 <__fxstatat@plt+0x7094>
  408930:	mov	w0, #0x10                  	// #16
  408934:	bl	401610 <malloc@plt>
  408938:	cbz	x0, 408960 <__fxstatat@plt+0x7090>
  40893c:	str	x20, [x0]
  408940:	ldr	x8, [x23, #8]
  408944:	str	x8, [x0, #8]
  408948:	str	x0, [x23, #8]
  40894c:	ldr	x8, [x19, #32]
  408950:	mov	w0, #0x1                   	// #1
  408954:	add	x8, x8, #0x1
  408958:	str	x8, [x19, #32]
  40895c:	b	408964 <__fxstatat@plt+0x7094>
  408960:	mov	w0, #0xffffffff            	// #-1
  408964:	ldp	x20, x19, [sp, #64]
  408968:	ldp	x22, x21, [sp, #48]
  40896c:	ldp	x24, x23, [sp, #32]
  408970:	ldr	x25, [sp, #16]
  408974:	ldp	x29, x30, [sp], #80
  408978:	ret
  40897c:	mov	x8, x20
  408980:	cbnz	x8, 4088d4 <__fxstatat@plt+0x7004>
  408984:	b	40875c <__fxstatat@plt+0x6e8c>
  408988:	add	x21, x22, x21, lsl #4
  40898c:	ldr	x8, [x21, #8]!
  408990:	cbz	x8, 4088b4 <__fxstatat@plt+0x6fe4>
  408994:	ldr	x1, [x8]
  408998:	cmp	x1, x20
  40899c:	b.eq	4089bc <__fxstatat@plt+0x70ec>  // b.none
  4089a0:	ldr	x8, [x19, #56]
  4089a4:	mov	x0, x20
  4089a8:	blr	x8
  4089ac:	ldr	x21, [x21]
  4089b0:	tbz	w0, #0, 40898c <__fxstatat@plt+0x70bc>
  4089b4:	ldr	x8, [x21]
  4089b8:	b	4088b0 <__fxstatat@plt+0x6fe0>
  4089bc:	mov	x8, x20
  4089c0:	b	4088b0 <__fxstatat@plt+0x6fe0>
  4089c4:	bl	401720 <abort@plt>
  4089c8:	stp	x29, x30, [sp, #-32]!
  4089cc:	mov	x29, sp
  4089d0:	add	x2, x29, #0x18
  4089d4:	str	x19, [sp, #16]
  4089d8:	mov	x19, x1
  4089dc:	bl	4086e0 <__fxstatat@plt+0x6e10>
  4089e0:	ldr	x8, [x29, #24]
  4089e4:	cmp	w0, #0x0
  4089e8:	csel	x8, x8, x19, eq  // eq = none
  4089ec:	ldr	x19, [sp, #16]
  4089f0:	cmn	w0, #0x1
  4089f4:	csel	x0, xzr, x8, eq  // eq = none
  4089f8:	ldp	x29, x30, [sp], #32
  4089fc:	ret
  408a00:	stp	x29, x30, [sp, #-64]!
  408a04:	stp	x22, x21, [sp, #32]
  408a08:	stp	x20, x19, [sp, #48]
  408a0c:	ldr	x8, [x0, #16]
  408a10:	ldr	x9, [x0, #48]
  408a14:	mov	x20, x0
  408a18:	mov	x19, x1
  408a1c:	mov	x0, x1
  408a20:	mov	x1, x8
  408a24:	str	x23, [sp, #16]
  408a28:	mov	x29, sp
  408a2c:	blr	x9
  408a30:	ldr	x8, [x20, #16]
  408a34:	cmp	x0, x8
  408a38:	b.cs	408c34 <__fxstatat@plt+0x7364>  // b.hs, b.nlast
  408a3c:	ldr	x23, [x20]
  408a40:	mov	x21, x0
  408a44:	add	x22, x23, x0, lsl #4
  408a48:	ldr	x1, [x22]
  408a4c:	cbz	x1, 408abc <__fxstatat@plt+0x71ec>
  408a50:	cmp	x1, x19
  408a54:	b.eq	408a6c <__fxstatat@plt+0x719c>  // b.none
  408a58:	ldr	x8, [x20, #56]
  408a5c:	mov	x0, x19
  408a60:	blr	x8
  408a64:	tbz	w0, #0, 408a84 <__fxstatat@plt+0x71b4>
  408a68:	ldr	x19, [x22]
  408a6c:	add	x8, x23, x21, lsl #4
  408a70:	ldr	x8, [x8, #8]
  408a74:	cbz	x8, 408ac4 <__fxstatat@plt+0x71f4>
  408a78:	ldr	q0, [x8]
  408a7c:	str	q0, [x22]
  408a80:	b	408ae4 <__fxstatat@plt+0x7214>
  408a84:	add	x21, x23, x21, lsl #4
  408a88:	ldr	x9, [x21, #8]!
  408a8c:	cbz	x9, 408abc <__fxstatat@plt+0x71ec>
  408a90:	ldr	x1, [x9]
  408a94:	cmp	x1, x19
  408a98:	b.eq	408ad0 <__fxstatat@plt+0x7200>  // b.none
  408a9c:	ldr	x8, [x20, #56]
  408aa0:	mov	x0, x19
  408aa4:	blr	x8
  408aa8:	ldr	x8, [x21]
  408aac:	tbnz	w0, #0, 408ad8 <__fxstatat@plt+0x7208>
  408ab0:	ldr	x9, [x8, #8]!
  408ab4:	mov	x21, x8
  408ab8:	cbnz	x9, 408a90 <__fxstatat@plt+0x71c0>
  408abc:	mov	x19, xzr
  408ac0:	b	408c1c <__fxstatat@plt+0x734c>
  408ac4:	str	xzr, [x22]
  408ac8:	cbnz	x19, 408af8 <__fxstatat@plt+0x7228>
  408acc:	b	408c1c <__fxstatat@plt+0x734c>
  408ad0:	mov	x8, x9
  408ad4:	b	408adc <__fxstatat@plt+0x720c>
  408ad8:	ldr	x19, [x8]
  408adc:	ldr	x9, [x8, #8]
  408ae0:	str	x9, [x21]
  408ae4:	str	xzr, [x8]
  408ae8:	ldr	x9, [x20, #72]
  408aec:	str	x9, [x8, #8]
  408af0:	str	x8, [x20, #72]
  408af4:	cbz	x19, 408c1c <__fxstatat@plt+0x734c>
  408af8:	ldr	x8, [x20, #32]
  408afc:	sub	x8, x8, #0x1
  408b00:	str	x8, [x20, #32]
  408b04:	ldr	x8, [x22]
  408b08:	cbnz	x8, 408c1c <__fxstatat@plt+0x734c>
  408b0c:	ldp	x10, x9, [x20, #16]
  408b10:	ldr	x8, [x20, #40]
  408b14:	sub	x9, x9, #0x1
  408b18:	str	x9, [x20, #24]
  408b1c:	ldr	s2, [x8]
  408b20:	ucvtf	s0, x10
  408b24:	ucvtf	s1, x9
  408b28:	fmul	s3, s2, s0
  408b2c:	fcmp	s3, s1
  408b30:	b.le	408c1c <__fxstatat@plt+0x734c>
  408b34:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  408b38:	add	x9, x9, #0x780
  408b3c:	cmp	x8, x9
  408b40:	b.eq	408bc8 <__fxstatat@plt+0x72f8>  // b.none
  408b44:	ldr	s3, [x8, #8]
  408b48:	mov	w10, #0xcccd                	// #52429
  408b4c:	movk	w10, #0x3dcc, lsl #16
  408b50:	fmov	s4, w10
  408b54:	fcmp	s3, s4
  408b58:	b.le	408bc0 <__fxstatat@plt+0x72f0>
  408b5c:	mov	w10, #0x6666                	// #26214
  408b60:	movk	w10, #0x3f66, lsl #16
  408b64:	fmov	s4, w10
  408b68:	fcmp	s3, s4
  408b6c:	b.pl	408bc0 <__fxstatat@plt+0x72f0>  // b.nfrst
  408b70:	fcmp	s2, #0.0
  408b74:	b.lt	408bc0 <__fxstatat@plt+0x72f0>  // b.tstop
  408b78:	ldr	s4, [x8, #12]
  408b7c:	mov	w10, #0xcccd                	// #52429
  408b80:	movk	w10, #0x3f8c, lsl #16
  408b84:	fmov	s5, w10
  408b88:	fcmp	s4, s5
  408b8c:	b.le	408bc0 <__fxstatat@plt+0x72f0>
  408b90:	mov	w10, #0xcccd                	// #52429
  408b94:	movk	w10, #0x3dcc, lsl #16
  408b98:	fmov	s4, w10
  408b9c:	fadd	s4, s2, s4
  408ba0:	fcmp	s4, s3
  408ba4:	b.pl	408bc0 <__fxstatat@plt+0x72f0>  // b.nfrst
  408ba8:	ldr	s3, [x8, #4]
  408bac:	fmov	s5, #1.000000000000000000e+00
  408bb0:	fcmp	s3, s5
  408bb4:	b.hi	408bc0 <__fxstatat@plt+0x72f0>  // b.pmore
  408bb8:	fcmp	s4, s3
  408bbc:	b.mi	408bcc <__fxstatat@plt+0x72fc>  // b.first
  408bc0:	fmov	s2, wzr
  408bc4:	str	x9, [x20, #40]
  408bc8:	mov	x8, x9
  408bcc:	fmul	s2, s2, s0
  408bd0:	fcmp	s2, s1
  408bd4:	b.le	408c1c <__fxstatat@plt+0x734c>
  408bd8:	ldr	s1, [x8, #4]
  408bdc:	ldrb	w9, [x8, #16]
  408be0:	fmul	s0, s1, s0
  408be4:	cbnz	w9, 408bf0 <__fxstatat@plt+0x7320>
  408be8:	ldr	s1, [x8, #8]
  408bec:	fmul	s0, s0, s1
  408bf0:	fcvtzu	x1, s0
  408bf4:	mov	x0, x20
  408bf8:	bl	4082ac <__fxstatat@plt+0x69dc>
  408bfc:	tbnz	w0, #0, 408c1c <__fxstatat@plt+0x734c>
  408c00:	ldr	x0, [x20, #72]
  408c04:	cbz	x0, 408c18 <__fxstatat@plt+0x7348>
  408c08:	ldr	x21, [x0, #8]
  408c0c:	bl	4017a0 <free@plt>
  408c10:	mov	x0, x21
  408c14:	cbnz	x21, 408c08 <__fxstatat@plt+0x7338>
  408c18:	str	xzr, [x20, #72]
  408c1c:	mov	x0, x19
  408c20:	ldp	x20, x19, [sp, #48]
  408c24:	ldp	x22, x21, [sp, #32]
  408c28:	ldr	x23, [sp, #16]
  408c2c:	ldp	x29, x30, [sp], #64
  408c30:	ret
  408c34:	bl	401720 <abort@plt>
  408c38:	mov	w8, #0x1                   	// #1
  408c3c:	dup	v0.4s, w1
  408c40:	stp	wzr, wzr, [x0, #20]
  408c44:	strb	w8, [x0, #28]
  408c48:	str	q0, [x0]
  408c4c:	str	w1, [x0, #16]
  408c50:	ret
  408c54:	ldrb	w0, [x0, #28]
  408c58:	ret
  408c5c:	ldrb	w8, [x0, #28]
  408c60:	ldr	w10, [x0, #20]
  408c64:	eor	w9, w8, #0x1
  408c68:	add	w10, w10, w9
  408c6c:	and	w11, w10, #0x3
  408c70:	lsl	x12, x11, #2
  408c74:	ldr	w8, [x0, x12]
  408c78:	str	w1, [x0, x12]
  408c7c:	ldr	w12, [x0, #24]
  408c80:	str	w11, [x0, #20]
  408c84:	cmp	w11, w12
  408c88:	b.ne	408c98 <__fxstatat@plt+0x73c8>  // b.any
  408c8c:	add	w9, w10, w9
  408c90:	and	w9, w9, #0x3
  408c94:	str	w9, [x0, #24]
  408c98:	strb	wzr, [x0, #28]
  408c9c:	mov	w0, w8
  408ca0:	ret
  408ca4:	stp	x29, x30, [sp, #-16]!
  408ca8:	ldrb	w8, [x0, #28]
  408cac:	mov	x29, sp
  408cb0:	cbnz	w8, 408cfc <__fxstatat@plt+0x742c>
  408cb4:	ldp	w9, w8, [x0, #16]
  408cb8:	lsl	x10, x8, #2
  408cbc:	ldr	w8, [x0, x10]
  408cc0:	str	w9, [x0, x10]
  408cc4:	ldp	w9, w10, [x0, #20]
  408cc8:	cmp	w9, w10
  408ccc:	b.ne	408ce4 <__fxstatat@plt+0x7414>  // b.any
  408cd0:	mov	w9, #0x1                   	// #1
  408cd4:	strb	w9, [x0, #28]
  408cd8:	mov	w0, w8
  408cdc:	ldp	x29, x30, [sp], #16
  408ce0:	ret
  408ce4:	sub	w9, w9, #0x1
  408ce8:	and	w9, w9, #0x3
  408cec:	str	w9, [x0, #20]
  408cf0:	mov	w0, w8
  408cf4:	ldp	x29, x30, [sp], #16
  408cf8:	ret
  408cfc:	bl	401720 <abort@plt>
  408d00:	stp	x29, x30, [sp, #-16]!
  408d04:	mov	w0, #0xe                   	// #14
  408d08:	mov	x29, sp
  408d0c:	bl	401600 <nl_langinfo@plt>
  408d10:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  408d14:	add	x8, x8, #0x8be
  408d18:	cmp	x0, #0x0
  408d1c:	csel	x8, x8, x0, eq  // eq = none
  408d20:	ldrb	w9, [x8]
  408d24:	adrp	x10, 40a000 <__fxstatat@plt+0x8730>
  408d28:	add	x10, x10, #0x794
  408d2c:	cmp	w9, #0x0
  408d30:	csel	x0, x10, x8, eq  // eq = none
  408d34:	ldp	x29, x30, [sp], #16
  408d38:	ret
  408d3c:	sub	sp, sp, #0xe0
  408d40:	stp	x29, x30, [sp, #208]
  408d44:	add	x29, sp, #0xd0
  408d48:	stp	x3, x4, [x29, #-72]
  408d4c:	stp	x5, x6, [x29, #-56]
  408d50:	stur	x7, [x29, #-40]
  408d54:	stp	q1, q2, [sp, #16]
  408d58:	stp	q3, q4, [sp, #48]
  408d5c:	str	q0, [sp]
  408d60:	stp	q5, q6, [sp, #80]
  408d64:	str	q7, [sp, #112]
  408d68:	tbnz	w2, #6, 408d74 <__fxstatat@plt+0x74a4>
  408d6c:	mov	w3, wzr
  408d70:	b	408dcc <__fxstatat@plt+0x74fc>
  408d74:	mov	x9, #0xffffffffffffffd8    	// #-40
  408d78:	mov	x11, sp
  408d7c:	sub	x12, x29, #0x48
  408d80:	movk	x9, #0xff80, lsl #32
  408d84:	add	x10, x29, #0x10
  408d88:	mov	x8, #0xffffffffffffffd8    	// #-40
  408d8c:	add	x11, x11, #0x80
  408d90:	add	x12, x12, #0x28
  408d94:	stp	x11, x9, [x29, #-16]
  408d98:	stp	x10, x12, [x29, #-32]
  408d9c:	tbz	w8, #31, 408dbc <__fxstatat@plt+0x74ec>
  408da0:	add	w9, w8, #0x8
  408da4:	cmn	w8, #0x8
  408da8:	stur	w9, [x29, #-8]
  408dac:	b.gt	408dbc <__fxstatat@plt+0x74ec>
  408db0:	ldur	x9, [x29, #-24]
  408db4:	add	x8, x9, x8
  408db8:	b	408dc8 <__fxstatat@plt+0x74f8>
  408dbc:	ldur	x8, [x29, #-32]
  408dc0:	add	x9, x8, #0x8
  408dc4:	stur	x9, [x29, #-32]
  408dc8:	ldr	w3, [x8]
  408dcc:	bl	401870 <openat@plt>
  408dd0:	bl	408e68 <__fxstatat@plt+0x7598>
  408dd4:	ldp	x29, x30, [sp, #208]
  408dd8:	add	sp, sp, #0xe0
  408ddc:	ret
  408de0:	stp	x29, x30, [sp, #-48]!
  408de4:	mov	w8, #0x4900                	// #18688
  408de8:	movk	w8, #0x8, lsl #16
  408dec:	orr	w2, w2, w8
  408df0:	str	x21, [sp, #16]
  408df4:	stp	x20, x19, [sp, #32]
  408df8:	mov	x29, sp
  408dfc:	mov	x19, x3
  408e00:	bl	408d3c <__fxstatat@plt+0x746c>
  408e04:	tbnz	w0, #31, 408e28 <__fxstatat@plt+0x7558>
  408e08:	mov	w20, w0
  408e0c:	bl	401710 <fdopendir@plt>
  408e10:	cbz	x0, 408e3c <__fxstatat@plt+0x756c>
  408e14:	str	w20, [x19]
  408e18:	ldp	x20, x19, [sp, #32]
  408e1c:	ldr	x21, [sp, #16]
  408e20:	ldp	x29, x30, [sp], #48
  408e24:	ret
  408e28:	mov	x0, xzr
  408e2c:	ldp	x20, x19, [sp, #32]
  408e30:	ldr	x21, [sp, #16]
  408e34:	ldp	x29, x30, [sp], #48
  408e38:	ret
  408e3c:	bl	401890 <__errno_location@plt>
  408e40:	ldr	w21, [x0]
  408e44:	mov	x19, x0
  408e48:	mov	w0, w20
  408e4c:	bl	4016e0 <close@plt>
  408e50:	mov	x0, xzr
  408e54:	str	w21, [x19]
  408e58:	ldp	x20, x19, [sp, #32]
  408e5c:	ldr	x21, [sp, #16]
  408e60:	ldp	x29, x30, [sp], #48
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-48]!
  408e6c:	stp	x20, x19, [sp, #32]
  408e70:	mov	w19, w0
  408e74:	cmp	w0, #0x2
  408e78:	stp	x22, x21, [sp, #16]
  408e7c:	mov	x29, sp
  408e80:	b.hi	408ebc <__fxstatat@plt+0x75ec>  // b.pmore
  408e84:	mov	w0, w19
  408e88:	bl	4092f4 <__fxstatat@plt+0x7a24>
  408e8c:	mov	w20, w0
  408e90:	bl	401890 <__errno_location@plt>
  408e94:	ldr	w22, [x0]
  408e98:	mov	x21, x0
  408e9c:	mov	w0, w19
  408ea0:	bl	4016e0 <close@plt>
  408ea4:	str	w22, [x21]
  408ea8:	mov	w0, w20
  408eac:	ldp	x20, x19, [sp, #32]
  408eb0:	ldp	x22, x21, [sp, #16]
  408eb4:	ldp	x29, x30, [sp], #48
  408eb8:	ret
  408ebc:	mov	w0, w19
  408ec0:	ldp	x20, x19, [sp, #32]
  408ec4:	ldp	x22, x21, [sp, #16]
  408ec8:	ldp	x29, x30, [sp], #48
  408ecc:	ret
  408ed0:	stp	x29, x30, [sp, #-48]!
  408ed4:	str	x21, [sp, #16]
  408ed8:	stp	x20, x19, [sp, #32]
  408edc:	mov	x29, sp
  408ee0:	mov	x19, x0
  408ee4:	bl	4015e0 <fileno@plt>
  408ee8:	tbnz	w0, #31, 408f50 <__fxstatat@plt+0x7680>
  408eec:	mov	x0, x19
  408ef0:	bl	401840 <__freading@plt>
  408ef4:	cbz	w0, 408f14 <__fxstatat@plt+0x7644>
  408ef8:	mov	x0, x19
  408efc:	bl	4015e0 <fileno@plt>
  408f00:	mov	w2, #0x1                   	// #1
  408f04:	mov	x1, xzr
  408f08:	bl	4015c0 <lseek@plt>
  408f0c:	cmn	x0, #0x1
  408f10:	b.eq	408f50 <__fxstatat@plt+0x7680>  // b.none
  408f14:	mov	x0, x19
  408f18:	bl	409210 <__fxstatat@plt+0x7940>
  408f1c:	cbz	w0, 408f50 <__fxstatat@plt+0x7680>
  408f20:	bl	401890 <__errno_location@plt>
  408f24:	ldr	w21, [x0]
  408f28:	mov	x20, x0
  408f2c:	mov	x0, x19
  408f30:	bl	4015f0 <fclose@plt>
  408f34:	cbz	w21, 408f40 <__fxstatat@plt+0x7670>
  408f38:	mov	w0, #0xffffffff            	// #-1
  408f3c:	str	w21, [x20]
  408f40:	ldp	x20, x19, [sp, #32]
  408f44:	ldr	x21, [sp, #16]
  408f48:	ldp	x29, x30, [sp], #48
  408f4c:	ret
  408f50:	mov	x0, x19
  408f54:	ldp	x20, x19, [sp, #32]
  408f58:	ldr	x21, [sp, #16]
  408f5c:	ldp	x29, x30, [sp], #48
  408f60:	b	4015f0 <fclose@plt>
  408f64:	sub	sp, sp, #0x100
  408f68:	stp	x29, x30, [sp, #208]
  408f6c:	add	x29, sp, #0xd0
  408f70:	mov	x8, #0xffffffffffffffd0    	// #-48
  408f74:	mov	x9, sp
  408f78:	sub	x10, x29, #0x50
  408f7c:	stp	x20, x19, [sp, #240]
  408f80:	mov	w19, w0
  408f84:	movk	x8, #0xff80, lsl #32
  408f88:	add	x11, x29, #0x30
  408f8c:	cmp	w1, #0xb
  408f90:	add	x9, x9, #0x80
  408f94:	add	x10, x10, #0x30
  408f98:	stp	x22, x21, [sp, #224]
  408f9c:	stp	x2, x3, [x29, #-80]
  408fa0:	stp	x4, x5, [x29, #-64]
  408fa4:	stp	x6, x7, [x29, #-48]
  408fa8:	stp	q1, q2, [sp, #16]
  408fac:	stp	q3, q4, [sp, #48]
  408fb0:	str	q0, [sp]
  408fb4:	stp	q5, q6, [sp, #80]
  408fb8:	str	q7, [sp, #112]
  408fbc:	stp	x9, x8, [x29, #-16]
  408fc0:	stp	x11, x10, [x29, #-32]
  408fc4:	b.hi	409010 <__fxstatat@plt+0x7740>  // b.pmore
  408fc8:	mov	w8, #0x1                   	// #1
  408fcc:	lsl	w8, w8, w1
  408fd0:	mov	w9, #0x514                 	// #1300
  408fd4:	tst	w8, w9
  408fd8:	b.ne	409048 <__fxstatat@plt+0x7778>  // b.any
  408fdc:	mov	w9, #0xa0a                 	// #2570
  408fe0:	tst	w8, w9
  408fe4:	b.ne	40903c <__fxstatat@plt+0x776c>  // b.any
  408fe8:	cbnz	w1, 409010 <__fxstatat@plt+0x7740>
  408fec:	ldursw	x8, [x29, #-8]
  408ff0:	tbz	w8, #31, 4090f0 <__fxstatat@plt+0x7820>
  408ff4:	add	w9, w8, #0x8
  408ff8:	cmn	w8, #0x8
  408ffc:	stur	w9, [x29, #-8]
  409000:	b.gt	4090f0 <__fxstatat@plt+0x7820>
  409004:	ldur	x9, [x29, #-24]
  409008:	add	x8, x9, x8
  40900c:	b	4090fc <__fxstatat@plt+0x782c>
  409010:	sub	w8, w1, #0x400
  409014:	cmp	w8, #0xa
  409018:	b.hi	4090cc <__fxstatat@plt+0x77fc>  // b.pmore
  40901c:	mov	w9, #0x1                   	// #1
  409020:	lsl	w9, w9, w8
  409024:	mov	w10, #0x285                 	// #645
  409028:	tst	w9, w10
  40902c:	b.ne	409048 <__fxstatat@plt+0x7778>  // b.any
  409030:	mov	w10, #0x502                 	// #1282
  409034:	tst	w9, w10
  409038:	b.eq	4090a0 <__fxstatat@plt+0x77d0>  // b.none
  40903c:	mov	w0, w19
  409040:	bl	4017d0 <fcntl@plt>
  409044:	b	409084 <__fxstatat@plt+0x77b4>
  409048:	ldursw	x8, [x29, #-8]
  40904c:	tbz	w8, #31, 40906c <__fxstatat@plt+0x779c>
  409050:	add	w9, w8, #0x8
  409054:	cmn	w8, #0x8
  409058:	stur	w9, [x29, #-8]
  40905c:	b.gt	40906c <__fxstatat@plt+0x779c>
  409060:	ldur	x9, [x29, #-24]
  409064:	add	x8, x9, x8
  409068:	b	409078 <__fxstatat@plt+0x77a8>
  40906c:	ldur	x8, [x29, #-32]
  409070:	add	x9, x8, #0x8
  409074:	stur	x9, [x29, #-32]
  409078:	ldr	w2, [x8]
  40907c:	mov	w0, w19
  409080:	bl	4017d0 <fcntl@plt>
  409084:	mov	w20, w0
  409088:	mov	w0, w20
  40908c:	ldp	x20, x19, [sp, #240]
  409090:	ldp	x22, x21, [sp, #224]
  409094:	ldp	x29, x30, [sp, #208]
  409098:	add	sp, sp, #0x100
  40909c:	ret
  4090a0:	cmp	w8, #0x6
  4090a4:	b.ne	4090cc <__fxstatat@plt+0x77fc>  // b.any
  4090a8:	ldursw	x8, [x29, #-8]
  4090ac:	tbz	w8, #31, 40910c <__fxstatat@plt+0x783c>
  4090b0:	add	w9, w8, #0x8
  4090b4:	cmn	w8, #0x8
  4090b8:	stur	w9, [x29, #-8]
  4090bc:	b.gt	40910c <__fxstatat@plt+0x783c>
  4090c0:	ldur	x9, [x29, #-24]
  4090c4:	add	x8, x9, x8
  4090c8:	b	409118 <__fxstatat@plt+0x7848>
  4090cc:	ldursw	x8, [x29, #-8]
  4090d0:	tbz	w8, #31, 409178 <__fxstatat@plt+0x78a8>
  4090d4:	add	w9, w8, #0x8
  4090d8:	cmn	w8, #0x8
  4090dc:	stur	w9, [x29, #-8]
  4090e0:	b.gt	409178 <__fxstatat@plt+0x78a8>
  4090e4:	ldur	x9, [x29, #-24]
  4090e8:	add	x8, x9, x8
  4090ec:	b	409184 <__fxstatat@plt+0x78b4>
  4090f0:	ldur	x8, [x29, #-32]
  4090f4:	add	x9, x8, #0x8
  4090f8:	stur	x9, [x29, #-32]
  4090fc:	ldr	w2, [x8]
  409100:	mov	w0, w19
  409104:	mov	w1, wzr
  409108:	b	409080 <__fxstatat@plt+0x77b0>
  40910c:	ldur	x8, [x29, #-32]
  409110:	add	x9, x8, #0x8
  409114:	stur	x9, [x29, #-32]
  409118:	adrp	x22, 41b000 <__fxstatat@plt+0x19730>
  40911c:	ldr	w9, [x22, #1040]
  409120:	ldr	w21, [x8]
  409124:	tbnz	w9, #31, 4091a0 <__fxstatat@plt+0x78d0>
  409128:	mov	w1, #0x406                 	// #1030
  40912c:	mov	w0, w19
  409130:	mov	w2, w21
  409134:	bl	4017d0 <fcntl@plt>
  409138:	mov	w20, w0
  40913c:	tbz	w0, #31, 409194 <__fxstatat@plt+0x78c4>
  409140:	bl	401890 <__errno_location@plt>
  409144:	ldr	w8, [x0]
  409148:	cmp	w8, #0x16
  40914c:	b.ne	409194 <__fxstatat@plt+0x78c4>  // b.any
  409150:	mov	w0, w19
  409154:	mov	w1, wzr
  409158:	mov	w2, w21
  40915c:	bl	4017d0 <fcntl@plt>
  409160:	mov	w20, w0
  409164:	tbnz	w0, #31, 409088 <__fxstatat@plt+0x77b8>
  409168:	mov	w8, #0xffffffff            	// #-1
  40916c:	str	w8, [x22, #1040]
  409170:	mov	w8, #0x1                   	// #1
  409174:	b	4091c0 <__fxstatat@plt+0x78f0>
  409178:	ldur	x8, [x29, #-32]
  40917c:	add	x9, x8, #0x8
  409180:	stur	x9, [x29, #-32]
  409184:	ldr	x2, [x8]
  409188:	mov	w0, w19
  40918c:	bl	4017d0 <fcntl@plt>
  409190:	b	409084 <__fxstatat@plt+0x77b4>
  409194:	mov	w8, #0x1                   	// #1
  409198:	str	w8, [x22, #1040]
  40919c:	b	409088 <__fxstatat@plt+0x77b8>
  4091a0:	mov	w0, w19
  4091a4:	mov	w1, wzr
  4091a8:	mov	w2, w21
  4091ac:	bl	4017d0 <fcntl@plt>
  4091b0:	ldr	w8, [x22, #1040]
  4091b4:	mov	w20, w0
  4091b8:	cmn	w8, #0x1
  4091bc:	cset	w8, eq  // eq = none
  4091c0:	cbz	w8, 409088 <__fxstatat@plt+0x77b8>
  4091c4:	tbnz	w20, #31, 409088 <__fxstatat@plt+0x77b8>
  4091c8:	mov	w1, #0x1                   	// #1
  4091cc:	mov	w0, w20
  4091d0:	bl	4017d0 <fcntl@plt>
  4091d4:	tbnz	w0, #31, 4091f0 <__fxstatat@plt+0x7920>
  4091d8:	orr	w2, w0, #0x1
  4091dc:	mov	w1, #0x2                   	// #2
  4091e0:	mov	w0, w20
  4091e4:	bl	4017d0 <fcntl@plt>
  4091e8:	cmn	w0, #0x1
  4091ec:	b.ne	409088 <__fxstatat@plt+0x77b8>  // b.any
  4091f0:	bl	401890 <__errno_location@plt>
  4091f4:	ldr	w21, [x0]
  4091f8:	mov	x19, x0
  4091fc:	mov	w0, w20
  409200:	bl	4016e0 <close@plt>
  409204:	str	w21, [x19]
  409208:	mov	w20, #0xffffffff            	// #-1
  40920c:	b	409088 <__fxstatat@plt+0x77b8>
  409210:	stp	x29, x30, [sp, #-32]!
  409214:	str	x19, [sp, #16]
  409218:	mov	x19, x0
  40921c:	mov	x29, sp
  409220:	cbz	x0, 409248 <__fxstatat@plt+0x7978>
  409224:	mov	x0, x19
  409228:	bl	401840 <__freading@plt>
  40922c:	cbz	w0, 409248 <__fxstatat@plt+0x7978>
  409230:	ldrb	w8, [x19, #1]
  409234:	tbz	w8, #0, 409248 <__fxstatat@plt+0x7978>
  409238:	mov	w2, #0x1                   	// #1
  40923c:	mov	x0, x19
  409240:	mov	x1, xzr
  409244:	bl	409258 <__fxstatat@plt+0x7988>
  409248:	mov	x0, x19
  40924c:	ldr	x19, [sp, #16]
  409250:	ldp	x29, x30, [sp], #32
  409254:	b	4017e0 <fflush@plt>
  409258:	stp	x29, x30, [sp, #-48]!
  40925c:	str	x21, [sp, #16]
  409260:	stp	x20, x19, [sp, #32]
  409264:	ldp	x9, x8, [x0, #8]
  409268:	mov	w20, w2
  40926c:	mov	x19, x0
  409270:	mov	x21, x1
  409274:	cmp	x8, x9
  409278:	mov	x29, sp
  40927c:	b.ne	409294 <__fxstatat@plt+0x79c4>  // b.any
  409280:	ldp	x9, x8, [x19, #32]
  409284:	cmp	x8, x9
  409288:	b.ne	409294 <__fxstatat@plt+0x79c4>  // b.any
  40928c:	ldr	x8, [x19, #72]
  409290:	cbz	x8, 4092b0 <__fxstatat@plt+0x79e0>
  409294:	mov	x0, x19
  409298:	mov	x1, x21
  40929c:	mov	w2, w20
  4092a0:	ldp	x20, x19, [sp, #32]
  4092a4:	ldr	x21, [sp, #16]
  4092a8:	ldp	x29, x30, [sp], #48
  4092ac:	b	401790 <fseeko@plt>
  4092b0:	mov	x0, x19
  4092b4:	bl	4015e0 <fileno@plt>
  4092b8:	mov	x1, x21
  4092bc:	mov	w2, w20
  4092c0:	bl	4015c0 <lseek@plt>
  4092c4:	cmn	x0, #0x1
  4092c8:	b.eq	4092e4 <__fxstatat@plt+0x7a14>  // b.none
  4092cc:	ldr	w9, [x19]
  4092d0:	mov	x8, x0
  4092d4:	mov	w0, wzr
  4092d8:	str	x8, [x19, #144]
  4092dc:	and	w9, w9, #0xffffffef
  4092e0:	str	w9, [x19]
  4092e4:	ldp	x20, x19, [sp, #32]
  4092e8:	ldr	x21, [sp, #16]
  4092ec:	ldp	x29, x30, [sp], #48
  4092f0:	ret
  4092f4:	mov	w2, #0x3                   	// #3
  4092f8:	mov	w1, wzr
  4092fc:	b	408f64 <__fxstatat@plt+0x7694>
  409300:	stp	x29, x30, [sp, #-64]!
  409304:	mov	x29, sp
  409308:	stp	x19, x20, [sp, #16]
  40930c:	adrp	x20, 41a000 <__fxstatat@plt+0x18730>
  409310:	add	x20, x20, #0xdf0
  409314:	stp	x21, x22, [sp, #32]
  409318:	adrp	x21, 41a000 <__fxstatat@plt+0x18730>
  40931c:	add	x21, x21, #0xde8
  409320:	sub	x20, x20, x21
  409324:	mov	w22, w0
  409328:	stp	x23, x24, [sp, #48]
  40932c:	mov	x23, x1
  409330:	mov	x24, x2
  409334:	bl	4014e8 <mbrtowc@plt-0x38>
  409338:	cmp	xzr, x20, asr #3
  40933c:	b.eq	409368 <__fxstatat@plt+0x7a98>  // b.none
  409340:	asr	x20, x20, #3
  409344:	mov	x19, #0x0                   	// #0
  409348:	ldr	x3, [x21, x19, lsl #3]
  40934c:	mov	x2, x24
  409350:	add	x19, x19, #0x1
  409354:	mov	x1, x23
  409358:	mov	w0, w22
  40935c:	blr	x3
  409360:	cmp	x20, x19
  409364:	b.ne	409348 <__fxstatat@plt+0x7a78>  // b.any
  409368:	ldp	x19, x20, [sp, #16]
  40936c:	ldp	x21, x22, [sp, #32]
  409370:	ldp	x23, x24, [sp, #48]
  409374:	ldp	x29, x30, [sp], #64
  409378:	ret
  40937c:	nop
  409380:	ret
  409384:	nop
  409388:	adrp	x2, 41b000 <__fxstatat@plt+0x19730>
  40938c:	mov	x1, #0x0                   	// #0
  409390:	ldr	x2, [x2, #488]
  409394:	b	4015a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409398 <.fini>:
  409398:	stp	x29, x30, [sp, #-16]!
  40939c:	mov	x29, sp
  4093a0:	ldp	x29, x30, [sp], #16
  4093a4:	ret
