

================================================================
== Vitis HLS Report for 'needwun_Pipeline_trace'
================================================================
* Date:           Sat Apr  5 08:32:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.943 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- trace   |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_str_idx = alloca i32 1"   --->   Operation 6 'alloca' 'a_str_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_idx = alloca i32 1"   --->   Operation 7 'alloca' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_idx = alloca i32 1"   --->   Operation 8 'alloca' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ptr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 128, i32 %a_idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 15 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 128, i32 %b_idx"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %a_str_idx"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_idx_1 = load i32 %b_idx" [nw.c:63]   --->   Operation 18 'load' 'b_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_idx_1 = load i32 %a_idx"   --->   Operation 19 'load' 'a_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp_sgt  i32 %a_idx_1, i32 0" [nw.c:62]   --->   Operation 20 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln62_1 = icmp_sgt  i32 %b_idx_1, i32 0" [nw.c:62]   --->   Operation 21 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.12ns)   --->   "%or_ln62 = or i1 %icmp_ln62, i1 %icmp_ln62_1" [nw.c:62]   --->   Operation 22 'or' 'or_ln62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %or_ln62, void %pad_a.exitStub, void %while.body" [nw.c:62]   --->   Operation 23 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %a_idx_1"   --->   Operation 24 'trunc' 'empty_16' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %b_idx_1" [nw.c:63]   --->   Operation 25 'trunc' 'empty_17' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %b_idx_1" [nw.c:63]   --->   Operation 26 'trunc' 'trunc_ln63' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln63, i7 0" [nw.c:63]   --->   Operation 27 'bitconcatenate' 'shl_ln1' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1 = add i15 %empty_16, i15 %empty_17" [nw.c:64]   --->   Operation 28 'add' 'add_ln64_1' <Predicate = (or_ln62)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i15 %add_ln64_1, i15 %shl_ln1" [nw.c:64]   --->   Operation 29 'add' 'add_ln64' <Predicate = (or_ln62)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i15 %add_ln64" [nw.c:64]   --->   Operation 30 'zext' 'zext_ln64' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i8 %ptr, i64 0, i64 %zext_ln64" [nw.c:64]   --->   Operation 31 'getelementptr' 'ptr_addr' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.24ns)   --->   "%ptr_load = load i15 %ptr_addr" [nw.c:64]   --->   Operation 32 'load' 'ptr_load' <Predicate = (or_ln62)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16641> <RAM>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%b_str_idx = load i64 %a_str_idx"   --->   Operation 33 'load' 'b_str_idx' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = trunc i64 %b_str_idx"   --->   Operation 34 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.14ns)   --->   "%add_ln66 = add i64 %b_str_idx, i64 1" [nw.c:66]   --->   Operation 36 'add' 'add_ln66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [nw.c:63]   --->   Operation 37 'specloopname' 'specloopname_ln63' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.24ns)   --->   "%ptr_load = load i15 %ptr_addr" [nw.c:64]   --->   Operation 38 'load' 'ptr_load' <Predicate = (or_ln62)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16641> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx" [nw.c:71]   --->   Operation 39 'getelementptr' 'alignedA_addr' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx" [nw.c:72]   --->   Operation 40 'getelementptr' 'alignedB_addr' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.34ns)   --->   "%switch_ln64 = switch i8 %ptr_load, void %if.else121, i8 92, void %if.then90, i8 60, void %if.then110" [nw.c:64]   --->   Operation 41 'switch' 'switch_ln64' <Predicate = (or_ln62)> <Delay = 0.34>
ST_3 : Operation 42 [1/1] (0.88ns)   --->   "%a_idx_3 = add i32 %a_idx_1, i32 4294967295" [nw.c:71]   --->   Operation 42 'add' 'a_idx_3' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %a_idx_3" [nw.c:71]   --->   Operation 43 'zext' 'zext_ln71' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%SEQA_addr_1 = getelementptr i8 %SEQA, i64 0, i64 %zext_ln71" [nw.c:71]   --->   Operation 44 'getelementptr' 'SEQA_addr_1' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.56ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [nw.c:71]   --->   Operation 45 'load' 'SEQA_load_1' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 46 [1/1] (0.62ns)   --->   "%store_ln72 = store i8 45, i8 %alignedB_addr" [nw.c:72]   --->   Operation 46 'store' 'store_ln72' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/1] (0.41ns)   --->   "%store_ln74 = store i32 %a_idx_3, i32 %a_idx" [nw.c:74]   --->   Operation 47 'store' 'store_ln74' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.41>
ST_3 : Operation 48 [1/1] (0.88ns)   --->   "%a_idx_2 = add i32 %a_idx_1, i32 4294967295" [nw.c:65]   --->   Operation 48 'add' 'a_idx_2' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %a_idx_2" [nw.c:65]   --->   Operation 49 'zext' 'zext_ln65' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%SEQA_addr = getelementptr i8 %SEQA, i64 0, i64 %zext_ln65" [nw.c:65]   --->   Operation 50 'getelementptr' 'SEQA_addr' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.56ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [nw.c:65]   --->   Operation 51 'load' 'SEQA_load' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 52 [1/1] (0.88ns)   --->   "%b_idx_3 = add i32 %b_idx_1, i32 4294967295" [nw.c:66]   --->   Operation 52 'add' 'b_idx_3' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %b_idx_3" [nw.c:66]   --->   Operation 53 'zext' 'zext_ln66' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%SEQB_addr_1 = getelementptr i8 %SEQB, i64 0, i64 %zext_ln66" [nw.c:66]   --->   Operation 54 'getelementptr' 'SEQB_addr_1' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (0.56ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [nw.c:66]   --->   Operation 55 'load' 'SEQB_load_1' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 56 [1/1] (0.41ns)   --->   "%store_ln69 = store i32 %a_idx_2, i32 %a_idx" [nw.c:69]   --->   Operation 56 'store' 'store_ln69' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.41>
ST_3 : Operation 57 [1/1] (0.41ns)   --->   "%store_ln69 = store i32 %b_idx_3, i32 %b_idx" [nw.c:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.41>
ST_3 : Operation 58 [1/1] (0.62ns)   --->   "%store_ln76 = store i8 45, i8 %alignedA_addr" [nw.c:76]   --->   Operation 58 'store' 'store_ln76' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 59 [1/1] (0.88ns)   --->   "%b_idx_2 = add i32 %b_idx_1, i32 4294967295" [nw.c:77]   --->   Operation 59 'add' 'b_idx_2' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i32 %b_idx_2" [nw.c:77]   --->   Operation 60 'zext' 'zext_ln77' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%SEQB_addr = getelementptr i8 %SEQB, i64 0, i64 %zext_ln77" [nw.c:77]   --->   Operation 61 'getelementptr' 'SEQB_addr' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.56ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [nw.c:77]   --->   Operation 62 'load' 'SEQB_load' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 63 [1/1] (0.41ns)   --->   "%store_ln77 = store i32 %b_idx_2, i32 %b_idx" [nw.c:77]   --->   Operation 63 'store' 'store_ln77' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.41>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln62 = store i64 %add_ln66, i64 %a_str_idx" [nw.c:62]   --->   Operation 64 'store' 'store_ln62' <Predicate = (or_ln62)> <Delay = 0.38>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln62 = br void %while.cond" [nw.c:62]   --->   Operation 65 'br' 'br_ln62' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_str_idx_2_out, i32 %empty"   --->   Operation 77 'write' 'write_ln0' <Predicate = (!or_ln62)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!or_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 66 [1/2] (0.56ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [nw.c:71]   --->   Operation 66 'load' 'SEQA_load_1' <Predicate = (ptr_load == 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 67 [1/1] (0.62ns)   --->   "%store_ln71 = store i8 %SEQA_load_1, i8 %alignedA_addr" [nw.c:71]   --->   Operation 67 'store' 'store_ln71' <Predicate = (ptr_load == 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln74 = br void %if.end133" [nw.c:74]   --->   Operation 68 'br' 'br_ln74' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.56ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [nw.c:65]   --->   Operation 69 'load' 'SEQA_load' <Predicate = (ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 70 [1/1] (0.62ns)   --->   "%store_ln65 = store i8 %SEQA_load, i8 %alignedA_addr" [nw.c:65]   --->   Operation 70 'store' 'store_ln65' <Predicate = (ptr_load == 92)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 71 [1/2] (0.56ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [nw.c:66]   --->   Operation 71 'load' 'SEQB_load_1' <Predicate = (ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 72 [1/1] (0.62ns)   --->   "%store_ln66 = store i8 %SEQB_load_1, i8 %alignedB_addr" [nw.c:66]   --->   Operation 72 'store' 'store_ln66' <Predicate = (ptr_load == 92)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln69 = br void %if.end133" [nw.c:69]   --->   Operation 73 'br' 'br_ln69' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.56ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [nw.c:77]   --->   Operation 74 'load' 'SEQB_load' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 75 [1/1] (0.62ns)   --->   "%store_ln77 = store i8 %SEQB_load, i8 %alignedB_addr" [nw.c:77]   --->   Operation 75 'store' 'store_ln77' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end133"   --->   Operation 76 'br' 'br_ln0' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.42ns
The critical path consists of the following:
	'alloca' operation ('a_idx') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 128 on local variable 'a_idx' [15]  (0.42 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'load' operation ('b_idx', nw.c:63) on local variable 'b_idx' [21]  (0 ns)
	'add' operation ('add_ln64_1', nw.c:64) [36]  (0 ns)
	'add' operation ('add_ln64', nw.c:64) [37]  (0.695 ns)
	'getelementptr' operation ('ptr_addr', nw.c:64) [39]  (0 ns)
	'load' operation ('ptr_load', nw.c:64) on array 'ptr' [40]  (1.25 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'load' operation ('ptr_load', nw.c:64) on array 'ptr' [40]  (1.25 ns)
	blocking operation 0.626 ns on control path)

 <State 4>: 1.19ns
The critical path consists of the following:
	'load' operation ('SEQA_load_1', nw.c:71) on array 'SEQA' [48]  (0.569 ns)
	'store' operation ('store_ln71', nw.c:71) of variable 'SEQA_load_1', nw.c:71 on array 'alignedA' [49]  (0.626 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
