

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Inserting delays in RTL</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Inserting delays in RTL">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Inserting delays in RTL" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="InsertingdelaysinRTL"
		  data-hnd-context="351"
		  data-hnd-title="Inserting delays in RTL"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="InterfacesandstructuresinRTL.html" title="Interfaces and structures in RTL" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="HierarchicalDecode.html" title="Hierarchical Decode" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Inserting delays in RTL</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">This application note explains various properties used at block/register level and the flexibility provided by inserting delays in read-back path and address decode logic in the IDesignSpec™ generated RTL.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The main advantage of introducing delay at various stages is to meet timing in case when the number of registers is large, and the clock frequency is high.</span></p>
<p class="rvps2"><span class="rvts14">This application note discusses delay properties in read back (rb_valid_stages and rb_data_satges). The reason for having two properties instead of one is to provide the user more flexibility. For instance, if we delay the data by 2 and valid by 1. Then the initiator will get a valid one clock cycle before the data, this can be used to get ready for receiving the read-back data.</span><br/><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">Delay in the address decode logic (addr_decode_stages, wr_stb_stages, rd_stb_stages) have also been explained. To know more about these properties, </span><a class="rvts23" href="RTLProperties.html#rb_data">please refer</a><span class="rvts14"> RTL Properties.</span><br/><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The block diagram for proprietary interface and a standard bus interface are illustrated and explained below.</span></p>
<p class="rvps127"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts15">Proprietary Interface without inserting delays</span></p>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts14">All registers in the address map typically have two sides for access, a software initiated register access and a hardware initated regiter access. &nbsp;</span><br/><span class="rvts14">We can read and write from the software-initiated register access using proprietary interface (Agnisys® proprietary interface for read/write).&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">We can read and write from Hardware initiated register access – wherein address is provided by proprietary interface and control signal is provided by hardware side which results in Decode Logic. With help of this decode logic, we write/read onto the register.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">If there is an external component (memory or user defined register) an external interface is provided.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 635px; height : 512px; padding : 1px;" src="lib/NewItem2244.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts14"></span><br/><span class="rvts26">Figure 1: Block Diagram for proprietary interface&nbsp;</span><br/><span class="rvts14"></span><br/><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts15">Standard Bus Interface without inserting delays</span><br/><span class="rvts392"></span><br/><span class="rvts14">The only difference in the Standard Bus Interface is, we can read and write from the software-initiated register access using Standard bus interface and widget which converts the interface to our desired proprietary interface (Agnisys® proprietary interface for read/write). Rest the entire functionality is same as the proprietary interface.</span><br/><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<p class="rvps3"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 646px; height : 494px; padding : 1px;" src="lib/NewItem2245.png"></p>
<p class="rvps3"><span class="rvts395"><br/></span></p>
<p class="rvps3"><span class="rvts26">Figure 2 - Block Diagram for standard bus interface&nbsp;</span><br/><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">The block diagram for proprietary interface and a standard bus interface after inserting delay are illustrated and explained below.</span></li>
</ul>
<p class="rvps2"><span class="rvts395"></span><br/><span class="rvts15">Proprietary Interface after inserting delays</span></p>
<p class="rvps2"><span class="rvts395"><br/></span></p>
<p class="rvps2"><span class="rvts14">As illustrated in figure 3 and 4, we have inserted delay in the decode logic using Properties (rb_valid_stages and rb_data_satges) and (addr_decode_stages, wr_stb_stages, rd_stb_stages) &nbsp;which must be used together else there might be a risk of losing data.</span></p>
<p class="rvps2"><span class="rvts14"></span><br/><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 602px; height : 474px; padding : 1px;" src="lib/NewItem2246.png"></p>
<p class="rvps3"><span class="rvts26"><br/></span></p>
<p class="rvps3"><span class="rvts26">Figure 3 - Block Diagram for proprietary interface after inserting delay &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"></span><br/><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Standard Bus Interface after inserting delays</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 624px; height : 453px; padding : 1px;" src="lib/NewItem2247.png"><br/><span class="rvts15"></span><br/><span class="rvts14"></span><br/><span class="rvts26">Figure 4 - Block Diagram for Standard Bus Interface after inserting delay</span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<p class="rvps2"><a name="Properties_and_bus_interfaces"></a><span class="rvts15">Properties and Bus Interfaces</span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">The table depicted below demonstrates different combinations and overlaps between various properties in case of proprietary bus and standard bus interface.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"></span><br/><span class="rvts533">Note -&nbsp;</span></p>
<p class="rvps2"><span class="rvts533">Properties (rb_valid_stages and rb_data_satges) must be used together to maintain synchronization. Similarly, properties (addr_decode_stages,wr_stb_stages,rd_stb_stages) must be used together.</span><br/><span class="rvts26"><br/></span></p>
<p class="rvps538"><img alt="" style="padding : 1px;" src="lib/NewItem2248.png"></p>
<p class="rvps96"><span class="rvts521"><br/></span></p>
<p class="rvps3"><span class="rvts26">Table 1 - Various Properties inserting delay stages</span></p>
<p class="rvps2"><span class="rvts500"><br/></span></p>
<p class="rvps2"><span class="rvts26">Note -</span></p>
<p class="rvps2"><span class="rvts128">“rb_valid_stages” and “rb_data_stages” are now supported for AMBA3AHBLITE and APB Bus (Version 7.4.0.0 onwards)</span><br/><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">Different combinations of IDS properties which can be incorporated are:</span></li>
</ul>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Scenario 1&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"></span><br/><span class="rvts14">addr_decode_stages used with wr_stb_stages and rd_stb_stages</span></p>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/addr_dec/addr_dec.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/addr_dec/addr_dec.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/addr_dec/addr_dec.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/addr_dec/addr_dec.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts392"></span><br/><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps538"><img alt="" style="width : 771px; height : 166px; padding : 1px;" src="lib/NewItem4790.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps538"><span class="rvts209"><br/></span></p>
<p class="rvps538"><img alt="" style="width : 833px; height : 134px; padding : 1px;" src="lib/NewItem4839.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts483">property addr_decode_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts483">property rd_stb_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts483">property wr_stb_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts483">addrmap Block1 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;</span><span class="rvts1265">addr_decode_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;</span><span class="rvts1265">rd_stb_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;</span><span class="rvts1265">wr_stb_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;reg Reg1 &nbsp;{</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp;}Fld[31:0] = 32'h0 ; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;};</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;Reg1 Reg1;</span></p>
   <p class="rvps225"><span class="rvts483">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps96"><span class="rvts209"><br/></span></p>
<p class="rvps6"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Code for addr_decode_stages</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">assign Reg1_wr_valid = Reg1_decode &amp;&amp; Reg1_wr_stb1;</span></p>
   <p class="rvps225"><span class="rvts445">assign Reg1_rd_valid = Reg1_decode &amp;&amp; Reg1_rd_stb1; &nbsp;// addr_decode_stages</span></p>
   <p class="rvps225"><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps225"><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps225"><span class="rvts446">// Decode Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode1 &lt;= 1'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode &lt;= 1'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode1 &lt;= Reg1_decode0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode &lt;= Reg1_decode1;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14"></span><br/><span class="rvts15">Generated Code rd_stb_stages</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts385">/</span><span class="rvts446">/ rd_stb Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb0 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb1 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb0 &lt;= rd_stb;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb1 &lt;= Reg1_rd_stb0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356"></span><br/><span class="rvts15">Generated Code wr_stb_stages</span><br/><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts446">// wr_stb Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb0 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb1 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb0 &lt;= wr_stb;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb1 &lt;= Reg1_wr_stb0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><br/><span class="rvts15"></span><br/><span class="rvts15">Scenario 2</span></p>
<p class="rvps2"><span class="rvts15"></span><br/><span class="rvts14">rb_data_stages used with AHB, AXI for rb_valid_stages and rb_data_stages</span><span class="rvts15">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts392"></span><br/><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps538"><img alt="" style="width : 617px; height : 179px; padding : 1px;" src="lib/NewItem4791.png"></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps538"><span class="rvts209"><br/></span></p>
<p class="rvps538"><img alt="" style="width : 809px; height : 112px; padding : 1px;" src="lib/NewItem4840.png"></p>
<p class="rvps6"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps96"><span class="rvts209"><br/></span></p>
<div class="rvps96">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts1298">property rb_valid_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts1298">property rb_data_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts1298">addrmap Block2 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;</span><span class="rvts1299">rb_valid_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts1299">&nbsp; &nbsp;rb_data_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;reg Reg3 &nbsp;{</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;}Fld[31:0] = 32'h0 ; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;};</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;Reg3 Reg3;</span></p>
   <p class="rvps225"><span class="rvts1298">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts483"><br/></span></p>
<p class="rvps6"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Code for rb_data_stages</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">assign rd_data0 = Reg3_rd_data | Reg4_rd_data;</span></p>
   <p class="rvps225"><span class="rvts445"><br/></span></p>
   <p class="rvps225"><span class="rvts445">assign error = 0;</span></p>
   <p class="rvps225"><span class="rvts445"><br/></span></p>
   <p class="rvps225"><span class="rvts445">always @ (posedge clk)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp;if (!reset_l)</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; begin</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp;rd_data1 &lt;='b0;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp;rd_data &lt;= 'b0;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp;end</span></p>
   <p class="rvps230"><span class="rvts445">else</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rd_data1 &lt;= rd_data0;&nbsp;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rd_data &lt;- rd_data1;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; end //always clk</span><span class="rvts303"> &nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Generated Code for rb_valid_stages</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps6">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">always @ (posedge clk)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; begin</span></p>
   <p class="rvps230"><span class="rvts445">if (!reset_l)</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rd_data_vld1 &lt;='b0;&nbsp;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rd_data_vld &lt;= 'b0;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps230"><span class="rvts445">else</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rd_data_vld1 &lt;= rd_data_vld0;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rd_data_vld &lt;= rd_data_vld1;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp;end &nbsp;//always clk</span></p>
   <p class="rvps225"><span class="rvts445"><br/></span></p>
   <p class="rvps225"><span class="rvts445">assign request = 1'b1;</span></p>
   <p class="rvps225"><span class="rvts445">assign rd_data_vld0 = rd_stb;</span></p>
   <p class="rvps225"><span class="rvts445">assign rd_wait = 1'b1;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps128"><span class="rvts186">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Scenario 3</span></p>
<p class="rvps2"><span class="rvts15"></span><br/><span class="rvts14">When other buses selected except AXI and AHB</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rb_data_stages/rb_data_stages.rdl">SystemRDL</a><br/><span class="rvts15"></span><br/><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps128"><img alt="" style="width : 685px; height : 199px; padding : 1px;" src="lib/NewItem4792.png"></p>
<p class="rvps128"><span class="rvts209"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps538"><span class="rvts209"><br/></span></p>
<p class="rvps128"><img alt="" style="width : 758px; height : 107px; padding : 1px;" src="lib/NewItem4841.png"></p>
<p class="rvps128"><span class="rvts186"><br/></span></p>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps96"><span class="rvts209"><br/></span></p>
<div class="rvps96">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts1298">property rb_data_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts1298"><br/></span></p>
   <p class="rvps225"><span class="rvts1298">addrmap Block2 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;</span><span class="rvts1299">rb_data_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;reg Reg3 &nbsp;{</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;}Fld[31:0] = 32'h0 ; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;};</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;Reg3 Reg3;</span></p>
   <p class="rvps225"><span class="rvts1298">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts483"><br/></span></p>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Code for rb_data_stages</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">assign rd_data0 = Reg3_rd_data | Reg4_rd_data;</span></p>
   <p class="rvps225"><span class="rvts445"><br/></span></p>
   <p class="rvps225"><span class="rvts445">assign error = 0;</span></p>
   <p class="rvps225"><span class="rvts445"><br/></span></p>
   <p class="rvps225"><span class="rvts445">always @ (posedge clk)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; begin</span></p>
   <p class="rvps230"><span class="rvts445">if (!reset_l)</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; begin</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp;rd_data1 &lt;='b0;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp;rd_data &lt;= 'b0;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; end</span></p>
   <p class="rvps230"><span class="rvts445">else</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; begin</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; rd_data1 &lt;= rd_data0;&nbsp;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; &nbsp; rd_data &lt;- rd_data1;</span></p>
   <p class="rvps230"><span class="rvts445">&nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;end //always clk&nbsp;</span><span class="rvts14"> &nbsp;&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps100"><span class="rvts186"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts15">Scenarios</span></li>
</ul>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<p class="rvps6"><span class="rvts14">This section describes the future scenarios to be implemented where in we can read and write independently.</span><span class="rvts26">&nbsp;</span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2260.png"></p>
<p class="rvps3"><span class="rvts26"><br/></span></p>
<p class="rvps3"><span class="rvts533">Table 2: Proposed Scenario</span></p>
<p class="rvps3"><span class="rvts26"><br/></span></p>
<p class="rvps2"><span class="rvts15">Scenario 1</span></p>
<p class="rvps2"><span class="rvts15"></span><br/><span class="rvts14">addr_decode_stages with wr_stb_stages</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/propertieswr_stb_stageswr_stb_stages.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wr_stb_stages/wr_stb_stages.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wr_stb_stages/wr_stb_stages.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wr_stb_stages/wr_stb_stages.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"></span><br/><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 603px; height : 186px; padding : 1px;" src="lib/NewItem4793.png"></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps538"><span class="rvts209"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 815px; height : 115px; padding : 1px;" src="lib/NewItem4842.png"></p>
<p class="rvps100"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps96"><span class="rvts209"><br/></span></p>
<div class="rvps96">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts1298">property addr_decode_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts1298">property wr_stb_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts1298"><br/></span></p>
   <p class="rvps225"><span class="rvts1298">addrmap Block1 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;</span><span class="rvts1299">addr_decode_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts1299">&nbsp; &nbsp;wr_stb_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;reg Reg1 {</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;}Fld[31:0] = 32'h0 ; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;};</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;Reg1 Reg1;</span></p>
   <p class="rvps225"><span class="rvts1298">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Code for addr_decode_stages</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">assign Reg1_wr_valid = Reg1_decode &amp;&amp; Reg1_wr_stb1;</span></p>
   <p class="rvps225"><span class="rvts445">assign Reg1_rd_valid = Reg1_decode &amp;&amp; Reg1_rd_stb1;</span></p>
   <p class="rvps225"><span class="rvts445"><br/></span></p>
   <p class="rvps225"><span class="rvts445">// Decode Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode1 &lt;= 1'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode &lt;= 1'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode1 &lt;= Reg1_decode0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode &lt;= Reg1_decode1;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; end //end always &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Code for wr_stb_stages</span></p>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">// wr_stb Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb0 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb1 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb0 &lt;= wr_stb;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_stb1 &lt;= Reg1_wr_stb0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">Scenario 2</span></p>
<p class="rvps161"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">addr_decode_stages with rd_stb_stages</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rd_stb_stages/rd_stb_stages.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rd_stb_stages/rd_stb_stages.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rd_stb_stages/rd_stb_stages.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rd_stb_stages/rd_stb_stages.rdl">SystemRDL</a><br/><span class="rvts15"></span><br/><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 689px; height : 211px; padding : 1px;" src="lib/NewItem4794.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps538"><span class="rvts209"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 807px; height : 112px; padding : 1px;" src="lib/NewItem4843.png"></p>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps96"><span class="rvts209"><br/></span></p>
<div class="rvps96">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts1298">property addr_decode_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts1298">property rb_stb_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts1298"><br/></span></p>
   <p class="rvps225"><span class="rvts1298">addrmap Block1 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;</span><span class="rvts1299">addr_decode_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts1300">&nbsp; &nbsp;</span><span class="rvts1299">rb_stb_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;reg Reg1 {</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp; &nbsp;}Fld[31:0] = 32'h0 ; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;};</span></p>
   <p class="rvps225"><span class="rvts1298">&nbsp; &nbsp;Reg1 Reg1;</span></p>
   <p class="rvps225"><span class="rvts1298">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Code for rd_stb_stages</span></p>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">// rd_stb Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb0 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb1 &lt;= 'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb0 &lt;= rd_stb;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_stb1 &lt;= Reg1_rd_stb0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><br/><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Code for addr_decode_stages</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">assign Reg1_wr_valid = Reg1_decode &amp;&amp; Reg1_wr_stb1;</span></p>
   <p class="rvps225"><span class="rvts445">assign Reg1_rd_valid = Reg1_decode &amp;&amp; Reg1_rd_stb1;</span></p>
   <p class="rvps225"><span class="rvts445"><br/></span></p>
   <p class="rvps225"><span class="rvts445">// Decode Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode1 &lt;= 1'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode &lt;= 1'b0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode1 &lt;= Reg1_decode0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_decode &lt;= Reg1_decode1;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp; &nbsp; end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"></span><br/><span class="rvts16"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><a name="out_enb"></a><span class="rvts20">out_enb_stages</span></li>
</ul>
<p class="rvps2"><span class="rvts1187"><br/></span></p>
<p class="rvps2"><span class="rvts14">This property increases the clock cycle assignment for the value of &lt;reg_name&gt;_wr_valid to &lt;reg_name&gt;_enb. Already Supported in VHDL and need to support in Verilog.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/out_enb_stages/out_enb_stages.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/out_enb_stages/out_enb_stages.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/out_enb_stages/out_enb_stages.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/out_enb_stages/out_enb_stages.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 658px; height : 189px; padding : 1px;" src="lib/NewItem4795.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps538"><span class="rvts209"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 704px; height : 114px; padding : 1px;" src="lib/NewItem4844.png"></p>
<p class="rvps144"><span class="rvts483"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps96"><span class="rvts209"><br/></span></p>
<div class="rvps96">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts483">property out_enb_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts483"><br/></span></p>
   <p class="rvps225"><span class="rvts483">addrmap block_name {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;</span><span class="rvts1265">out_enb_stages = 4;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;reg reg_name {</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp; &nbsp;}F1[31:0] = 32'h2; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;};</span></p>
   <p class="rvps225"><span class="rvts483">&nbsp; &nbsp;reg_name reg_name;</span></p>
   <p class="rvps225"><span class="rvts483">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Code for out_enb_stages</span></p>
<p class="rvps6"><span class="rvts351"><br/></span></p>
<div class="rvps6">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps6"><span class="rvts356">module block_name_IDS(</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG_NAME PORT SIGNAL</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; reg_name_enb,</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; reg_name_F1_in,</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; reg_name_F1_in_enb,</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; reg_name_F1_r,</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps6"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> reg_name_temp;</span></p>
   <p class="rvps6"><span class="rvts385">&nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> reg&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp0;</span></p>
   <p class="rvps6"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp1;</span></p>
   <p class="rvps6"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp2;</span></p>
   <p class="rvps6"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; apb_widget #(.addr_width(addr_width), .bus_width(bus_width)) apb(</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pclk(pclk),</span></p>
   <p class="rvps6"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps6"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps6"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; assign reg_name_wr_valid = reg_name_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; assign reg_name_rd_valid = reg_name_decode &amp;&amp; rd_stb;</span></p>
   <p class="rvps6"><span class="rvts356"><br/></span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">assign reg_name_enb &nbsp; &nbsp; &nbsp;=&nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp;</span></p>
   <p class="rvps6"><span class="rvts356"><br/></span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; assign reg_name_offset = block_offset+'h0;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; assign reg_name_decode &nbsp;= (address[block_name_address_width-1 : 0] &nbsp; &nbsp;== &nbsp; &nbsp;reg_name_offset[block_name_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;if (!reset_l)</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_name_F1_q &nbsp;&lt;= 32'd1;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;if (reg_name_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_name_F1_q &lt;= reg_name_F1_in;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;if (reg_name_wr_valid) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_name_F1_q &lt;= &nbsp;( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (reg_name_F1_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end &nbsp;// sw_write_close</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps6"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps6"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; </span><span class="rvts385">always @(posedge clk)&nbsp;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">begin</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">if (!reset_l)</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">begin</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_ temp0 &lt;= 0;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_ temp1 &lt;= 0;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp2 &nbsp;&lt;= 0;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp &nbsp; &lt;= 0;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">end</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">else&nbsp;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">begin</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp0 &lt;= reg_name_wr_valid;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp1 &lt;= reg_name_temp0;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp2 &lt;= reg_name_temp1;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">reg_name_temp &nbsp; &lt;= reg_name_temp2;</span></p>
   <p class="rvps110"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">end</span></p>
   <p class="rvps110"><span class="rvts385">&nbsp; &nbsp; end</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts356">assign rd_data = reg_name_rd_data ;</span></p>
   <p class="rvps6"><span class="rvts356">assign error = 1'b0;</span></p>
   <p class="rvps6"><span class="rvts356">assign request &nbsp; &nbsp; &nbsp;= &nbsp;1'b1;</span></p>
   <p class="rvps6"><span class="rvts356">assign rd_data_vld &nbsp; = &nbsp;rd_stb;</span></p>
   <p class="rvps6"><span class="rvts356">assign rd_wait &nbsp; &nbsp; &nbsp; = &nbsp;1'b1;</span></p>
   <p class="rvps6"><span class="rvts356">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts356"><br/></span></p>
<p class="rvps6"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">wr_rd_</span><a name="wr_rd_valids"></a><span class="rvts15">valids</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts36">This property creates write and read valids on register inside reggroup.</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts1005">Example</span><span class="rvts31">: </span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wr_rd_valids/wr_rd_valids.zip">IDS-NG</a><span class="rvts40"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wr_rd_valids/wr_rd_valids.docx">IDS-Word</a><span class="rvts40"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wr_rd_valids/wr_rd_valids.xlsx">IDS-Excel</a><span class="rvts40"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/wr_rd_valids/wr_rd_valids.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<p class="rvps2"><span class="rvts31">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 555px; height : 224px; padding : 1px;" src="lib/NewItem5180.png"></p>
<p class="rvps3"><span class="rvts31"><br/></span></p>
<p class="rvps2"><span class="rvts31">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 575px; height : 195px; padding : 1px;" src="lib/NewItem5181.png"></p>
<p class="rvps3"><span class="rvts31"><br/></span></p>
<p class="rvps2"><span class="rvts31">SystemRDL</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps223"><span class="rvts430">property wr_rd_valids {type = boolean; component =regfile; };</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp;</span></p>
   <p class="rvps223"><span class="rvts430">addrmap block1 {</span></p>
   <p class="rvps223"><span class="rvts430"><br/></span></p>
   <p class="rvps223"><span class="rvts430"><br/></span></p>
   <p class="rvps223"><span class="rvts430">&nbsp;regfile reggroup1 {</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp;&nbsp;</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; </span><span class="rvts373">wr_rd_valids = true;</span></p>
   <p class="rvps223"><span class="rvts430"><br/></span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp;&nbsp;</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; &nbsp; } f1[31:0] = 32'h0;</span></p>
   <p class="rvps223"><span class="rvts430"><br/></span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; };</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp;</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; &nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps223"><span class="rvts430"><br/></span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; };</span></p>
   <p class="rvps223"><span class="rvts430">&nbsp; reggroup1 &nbsp;reggroup1 @0x0;</span></p>
   <p class="rvps223"><span class="rvts430"><br/></span></p>
   <p class="rvps223"><span class="rvts430">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts31">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts445">module block1_ids#(</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; // PARAMETERS</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; parameter bus_width = 32,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; parameter addr_width = 2,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; parameter block_size = 'h4,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}},</span></p>
   <p class="rvps84"><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445"><br/></span></p>
   <p class="rvps84"><span class="rvts445">/ REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; output reggroup1_reg1_enb, // REGISTER ENABLE</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input [32- 1 : 0] reggroup1_reg1_f1_in,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input reggroup1_reg1_f1_in_enb,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; output [31 : 0] reggroup1_reg1_f1_r,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; output reggroup1_wr_valid,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; output reggroup1_rd_valid,</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; //APB signals</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input pclk, &nbsp; &nbsp; //Bus clock</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input presetn, &nbsp; &nbsp; //Reset</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input psel, &nbsp; &nbsp; //Select &nbsp; &nbsp;: It indicates that the slave device is selected and a data transfer is required</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input penable, &nbsp; &nbsp; //Enable &nbsp; &nbsp;: This signal indicates the second and subsequent cycles of an APB transfer</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input pwrite, &nbsp; &nbsp; //Direction : This signal indicates an APB write access when HIGH and an APB read access when LOW</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input [2 : 0] pprot, &nbsp; &nbsp; //Protection type : This signal indicates the normal, privileged, or secure protection level of the transaction</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input [bus_width/8-1 : 0] pstrb, &nbsp; &nbsp; //Write strobes : This signal indicates which byte lanes to update during a write transfer</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input [bus_width-1 : 0] pwdata, &nbsp; &nbsp; //Write data</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; input [addr_width-1 : 0] paddr, &nbsp; &nbsp; //Address bus</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; output pready, &nbsp; &nbsp; //Ready &nbsp; &nbsp; : The slave uses this signal to extend an APB transfer</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; output [bus_width-1 : 0] prdata, &nbsp; &nbsp; //Read data</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; output pslverr &nbsp; &nbsp; //pslverr : This signal indicates a transfer failure.</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; );</span></p>
   <p class="rvps84"><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445"><br/></span></p>
   <p class="rvps84"><span class="rvts445">wire reggroup1_reg1_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; wire reggroup1_reg1_wr_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; wire [63 : 0] reggroup1_reg1_offset; &nbsp; &nbsp; &nbsp; &nbsp;// Offset</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; wire reggroup1_reg1_rd_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Read Valid</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; wire [bus_width-1 : 0] reggroup1_reg1_rd_data; &nbsp; &nbsp; &nbsp; &nbsp;// Read Data</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; reg [31 : 0] reggroup1_reg1_f1_q; // FIELD : f1</span></p>
   <p class="rvps84"><span class="rvts445"><br/></span></p>
   <p class="rvps84"><span class="rvts445"><br/></span></p>
   <p class="rvps84"><span class="rvts445">apb_widget # (.addr_width(addr_width), .bus_width(bus_width) )apb (</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pclk(pclk),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .presetn(presetn),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pwdata(pwdata),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .paddr(paddr),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .prdata(prdata),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pready(pready),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pwrite(pwrite),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pprot(pprot),</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .pprot_i(pprot_i),</span></p>
   <p class="rvps84"><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445">assign reggroup1_reg1_wr_valid = reggroup1_reg1_decode &amp;&amp; wr_stb &nbsp;;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign reggroup1_reg1_offset = block_offset +'h0+'h0;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign reggroup1_reg1_decode = (address[addr_width-1 : 0] == reggroup1_reg1_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign reggroup1_reg1_rd_valid = reggroup1_reg1_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign reggroup1_reg1_enb = reggroup1_reg1_wr_valid;</span></p>
   <p class="rvps84"><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reggroup1_reg1_f1_q &lt;= 32'd0;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; else</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; if (reggroup1_reg1_f1_in_enb)</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> //f1 : HW Write</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reggroup1_reg1_f1_q &lt;= reggroup1_reg1_f1_in;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445"></span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> .</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445">assign reggroup1_reg1_f1_r = reggroup1_reg1_f1_q; // Field : F1</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign reggroup1_reg1_rd_data &nbsp;= reggroup1_reg1_rd_valid ? {reggroup1_reg1_f1_q} : 32'd0;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign reggroup1_wr_valid = reggroup1_reg1_wr_valid;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign reggroup1_rd_valid = reggroup1_reg1_rd_valid;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign rd_data_vld = rd_stb;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign rd_data = reggroup1_reg1_rd_data;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign request = 1'b1;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; assign rd_wait = 1'b1;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; .</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; .</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">.</span></p>
   <p class="rvps2"><span class="rvts445">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts126">rb_d</span><a name="rb_data_stages_74"></a><span class="rvts126">ata_stages property support in VHDL</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts31">IDS-NG input:&nbsp;</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 565px; height : 177px; padding : 1px;" src="lib/NewItem5379.png"></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<p class="rvps2"><span class="rvts31">SystemRDL input</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts1277">property rb_data_stages {type = number ; component = addrmap;};</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">addrmap Block2 {&nbsp;</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;</span><span class="rvts1060">rb_data_stages = 2;</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;reg Reg3&nbsp; {</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}Fld[31:0] = 32'h0 ;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">&nbsp;&nbsp;&nbsp;Reg3 Reg3;</span></p>
   <p class="rvps225"><span class="rvts600"><br/></span></p>
   <p class="rvps225"><span class="rvts1277">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts1005">VHDL output</span></p>
<p class="rvps2"><span class="rvts1005"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps225"><span class="rvts445">….</span></p>
   <p class="rvps225"><span class="rvts445">read_back_mux : process(</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_Reg3, rd_data_Reg3</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data0 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (rd_valid_Reg3 = '1') then</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data0 &lt;= rd_data_Reg3;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end process read_back_mux;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- End of Read Data back stages&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts445">….</span></p>
   <p class="rvps225"><span class="rvts445">….</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- Read Data Stages</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_back_stages : process(clk)</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if rising_edge (clk) then</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if reset_l = '0' then</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data1 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data &lt;= (others =&gt; '0');</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data1 &lt;= rd_data0;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data &lt;= rd_data1;</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if; -- reset</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if; -- clock edge</span></p>
   <p class="rvps225"><span class="rvts445">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end process read_back_stages;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts16">Conclusion</span></p>
<p class="rvps2"><span class="rvts392"></span><br/><span class="rvts14">This application note enables IDesignSpec™ users to insert delays in the data to ensure that the timing requirements are met.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/news-and-articles/2022-09-27-why-use-a-help-authoring-tool-instead-of-microsoft-word-to-produce-high-quality-documentation/">5 Reasons Why a Help Authoring Tool is Better than Microsoft Word for Documentation</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

