[{"DBLP title": "Fully-integrated SPAD active quenching/resetting circuit in high-voltage 0.35-\u03bc m CMOS for reaching PDP saturation at 650 nm.", "DBLP authors": ["Alija Dervic", "Saman Kohneh Poushi", "Horst Zimmermann"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417020", "OA papers": [{"PaperId": "https://openalex.org/W3160731710", "PaperTitle": "Fully-integrated SPAD active quenching/resetting circuit in high-voltage 0.35-\u03bc m CMOS for reaching PDP saturation at 650 nm", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Alija Dervic", "Seyed Saman Kohneh Poushi", "Horst Zimmermann"]}]}, {"DBLP title": "EKV MOS Transistor Model For Ultra Low-Voltage Bulk-Driven IC Design.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Michal Sovcik", "Viera Stopjakov\u00e1"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417051", "OA papers": [{"PaperId": "https://openalex.org/W3163011116", "PaperTitle": "EKV MOS Transistor Model For Ultra Low-Voltage Bulk-Driven IC Design", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 6.0}, "Authors": ["Lukas Nagyt", "Daniel Arbet", "Martin Kovac", "Miroslav Potocny", "Michal Sovcik", "Viera Stopjakova"]}]}, {"DBLP title": "Predictive Fault Grouping based on Faulty AC Matrices.", "DBLP authors": ["Nicola Dall'Ora", "Sadia Azam", "Enrico Fraccaroli", "Andr\u00e9 Alberts", "Franco Fummi"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417072", "OA papers": [{"PaperId": "https://openalex.org/W3158402241", "PaperTitle": "Predictive Fault Grouping based on Faulty AC Matrices", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Verona": 4.0, "Sydelity B.V.B.A,Kruisem,Belgium": 1.0}, "Authors": ["Nicola Dall'Ora", "Sadia Azam", "Enrico Fraccaroli", "Andre Alberts", "Franco Fummi"]}]}, {"DBLP title": "Synthesis of approximate circuits for LUT-based FPGAs.", "DBLP authors": ["Zdenek Vas\u00edcek"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417066", "OA papers": [{"PaperId": "https://openalex.org/W3159104910", "PaperTitle": "Synthesis of approximate circuits for LUT-based FPGAs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 1.0}, "Authors": ["Zdenek Vasicek"]}]}, {"DBLP title": "Approximate Multipliers for Optimal Utilization of FPGA Resources.", "DBLP authors": ["Christoph Niemann", "Michael Rethfeldt", "Dirk Timmermann"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417027", "OA papers": [{"PaperId": "https://openalex.org/W3161296546", "PaperTitle": "Approximate Multipliers for Optimal Utilization of FPGA Resources", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rostock": 3.0}, "Authors": ["Claus U. Niemann", "Michael Rethfeldt", "Dirk Timmermann"]}]}, {"DBLP title": "Behavioral Model of Dot-Product Engine Implemented with 1T1R Memristor Crossbar Including Assessment.", "DBLP authors": ["Jianan Wen", "Markus Ulbricht", "Eduardo Perez", "Xin Fan", "Milos Krstic"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417070", "OA papers": [{"PaperId": "https://openalex.org/W3157048835", "PaperTitle": "Behavioral Model of Dot-Product Engine Implemented with 1T1R Memristor Crossbar Including Assessment", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Innovations for High Performance Microelectronics": 4.0, "RWTH Aachen University": 0.5, "University of Potsdam": 0.5}, "Authors": ["Jianan Wen", "Markus Ulbricht", "Eduardo A. Perez", "Xin Fan", "Milos Krstic"]}]}, {"DBLP title": "Q-Learning-based Routing Algorithm for 3D Network-on-Chips.", "DBLP authors": ["Nurettin B\u00f6l\u00fcc\u00fc", "Suleyman Tosun"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417050", "OA papers": [{"PaperId": "https://openalex.org/W3160451132", "PaperTitle": "Q-Learning-based Routing Algorithm for 3D Network-on-Chips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hacettepe University": 2.0}, "Authors": ["Necva Bolucu", "Suleyman Tosun"]}]}, {"DBLP title": "AdequateDL: Approximating Deep Learning Accelerators.", "DBLP authors": ["Olivier Sentieys", "Silviu-Ioan Filip", "David Briand", "David Novo", "Etienne Dupuis", "Ian O'Connor", "Alberto Bosio"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417026", "OA papers": [{"PaperId": "https://openalex.org/W3162645110", "PaperTitle": "AdequateDL: Approximating Deep Learning Accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0, "CEA LIST": 1.0, "University of Montpellier": 0.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "Institut National des Sciences Appliqu\u00e9es de Lyon": 1.5, "\u00c9cole d'Ing\u00e9nieurs en Chimie et Sciences du Num\u00e9rique": 1.5}, "Authors": ["Olivier Sentieys", "Silviu-Ioan Filip", "David P. Briand", "David Novo", "Etienne Dupuis", "Ian O'Connor", "Alberto Bosio"]}]}, {"DBLP title": "A Model-Based Framework to Assess the Reliability of Safety-Critical Applications.", "DBLP authors": ["Lucas Matana Luza", "Annachiara Ruospo", "Alberto Bosio", "Ernesto S\u00e1nchez", "Luigi Dilillo"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417059", "OA papers": [{"PaperId": "https://openalex.org/W3163215004", "PaperTitle": "A Model-Based Framework to Assess the Reliability of Safety-Critical Applications", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.75, "University of Montpellier": 0.75, "Polytechnic University of Turin": 2.0, "Institut National des Sciences Appliqu\u00e9es de Lyon": 0.5, "\u00c9cole d'Ing\u00e9nieurs en Chimie et Sciences du Num\u00e9rique": 0.5, "Centre de Gestion Scientifique": 0.25, "French National Centre for Scientific Research": 0.25}, "Authors": ["Lucas Matana Luza", "Annachiara Ruospo", "Alberto Bosio", "Ernesto Sanchez", "Luigi Dilillo"]}]}, {"DBLP title": "Efficient Neural Network Approximation via Bayesian Reasoning.", "DBLP authors": ["Alessandro Savino", "Marcello Traiola", "Stefano Di Carlo", "Alberto Bosio"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417057", "OA papers": [{"PaperId": "https://openalex.org/W3163327350", "PaperTitle": "Efficient Neural Network Approximation via Bayesian Reasoning", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 2.0, "Institut National des Sciences Appliqu\u00e9es de Lyon": 1.0, "\u00c9cole d'Ing\u00e9nieurs en Chimie et Sciences du Num\u00e9rique": 1.0}, "Authors": ["Alessandro Savino", "Marcello Traiola", "Stefano Di Carlo", "Alberto Bosio"]}]}, {"DBLP title": "A Benchmark Suite of RT-level Hardware Trojans for Pipelined Microprocessor Cores.", "DBLP authors": ["Aleksa Damljanovic", "Annachiara Ruospo", "Ernesto S\u00e1nchez", "Giovanni Squillero"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417061", "OA papers": [{"PaperId": "https://openalex.org/W3162813350", "PaperTitle": "A Benchmark Suite of RT-level Hardware Trojans for Pipelined Microprocessor Cores", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Aleksa Damljanovic", "Annachiara Ruospo", "Ernesto Sanchez", "Giovanni Squillero"]}]}, {"DBLP title": "Design and Implementation Strategy of Adaptive Processor-Based Systems for Error Resilient and Power-Efficient Operation.", "DBLP authors": ["Mitko Veleski", "Michael H\u00fcbner", "Milos Krstic", "Rolf Kraemer"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417023", "OA papers": [{"PaperId": "https://openalex.org/W3157490003", "PaperTitle": "Design and Implementation Strategy of Adaptive Processor-Based Systems for Error Resilient and Power-Efficient Operation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.5, "University of Potsdam": 0.5, "Innovations for High Performance Microelectronics": 1.0}, "Authors": ["Mitko Veleski", "Michael H\u00fcbner", "Milos Krstic", "Rolf Kraemer"]}]}, {"DBLP title": "Analysis of State Corruption caused by Permanent Faults in WCHB-based Quasi Delay-Insensitive Pipelines.", "DBLP authors": ["Raghda El Shehaby", "Andreas Steininger"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417024", "OA papers": [{"PaperId": "https://openalex.org/W3159693131", "PaperTitle": "Analysis of State Corruption caused by Permanent Faults in WCHB-based Quasi Delay-Insensitive Pipelines", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Raghda El Shehaby", "Andreas Steininger"]}]}, {"DBLP title": "Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures.", "DBLP authors": ["Davide Appello", "Paolo Bernardi", "Andrea Calabrese", "Stefano Littardi", "Giorgio Pollaccia", "Stefano Quer", "Vincenzo Tancorre", "Roberto Ugioli"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417048", "OA papers": [{"PaperId": "https://openalex.org/W3160934116", "PaperTitle": "Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"STMicroelectronics (Italy)": 4.0, "Polytechnic University of Turin": 4.0}, "Authors": ["D. Appello", "Paolo Bernardi", "A. Calabrese", "S. Littardi", "Giorgio Pollaccia", "Stefano Quer", "V. Tancorre", "Roberto Ugioli"]}]}, {"DBLP title": "Embedded Test Instrument for Intermittent Resistive Fault Detection at Chip Level and Its Reuse at Board Level.", "DBLP authors": ["Hassan Ebrahimi", "Hans G. Kerkhoff"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417064", "OA papers": [{"PaperId": "https://openalex.org/W3158984010", "PaperTitle": "Embedded Test Instrument for Intermittent Resistive Fault Detection at Chip Level and Its Reuse at Board Level", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Hassan Ebrahimi", "Hans G. Kerkhoff"]}]}, {"DBLP title": "On the Functional Test of Special Function Units in GPUs.", "DBLP authors": ["Juan-David Guerrero-Balaguera", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417025", "OA papers": [{"PaperId": "https://openalex.org/W3159809463", "PaperTitle": "On the Functional Test of Special Function Units in GPUs", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Juan-David Guerrero-Balaguera", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Prevention and Detection Methods of Systematic Failures in the Implementation of SoC Safety Mechanisms not Covered by Regular Functional Tests.", "DBLP authors": ["Denis Dutey", "Stephane Martin", "Anne Merlande", "Om Ranjan"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417073", "OA papers": [{"PaperId": "https://openalex.org/W3159838738", "PaperTitle": "Prevention and Detection Methods of Systematic Failures in the Implementation of SoC Safety Mechanisms not Covered by Regular Functional Tests", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (Switzerland)": 3.0, "STMicroelectronics (India)": 1.0}, "Authors": ["Denis Dutey", "Stephane Martin", "Anne Merlande", "Om Ranjan"]}]}, {"DBLP title": "Emerging Technologies: Challenges and Opportunities for Logic Synthesis.", "DBLP authors": ["Alberto Bosio", "Mayeul Cantan", "C\u00e9dric Marchand", "Ian O'Connor", "Petr Fiser", "Arnaud Poittevin", "Marcello Traiola"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417062", "OA papers": [{"PaperId": "https://openalex.org/W3160912662", "PaperTitle": "Emerging Technologies: Challenges and Opportunities for Logic Synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Lyon": 3.0, "\u00c9cole d'Ing\u00e9nieurs en Chimie et Sciences du Num\u00e9rique": 3.0, "Czech Technical University in Prague": 1.0}, "Authors": ["Alberto Bosio", "Mayeul Cantan", "Cedric Marchand", "Ian O'Connor", "Petr Fiser", "Arnaud Poittevin", "Marcello Traiola"]}]}, {"DBLP title": "PolyAdd: Polynomial Formal Verification of Adder Circuits.", "DBLP authors": ["Rolf Drechsler"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417052", "OA papers": [{"PaperId": "https://openalex.org/W3162314170", "PaperTitle": "PolyAdd: Polynomial Formal Verification of Adder Circuits", "Year": 2021, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Bremen": 1.0}, "Authors": ["Rolf Drechsler"]}]}, {"DBLP title": "Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition.", "DBLP authors": ["Siang-Yun Lee", "Heinz Riener", "Giovanni De Micheli"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417058", "OA papers": [{"PaperId": "https://openalex.org/W3163196380", "PaperTitle": "Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Integrated Syst. Lab., EPFL, Lausanne, Switzerland": 3.0}, "Authors": ["Siang-Yun Lee", "Heinz Riener", "Giovanni De Micheli"]}]}, {"DBLP title": "Using Model Checker to Analyze and Test Digital Circuits with Regard to Delay Faults.", "DBLP authors": ["Josef Strnadel"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417069", "OA papers": [{"PaperId": "https://openalex.org/W3160773006", "PaperTitle": "Using Model Checker to Analyze and Test Digital Circuits with Regard to Delay Faults", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 1.0}, "Authors": ["Josef Strnadel"]}]}, {"DBLP title": "Efficient Acceleration of Decision Tree Algorithms for Encrypted Network Traffic Analysis.", "DBLP authors": ["Roman Vr\u00e1na", "Jan Korenek"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417068", "OA papers": [{"PaperId": "https://openalex.org/W3161863444", "PaperTitle": "Efficient Acceleration of Decision Tree Algorithms for Encrypted Network Traffic Analysis", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Roman Vrana", "Jan Korenek"]}]}, {"DBLP title": "Enhanced Reliability of Fully Differential Difference Amplifier Through On-chip Digital Calibration.", "DBLP authors": ["David Maljar", "Michal Sovc\u00edk", "Daniel Arbet", "Viera Stopjakov\u00e1"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417022", "OA papers": [{"PaperId": "https://openalex.org/W3159660328", "PaperTitle": "Enhanced Reliability of Fully Differential Difference Amplifier Through On-chip Digital Calibration", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["David Maljar", "Michal Sovcik", "Daniel Arbet", "Viera Stopjakova"]}]}, {"DBLP title": "HEIST: A Hardware Signal Fault Injection Methodology Enabling Feasible Software Robustness Testing.", "DBLP authors": ["Martin Skriver", "Anders Stengaard S\u00f8rensen", "Ulrik Pagh Schultz"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417053", "OA papers": [{"PaperId": "https://openalex.org/W3162519903", "PaperTitle": "HEIST: A Hardware Signal Fault Injection Methodology Enabling Feasible Software Robustness Testing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Maersk (Denmark)": 1.5, "University of Southern Denmark": 1.5}, "Authors": ["Martin Skriver", "Anders Stengaard", "Ulrik Pagh Schultz"]}]}, {"DBLP title": "CLD: An Accurate, Cost-Effective and Scalable Run-Time Cache Leakage Detector.", "DBLP authors": ["Ameer Shalabi", "Tara Ghasempouri", "Peeter Ellervee", "Jaan Raik"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417071", "OA papers": [{"PaperId": "https://openalex.org/W3161749881", "PaperTitle": "CLD: An Accurate, Cost-Effective and Scalable Run-Time Cache Leakage Detector", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tallinn University of Technology": 4.0}, "Authors": ["Ameer Shalabi", "Tara Ghasempouri", "Peeter Ellervee", "Jaan Raik"]}]}, {"DBLP title": "Development of On-Chip Calibration for Hybrid Pixel Detectors.", "DBLP authors": ["Pawel Skrzypiec", "Robert Szczygiel"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417021", "OA papers": [{"PaperId": "https://openalex.org/W3163513845", "PaperTitle": "Development of On-Chip Calibration for Hybrid Pixel Detectors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"AGH University of Science and Technology": 2.0}, "Authors": ["Pawel Skrzypiec", "Robert Szczygiel"]}]}, {"DBLP title": "Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array.", "DBLP authors": ["Lukasz A. Kadlubowski", "Piotr Kmon"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417054", "OA papers": [{"PaperId": "https://openalex.org/W3161417476", "PaperTitle": "Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"AGH University of Science and Technology": 2.0}, "Authors": ["Lukasz A. Kadlubowski", "Piotr Kmon"]}]}, {"DBLP title": "A Parameterizable Chisel Generator of Numerically Controlled Oscillators for Direct Digital Synthesis.", "DBLP authors": ["Vukan D. Damnjanovic", "Marija L. Petrovic", "Vladimir M. Milovanovic"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417063", "OA papers": [{"PaperId": "https://openalex.org/W3162220987", "PaperTitle": "A Parameterizable Chisel Generator of Numerically Controlled Oscillators for Direct Digital Synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kragujevac": 3.0}, "Authors": ["Vukan D. Damnjanovic", "Marija Petrovi\u0107", "Vladimir Milovanovic"]}]}, {"DBLP title": "An Open-source Library of Large Integer Polynomial Multipliers.", "DBLP authors": ["Malik Imran", "Zain Ul Abideen", "Samuel Pagliarini"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417065", "OA papers": [{"PaperId": "https://openalex.org/W3158968530", "PaperTitle": "An Open-source Library of Large Integer Polynomial Multipliers", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tallinn University of Technology": 3.0}, "Authors": ["Malik Imran", "Zain Ul Abideen", "Samuel Pagliarini"]}]}, {"DBLP title": "High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories.", "DBLP authors": ["Michal Ors\u00e1k", "Tom\u00e1s Benes"], "year": 2021, "doi": "https://doi.org/10.1109/DDECS52668.2021.9417060", "OA papers": [{"PaperId": "https://openalex.org/W3160346666", "PaperTitle": "High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Brno University of Technology": 0.5, "Czech Technical University in Prague": 1.0, "Czech Education and Scientific Network": 0.5}, "Authors": ["Michal Orsak", "Tomas Benes"]}]}]