{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:31:49 2016 " "Info: Processing started: Mon Oct 17 16:31:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off detector110 -c detector110 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off detector110 -c detector110 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkl " "Info: Assuming node \"clkl\" is an undefined clock" {  } { { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clkl register register current.S0 current.S2 340.02 MHz Internal " "Info: Clock \"clkl\" Internal fmax is restricted to 340.02 MHz between source register \"current.S0\" and destination register \"current.S2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.913 ns + Longest register register " "Info: + Longest register to register delay is 0.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current.S0 1 REG LCFF_X27_Y8_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N5; Fanout = 1; REG Node = 'current.S0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current.S0 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 0.805 ns current~22 2 COMB LCCOMB_X27_Y8_N26 1 " "Info: 2: + IC(0.435 ns) + CELL(0.370 ns) = 0.805 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 1; COMB Node = 'current~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { current.S0 current~22 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.913 ns current.S2 3 REG LCFF_X27_Y8_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.913 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 2; REG Node = 'current.S2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { current~22 current.S2 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 52.35 % ) " "Info: Total cell delay = 0.478 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 47.65 % ) " "Info: Total interconnect delay = 0.435 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { current.S0 current~22 current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.913 ns" { current.S0 {} current~22 {} current.S2 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.763 ns + Shortest register " "Info: + Shortest clock path from clock \"clkl\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkl 1 CLK PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clkl~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.763 ns current.S2 3 REG LCFF_X27_Y8_N27 2 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 2; REG Node = 'current.S2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clkl~clkctrl current.S2 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S2 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.763 ns - Longest register " "Info: - Longest clock path from clock \"clkl\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkl 1 CLK PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clkl~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.763 ns current.S0 3 REG LCFF_X27_Y8_N5 1 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X27_Y8_N5; Fanout = 1; REG Node = 'current.S0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clkl~clkctrl current.S0 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S0 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S2 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S0 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { current.S0 current~22 current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.913 ns" { current.S0 {} current~22 {} current.S2 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S2 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S0 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { current.S2 {} } {  } {  } "" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "current.S2 a clkl 5.028 ns register " "Info: tsu for register \"current.S2\" (data pin = \"a\", clock pin = \"clkl\") is 5.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.831 ns + Longest pin register " "Info: + Longest pin to register delay is 7.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns a 1 PIN PIN_74 3 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 3; PIN Node = 'a'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.142 ns) + CELL(0.616 ns) 7.723 ns current~22 2 COMB LCCOMB_X27_Y8_N26 1 " "Info: 2: + IC(6.142 ns) + CELL(0.616 ns) = 7.723 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 1; COMB Node = 'current~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { a current~22 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.831 ns current.S2 3 REG LCFF_X27_Y8_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.831 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 2; REG Node = 'current.S2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { current~22 current.S2 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 21.57 % ) " "Info: Total cell delay = 1.689 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.142 ns ( 78.43 % ) " "Info: Total interconnect delay = 6.142 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.831 ns" { a current~22 current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.831 ns" { a {} a~combout {} current~22 {} current.S2 {} } { 0.000ns 0.000ns 6.142ns 0.000ns } { 0.000ns 0.965ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"clkl\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkl 1 CLK PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clkl~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.763 ns current.S2 3 REG LCFF_X27_Y8_N27 2 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 2; REG Node = 'current.S2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clkl~clkctrl current.S2 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S2 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.831 ns" { a current~22 current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.831 ns" { a {} a~combout {} current~22 {} current.S2 {} } { 0.000ns 0.000ns 6.142ns 0.000ns } { 0.000ns 0.965ns 0.616ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S2 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkl w current.S3 6.836 ns register " "Info: tco from clock \"clkl\" to destination pin \"w\" through register \"current.S3\" is 6.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.763 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkl 1 CLK PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clkl~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.763 ns current.S3 3 REG LCFF_X27_Y8_N1 2 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'current.S3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clkl~clkctrl current.S3 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S3 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.769 ns + Longest register pin " "Info: + Longest register to pin delay is 3.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current.S3 1 REG LCFF_X27_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'current.S3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current.S3 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(3.056 ns) 3.769 ns w 2 PIN PIN_92 0 " "Info: 2: + IC(0.713 ns) + CELL(3.056 ns) = 3.769 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'w'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { current.S3 w } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 81.08 % ) " "Info: Total cell delay = 3.056 ns ( 81.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.713 ns ( 18.92 % ) " "Info: Total interconnect delay = 0.713 ns ( 18.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { current.S3 w } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { current.S3 {} w {} } { 0.000ns 0.713ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S3 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { current.S3 w } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { current.S3 {} w {} } { 0.000ns 0.713ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "current.S3 reset clkl -4.226 ns register " "Info: th for register \"current.S3\" (data pin = \"reset\", clock pin = \"clkl\") is -4.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.763 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkl 1 CLK PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clkl~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.763 ns current.S3 3 REG LCFF_X27_Y8_N1 2 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'current.S3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clkl~clkctrl current.S3 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S3 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.295 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns reset 1 PIN PIN_80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_80; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.743 ns) + CELL(0.499 ns) 7.187 ns current~21 2 COMB LCCOMB_X27_Y8_N0 1 " "Info: 2: + IC(5.743 ns) + CELL(0.499 ns) = 7.187 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 1; COMB Node = 'current~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { reset current~21 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.295 ns current.S3 3 REG LCFF_X27_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.295 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'current.S3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { current~21 current.S3 } "NODE_NAME" } } { "detector110/detector110.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/detector110/detector110.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 21.27 % ) " "Info: Total cell delay = 1.552 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.743 ns ( 78.73 % ) " "Info: Total interconnect delay = 5.743 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.295 ns" { reset current~21 current.S3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.295 ns" { reset {} reset~combout {} current~21 {} current.S3 {} } { 0.000ns 0.000ns 5.743ns 0.000ns } { 0.000ns 0.945ns 0.499ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkl clkl~clkctrl current.S3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkl {} clkl~combout {} clkl~clkctrl {} current.S3 {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.295 ns" { reset current~21 current.S3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.295 ns" { reset {} reset~combout {} current~21 {} current.S3 {} } { 0.000ns 0.000ns 5.743ns 0.000ns } { 0.000ns 0.945ns 0.499ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:31:51 2016 " "Info: Processing ended: Mon Oct 17 16:31:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
