// Seed: 1379659391
module module_0;
  localparam id_1 = (1);
  logic [7:0][-1] id_2;
  id_3 :
  assert property (@(posedge (-1 >= 1) !=? (-1 || 1) or posedge id_3 == -1) id_3);
  assign id_2 = id_3;
  tri1 id_4;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5,
      id_4
  );
  wire id_6;
  assign id_4 = -1;
endmodule
module module_1;
  id_1[-1] (
      id_1, id_1, id_1
  );
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  assign module_0.id_4 = 0;
endmodule
