<html>
<head>
<title>
Table of Contents
</title>
<body>
Prev: <a href="cust.htm">Customer Support</a><br>
Next: <a href="figs.htm">Figures</a>
<hr>
<h2>
Table of Contents
</h2>
<ul>
<li><a href="manual.htm">Intel 80386 Programmer's Reference Manual</a>
<li><a href="about.htm">About This Manual</a>
<li><a href="pref.htm">Preface</a>
<li><a href="cust.htm">Customer Support</a>
<li><a href="toc.htm">Table of Contents</a>
<li><a href="figs.htm">Figures</a>
<li><a href="tabs.htm">Tables</a>

<li><a href="chp01-00.htm">Chapter 1  Introduction to the 80386</a>
<li>    <a href="chp01-01.htm#01-01">1.1  Organization of This Manual</a>
<li>        <a href="chp01-01.htm#01-01-01">1.1.1  Part I -- Applications Programming</a>
<li>        <a href="chp01-01.htm#01-01-02">1.1.2  Part II -- Systems Programming</a>
<li>        <a href="chp01-01.htm#01-01-03">1.1.3  Part III -- Compatibility</a>
<li>        <a href="chp01-01.htm#01-01-04">1.1.4  Part IV -- Instruction Set</a>
<li>        <a href="chp01-01.htm#01-01-05">1.1.5  Appendices</a>
<li>    <a href="chp01-02.htm#01-02">1.2  Related Literature</a>
<li>    <a href="chp01-03.htm#01-03">1.3  Notational Conventions</a>
<li>        <a href="chp01-03.htm#01-03-01">1.3.1  Data-Structure Formats</a>
<li>        <a href="chp01-03.htm#01-03-02">1.3.2  Undefined Bits and Software Compatibility</a>
<li>        <a href="chp01-03.htm#01-03-03">1.3.3  Instruction Operands</a>
<li>        <a href="chp01-03.htm#01-03-04">1.3.4  Hexadecimal Numbers</a>
<li>        <a href="chp01-03.htm#01-03-05">1.3.5  Sub- and Super-Scripts</a>

<li><a href="chp02-00.htm">Chapter 2  Basic Programming Model</a>
<li>    <a href="chp02-01.htm#02-01">2.1  Memory Organization and Segmentation</a>
<li>        <a href="chp02-01.htm#02-01-01">2.1.1  The "Flat" Model</a>
<li>        <a href="chp02-01.htm#02-01-02">2.1.2  The Segmented Model</a>
<li>    <a href="chp02-02.htm#02-02">2.2  Data Types</a>
<li>    <a href="chp02-03.htm#02-03">2.3  Registers</a>
<li>        <a href="chp02-03.htm#02-03-01">2.3.1  General Registers</a>
<li>        <a href="chp02-03.htm#02-03-02">2.3.2  Segment Registers</a>
<li>        <a href="chp02-03.htm#02-03-03">2.3.3  Stack Implementation</a>
<li>        <a href="chp02-03.htm#02-03-04">2.3.4  Flags Register</a>
<li>            <a href="chp02-03.htm#02-03-04-01">2.3.4.1  Status Flags</a>
<li>            <a href="chp02-03.htm#02-03-04-02">2.3.4.2  Control Flag</a>
<li>            <a href="chp02-03.htm#02-03-04-03">2.3.4.3  Instruction Pointer</a>
<li>    <a href="chp02-04.htm#02-04">2.4  Instruction Format</a>
<li>    <a href="chp02-05.htm#02-05">2.5  Operand Selection</a>
<li>        <a href="chp02-05.htm#02-05-01">2.5.1  Immediate Operands</a>
<li>        <a href="chp02-05.htm#02-05-02">2.5.2  Register Operands</a>
<li>        <a href="chp02-05.htm#02-05-03">2.5.3  Memory Operands</a>
<li>            <a href="chp02-05.htm#02-05-03-01">2.5.3.1  Segment Selection</a>
<li>            <a href="chp02-05.htm#02-05-03-02">2.5.3.2  Effective-Address Computation</a>
<li>    <a href="chp02-06.htm#02-06">2.6  Interrupts and Exceptions</a>

<li><a href="chp03-00.htm">Chapter 3  Applications Instruction Set</a>
<li>    <a href="chp03-01.htm#03-01">3.1  Data Movement Instructions</a>
<li>        <a href="chp03-01.htm#03-01-01">3.1.1  General-Purpose Data Movement Instructions</a>
<li>        <a href="chp03-01.htm#03-01-02">3.1.2  Stack Manipulation Instructions</a>
<li>        <a href="chp03-01.htm#03-01-03">3.1.3  Type Conversion Instructions</a>
<li>    <a href="chp03-02.htm#03-02">3.2  Binary Arithmetic Instructions</a>
<li>        <a href="chp03-02.htm#03-02-01">3.2.1  Addition and Subtraction Instructions</a>
<li>        <a href="chp03-02.htm#03-02-02">3.2.2  Comparison and Sign Change Instruction</a>
<li>        <a href="chp03-02.htm#03-02-03">3.2.3  Multiplication Instructions</a>
<li>        <a href="chp03-02.htm#03-02-04">3.2.4  Division Instructions</a>
<li>    <a href="chp03-03.htm#03-03">3.3  Decimal Arithmetic Instructions</a>
<li>        <a href="chp03-03.htm#03-03-01">3.3.1  Packed BCD Adjustment Instructions</a>
<li>        <a href="chp03-03.htm#03-03-02">3.3.2  Unpacked BCD Adjustment Instructions</a>
<li>    <a href="chp03-04.htm#03-04">3.4  Logical Instructions</a>
<li>        <a href="chp03-04.htm#03-04-01">3.4.1  Boolean Operation Instructions</a>
<li>        <a href="chp03-04.htm#03-04-02">3.4.2  Bit Test and Modify Instructions</a>
<li>        <a href="chp03-04.htm#03-04-03">3.4.3  Bit Scan Instructions</a>
<li>        <a href="chp03-04.htm#03-04-04">3.4.4  Shift and Rotate Instructions</a>
<li>            <a href="chp03-04.htm#03-04-04-01">3.4.4.1  Shift Instructions</a>
<li>            <a href="chp03-04.htm#03-04-04-02">3.4.4.2  Double-Shift Instructions</a>
<li>            <a href="chp03-04.htm#03-04-04-03">3.4.4.3  Rotate Instructions</a>
<li>            <a href="chp03-04.htm#03-04-04-04">3.4.4.4  Fast "BIT BLT" Using Double Shift Instructions</a>
<li>            <a href="chp03-04.htm#03-04-04-05">3.4.4.5  Fast Bit-String Insert and Extract</a>
<li>        <a href="chp03-04.htm#03-04-05">3.4.5  Byte-Set-On-Condition Instructions</a>
<li>        <a href="chp03-04.htm#03-04-06">3.4.6  Test Instruction</a>
<li>    <a href="chp03-05.htm#03-05">3.5  Control Transfer Instructions</a>
<li>        <a href="chp03-05.htm#03-05-01">3.5.1  Unconditional Transfer Instructions</a>
<li>            <a href="chp03-05.htm#03-05-01-01">3.5.1.1  Jump Instruction</a>
<li>            <a href="chp03-05.htm#03-05-01-02">3.5.1.2  Call Instruction</a>
<li>            <a href="chp03-05.htm#03-05-01-03">3.5.1.3  Return and Return-From-Interrupt Instruction</a>
<li>        <a href="chp03-05.htm#03-05-02">3.5.2  Conditional Transfer Instructions</a>
<li>            <a href="chp03-05.htm#03-05-02-01">3.5.2.1  Conditional Jump Instructions</a>
<li>            <a href="chp03-05.htm#03-05-02-02">3.5.2.2  Loop Instructions</a>
<li>            <a href="chp03-05.htm#03-05-02-03">3.5.2.3  Executing a Loop or Repeat Zero Times</a>
<li>        <a href="chp03-05.htm#03-05-03">3.5.3  Software-Generated Interrupts</a>
<li>    <a href="chp03-06.htm#03-06">3.6  String and Character Translation Instructions</a>
<li>        <a href="chp03-06.htm#03-06-01">3.6.1  Repeat Prefixes</a>
<li>        <a href="chp03-06.htm#03-06-02">3.6.2  Indexing and Direction Flag Control</a>
<li>        <a href="chp03-06.htm#03-06-03">3.6.3  String Instructions</a>
<li>    <a href="chp03-07.htm#03-07">3.7  Instructions for Block-Structured Languages</a>
<li>    <a href="chp03-08.htm#03-08">3.8  Flag Control Instructions</a>
<li>        <a href="chp03-08.htm#03-08-01">3.8.1  Carry and Direction Flag Control Instructions</a>
<li>        <a href="chp03-08.htm#03-08-02">3.8.2  Flag Transfer Instructions</a>
<li>    <a href="chp03-09.htm#03-09">3.9  Coprocessor Interface Instructions</a>
<li>    <a href="chp03-10.htm#03-10">3.10  Segment Register Instructions</a>
<li>        <a href="chp03-10.htm#03-10-01">3.10.1  Segment-Register Transfer Instructions</a>
<li>        <a href="chp03-10.htm#03-10-02">3.10.2  Far Control Transfer Instructions</a>
<li>        <a href="chp03-10.htm#03-10-03">3.10.3  Data Pointer Instructions</a>
<li>    <a href="chp03-11.htm#03-11">3.11  Miscellaneous Instructions</a>
<li>        <a href="chp03-11.htm#03-11-01">3.11.1  Address Calculation Instruction</a>
<li>        <a href="chp03-11.htm#03-11-02">3.11.2  No-Operation Instruction</a>
<li>        <a href="chp03-11.htm#03-11-03">3.11.3  Translate Instruction</a>

<li><a href="chp04-00.htm">Chapter 4  Systems Architecture</a>
<li>    <a href="chp04-01.htm#04-01">4.1  Systems Registers</a>
<li>        <a href="chp04-01.htm#04-01-01">4.1.1  Systems Flags</a>
<li>        <a href="chp04-01.htm#04-01-02">4.1.2  Memory-Management Registers</a>
<li>        <a href="chp04-01.htm#04-01-03">4.1.3  Control Registers</a>
<li>        <a href="chp04-01.htm#04-01-04">4.1.4  Debug Register</a>
<li>        <a href="chp04-01.htm#04-01-05">4.1.5  Test Registers</a>
<li>    <a href="chp04-02.htm#04-02">4.2  Systems Instructions</a>

<li><a href="chp05-00.htm">Chapter 5  Memory Management</a>
<li>    <a href="chp05-01.htm#05-01">5.1  Segment Translation</a>
<li>        <a href="chp05-01.htm#05-01-01">5.1.1  Descriptors</a>
<li>        <a href="chp05-01.htm#05-01-02">5.1.2  Descriptor Tables</a>
<li>        <a href="chp05-01.htm#05-01-03">5.1.3  Selectors</a>
<li>        <a href="chp05-01.htm#05-01-04">5.1.4  Segment Registers</a>
<li>    <a href="chp05-02.htm#05-02">5.2  Page Translation</a>
<li>        <a href="chp05-02.htm#05-02-01">5.2.1  Page Frame</a>
<li>        <a href="chp05-02.htm#05-02-02">5.2.2  Linear Address</a>
<li>        <a href="chp05-02.htm#05-02-03">5.2.3  Page Tables</a>
<li>        <a href="chp05-02.htm#05-02-04">5.2.4  Page-Table Entries</a>
<li>            <a href="chp05-02.htm#05-02-04-01">5.2.4.1  Page Frame Address</a>
<li>            <a href="chp05-02.htm#05-02-04-02">5.2.4.2  Present Bit</a>
<li>            <a href="chp05-02.htm#05-02-04-03">5.2.4.3  Accessed and Dirty Bits</a>
<li>            <a href="chp05-02.htm#05-02-04-04">5.2.4.4  Read/Write and User/Supervisor Bits</a>
<li>        <a href="chp05-02.htm#05-02-05">5.2.5  Page Translation Cache</a>
<li>    <a href="chp05-02.htm#05-03">5.3  Combining Segment and Page Translation</a>
<li>        <a href="chp05-02.htm#05-03-01">5.3.1  "Flat" Architecture</a>
<li>        <a href="chp05-02.htm#05-03-02">5.3.2  Segments Spanning Several Pages</a>
<li>        <a href="chp05-02.htm#05-03-03">5.3.3  Pages Spanning Several Segments</a>
<li>        <a href="chp05-02.htm#05-03-04">5.3.4  Non-Aligned Page and Segment Boundaries</a>
<li>        <a href="chp05-02.htm#05-03-05">5.3.5  Aligned Page and Segment Boundaries</a>
<li>        <a href="chp05-02.htm#05-03-06">5.3.6  Page-Table per Segment</a>

<li><a href="chp06-00.htm">Chapter 6  Protection</a>
<li>    <a href="chp06-01.htm#06-01">6.1  Why Protection?</a>
<li>    <a href="chp06-02.htm#06-02">6.2  Overview of 80386 Protection Mechanisms</a>
<li>    <a href="chp06-03.htm#06-03">6.3  Segment-Level Protection</a>
<li>        <a href="chp06-03.htm#06-03-01">6.3.1  Descriptors Store Protection Parameters</a>
<li>            <a href="chp06-03.htm#06-03-01-01">6.3.1.1  Type Checking</a>
<li>            <a href="chp06-03.htm#06-03-01-02">6.3.1.2  Limit Checking</a>
<li>            <a href="chp06-03.htm#06-03-01-03">6.3.1.3  Privilege Levels</a>
<li>        <a href="chp06-03.htm#06-03-02">6.3.2  Restricting Access to Data</a>
<li>            <a href="chp06-03.htm#06-03-02-01">6.3.2.1  Accessing Data in Code Segments</a>
<li>        <a href="chp06-03.htm#06-03-03">6.3.3  Restricting Control Transfers</a>
<li>        <a href="chp06-03.htm#06-03-04">6.3.4  Gate Descriptors Guard Procedure Entry Points</a>
<li>            <a href="chp06-03.htm#06-03-04-01">6.3.4.1  Stack Switching</a>
<li>            <a href="chp06-03.htm#06-03-04-02">6.3.4.2  Returning from a Procedure</a>
<li>        <a href="chp06-03.htm#06-03-05">6.3.5  Some Instructions are Reserved for Operating System</a>
<li>            <a href="chp06-03.htm#06-03-05-01">6.3.5.1  Privileged Instructions</a>
<li>            <a href="chp06-03.htm#06-03-05-02">6.3.5.2  Sensitive Instructions</a>
<li>        <a href="chp06-03.htm#06-03-06">6.3.6  Instructions for Pointer Validation</a>
<li>            <a href="chp06-03.htm#06-03-06-01">6.3.6.1  Descriptor Validation</a>
<li>            <a href="chp06-03.htm#06-03-06-02">6.3.6.2  Pointer Integrity and RPL</a>
<li>    <a href="chp06-04.htm#06-04">6.4  Page-Level Protection</a>
<li>        <a href="chp06-04.htm#06-04-01">6.4.1  Page-Table Entries Hold Protection Parameters</a>
<li>            <a href="chp06-04.htm#06-04-01-01">6.4.1.1  Restricting Addressable Domain</a>
<li>            <a href="chp06-04.htm#06-04-01-02">6.4.1.2  Type Checking</a>
<li>        <a href="chp06-04.htm#06-04-02">6.4.2  Combining Protection of Both Levels of Page Tables</a>
<li>        <a href="chp06-04.htm#06-04-03">6.4.3  Overrides to Page Protection</a>
<li>    <a href="chp06-05.htm#06-05">6.5  Combining Page and Segment Protection</a>

<li><a href="chp07-00.htm">Chapter 7  Multitasking</a>
<li>    <a href="chp07-01.htm#07-01">7.1  Task State Segment</a>
<li>    <a href="chp07-02.htm#07-02">7.2  TSS Descriptor</a>
<li>    <a href="chp07-03.htm#07-03">7.3  Task Register</a>
<li>    <a href="chp07-04.htm#07-04">7.4  Task Gate Descriptor</a>
<li>    <a href="chp07-05.htm#07-05">7.5  Task Switching</a>
<li>    <a href="chp07-06.htm#07-06">7.6  Task Linking</a>
<li>        <a href="chp07-06.htm#07-06-01">7.6.1  Busy Bit Prevents Loops</a>
<li>        <a href="chp07-06.htm#07-06-02">7.6.2  Modifying Task Linkages</a>
<li>    <a href="chp07-07.htm#07-07">7.7  Task Address Space</a>
<li>        <a href="chp07-07.htm#07-07-01">7.7.1  Task Linear-to-Physical Space Mapping</a>
<li>        <a href="chp07-07.htm#07-07-02">7.7.2  Task Logical Address Space</a>

<li><a href="chp08-00.htm">Chapter 8  Input/Output</a>
<li>    <a href="chp08-01.htm#08-01">8.1  I/O Addressing</a>
<li>        <a href="chp08-01.htm#08-01-01">8.1.1  I/O Address Space</a>
<li>        <a href="chp08-01.htm#08-01-02">8.1.2  Memory-Mapped I/O</a>
<li>    <a href="chp08-02.htm#08-02">8.2  I/O Instructions</a>
<li>        <a href="chp08-02.htm#08-02-01">8.2.1  Register I/O Instructions</a>
<li>        <a href="chp08-02.htm#08-02-02">8.2.2  Block I/O Instructions</a>
<li>    <a href="chp08-03.htm#08-03">8.3  Protection and I/O</a>
<li>        <a href="chp08-03.htm#08-03-01">8.3.1  I/O Privilege Level</a>
<li>        <a href="chp08-03.htm#08-03-02">8.3.2  I/O Permission Bit Map</a>

<li><a href="chp09-00.htm">Chapter 9  Exceptions and Interrupts</a>
<li>    <a href="chp09-01.htm#09-01">9.1  Identifying Interrupts</a>
<li>    <a href="chp09-02.htm#09-02">9.2  Enabling and Disabling Interrupts</a>
<li>        <a href="chp09-02.htm#09-02-01">9.2.1  NMI Masks Further NMIs</a>
<li>        <a href="chp09-02.htm#09-02-02">9.2.2  IF Masks INTR</a>
<li>        <a href="chp09-02.htm#09-02-03">9.2.3  RF Masks Debug Faults</a>
<li>        <a href="chp09-02.htm#09-02-04">9.2.4  MOV or POP to SS Masks Some Interrupts and Exceptions</a>
<li>    <a href="chp09-03.htm#09-03">9.3  Priority Among Simultaneous Interrupts and Exceptions</a>
<li>    <a href="chp09-04.htm#09-04">9.4  Interrupt Descriptor Table</a>
<li>    <a href="chp09-05.htm#09-05">9.5  IDT Descriptors</a>
<li>    <a href="chp09-06.htm#09-06">9.6  Interrupt Tasks and Interrupt Procedures</a>
<li>        <a href="chp09-06.htm#09-06-01">9.6.1  Interrupt Procedures</a>
<li>            <a href="chp09-06.htm#09-06-01-01">9.6.1.1  Stack of Interrupt Procedure</a>
<li>            <a href="chp09-06.htm#09-06-01-02">9.6.1.2  Returning from an Interrupt Procedure</a>
<li>            <a href="chp09-06.htm#09-06-01-03">9.6.1.3  Flags Usage by Interrupt Procedure</a>
<li>            <a href="chp09-06.htm#09-06-01-04">9.6.1.4  Protection in Interrupt Procedures</a>
<li>        <a href="chp09-06.htm#09-06-02">9.6.2  Interrupt Tasks</a>
<li>    <a href="chp09-07.htm#09-07">9.7  Error Code</a>
<li>    <a href="chp09-08.htm#09-08">9.8  Exception Conditions</a>
<li>        <a href="chp09-08.htm#09-08-01">9.8.1  Interrupt 0 -- Divide Error</a>
<li>        <a href="chp09-08.htm#09-08-02">9.8.2  Interrupt 1 -- Debug Exceptions</a>
<li>        <a href="chp09-08.htm#09-08-03">9.8.3  Interrupt 3 -- Breakpoint</a>
<li>        <a href="chp09-08.htm#09-08-04">9.8.4  Interrupt 4 -- Overflow</a>
<li>        <a href="chp09-08.htm#09-08-05">9.8.5  Interrupt 5 -- Bounds Check</a>
<li>        <a href="chp09-08.htm#09-08-06">9.8.6  Interrupt 6 -- Invalid Opcode</a>
<li>        <a href="chp09-08.htm#09-08-07">9.8.7  Interrupt 7 -- Coprocessor Not Available</a>
<li>        <a href="chp09-08.htm#09-08-08">9.8.8  Interrupt 8 -- Double Fault</a>
<li>        <a href="chp09-08.htm#09-08-09">9.8.9  Interrupt 9 -- Coprocessor Segment Overrun</a>
<li>        <a href="chp09-08.htm#09-08-10">9.8.10  Interrupt 10 -- Invalid TSS</a>
<li>        <a href="chp09-08.htm#09-08-11">9.8.11  Interrupt 11 -- Segment Not Present</a>
<li>        <a href="chp09-08.htm#09-08-12">9.8.12  Interrupt 12 -- Stack Exception</a>
<li>        <a href="chp09-08.htm#09-08-13">9.8.13  Interrupt 13 -- General Protection Exception</a>
<li>        <a href="chp09-08.htm#09-08-14">9.8.14  Interrupt 14 -- Page Fault</a>
<li>            <a href="chp09-08.htm#09-08-14-01">9.8.14.1  Page Fault During Task Switch</a>
<li>            <a href="chp09-08.htm#09-08-14-02">9.8.14.2  Page Fault with Inconsistent Stack Pointer</a>
<li>        <a href="chp09-08.htm#09-08-15">9.8.15  Interrupt 16 -- Coprocessor Error</a>
<li>    <a href="chp09-09.htm#09-09">9.9  Exception Summary</a>
<li>    <a href="chp09-10.htm#09-10">9.10  Error Code Summary</a>

<li><a href="chp10-00.htm">Chapter 10  Initialization</a>
<li>    <a href="chp10-01.htm#10-01">10.1  Processor State After Reset</a>
<li>    <a href="chp10-02.htm#10-02">10.2  Software Initialization for Real-Address Mode</a>
<li>        <a href="chp10-02.htm#10-02-01">10.2.1  Stack</a>
<li>        <a href="chp10-02.htm#10-02-02">10.2.2  Interrupt Table</a>
<li>        <a href="chp10-02.htm#10-02-03">10.2.3  First Instructions</a>
<li>    <a href="chp10-03.htm#10-03">10.3  Switching to Protected Mode</a>
<li>    <a href="chp10-04.htm#10-04">10.4  Software Initialization for Protected Mode</a>
<li>        <a href="chp10-04.htm#10-04-01">10.4.1  Interrupt Descriptor Table</a>
<li>        <a href="chp10-04.htm#10-04-02">10.4.2  Stack</a>
<li>        <a href="chp10-04.htm#10-04-03">10.4.3  Global Descriptor Table</a>
<li>        <a href="chp10-04.htm#10-04-04">10.4.4  Page Tables</a>
<li>        <a href="chp10-04.htm#10-04-05">10.4.5  First Task</a>
<li>    <a href="chp10-05.htm#10-05">10.5  Initialization Example</a>
<li>    <a href="chp10-06.htm#10-06">10.6  TLB Testing</a>
<li>        <a href="chp10-06.htm#10-06-01">10.6.1  Structure of the TLB</a>
<li>        <a href="chp10-06.htm#10-06-02">10.6.2  Test Registers</a>
<li>        <a href="chp10-06.htm#10-06-03">10.6.3  Test Operations</a>

<li><a href="chp11-00.htm">Chapter 11  Coprocessing and Multiprocessing</a>
<li>    <a href="chp11-01.htm#11-01">11.1  Coprocessing</a>
<li>        <a href="chp11-01.htm#11-01-01">11.1.1  Coprocessor Identification</a>
<li>        <a href="chp11-01.htm#11-01-02">11.1.2  ESC and WAIT Instructions</a>
<li>        <a href="chp11-01.htm#11-01-03">11.1.3  EM and MP Flags</a>
<li>        <a href="chp11-01.htm#11-01-04">11.1.4  The Task-Switched Flag</a>
<li>        <a href="chp11-01.htm#11-01-05">11.1.5  Coprocessor Exceptions</a>
            <li><a href="chp11-01.htm#11-01-05-01">11.1.5.1  Interrupt 7 -- Coprocessor Not Available</a>
            <li><a href="chp11-01.htm#11-01-05-02">11.1.5.2  Interrupt 9 -- Coprocessor Segment Overrun</a>
            <li><a href="chp11-01.htm#11-01-05-03">11.1.5.3  Interrupt 16 -- Coprocessor Error</a>
    <li><a href="chp11-02.htm#11-02">11.2  General Multiprocessing</a>
        <li><a href="chp11-02.htm#11-02-01">11.2.1  LOCK and the LOCK# Signal</a>
        <li><a href="chp11-02.htm#11-02-02">11.2.2  Automatic Locking</a>
        <li><a href="chp11-02.htm#11-02-03">11.2.3  Cache Considerations</a>

<li><a href="chp12-00.htm">Chapter 12  Debugging</a>
    <li><a href="chp12-01.htm#12-01">12.1  Debugging Features of the Architecture</a>
    <li><a href="chp12-02.htm#12-02">12.2  Debug Registers</a>
        <li><a href="chp12-02.htm#12-02-01">12.2.1  Debug Address Registers (DR0-DR3)</a>
        <li><a href="chp12-02.htm#12-02-02">12.2.2  Debug Control Register (DR7)</a>
        <li><a href="chp12-02.htm#12-02-03">12.2.3  Debug Status Register (DR6)</a>
        <li><a href="chp12-02.htm#12-02-04">12.2.4  Breakpoint Field Recognition</a>
    <li><a href="chp12-03.htm#12-03">12.3  Debug Exceptions</a>
        <li><a href="chp12-03.htm#12-03-01">12.3.1  Interrupt 1 -- Debug Exceptions</a>
            <li><a href="chp12-03.htm#12-03-01-01">12.3.1.1  Instruction Addrees Breakpoint</a>
            <li><a href="chp12-03.htm#12-03-01-02">12.3.1.2  Data Address Breakpoint</a>
            <li><a href="chp12-03.htm#12-03-01-03">12.3.1.3  General Detect Fault</a>
            <li><a href="chp12-03.htm#12-03-01-04">12.3.1.4  Single-Step Trap</a>
            <li><a href="chp12-03.htm#12-03-01-05">12.3.1.5  Task Switch Breakpoint</a>
        <li><a href="chp12-03.htm#12-03-02">12.3.2  Interrupt 3 -- Breakpoint Exception</a>

<li><a href="chp13-00.htm">Chapter 13  Executing 80286 Protected-Mode Code</a>
    <li><a href="chp13-01.htm#13-01">13.1  80286 Code Executes as a Subset of the 80386</a>
    <li><a href="chp13-02.htm#13-02">13.2  Two ways to Execute 80286 Tasks</a>
    <li><a href="chp13-03.htm#13-03">13.3  Differences From 80286</a>
        <li><a href="chp13-03.htm#13-03-01">13.3.1  Wraparound of 80286 24-Bit Physical Address Space</a>
        <li><a href="chp13-03.htm#13-03-02">13.3.2  Reserved Word of Descriptor</a>
        <li><a href="chp13-03.htm#13-03-03">13.3.3  New Descriptor Type Codes</a>
        <li><a href="chp13-03.htm#13-03-04">13.3.4  Restricted Semantics of LOCK</a>
        <li><a href="chp13-03.htm#13-03-05">13.3.5  Additional Exceptions</a>

<li><a href="chp14-00.htm">Chapter 14  80386 Real-Address Mode</a>
    <li><a href="chp14-01.htm#14-01">14.1  Physical Address Formation</a>
    <li><a href="chp14-02.htm#14-02">14.2  Registers and Instructions</a>
    <li><a href="chp14-03.htm#14-03">14.3  Interrupt and Exception Handling</a>
    <li><a href="chp14-04.htm#14-04">14.4  Entering and Leaving Real-Address Mode</a>
        <li><a href="chp14-04.htm#14-04-01">14.4.1  Switching to Protected Mode</a>
    <li><a href="chp14-05.htm#14-05">14.5  Switching Back to Real-Address Mode</a>
    <li><a href="chp14-06.htm#14-06">14.6  Real-Address Mode Exceptions</a>
    <li><a href="chp14-07.htm#14-07">14.7  Differences From 8086</a>
    <li><a href="chp14-08.htm#14-08">14.8  Differences From 80286 Real-Address Mode</a>
        <li><a href="chp14-08.htm#14-08-01">14.8.1  Bus Lock</a>
        <li><a href="chp14-08.htm#14-08-02">14.8.2  Location of First Instruction</a>
        <li><a href="chp14-08.htm#14-08-03">14.8.3  Initial Values of General Registers</a>
        <li><a href="chp14-08.htm#14-08-04">14.8.4  MSW Initialization</a>

<li><a href="chp15-00.htm">Chapter 15  Virtual 8086 Mode</a>
    <li><a href="chp15-01.htm#15-01">15.1  Executing 8086 Code</a>
        <li><a href="chp15-01.htm#15-01-01">15.1.1  Registers and Instructions</a>
        <li><a href="chp15-01.htm#15-01-02">15.1.2  Linear Address Formation</a>
    <li><a href="chp15-02.htm#15-02">15.2  Structure of a V86 Task</a>
        <li><a href="chp15-02.htm#15-02-01">15.2.1  Using Paging for V86 Tasks</a>
        <li><a href="chp15-02.htm#15-02-02">15.2.2  Protection within a V86 Task</a>
    <li><a href="chp15-03.htm#15-03">15.3  Entering and Leaving V86 Mode</a>
        <li><a href="chp15-03.htm#15-03-01">15.3.1  Transitions Through Task Switches</a>
        <li><a href="chp15-03.htm#15-03-02">15.3.2  Transitions Through Trap Gates and Interrupt Gates</a>
    <li><a href="chp15-04.htm#15-04">15.4  Additional Sensitive Instructions</a>
        <li><a href="chp15-04.htm#15-04-01">15.4.1  Emulating 8086 Operating System Calls</a>
        <li><a href="chp15-04.htm#15-04-02">15.4.2  Virtualizing the Interrupt-Enable Flag</a>
    <li><a href="chp15-05.htm#15-05">15.5  Virtual I/O</a>
        <li><a href="chp15-05.htm#15-05-01">15.5.1  I/O-Mapped I/O</a>
        <li><a href="chp15-05.htm#15-05-02">15.5.2  Memory-Mapped I/O</a>
        <li><a href="chp15-05.htm#15-05-03">15.5.3  Special I/O Buffers</a>
    <li><a href="chp15-06.htm#15-06">15.6  Differences From 8086</a>
    <li><a href="chp15-07.htm#15-07">15.7  Differences From 80286 Real-Address Mode</a>

<li><a href="chp16-00.htm">Chapter 16  Mixing 16-Bit and 32 Bit Code</a>
    <li><a href="chp16-01.htm#16-01">16.1  How the 80386 Implements 16-Bit and 32-Bit Features</a>
    <li><a href="chp16-02.htm#16-02">16.2  Mixing 32-Bit and 16-Bit Operations</a>
    <li><a href="chp16-03.htm#16-03">16.3  Sharing Data Segments Among Mixed Code Segments</a>
    <li><a href="chp16-04.htm#16-04">16.4  Transferring Control Among Mixed Code Segments</a>
        <li><a href="chp16-04.htm#16-04-01">16.4.1  Size of Code-Segment Pointer</a>
        <li><a href="chp16-04.htm#16-04-02">16.4.2  Stack Management for Control Transfers</a>
            <li><a href="chp16-04.htm#16-04-02-01">16.4.2.1  Controlling the Operand-Size for a Call</a>
            <li><a href="chp16-04.htm#16-04-02-02">16.4.2.2  Changing Size of Call</a>
        <li><a href="chp16-04.htm#16-04-03">16.4.3  Interrupt Control Transfers</a>
        <li><a href="chp16-04.htm#16-04-04">16.4.4  Parameter Translation</a>
        <li><a href="chp16-04.htm#16-04-05">16.4.5  The Interface Procedure</a>

<li><a href="chp17-00.htm">Chapter 17  80386 Instruction Set</a>
    <li><a href="chp17-01.htm#17-01">17.1  Operand-Size and Address-Size Attributes</a>
        <li><a href="chp17-01.htm#17-01-01">17.1.1  Default Segment Attribute</a>
        <li><a href="chp17-01.htm#17-01-02">17.1.2  Operand-Size and Address-Size Instruction Prefixes</a>
        <li><a href="chp17-01.htm#17-01-03">17.1.3  Address-Size Attribute for Stack</a>
    <li><a href="chp17-02.htm#17-02">17.2  Instruction Format</a>
        <li><a href="chp17-02.htm#17-02-01">17.2.1  ModR/M and SIB Bytes</a>
        <li><a href="chp17-02.htm#17-02-02">17.2.2  How to Read the Instruction Set Pages</a>
            <li><a href="chp17-02.htm#17-02-02-01">17.2.2.1  Opcode</a>
            <li><a href="chp17-02.htm#17-02-02-02">17.2.2.2  Instruction</a>
            <li><a href="chp17-02.htm#17-02-02-03">17.2.2.3  Clocks</a>
            <li><a href="chp17-02.htm#17-02-02-04">17.2.2.4  Description</a>
            <li><a href="chp17-02.htm#17-02-02-05">17.2.2.5  Operation</a>
            <li><a href="chp17-02.htm#17-02-02-06">17.2.2.6  Description</a>
            <li><a href="chp17-02.htm#17-02-02-07">17.2.2.7  Flags Affected</a>
            <li><a href="chp17-02.htm#17-02-02-08">17.2.2.8  Protected Mode Exceptions</a>
            <li><a href="chp17-02.htm#17-02-02-09">17.2.2.9  Real Address Mode Exceptions</a>
            <li><a href="chp17-02.htm#17-02-02-10">17.2.2.10  Virtual-8086 Mode Exceptions</a>
    <li><a href="chp17-03.htm#17-03">17.3  Instruction Set</a>
        <li><a href="chp17-a3.htm#17-03-A">17.3.A  'A' Instructions </a>
            <li><a href="chp17-a3.htm#17-03-AAA">AAA -- ASCII Adjust after Addition</a>
            <li><a href="chp17-a3.htm#17-03-AAD">AAD -- ASCII Adjust AX before Division</a>
            <li><a href="chp17-a3.htm#17-03-AAM">AAM -- ASCII Adjust AX after Multiply</a>
            <li><a href="chp17-a3.htm#17-03-AAS">AAS -- ASCII Adjust AL after Subtraction</a>
            <li><a href="chp17-a3.htm#17-03-ADC">ADC -- Add with Carry</a>
            <li><a href="chp17-a3.htm#17-03-ADD">ADD -- Add</a>
            <li><a href="chp17-a3.htm#17-03-AND">AND -- Logical AND</a>
            <li><a href="chp17-a3.htm#17-03-ARPL">ARPL -- Adjust RPL Field of Selector</a>
        <li><a href="chp17-b3.htm#17-03-B">17.3.B  'B' Instructions </a>
            <li><a href="chp17-b3.htm#17-03-BOUND">BOUND -- Check Array Index Against Bounds</a>
            <li><a href="chp17-b3.htm#17-03-BSF">BSF -- Bit Scan Forward</a>
            <li><a href="chp17-b3.htm#17-03-BSR">BSR -- Bit Scan Reverse</a>
            <li><a href="chp17-b3.htm#17-03-BT">BT -- Bit Test</a>
            <li><a href="chp17-b3.htm#17-03-BTC">BTC -- Bit Test and Complement</a>
            <li><a href="chp17-b3.htm#17-03-BTR">BTR -- Bit Test and Reset</a>
            <li><a href="chp17-b3.htm#17-03-BTS">BTS -- Bit Test and Set</a>
        <li><a href="chp17-c3.htm#17-03-C">17.3.C  'C' Instructions </a>
            <li><a href="chp17-c3.htm#17-03-CALL">CALL -- Call Procedure</a>
            <li><a href="chp17-c3.htm#17-03-CBW">CBW/CWDE -- Convert Byte to Word/Convert Word to Doubleword</a>
            <li><a href="chp17-c3.htm#17-03-CLC">CLC -- Clear Carry Flag</a>
            <li><a href="chp17-c3.htm#17-03-CLD">CLD -- Clear Direction Flag</a>
            <li><a href="chp17-c3.htm#17-03-CLI">CLI -- Clear Interrupt Flag</a>
            <li><a href="chp17-c3.htm#17-03-CLTS">CLTS -- Clear Task-Switched Flag in CR0</a>
            <li><a href="chp17-c3.htm#17-03-CMC">CMC -- Complement Carry Flag</a>
            <li><a href="chp17-c3.htm#17-03-CMP">CMP -- Compare Two Operands</a>
            <li><a href="chp17-c3.htm#17-03-CMPS">CMPS/CMPSB/CMPSW/CMPSD -- Compare String Operands</a>
            <li><a href="chp17-c3.htm#17-03-CWD">CWD/CDQ -- Convert Word to Doubleword/Convert Doubleword to</a>
        <li><a href="chp17-d3.htm#17-03-D">17.3.D  'D' Instructions </a>
            <li><a href="chp17-d3.htm#17-03-DAA">DAA -- Decimal Adjust AL after Addition</a>
            <li><a href="chp17-d3.htm#17-03-DAS">DAS -- Decimal Adjust AL after Subtraction</a>
            <li><a href="chp17-d3.htm#17-03-DEC">DEC -- Decrement by 1</a>
            <li><a href="chp17-d3.htm#17-03-DIV">DIV -- Unsigned Divide</a>
        <li><a href="chp17-e3.htm#17-03-E">17.3.E  'E' Instructions </a>
            <li><a href="chp17-e3.htm#17-03-ENTER">ENTER -- Make Stack Frame for Procedure Parameters</a>
        <li><a href="chp17-h3.htm#17-03-H">17.3.H  'H' Instructions </a>
            <li><a href="chp17-h3.htm#17-03-HLT">HLT -- Halt</a>
        <li><a href="chp17-i3.htm#17-03-I">17.3.I  'I' Instructions </a>
            <li><a href="chp17-i3.htm#17-03-IDIV">IDIV -- Signed Divide</a>
            <li><a href="chp17-i3.htm#17-03-IMUL">IMUL -- Signed Multiply</a>
            <li><a href="chp17-i3.htm#17-03-IN">IN -- Input from Port</a>
            <li><a href="chp17-i3.htm#17-03-INC">INC -- Increment by 1</a>
            <li><a href="chp17-i3.htm#17-03-INS">INS/INSB/INSW/INSD -- Input from Port to String</a>
            <li><a href="chp17-i3.htm#17-03-INT">INT/INTO -- Call to Interrupt Procedure</a>
            <li><a href="chp17-i3.htm#17-03-IRET">IRET/IRETD -- Interrupt Return</a>
        <li><a href="chp17-j3.htm#17-03-J">17.3.J  'J' Instructions </a>
            <li><a href="chp17-j3.htm#17-03-Jcc">Jcc -- Jump if Condition is Met</a>
            <li><a href="chp17-j3.htm#17-03-JMP">JMP -- Jump</a>
        <li><a href="chp17-l3.htm#17-03-L">17.3.L  'L' Instructions </a>
            <li><a href="chp17-l3.htm#17-03-LAHF">LAHF -- Load Flags into AH Register</a>
            <li><a href="chp17-l3.htm#17-03-LAR">LAR -- Load Access Rights Byte</a>
            <li><a href="chp17-l3.htm#17-03-LEA">LEA -- Load Effective Address</a>
            <li><a href="chp17-l3.htm#17-03-LEAVE">LEAVE -- High Level Procedure Exit</a>
            <li><a href="chp17-l3.htm#17-03-LGDT">LGDT/LIDT -- Load Global/Interrupt Descriptor Table Register</a>
            <li><a href="chp17-l3.htm#17-03-LGS">LGS/LSS/LDS/LES/LFS -- Load Full Pointer</a>
            <li><a href="chp17-l3.htm#17-03-LLDT">LLDT -- Load Local Descriptor Table Register</a>
            <li><a href="chp17-l3.htm#17-03-LMSW">LMSW -- Load Machine Status Word</a>
            <li><a href="chp17-l3.htm#17-03-LOCK">LOCK -- Assert LOCK# Signal Prefix</a>
            <li><a href="chp17-l3.htm#17-03-LODS">LODS/LODSB/LODSW/LODSD -- Load String Operand</a>
            <li><a href="chp17-l3.htm#17-03-LOOP">LOOP/LOOPcond -- Loop Control with CX Counter</a>
            <li><a href="chp17-l3.htm#17-03-LSL">LSL -- Load Segment Limit</a>
            <li><a href="chp17-l3.htm#17-03-LTR">LTR -- Load Task Register</a>
        <li><a href="chp17-m3.htm#17-03-M">17.3.M  'M' Instructions </a>
            <li><a href="chp17-m3.htm#17-03-MOV">MOV -- Move Data</a>
            <li><a href="chp17-m3.htm#17-03-MOV">MOV -- Move to/from Special Registers</a>
            <li><a href="chp17-m3.htm#17-03-MOVS">MOVS/MOVSB/MOVSW/MOVSD -- Move Data from String to String</a>
            <li><a href="chp17-m3.htm#17-03-MOVSX">MOVSX -- Move with Sign-Extend</a>
            <li><a href="chp17-m3.htm#17-03-MOVZX">MOVZX -- Move with Zero-Extend</a>
            <li><a href="chp17-m3.htm#17-03-MUL">MUL -- Unsigned Multiplication of AL or AX</a>
        <li><a href="chp17-n3.htm#17-03-N">17.3.N  'N' Instructions </a>
            <li><a href="chp17-n3.htm#17-03-NEG">NEG -- Two's Complement Negation</a>
            <li><a href="chp17-n3.htm#17-03-NOP">NOP -- No Operation</a>
            <li><a href="chp17-n3.htm#17-03-NOT">NOT -- One's Complement Negation</a>
        <li><a href="chp17-o3.htm#17-03-O">17.3.O  'O' Instructions </a>
            <li><a href="chp17-o3.htm#17-03-OR">OR -- Logical Inclusive OR</a>
            <li><a href="chp17-o3.htm#17-03-OUT">OUT -- Output to Port</a>
            <li><a href="chp17-o3.htm#17-03-OUTS">OUTS/OUTSB/OUTSW/OUTSD -- Output String to Port</a>
        <li><a href="chp17-p3.htm#17-03-P">17.3.P  'P' Instructions </a>
            <li><a href="chp17-p3.htm#17-03-POP">POP -- Pop a Word from the Stack</a>
            <li><a href="chp17-p3.htm#17-03-POPA">POPA/POPAD -- Pop all General Registers</a>
            <li><a href="chp17-p3.htm#17-03-POPF">POPF/POPFD -- Pop Stack into FLAGS or EFLAGS Register</a>
            <li><a href="chp17-p3.htm#17-03-PUSH">PUSH -- Push Operand onto the Stack</a>
            <li><a href="chp17-p3.htm#17-03-PUSHA">PUSHA/PUSHAD -- Push all General Registers</a>
            <li><a href="chp17-p3.htm#17-03-PUSHF">PUSHF/PUSHFD -- Push Flags Register onto the Stack</a>
        <li><a href="chp17-r3.htm#17-03-R">17.3.R  'R' Instructions </a>
            <li><a href="chp17-r3.htm#17-03-RCL">RCL/RCR/ROL/ROR -- Rotate</a>
            <li><a href="chp17-r3.htm#17-03-REP">REP/REPE/REPZ/REPNE/REPNZ -- Repeat Following String Operation</a>
            <li><a href="chp17-r3.htm#17-03-RET">RET -- Return from Procedure</a>
        <li><a href="chp17-s3.htm#17-03-S">17.3.S  'S' Instructions </a>
            <li><a href="chp17-s3.htm#17-03-SAHF">SAHF -- Store AH into Flags</a>
            <li><a href="chp17-s3.htm#17-03-SAL">SAL/SAR/SHL/SHR -- Shift Instructions</a>
            <li><a href="chp17-s3.htm#17-03-SBB">SBB -- Integer Subtraction with Borrow</a>
            <li><a href="chp17-s3.htm#17-03-SCAS">SCAS/SCASB/SCASW/SCASD -- Compare String Data</a>
            <li><a href="chp17-s3.htm#17-03-SETcc">SETcc -- Byte Set on Condition</a>
            <li><a href="chp17-s3.htm#17-03-SGDT">SGDT/SIDT -- Store Global/Interrupt Descriptor Table Register</a>
            <li><a href="chp17-s3.htm#17-03-SHLD">SHLD -- Double Precision Shift Left</a>
            <li><a href="chp17-s3.htm#17-03-SHRD">SHRD -- Double Precision Shift Right</a>
            <li><a href="chp17-s3.htm#17-03-SLDT">SLDT -- Store Local Descriptor Table Register</a>
            <li><a href="chp17-s3.htm#17-03-SMSW">SMSW -- Store Machine Status Word</a>
            <li><a href="chp17-s3.htm#17-03-STC">STC -- Set Carry Flag</a>
            <li><a href="chp17-s3.htm#17-03-STD">STD -- Set Direction Flag</a>
            <li><a href="chp17-s3.htm#17-03-STI">STI -- Set Interrupt Flag</a>
            <li><a href="chp17-s3.htm#17-03-STOS">STOS/STOSB/STOSW/STOSD -- Store String Data</a>
            <li><a href="chp17-s3.htm#17-03-STR">STR -- Store Task Register</a>
            <li><a href="chp17-s3.htm#17-03-SUB">SUB -- Integer Subtraction</a>
        <li><a href="chp17-t3.htm#17-03-T">17.3.T  'T' Instructions </a>
            <li><a href="chp17-t3.htm#17-03-TEST">TEST -- Logical Compare</a>
        <li><a href="chp17-v3.htm#17-03-V">17.3.V  'V' Instructions </a>
            <li><a href="chp17-v3.htm#17-03-VERR">VERR, VERW -- Verify a Segment for Reading or Writing</a>
        <li><a href="chp17-w3.htm#17-03-W">17.3.W  'W' Instructions </a>
            <li><a href="chp17-w3.htm#17-03-WAIT">WAIT -- Wait until BUSY# Pin is Inactive (HIGH)</a>
        <li><a href="chp17-x3.htm#17-03-X">17.3.X  'X' Instructions </a>
            <li><a href="chp17-x3.htm#17-03-XCHG">XCHG -- Exchange Register/Memory with Register</a>
            <li><a href="chp17-x3.htm#17-03-XLAT">XLAT/XLATB -- Table Look-up Translation</a>
            <li><a href="chp17-x3.htm#17-03-XOR">XOR -- Logical Exclusive OR</a>

<li><a href="app-a.htm">Appendix A  Opcode Map</a>
<li><a href="app-b.htm">Appendix B  Complete Flag Cross-Reference</a>
<li><a href="app-c.htm">Appendix C  Status Flag Summary</a>
<li><a href="app-d.htm">Appendix D  Condition Codes</a>
</ul><hr>
Prev: <a href="cust.htm">Customer Support</a><br>
Next: <a href="figs.htm">Figures</a>
</body>
</html>
