#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Dec 05 20:55:57 2023
# Process ID: 10640
# Current directory: C:/Users/Dr804t/Documents/CPE222/pong_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21956 C:\Users\Dr804t\Documents\CPE222\pong_4\Pong.xpr
# Log file: C:/Users/Dr804t/Documents/CPE222/pong_4/vivado.log
# Journal file: C:/Users/Dr804t/Documents/CPE222/pong_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v:1]
[Tue Dec 05 21:35:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v:1]
[Tue Dec 05 21:35:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v:1]
[Tue Dec 05 21:36:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/synth_1/runme.log
launch_runs impl_1
[Tue Dec 05 21:36:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Dec 05 21:37:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAB43A
set_property PROGRAM.FILE {C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:38:17 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
$finish called at time : 50 ms : File "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" Line 68
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 931.496 ; gain = 0.000
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 936.199 ; gain = 12.434
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16s
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 936.199 ; gain = 12.434
save_wave_config {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:39:21 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
$finish called at time : 50 ms : File "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" Line 68
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 947.707 ; gain = 0.000
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 947.707 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16s
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 947.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:40:52 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
$finish called at time : 50 ms : File "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" Line 68
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 947.707 ; gain = 0.000
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 947.707 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16s
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 947.707 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v:1]
[Tue Dec 05 21:44:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/synth_1/runme.log
launch_runs impl_1
[Tue Dec 05 21:44:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Dec 05 21:45:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/testb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:45:14 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
$finish called at time : 50 ms : File "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" Line 68
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 948.191 ; gain = 0.484
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 948.191 ; gain = 0.484
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16s
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 948.191 ; gain = 0.484
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:48:16 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
$finish called at time : 50 ms : File "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" Line 68
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 948.602 ; gain = 0.000
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 948.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16s
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 948.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:49:33 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 958.531 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 958.531 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav -int_os_type 64 ..."
launch_simulation: Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 958.531 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v:1]
[Tue Dec 05 21:51:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/synth_1/runme.log
launch_runs impl_1
[Tue Dec 05 21:51:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Dr804t/Documents/CPE222/pong_4/.Xil/Vivado-10640-LAPTOP-4ADVH0RC/dcp/Top.xdc]
Finished Parsing XDC File [C:/Users/Dr804t/Documents/CPE222/pong_4/.Xil/Vivado-10640-LAPTOP-4ADVH0RC/dcp/Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1173.266 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1173.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

save_wave_config {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:55:39 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
$finish called at time : 50 ms : File "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" Line 68
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1664.336 ; gain = 0.000
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1664.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16s
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1664.336 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v" into library work [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/test.v:1]
[Tue Dec 05 21:58:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/synth_1/runme.log
save_wave_config {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/testb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
"xvlog -m64 --relax -prj testb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/scoreby7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreby7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision
WARNING: [VRFC 10-1315] redeclaration of ansi port score_up_p1 is not allowed [C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Collision.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Move_rac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Move_rac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/displaytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2892473a4b54e60a2679444667643fb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testb_behav xil_defaultlib.testb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.displaytest_default
Compiling module xil_defaultlib.Move_rac_default
Compiling module xil_defaultlib.Move_ball_default
Compiling module xil_defaultlib.Collision
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.scoreby7seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav/xsim.dir/testb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 05 21:59:02 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testb_behav -key {Behavioral:sim_1:Functional:testb} -tclbatch {testb.tcl} -view {C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/Dr804t/Documents/CPE222/pong_4/Top_behav.wcfg
source testb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16s
$finish called at time : 50 ms : File "C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.srcs/sim_1/new/testb.v" Line 68
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1664.336 ; gain = 0.000
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1664.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1664.336 ; gain = 0.000
launch_runs impl_1
[Tue Dec 05 21:59:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Dec 05 22:00:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Dr804t/Documents/CPE222/pong_4/Pong.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 05 22:01:28 2023...
