--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml moving_led_1.twx moving_led_1.ncd -o moving_led_1.twr
moving_led_1.pcf -ucf AASASAS.ucf

Design file:              moving_led_1.ncd
Physical constraint file: moving_led_1.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1189 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.651ns.
--------------------------------------------------------------------------------

Paths for end point c1/COUNT_5 (SLICE_X10Y31.B1), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_9 (FF)
  Destination:          c1/COUNT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.716 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_9 to c1/COUNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.BQ      Tcko                  0.430   c1/COUNT<11>
                                                       c1/COUNT_9
    SLICE_X12Y36.B1      net (fanout=2)        1.462   c1/COUNT<9>
    SLICE_X12Y36.COUT    Topcyb                0.483   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<1>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.B1      net (fanout=24)       1.631   c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.CLK     Tas                   0.349   c1/COUNT<7>
                                                       c1/COUNT_5_rstpot
                                                       c1/COUNT_5
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.492ns logic, 3.096ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_9 (FF)
  Destination:          c1/COUNT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.495ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.716 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_9 to c1/COUNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.BQ      Tcko                  0.430   c1/COUNT<11>
                                                       c1/COUNT_9
    SLICE_X12Y36.B1      net (fanout=2)        1.462   c1/COUNT<9>
    SLICE_X12Y36.COUT    Topcyb                0.390   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lutdi
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.B1      net (fanout=24)       1.631   c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.CLK     Tas                   0.349   c1/COUNT<7>
                                                       c1/COUNT_5_rstpot
                                                       c1/COUNT_5
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (1.399ns logic, 3.096ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_7 (FF)
  Destination:          c1/COUNT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_7 to c1/COUNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.476   c1/COUNT<7>
                                                       c1/COUNT_7
    SLICE_X12Y36.B3      net (fanout=2)        1.298   c1/COUNT<7>
    SLICE_X12Y36.COUT    Topcyb                0.483   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<1>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.B1      net (fanout=24)       1.631   c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.CLK     Tas                   0.349   c1/COUNT<7>
                                                       c1/COUNT_5_rstpot
                                                       c1/COUNT_5
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (1.538ns logic, 2.932ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point c1/COUNT_1 (SLICE_X12Y28.B1), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_9 (FF)
  Destination:          c1/COUNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_9 to c1/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.BQ      Tcko                  0.430   c1/COUNT<11>
                                                       c1/COUNT_9
    SLICE_X12Y36.B1      net (fanout=2)        1.462   c1/COUNT<9>
    SLICE_X12Y36.COUT    Topcyb                0.483   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<1>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y28.B1      net (fanout=24)       1.531   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y28.CLK     Tas                   0.339   c1/COUNT<3>
                                                       c1/COUNT_1_rstpot
                                                       c1/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.482ns logic, 2.996ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_9 (FF)
  Destination:          c1/COUNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_9 to c1/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.BQ      Tcko                  0.430   c1/COUNT<11>
                                                       c1/COUNT_9
    SLICE_X12Y36.B1      net (fanout=2)        1.462   c1/COUNT<9>
    SLICE_X12Y36.COUT    Topcyb                0.390   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lutdi
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y28.B1      net (fanout=24)       1.531   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y28.CLK     Tas                   0.339   c1/COUNT<3>
                                                       c1/COUNT_1_rstpot
                                                       c1/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.389ns logic, 2.996ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_7 (FF)
  Destination:          c1/COUNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.597 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_7 to c1/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.476   c1/COUNT<7>
                                                       c1/COUNT_7
    SLICE_X12Y36.B3      net (fanout=2)        1.298   c1/COUNT<7>
    SLICE_X12Y36.COUT    Topcyb                0.483   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<1>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y28.B1      net (fanout=24)       1.531   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y28.CLK     Tas                   0.339   c1/COUNT<3>
                                                       c1/COUNT_1_rstpot
                                                       c1/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.528ns logic, 2.832ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point c1/COUNT_4 (SLICE_X10Y31.A3), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_9 (FF)
  Destination:          c1/COUNT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.716 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_9 to c1/COUNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.BQ      Tcko                  0.430   c1/COUNT<11>
                                                       c1/COUNT_9
    SLICE_X12Y36.B1      net (fanout=2)        1.462   c1/COUNT<9>
    SLICE_X12Y36.COUT    Topcyb                0.483   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<1>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.A3      net (fanout=24)       1.438   c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.CLK     Tas                   0.349   c1/COUNT<7>
                                                       c1/COUNT_4_rstpot
                                                       c1/COUNT_4
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.492ns logic, 2.903ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_9 (FF)
  Destination:          c1/COUNT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.716 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_9 to c1/COUNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.BQ      Tcko                  0.430   c1/COUNT<11>
                                                       c1/COUNT_9
    SLICE_X12Y36.B1      net (fanout=2)        1.462   c1/COUNT<9>
    SLICE_X12Y36.COUT    Topcyb                0.390   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lutdi
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.A3      net (fanout=24)       1.438   c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.CLK     Tas                   0.349   c1/COUNT<7>
                                                       c1/COUNT_4_rstpot
                                                       c1/COUNT_4
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (1.399ns logic, 2.903ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/COUNT_7 (FF)
  Destination:          c1/COUNT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c1/COUNT_7 to c1/COUNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.476   c1/COUNT<7>
                                                       c1/COUNT_7
    SLICE_X12Y36.B3      net (fanout=2)        1.298   c1/COUNT<7>
    SLICE_X12Y36.COUT    Topcyb                0.483   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<1>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.230   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.A3      net (fanout=24)       1.438   c1/Mcompar_n0000_cy<4>
    SLICE_X10Y31.CLK     Tas                   0.349   c1/COUNT<7>
                                                       c1/COUNT_4_rstpot
                                                       c1/COUNT_4
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (1.538ns logic, 2.739ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point c1/qs (SLICE_X10Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/qs (FF)
  Destination:          c1/qs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c1/qs to c1/qs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.200   c1/qs
                                                       c1/qs
    SLICE_X10Y46.A6      net (fanout=3)        0.027   c1/qs
    SLICE_X10Y46.CLK     Tah         (-Th)    -0.190   c1/qs
                                                       c1/qs_INV_2_o1_INV_0
                                                       c1/qs
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point c1/COUNT_20 (SLICE_X12Y37.D5), 38 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/COUNT_21 (FF)
  Destination:          c1/COUNT_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c1/COUNT_21 to c1/COUNT_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.CQ      Tcko                  0.234   c1/COUNT<20>
                                                       c1/COUNT_21
    SLICE_X12Y37.A4      net (fanout=2)        0.113   c1/COUNT<21>
    SLICE_X12Y37.AMUX    Topaa                 0.263   c1/COUNT<20>
                                                       c1/Mcompar_n0000_lut<4>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.D5      net (fanout=24)       0.122   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.197   c1/COUNT<20>
                                                       c1/COUNT_20_rstpot
                                                       c1/COUNT_20
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.694ns logic, 0.235ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/COUNT_21 (FF)
  Destination:          c1/COUNT_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c1/COUNT_21 to c1/COUNT_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.CQ      Tcko                  0.234   c1/COUNT<20>
                                                       c1/COUNT_21
    SLICE_X12Y37.A4      net (fanout=2)        0.113   c1/COUNT<21>
    SLICE_X12Y37.AMUX    Topaa                 0.267   c1/COUNT<20>
                                                       c1/Mcompar_n0000_lutdi3
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.D5      net (fanout=24)       0.122   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.197   c1/COUNT<20>
                                                       c1/COUNT_20_rstpot
                                                       c1/COUNT_20
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.698ns logic, 0.235ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/COUNT_16 (FF)
  Destination:          c1/COUNT_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c1/COUNT_16 to c1/COUNT_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.234   c1/COUNT<19>
                                                       c1/COUNT_16
    SLICE_X12Y36.D4      net (fanout=2)        0.228   c1/COUNT<16>
    SLICE_X12Y36.COUT    Topcyd                0.187   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<3>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.001   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.125   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.D5      net (fanout=24)       0.122   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.197   c1/COUNT<20>
                                                       c1/COUNT_20_rstpot
                                                       c1/COUNT_20
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.743ns logic, 0.351ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/COUNT_22 (SLICE_X12Y37.B4), 38 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.967ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/COUNT_21 (FF)
  Destination:          c1/COUNT_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c1/COUNT_21 to c1/COUNT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.CQ      Tcko                  0.234   c1/COUNT<20>
                                                       c1/COUNT_21
    SLICE_X12Y37.A4      net (fanout=2)        0.113   c1/COUNT<21>
    SLICE_X12Y37.AMUX    Topaa                 0.263   c1/COUNT<20>
                                                       c1/Mcompar_n0000_lut<4>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.B4      net (fanout=24)       0.160   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.197   c1/COUNT<20>
                                                       c1/COUNT_22_rstpot
                                                       c1/COUNT_22
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.694ns logic, 0.273ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/COUNT_21 (FF)
  Destination:          c1/COUNT_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c1/COUNT_21 to c1/COUNT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.CQ      Tcko                  0.234   c1/COUNT<20>
                                                       c1/COUNT_21
    SLICE_X12Y37.A4      net (fanout=2)        0.113   c1/COUNT<21>
    SLICE_X12Y37.AMUX    Topaa                 0.267   c1/COUNT<20>
                                                       c1/Mcompar_n0000_lutdi3
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.B4      net (fanout=24)       0.160   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.197   c1/COUNT<20>
                                                       c1/COUNT_22_rstpot
                                                       c1/COUNT_22
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.698ns logic, 0.273ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/COUNT_16 (FF)
  Destination:          c1/COUNT_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c1/COUNT_16 to c1/COUNT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.234   c1/COUNT<19>
                                                       c1/COUNT_16
    SLICE_X12Y36.D4      net (fanout=2)        0.228   c1/COUNT<16>
    SLICE_X12Y36.COUT    Topcyd                0.187   c1/Mcompar_n0000_cy<3>
                                                       c1/Mcompar_n0000_lut<3>
                                                       c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.001   c1/Mcompar_n0000_cy<3>
    SLICE_X12Y37.AMUX    Tcina                 0.125   c1/COUNT<20>
                                                       c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.B4      net (fanout=24)       0.160   c1/Mcompar_n0000_cy<4>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.197   c1/COUNT<20>
                                                       c1/COUNT_22_rstpot
                                                       c1/COUNT_22
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.743ns logic, 0.389ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: c1/COUNT<3>/CLK
  Logical resource: c1/COUNT_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: c1/COUNT<3>/CLK
  Logical resource: c1/COUNT_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.651|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1189 paths, 0 nets, and 109 connections

Design statistics:
   Minimum period:   4.651ns{1}   (Maximum frequency: 215.008MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 04 14:49:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



