datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
nRF52833,What is the bit_offset of ENDEPOUT3 field from INTEN register from USBD peripheral for nrf52833 microcontroller?,15,31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,24,31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,24,0.12425463,0.12425463,0.69689786,0.69689786
nRF52833,What is the description of CH10 field from CHENSET register from PPI peripheral for nrf52833 microcontroller?,Channel 10 enable set register.  Writing '0' has no effect,"Channel 10 Enable Set. Writing a 1 to this field enables the channel. Writing a 0 has no effect. To disable the channel, write 0 to CHDISSET field from CHENCLR register from PPI peripheral. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field",PPI Channel 10 Enable Set,"Channel 10 Enable Set. Writing a 1 to this field enables the channel. Writing a 0 has no effect. To disable the channel, write 0 to CHDISSET field from CHENCLR register from PPI peripheral. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field is [CH10] from peripheral PPI. Field",PPI Channel 10 Enable Set,0.52888095,0.52888095,0.57025695,0.57025695
nRF52833,What is the address_offset of BMREQUESTTYPE register from USBD peripheral for nrf52833 microcontroller?,0x480,0x480,0x480,0x480,0x480,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,What is the bit_width of PIN15 field from OUTSET register from P1 peripheral for nrf52833 microcontroller?,1,15,16,15,16,0.48225844,0.48225844,0.4854614,0.4854614
nRF52833,What is the bit_offset of EVENTS_STOPPED field from EVENTS_STOPPED register from TWI1 peripheral for nrf52833 microcontroller?,0,0x104,0x104,0x104,0x104,0.6058867,0.6058867,0.6058867,0.6058867
nRF52833,What is the bit_offset of PULL field from PIN_CNF[26] register from P0 peripheral for nrf52833 microcontroller?,2,28,20,28,20,0.55663043,0.55663043,0.541844,0.541844
nRF52833,What is the bit_width of DNACK field from ERRORSRC register from TWIS0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,List all the fields of TASKS_TRIGGER[6] register from EGU4 peripheral for nrf52833 microcontroller.,TASKS_TRIGGER,"TRIGGER, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED","PORT, PIN, CHANNEL, TRIGGER, TASK, ACTION, MODE, COMMON, DESTRUCTIVE, PPI, LIST, LISTSS, LISTSSS, LISTSSSS, EVTSEL, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIG","TRIGGER, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED","PORT, PIN, CHANNEL, TRIGGER, TASK, ACTION, MODE, COMMON, DESTRUCTIVE, PPI, LIST, LISTSS, LISTSSS, LISTSSSS, EVTSEL, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIG",0.1470479,0.1470479,0.23426595,0.23426595
nRF52833,What is the bit_offset of REGION0WA field from NMIEN register from MWU peripheral for nrf52833 microcontroller?,0,0x00000001,0x0000000000000001,0x00000001,0x0000000000000001,0.56888604,0.56888604,0.56036687,0.56036687
nRF52833,What is the base address of RNG peripheral for nrf52833 microcontroller?,0x4000d000,0x4000d000,0x4000d000,0x4000d000,0x4000d000,1.0,1.0,1.0,1.0
nRF52833,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[15] register from EGU1 peripheral for nrf52833 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED Event number n generated by triggering the corresponding TRIGGER[n] task.,EVENTS_TRIGGERED[15] (n=0..15),EVENTS_TRIGGERED Event number n generated by triggering the corresponding TRIGGER[n] task.,EVENTS_TRIGGERED[15] (n=0..15),0.90474534,0.90474534,0.6309854,0.6309854
nRF52833,What is the description of ORC field from ORC register from SPIS0 peripheral for nrf52833 microcontroller?,Over-read character. Character clocked out after an over-read of the transmit buffer.,Erase all non-volatile memory including UICR registers. The erase must be enabled using CONFIG.WEN before the non- volatile memory can be erased. NoOperation 0 No operation Erase 1 Start chip erase,ORC,Erase all non-volatile memory including UICR registers. The erase must be enabled using CONFIG.WEN before the non- volatile memory can be erased. NoOperation 0 No operation Erase 1 Start chip erase,ORC,0.15981974,0.15981974,0.13857439,0.13857439
nRF52833,What is the bit_offset of PIN18 field from LATCH register from P0 peripheral for nrf52833 microcontroller?,18,18,18,18,18,1.0,1.0,1.0,1.0
nRF52833,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[4] register from EGU0 peripheral for nrf52833 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 4 for triggering the corresponding TRIGGERED[n] event,Trigger 4 for triggering the corresponding TRIGGEREDB] event,Trigger 4 for triggering the corresponding TRIGGERED[n] event,Trigger 4 for triggering the corresponding TRIGGEREDB] event,0.8533516,0.8533516,0.6665949,0.6665949
nRF52833,What is the description of PORT field from PSELDCX register from SPIM0 peripheral for nrf52833 microcontroller?,Port number,PORT pin number.,PORT number onto which DCX is exposed.,PORT pin number.,PORT number onto which DCX is exposed.,0.8299984,0.8299984,0.6014672,0.6014672
nRF52833,What is the description of PIN_CNF[17] register from P1 peripheral for nrf52833 microcontroller?,Description collection: Configuration of GPIO pins,C17  12pF  C18  12pF  VDD_nRF  C7  4.7µF  C14  C2  1.0µF  X1  12pF  32MHz C1  VDD_nRF  7  6  5  4  0  1  VDD_nRF  DEC1  C5  100nF  C13  1.0µF  6  _  4  C  E  D  N  I  A  /  1  3  .  0  P  N  I  A  /  0  3  .  0  P  N  I  A  /  9  2  .  0  P  N  I  A  /  8  2  .  0  P  N  I  A  /  2  0  .  0  P  N  I  A  /  3  0  .  0  P  9  1  .  0  P  3  0  .  1  P  5  0  .  1  P  3  2  .  0  P  5  2  .  0  P  C12  100nF  12pF  X2  32.768kHz  4  7  1  B  3  B  5  B  7  B  8  A  9  B  0  1  A  1  1  B  2  1  A  3  1  B  4  1  A  5  1  B  6  1  A  7  1  B  8  1  A  9  1  B  0  2  A  2  2  A  C11  C1  P0.00/XL1  D2  P0.01/XL2  F2  P0.26  G1  P0.27  H2  P0.04/AIN2  J1  P0.05/AIN3  K2  P0.06  L1  P0.07  M2  P0.08  N1  P1.08  P2  P1.09  R1  P0.11  T2  P0.12  U1  W1  Y2  AC5  S  S  V  D  D  V  C  C  D  DEC1  P0.00/XL1  P0.01/XL2  P0.26  P0.27  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  P0.08  P1.08  P1.09  P0.11  P0.12  VDD  VDDH  N.C.  DECUSB  S  U  B  -  V  D  4  C  E  D  +  D  S  S  V  3  1  .  0  P  7  N  I  A  /  1  3  .  0  P  4  1  .  0  P  6  N  I  A,GPIO Configuration Register 17. Reads the same as PIN_CNF[16] for the same pin. Writes the same as PIN_CNF[16] for the same pin. Field description list for PIN_CNF[17] register from P1 peripheral for nrf52833 microcontroller.,C17  12pF  C18  12pF  VDD_nRF  C7  4.7µF  C14  C2  1.0µF  X1  12pF  32MHz C1  VDD_nRF  7  6  5  4  0  1  VDD_nRF  DEC1  C5  100nF  C13  1.0µF  6  _  4  C  E  D  N  I  A  /  1  3  .  0  P  N  I  A  /  0  3  .  0  P  N  I  A  /  9  2  .  0  P  N  I  A  /  8  2  .  0  P  N  I  A  /  2  0  .  0  P  N  I  A  /  3  0  .  0  P  9  1  .  0  P  3  0  .  1  P  5  0  .  1  P  3  2  .  0  P  5  2  .  0  P  C12  100nF  12pF  X2  32.768kHz  4  7  1  B  3  B  5  B  7  B  8  A  9  B  0  1  A  1  1  B  2  1  A  3  1  B  4  1  A  5  1  B  6  1  A  7  1  B  8  1  A  9  1  B  0  2  A  2  2  A  C11  C1  P0.00/XL1  D2  P0.01/XL2  F2  P0.26  G1  P0.27  H2  P0.04/AIN2  J1  P0.05/AIN3  K2  P0.06  L1  P0.07  M2  P0.08  N1  P1.08  P2  P1.09  R1  P0.11  T2  P0.12  U1  W1  Y2  AC5  S  S  V  D  D  V  C  C  D  DEC1  P0.00/XL1  P0.01/XL2  P0.26  P0.27  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  P0.08  P1.08  P1.09  P0.11  P0.12  VDD  VDDH  N.C.  DECUSB  S  U  B  -  V  D  4  C  E  D  +  D  S  S  V  3  1  .  0  P  7  N  I  A  /  1  3  .  0  P  4  1  .  0  P  6  N  I  A,GPIO Configuration Register 17. Reads the same as PIN_CNF[16] for the same pin. Writes the same as PIN_CNF[16] for the same pin. Field description list for PIN_CNF[17] register from P1 peripheral for nrf52833 microcontroller.,0.14359552,0.14359552,0.47160184,0.47160184
nRF52833,What is the description of PIN28 field from LATCH register from P1 peripheral for nrf52833 microcontroller?,Status on whether PIN28 has met criteria set in PIN_CNF28.SENSE register. Write '1' to clear.,LATCH,PIN28 Latched Value 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 2,LATCH,PIN28 Latched Value 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 2,0.12529013,0.12529013,0.29787758,0.29787758
nRF52833,What is the bit_offset of ENDTX field from INTENSET register from NFCT peripheral for nrf52833 microcontroller?,12,0x308,0x304,0x308,0x304,0.30060482,0.30060482,0.31506386,0.31506386
nRF52833,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[7] register from EGU5 peripheral for nrf52833 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED Event generated by triggering the corresponding TRIGGER[n] task.,EVENTS_TRIGGERED[7] (n=0..15),EVENTS_TRIGGERED Event generated by triggering the corresponding TRIGGER[n] task.,EVENTS_TRIGGERED[7] (n=0..15),0.85146177,0.85146177,0.6479547,0.6479547
nRF52833,What is the bit_offset of TRIGGERED9 field from INTEN register from EGU2 peripheral for nrf52833 microcontroller?,9,0x304,0x380,0x304,0x380,0.3517081,0.3517081,0.29968518,0.29968518
nRF52833,What is the size of EVENTS_SEQSTARTED[1] register from PWM3 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the address_offset of EVENTS_COMPARE[4] register from TIMER3 peripheral for nrf52833 microcontroller?,0x150,0x140 + (n × 0x4),0x140 + (4 × 0x4),0x140 + (n × 0x4),0x140 + (4 × 0x4),0.6264039,0.6264039,0.6197187,0.6197187
nRF52833,What is the bit_width of EVENTS_SUSPENDED field from EVENTS_SUSPENDED register from TWI1 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the address_offset of SHORTS register from PWM2 peripheral for nrf52833 microcontroller?,0x200,0x200,0x200,0x200,0x200,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of EVENTS_TXREADY field from EVENTS_TXREADY register from RADIO peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of EVENTS_READY field from EVENTS_READY register from SPI0 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the description of TEMP peripheral for nrf52833 microcontroller?,Temperature Sensor,Temperature sensor .,Temperature sensor,Temperature sensor .,Temperature sensor,0.9153773,0.9153773,1.0,1.0
nRF52833,What is the bit_offset of EP0SETUP field from INTENSET register from USBD peripheral for nrf52833 microcontroller?,23,4452_021,4452_021,4452_021,4452_021,0.41312984,0.41312984,0.41312984,0.41312984
nRF52833,What is the description of LOOPSDONE_STOP field from SHORTS register from PWM0 peripheral for nrf52833 microcontroller?,Shortcut between event LOOPSDONE and task STOP,"PWM0_LOOPSDONE Shorts the STOP task with LOOPSDONE event, emitted when the sequence has been played the amount of times defined in LOOP.CNT. Does not cause PWM generation (0 Start if not running.",PWM_LOOPSDONE Shorts to STOP task.,"PWM0_LOOPSDONE Shorts the STOP task with LOOPSDONE event, emitted when the sequence has been played the amount of times defined in LOOP.CNT. Does not cause PWM generation (0 Start if not running.",PWM_LOOPSDONE Shorts to STOP task.,0.4623064,0.4623064,0.42926407,0.42926407
nRF52833,What is the description of PIN9 field from DIRCLR register from P0 peripheral for nrf52833 microcontroller?,Set as input pin 9,"PIN9 Output Write Data, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width",P9 Pin 9 Direction Clear.,"PIN9 Output Write Data, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width 1/2, Reset 0/1, Sleep 0/1, Low Power 0/1, Port 0/1, DSU, Accessed from CPU, Field 1/2, Bit 0/1, Width",P9 Pin 9 Direction Clear.,0.31859812,0.31859812,0.47334194,0.47334194
nRF52833,What is the bit_offset of CROSS field from INTENSET register from COMP peripheral for nrf52833 microcontroller?,3,128,1,128,1,0.45683825,0.45683825,0.790561,0.790561
nRF52833,What is the bit_width of TRIGGERED5 field from INTENCLR register from EGU0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of ENDEPIN5 field from INTENSET register from USBD peripheral for nrf52833 microcontroller?,7,30,25,30,25,0.5708138,0.5708138,0.5152401,0.5152401
nRF52833,What is the bit_width of SENSE field from PIN_CNF[23] register from P0 peripheral for nrf52833 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
nRF52833,What is the description of TASKS_STOP register from RTC1 peripheral for nrf52833 microcontroller?,Stop RTC COUNTER,Stop resolving addresses,Stop RTC Counter,Stop resolving addresses,Stop RTC Counter,0.19305378,0.19305378,1.0,1.0
nRF52833,What is the bit_width of PULL field from PIN_CNF[9] register from P0 peripheral for nrf52833 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
nRF52833,What is the bit_width of TASKS_OUT field from TASKS_OUT[3] register from GPIOTE peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_width of PIN5 field from OUTCLR register from P0 peripheral for nrf52833 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52833,What is the bit_width of EVENTS_ENDCRYPT field from EVENTS_ENDCRYPT register from CCM peripheral for nrf52833 microcontroller?,1,117,32,117,32,0.36148727,0.36148727,0.49268645,0.49268645
nRF52833,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[11] register from EGU3 peripheral for nrf52833 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100 + (11 × 0x4),0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100 + (11 × 0x4),0.3871085,0.3871085,0.41115993,0.41115993
nRF52833,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU1 peripheral for nrf52833 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED Event generated by triggering the corresponding TRIGGER[n] task.,EVENTS_TRIGGERED[4] (n=0..15),EVENTS_TRIGGERED Event generated by triggering the corresponding TRIGGER[n] task.,EVENTS_TRIGGERED[4] (n=0..15),0.85146177,0.85146177,0.62393486,0.62393486
nRF52833,What is the description of POLARITY field from CONFIG[4] register from GPIOTE peripheral for nrf52833 microcontroller?,When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event.,"Polarity of the event/task pin. 0 = Active-high, 1 = Active-low.",Polarity of Pin 4 of GPIOTE peripheral.,"Polarity of the event/task pin. 0 = Active-high, 1 = Active-low.",Polarity of Pin 4 of GPIOTE peripheral.,0.49658635,0.49658635,0.0004123859,0.0004123859
nRF52833,What is the bit_offset of EVENTS_COMPARE field from EVENTS_COMPARE[0] register from TIMER3 peripheral for nrf52833 microcontroller?,0,0x140 + 0x4 * 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x140,0x140 + 0x4 * 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x140,0.5231556,0.5231556,0.57960904,0.57960904
nRF52833,What is the description of WLENGTHH register from USBD peripheral for nrf52833 microcontroller?,"SETUP data, byte 7, MSB of wLength",1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 10,WLENGTHH USBD_WLENGTHH Register Access Address 0x504 16-bit WLENGTHH field for USBD peripheral.,1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 1080 10,WLENGTHH USBD_WLENGTHH Register Access Address 0x504 16-bit WLENGTHH field for USBD peripheral.,0.09147684,0.09147684,0.3906191,0.3906191
nRF52833,What is the description of PULL field from PIN_CNF[15] register from P0 peripheral for nrf52833 microcontroller?,Pull configuration,PULL Configuration 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29/30/31/32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47/48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63/64/65/66/67/68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91/92/93/94/95/96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111/112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127/128/129/130/131/132/133/134/135/136/137/138/139/140/141/142/143/144/145/146/147/148/149/150/151/152/153/154/155/156/157/158/159/160/161/162/163/164/165/166/167/168/169/170/171/172/173/174/175/176/177/178/179/180/181/182/183/184/185/186/187/188/189/190/191/192/193/194/195/196/197/198/199/200/201/202/203/204/205/206/207/208/209/210/211/212/213/214/215/216/217/21,Pull configuration for pin 15.,PULL Configuration 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29/30/31/32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47/48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63/64/65/66/67/68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91/92/93/94/95/96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111/112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127/128/129/130/131/132/133/134/135/136/137/138/139/140/141/142/143/144/145/146/147/148/149/150/151/152/153/154/155/156/157/158/159/160/161/162/163/164/165/166/167/168/169/170/171/172/173/174/175/176/177/178/179/180/181/182/183/184/185/186/187/188/189/190/191/192/193/194/195/196/197/198/199/200/201/202/203/204/205/206/207/208/209/210/211/212/213/214/215/216/217/21,Pull configuration for pin 15.,0.35759425,0.35759425,0.688468,0.688468
nRF52833,What is the description of OUTINIT field from CONFIG[6] register from GPIOTE peripheral for nrf52833 microcontroller?,When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect.,OUTINIT AccessField Value OUTINIT Value Description A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,OUTINIT AccessField Value OUTINIT Value Description A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.10589884,0.10589884,0.17156401,0.17156401
nRF52833,What is the bit_offset of LOAD field from DECODER register from PWM3 peripheral for nrf52833 microcontroller?,0,0x500,0x500,0x500,0x500,0.5928775,0.5928775,0.5928775,0.5928775
nRF52833,What is the size of SHORTS register from SPIS2 peripheral for nrf52833 microcontroller?,32,32,32/8,32,32/8,0.9999999,0.9999999,0.6862899,0.6862899
nRF52833,What is the bit_offset of TRIGGERED10 field from INTENSET register from EGU3 peripheral for nrf52833 microcontroller?,10,0x400 + (10 × 0x4),10,0x400 + (10 × 0x4),10,0.33384544,0.33384544,1.0,1.0
nRF52833,What is the description of INTENCLR register from RNG peripheral for nrf52833 microcontroller?,Disable interrupt,INTENCLR Register Description,INTENCLR,INTENCLR Register Description,INTENCLR,0.16373652,0.16373652,0.21257094,0.21257094
nRF52833,What is the description of TIFS field from TIFS register from RADIO peripheral for nrf52833 microcontroller?,Interframe spacing in us,100 ms TIFS,TIFS interrupt flag set,100 ms TIFS,TIFS interrupt flag set,0.18555275,0.18555275,0.13351801,0.13351801
nRF52833,What is the description of UNUSED register from SWI2 peripheral for nrf52833 microcontroller?,Unused.,0x504 Unused register.,0x40000004,0x504 Unused register.,0x40000004,0.42698082,0.42698082,0.18280573,0.18280573
nRF52833,What is the bit_offset of FIELDDETECTED_ACTIVATE field from SHORTS register from NFCT peripheral for nrf52833 microcontroller?,0,0x14,0x14,0x14,0x14,0.6166622,0.6166622,0.6166622,0.6166622
nRF52833,What is the bit_offset of ENDRX field from INTENSET register from SPIM1 peripheral for nrf52833 microcontroller?,4,21,20,21,20,0.5079697,0.5079697,0.5678148,0.5678148
nRF52833,What is the bit_width of INPUT field from PIN_CNF[24] register from P1 peripheral for nrf52833 microcontroller?,1,12,1,12,1,0.58160675,0.58160675,1.0,1.0
nRF52833,What is the description of EVENTS_SEQSTARTED field from EVENTS_SEQSTARTED[0] register from PWM2 peripheral for nrf52833 microcontroller?,First PWM period started on sequence n,PWM period started on sequence n,PWM period started on sequence 0,PWM period started on sequence n,PWM period started on sequence 0,0.97124153,0.97124153,0.9237193,0.9237193
nRF52833,What is the bit_offset of TASKS_ACQUIRE field from TASKS_ACQUIRE register from SPIS2 peripheral for nrf52833 microcontroller?,0,0x00000002,0x00000002,0x00000002,0x00000002,0.55011487,0.55011487,0.55011487,0.55011487
nRF52833,List all the fields of EVENTS_UP register from LPCOMP peripheral for nrf52833 microcontroller.,EVENTS_UP,"EVENTS_UP, EVENTS_UPNOT, EVENTS_UPTHR, EVENTS_UPTHRNOT, EVENTS_UPTHRTHR, EVENTS_UPTHRTHRNOT, EVENTS_UPTHRTHRTHR, EVENTS_UPTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTH","EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_","EVENTS_UP, EVENTS_UPNOT, EVENTS_UPTHR, EVENTS_UPTHRNOT, EVENTS_UPTHRTHR, EVENTS_UPTHRTHRNOT, EVENTS_UPTHRTHRTHR, EVENTS_UPTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRNOT, EVENTS_UPTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHRTHR, EVENTS_UPTHRTH","EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_UP, EVENTS_",0.26027828,0.26027828,0.45600498,0.45600498
nRF52833,What is the description of INTENSET register from EGU2 peripheral for nrf52833 microcontroller?,Enable interrupt,IEN SET,Interrupt Enable Set Register,IEN SET,Interrupt Enable Set Register,0.085620075,0.085620075,0.7517395,0.7517395
nRF52833,What is the address_offset of EDSAMPLE register from RADIO peripheral for nrf52833 microcontroller?,0x668,0x504,0x500,0x504,0x500,0.6925075,0.6925075,0.72340167,0.72340167
nRF52833,What is the bit_offset of PIN2 field from DIRSET register from P0 peripheral for nrf52833 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
nRF52833,What is the address_offset of EVENTS_TRIGGERED[2] register from EGU4 peripheral for nrf52833 microcontroller?,0x108,0x104,0x100 + (2 × 0x4),0x104,0x100 + (2 × 0x4),0.88001066,0.88001066,0.6013132,0.6013132
nRF52833,What is the bit_offset of CH0 field from CHG[3] register from PPI peripheral for nrf52833 microcontroller?,0,0x0000000000000003,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x0000000000000003,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.550015,0.550015,0.3871085,0.3871085
nRF52833,List all the fields of TASKS_TRIGGER[15] register from EGU2 peripheral for nrf52833 microcontroller.,TASKS_TRIGGER,0x004,TASKS_TRIGGER[0] 0x004 Trigger 0 for triggering the corresponding TRIGGEREDW] event,0x004,TASKS_TRIGGER[0] 0x004 Trigger 0 for triggering the corresponding TRIGGEREDW] event,0.07904761,0.07904761,0.70532787,0.70532787
nRF52833,What is the size of CUSTOMER[20] register from UICR peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the size of PIN_CNF[29] register from P1 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,List all the fields of EVENTS_TRIGGERED[0] register from EGU5 peripheral for nrf52833 microcontroller.,EVENTS_TRIGGERED,"ID, READY, TRIGGER, ADDRESS, PAYLOAD, END, DISABLED, DEVMATCH, DEVMISS, AC, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, AESDONE, FREQM, MCUBOOTDONE, CRYPTOLOST, FLASHWARNING, FLASHERROR, FLASHREADY, FLASHHOSTREADY, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING","PORT, PIN, PEN, NEXT, ACTIVE, READY, STALLREQ, STARTEPIN, STARTIN, EPOUT0IN, EPOUT1IN, EPOUT2IN, EPOUT3IN, EPOUT4IN, EPOUT5IN, EPOUT6IN, EPOUT7IN, EPOUT8IN, EPOUT9IN, EPOUT10IN, EPOUT11IN, EPOUT12IN, EPOUT13IN, EPOUT14IN, EPOUT15IN, EPIN0OUT, EPIN1OUT, EPIN2OUT, EPIN3OUT, EPIN4OUT, EPIN5OUT, EPIN6OUT, EPIN7OUT, EPIN8OUT, EPIN9OUT, EPIN10OUT, EPIN11OUT, EPIN12OUT, EPIN13OUT, EPIN14OUT, EPIN15OUT, EPOUT0REQ, EPOUT1REQ, EPOUT2REQ, EPOUT3REQ, EPOUT4REQ, EPOUT5REQ, EPOUT6REQ, EPOUT7REQ, EPOUT8REQ, EPOUT9REQ, EPOUT10REQ, EPOUT11REQ, EPOUT12REQ, EPOUT13REQ, EPOUT14REQ, EPOUT15REQ, EPIN0REQ, EPIN1REQ, EPIN2REQ, EPIN3REQ, EPIN4REQ, EPIN5REQ, EPIN6REQ, EPIN7REQ, EPIN8REQ, EPIN9REQ, EPIN10REQ, EPIN11REQ, EPIN12REQ, EPIN13REQ, EPIN14REQ, EPIN15REQ, EPOUT0ACK, EPOUT1ACK, EPOUT2ACK, EPOUT3ACK, EPOUT4ACK, EPOUT5ACK, EPOUT6ACK, EPOUT7ACK, EPOUT8ACK, EPOUT9ACK, EPOUT10ACK, EPOUT11ACK, EPOUT12ACK, EPOUT13ACK, EPOUT14ACK, EPOUT15ACK, EPIN0ACK, EPIN1ACK, EPIN2ACK, EPIN3ACK, EPIN4ACK, EPIN5ACK, EPIN6ACK, EPIN7ACK, EPIN8ACK, EPIN9ACK, EPIN10ACK, EPIN11ACK, EPIN12ACK, EPIN13ACK, EPIN14ACK, EPIN15ACK, EPOUT0DMAREQ, EPOUT1DMAREQ, EPOUT2DMAREQ, EPOUT3DMAREQ, EPOUT4DMAREQ, EPOUT5DMAREQ, EPOUT6DMAREQ, EPOUT7DMAREQ, EPOUT8DMAREQ, EPOUT9DMAREQ, EPOUT10DMAREQ, EPOUT11DMAREQ, EPOUT12DMAREQ, EPOUT13DMAREQ, EPOUT14DMAREQ, EPOUT15DMAREQ, EPIN0DMAREQ, EPIN1DMAREQ, EPIN2DMAREQ, EPIN3DMAREQ, EPIN4DMAREQ, EPIN5DMAREQ, EPIN6","ID, READY, TRIGGER, ADDRESS, PAYLOAD, END, DISABLED, DEVMATCH, DEVMISS, AC, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, AESDONE, FREQM, MCUBOOTDONE, CRYPTOLOST, FLASHWARNING, FLASHERROR, FLASHREADY, FLASHHOSTREADY, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING, FLASHHOSTERROR, FLASHHOSTWARNING","PORT, PIN, PEN, NEXT, ACTIVE, READY, STALLREQ, STARTEPIN, STARTIN, EPOUT0IN, EPOUT1IN, EPOUT2IN, EPOUT3IN, EPOUT4IN, EPOUT5IN, EPOUT6IN, EPOUT7IN, EPOUT8IN, EPOUT9IN, EPOUT10IN, EPOUT11IN, EPOUT12IN, EPOUT13IN, EPOUT14IN, EPOUT15IN, EPIN0OUT, EPIN1OUT, EPIN2OUT, EPIN3OUT, EPIN4OUT, EPIN5OUT, EPIN6OUT, EPIN7OUT, EPIN8OUT, EPIN9OUT, EPIN10OUT, EPIN11OUT, EPIN12OUT, EPIN13OUT, EPIN14OUT, EPIN15OUT, EPOUT0REQ, EPOUT1REQ, EPOUT2REQ, EPOUT3REQ, EPOUT4REQ, EPOUT5REQ, EPOUT6REQ, EPOUT7REQ, EPOUT8REQ, EPOUT9REQ, EPOUT10REQ, EPOUT11REQ, EPOUT12REQ, EPOUT13REQ, EPOUT14REQ, EPOUT15REQ, EPIN0REQ, EPIN1REQ, EPIN2REQ, EPIN3REQ, EPIN4REQ, EPIN5REQ, EPIN6REQ, EPIN7REQ, EPIN8REQ, EPIN9REQ, EPIN10REQ, EPIN11REQ, EPIN12REQ, EPIN13REQ, EPIN14REQ, EPIN15REQ, EPOUT0ACK, EPOUT1ACK, EPOUT2ACK, EPOUT3ACK, EPOUT4ACK, EPOUT5ACK, EPOUT6ACK, EPOUT7ACK, EPOUT8ACK, EPOUT9ACK, EPOUT10ACK, EPOUT11ACK, EPOUT12ACK, EPOUT13ACK, EPOUT14ACK, EPOUT15ACK, EPIN0ACK, EPIN1ACK, EPIN2ACK, EPIN3ACK, EPIN4ACK, EPIN5ACK, EPIN6ACK, EPIN7ACK, EPIN8ACK, EPIN9ACK, EPIN10ACK, EPIN11ACK, EPIN12ACK, EPIN13ACK, EPIN14ACK, EPIN15ACK, EPOUT0DMAREQ, EPOUT1DMAREQ, EPOUT2DMAREQ, EPOUT3DMAREQ, EPOUT4DMAREQ, EPOUT5DMAREQ, EPOUT6DMAREQ, EPOUT7DMAREQ, EPOUT8DMAREQ, EPOUT9DMAREQ, EPOUT10DMAREQ, EPOUT11DMAREQ, EPOUT12DMAREQ, EPOUT13DMAREQ, EPOUT14DMAREQ, EPOUT15DMAREQ, EPIN0DMAREQ, EPIN1DMAREQ, EPIN2DMAREQ, EPIN3DMAREQ, EPIN4DMAREQ, EPIN5DMAREQ, EPIN6",0.26603803,0.26603803,0.027736604,0.027736604
nRF52833,What is the base address of PWM2 peripheral for nrf52833 microcontroller?,0x40022000,0x46002800,0x50400000,0x46002800,0x50400000,0.8493397,0.8493397,0.91590977,0.91590977
nRF52833,What is the bit_offset of TASKS_OUT field from TASKS_OUT[2] register from GPIOTE peripheral for nrf52833 microcontroller?,0,0x00000002,0x00000002,0x00000002,0x00000002,0.55011487,0.55011487,0.55011487,0.55011487
nRF52833,What is the bit_width of PIN12 field from IN register from P0 peripheral for nrf52833 microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675
nRF52833,What is the bit_width of CH3LIMITH field from INTENCLR register from SAADC peripheral for nrf52833 microcontroller?,1,12,16,12,16,0.58160675,0.58160675,0.4854614,0.4854614
nRF52833,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[1] register from EGU3 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_width of SENSE field from PIN_CNF[15] register from P1 peripheral for nrf52833 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
nRF52833,What is the description of INTEN register from TWIM0 peripheral for nrf52833 microcontroller?,Enable or disable interrupt,TWI0 INTEN register .,"INTENSET, EVENTS, ERRORSRC, PSEL, BASE, PER, STOPRX, STARTTX, STOPTX, SUSPEND, RESUME, SHORTS, TASKS, CALIB, STATUS, COUNT, ADDR, PTR, TXDATAX, TXPTR, RXDATAX, RXPTR, TXCNT, RXCNT, TXMAXCNT, RXMAXCNT, TXC, RXC, TXDATAA, TXDATAB, TXDATINC, TXCTRL, TXINTERVAL, RXDATAA, RXDATAB, RXADDRIE, RXDREADYIE, STOPPEDIE, RXTOUTIE, RXSTARTIE, TXSTARTIE, TXIDLEIE, TXACKIE, TXNACKIE, RXACKIE, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RX",TWI0 INTEN register .,"INTENSET, EVENTS, ERRORSRC, PSEL, BASE, PER, STOPRX, STARTTX, STOPTX, SUSPEND, RESUME, SHORTS, TASKS, CALIB, STATUS, COUNT, ADDR, PTR, TXDATAX, TXPTR, RXDATAX, RXPTR, TXCNT, RXCNT, TXMAXCNT, RXMAXCNT, TXC, RXC, TXDATAA, TXDATAB, TXDATINC, TXCTRL, TXINTERVAL, RXDATAA, RXDATAB, RXADDRIE, RXDREADYIE, STOPPEDIE, RXTOUTIE, RXSTARTIE, TXSTARTIE, TXIDLEIE, TXACKIE, TXNACKIE, RXACKIE, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RXACKREADY, RXTOUT, RXSTARTED, TXSTARTED, TXIDLE, TXACKRECEIVED, TXNACKRECEIVED, RX",0.18342766,0.18342766,0.22836778,0.22836778
nRF52833,What is the address_offset of EVENTS_EPDATA register from USBD peripheral for nrf52833 microcontroller?,0x160,0x160,0x160,0x160,0x160,1.0,1.0,1.0,1.0
nRF52833,What is the address_offset of TASKS_CLEAR register from TIMER0 peripheral for nrf52833 microcontroller?,0xc,0x00c,0x00c,0x00c,0x00c,0.9180362,0.9180362,0.9180362,0.9180362
nRF52833,What is the description of TASKS_CLEAR register from TIMER1 peripheral for nrf52833 microcontroller?,Clear time,Clear RTC COUNTER,Clear time,Clear RTC COUNTER,Clear time,0.43263012,0.43263012,1.0000002,1.0000002
nRF52833,What is the bit_offset of PIN8 field from DIR register from P1 peripheral for nrf52833 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0
nRF52833,What is the description of EXTREFSEL register from COMP peripheral for nrf52833 microcontroller?,External reference select,0x504,EXTREFSEL,0x504,EXTREFSEL,0.0274201,0.0274201,0.054084815,0.054084815
nRF52833,What is the bit_offset of TASKS_LFCLKSTART field from TASKS_LFCLKSTART register from CLOCK peripheral for nrf52833 microcontroller?,0,0x004,0x004,0x004,0x004,0.66013825,0.66013825,0.66013825,0.66013825
nRF52833,List all the fields of CUSTOMER[3] register from UICR peripheral for nrf52833 microcontroller.,CUSTOMER,0x0FC,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x0FC,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.26121753,0.26121753,0.30438936,0.30438936
nRF52833,What is the bit_offset of ENDISOOUT field from INTEN register from USBD peripheral for nrf52833 microcontroller?,20,215,21,215,21,0.47371024,0.47371024,0.7918583,0.7918583
nRF52833,What is the bit_width of PIN21 field from DIRSET register from P0 peripheral for nrf52833 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52833,What is the size of OUT register from P0 peripheral for nrf52833 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52833,What is the bit_offset of CH3 field from CHG[3] register from PPI peripheral for nrf52833 microcontroller?,3,0x20),0x180,0x20),0x180,0.39384404,0.39384404,0.30134553,0.30134553
nRF52833,What is the bit_offset of PORT field from CONFIG[2] register from GPIOTE peripheral for nrf52833 microcontroller?,13,0x504,0x504,0x504,0x504,0.17008816,0.17008816,0.17008816,0.17008816
nRF52833,What is the bit_offset of PIN21 field from OUT register from P1 peripheral for nrf52833 microcontroller?,21,21,21,21,21,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,What is the bit_offset of RU field from MODECNF0 register from RADIO peripheral for nrf52833 microcontroller?,0,16,16,16,16,0.3899445,0.3899445,0.3899445,0.3899445
nRF52833,What is the bit_offset of CH27 field from CHENCLR register from PPI peripheral for nrf52833 microcontroller?,27,27,27,27,27,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,What is the base address of SPI0 peripheral for nrf52833 microcontroller?,0x40003000,0x40003000,0x40003000,0x40003000,0x40003000,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,What is the size of RR[2] register from WDT peripheral for nrf52833 microcontroller?,None,16,32,16,32,0.4124743,0.4124743,0.43902802,0.43902802
nRF52833,What is the size of TASKS_TRIGGER[13] register from EGU5 peripheral for nrf52833 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
nRF52833,What is the bit_offset of TASKS_STOP field from TASKS_STOP register from CCM peripheral for nrf52833 microcontroller?,0,0x008,0x008,0x008,0x008,0.6513553,0.6513553,0.6513553,0.6513553
nRF52833,What is the description of PIN_CNF[11] register from P1 peripheral for nrf52833 microcontroller?,Description collection: Configuration of GPIO pins,PIN_CNF0 register for P1 peripheral for nrf52833 microcontroller.,"Pull configuration. 0 = Disabled. 1 = Pull down. 1 = Pull up. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction.",PIN_CNF0 register for P1 peripheral for nrf52833 microcontroller.,"Pull configuration. 0 = Disabled. 1 = Pull down. 1 = Pull up. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction. 1 = Pull default, depending on pin direction.",0.29417658,0.29417658,0.4812665,0.4812665
nRF52833,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[15] register from EGU3 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the size of TASKS_TRIGGER[1] register from EGU4 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the address_offset of EVENTS_NOTRESOLVED register from AAR peripheral for nrf52833 microcontroller?,0x108,0x108,0x108,0x108,0x108,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of RXDRDY field from INTENCLR register from UART0 peripheral for nrf52833 microcontroller?,2,0,29,0,29,0.529222,0.529222,0.4521106,0.4521106
nRF52833,What is the base address of QDEC peripheral for nrf52833 microcontroller?,0x40012000,0x44520210,0x44520210,0x44520210,0x44520210,0.7816949,0.7816949,0.7816949,0.7816949
nRF52833,What is the bit_width of TRIGGERED6 field from INTENCLR register from EGU5 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[5] register from EGU2 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the description of CH4LIMITL field from INTENSET register from SAADC peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event CH4LIMITL,Channel 4 Limit Low Interrupt Enable.,Channel 4 Limit Low Interrupt Enable.,Channel 4 Limit Low Interrupt Enable.,Channel 4 Limit Low Interrupt Enable.,0.54414296,0.54414296,0.54414296,0.54414296
nRF52833,What is the size of TASKS_RESUME register from TWIS1 peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the bit_width of PIN3 field from OUT register from P0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the address_offset of EVENTS_STARTED register from USBD peripheral for nrf52833 microcontroller?,0x104,0x148,0x148,0x148,0x148,0.762517,0.762517,0.762517,0.762517
nRF52833,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[8] register from EGU5 peripheral for nrf52833 microcontroller?,0,0x100 + (n × 0x4),0x100 + (n × 0x4),0x100 + (n × 0x4),0x100 + (n × 0x4),0.4611929,0.4611929,0.4611929,0.4611929
nRF52833,What is the size of TASKS_CAPTURE[2] register from TIMER2 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the bit_offset of NRFFW field from NRFFW[7] register from UICR peripheral for nrf52833 microcontroller?,0,0x10000007,12,0x10000007,12,0.54669154,0.54669154,0.43830746,0.43830746
nRF52833,What is the bit_offset of READY field from INTENSET register from SPI2 peripheral for nrf52833 microcontroller?,2,127,127,127,127,0.39678818,0.39678818,0.39678818,0.39678818
nRF52833,What is the description of CH3LIMITH field from INTEN register from SAADC peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event CH3LIMITH,CH3LIMITH Limit interrupt enable. Set to 1 to enable interrupt for CH3LIMIT event. Clear to 0 to disable interrupt for CH3LIMIT event.,Channel 3 Limit Reached Interrupt Enable,CH3LIMITH Limit interrupt enable. Set to 1 to enable interrupt for CH3LIMIT event. Clear to 0 to disable interrupt for CH3LIMIT event.,Channel 3 Limit Reached Interrupt Enable,0.8432872,0.8432872,0.60899675,0.60899675
nRF52833,List all the fields of TASKS_CAPTURE[3] register from TIMER1 peripheral for nrf52833 microcontroller.,TASKS_CAPTURE,"CC, MODE, ICEVENTS, CLEAR, COUNT, STOP, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK,","CC, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUT","CC, MODE, ICEVENTS, CLEAR, COUNT, STOP, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK, RUNTIME, RXEN, TXEN, RXDIS, TXDIS, RXC, TXC, RXDATAREADY, TXDATAREADY, RXTOKENAVAIL, TXTOKENSAVAIL, RXPTR, TXPTR, FREQ, TOP, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, DECODER, LOCK,","CC, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUTION, PRESCALER, BITMODE, TOP, COUNT, RELOAD, STOP, SUSPEND, RESOLUT",-0.0038095713,-0.0038095713,0.049987517,0.049987517
nRF52833,What is the description of COMPARE0 field from INTENSET register from RTC0 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event COMPARE[0],Compare feature,COMPARE0 Interrupt Enable,Compare feature,COMPARE0 Interrupt Enable,0.34054214,0.34054214,0.7537415,0.7537415
nRF52833,What is the description of TRIGGERED3 field from INTENSET register from EGU3 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[3],Enable interrupt on TRIGGERED3 event.,TRIGGERED3 Interrupt Enable,Enable interrupt on TRIGGERED3 event.,TRIGGERED3 Interrupt Enable,0.7547384,0.7547384,0.7509062,0.7509062
nRF52833,What is the bit_width of ERROR field from INTEN register from TWIS0 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_offset of TASKS_STOP field from TASKS_STOP register from TWIM0 peripheral for nrf52833 microcontroller?,0,0x008,0x008,0x008,0x008,0.6513553,0.6513553,0.6513553,0.6513553
nRF52833,What is the description of INTENCLR register from TIMER3 peripheral for nrf52833 microcontroller?,Disable interrupt,INTENCLR Register Description.,INTENCLR Register Description.,INTENCLR Register Description.,INTENCLR Register Description.,0.18289277,0.18289277,0.18289277,0.18289277
nRF52833,What is the bit_offset of NRFFW field from NRFFW[11] register from UICR peripheral for nrf52833 microcontroller?,0,0x514,0x0000000c,0x514,0x0000000c,0.52720076,0.52720076,0.57968175,0.57968175
nRF52833,What is the description of TASKS_TRIGGER[10] register from EGU3 peripheral for nrf52833 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 10 for triggering the corresponding TRlGGERED[10] event,Trigger 10 for mggering the corresponding TRIGGERED[10] event,Trigger 10 for triggering the corresponding TRlGGERED[10] event,Trigger 10 for mggering the corresponding TRIGGERED[10] event,0.5401981,0.5401981,0.5914532,0.5914532
nRF52833,What is the bit_offset of DIR field from PIN_CNF[11] register from P1 peripheral for nrf52833 microcontroller?,0,24,0x40000000,24,0x40000000,0.43377078,0.43377078,0.48357317,0.48357317
nRF52833,What is the size of INTENCLR register from MWU peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the bit_offset of IN3 field from EPINEN register from USBD peripheral for nrf52833 microcontroller?,3,3,128,3,128,1.0000001,1.0000001,0.45683825,0.45683825
nRF52833,What is the bit_offset of RXSTARTED field from INTENSET register from TWIS1 peripheral for nrf52833 microcontroller?,19,0x01,20,0x01,20,0.25385305,0.25385305,0.8037876,0.8037876
nRF52833,What is the bit_offset of CTETYPE field from CTESTATUS register from RADIO peripheral for nrf52833 microcontroller?,6,0x00,0x004,0x00,0x004,0.31641585,0.31641585,0.3642606,0.3642606
nRF52833,What is the description of PIN14 field from OUT register from P0 peripheral for nrf52833 microcontroller?,Pin 14,PIN14 Pin State.,PIN14 Pin State.,PIN14 Pin State.,PIN14 Pin State.,0.86827314,0.86827314,0.86827314,0.86827314
nRF52833,What is the description of TASKS_TRIGGER[11] register from EGU0 peripheral for nrf52833 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 1 Trigger (ask EGU0),Trigger 11 Trigger (ask EGU0 to trigger the corresponding TRIGGERED[11] event),Trigger 1 Trigger (ask EGU0),Trigger 11 Trigger (ask EGU0 to trigger the corresponding TRIGGERED[11] event),0.45898485,0.45898485,0.6251892,0.6251892
nRF52833,What is the bit_offset of CH17 field from CHG[3] register from PPI peripheral for nrf52833 microcontroller?,17,0x100,0x1000,0x100,0x1000,0.13211668,0.13211668,0.07700691,0.07700691
nRF52833,What is the description of PIN0 field from DIRSET register from P0 peripheral for nrf52833 microcontroller?,Set as output pin 0,Pin 0 Direction Set.,PIN0 Pin direction. Setting this bit to 1 will set the corresponding bit in the DIR register. Clearing it to 0 has no effect.,Pin 0 Direction Set.,PIN0 Pin direction. Setting this bit to 1 will set the corresponding bit in the DIR register. Clearing it to 0 has no effect.,0.6390889,0.6390889,0.56828725,0.56828725
nRF52833,What is the address_offset of BITMODE register from TIMER3 peripheral for nrf52833 microcontroller?,0x508,0x520,0x500,0x520,0x500,0.7895465,0.7895465,0.7565701,0.7565701
nRF52833,List all the fields of EVENTS_TRIGGERED[9] register from EGU2 peripheral for nrf52833 microcontroller.,EVENTS_TRIGGERED,"EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER",EVENTS_TRIGGERED[9],"EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER",EVENTS_TRIGGERED[9],0.44004145,0.44004145,0.9067551,0.9067551
nRF52833,What is the size of NRFHW[10] register from UICR peripheral for nrf52833 microcontroller?,None,0x4000000c,0x10,0x4000000c,0x10,0.26666427,0.26666427,0.3279391,0.3279391
nRF52833,What is the description of ERRORSRC register from TWIM0 peripheral for nrf52833 microcontroller?,Error source,0x504,0x40000000,0x504,0x40000000,0.2545,0.2545,0.25657317,0.25657317
nRF52833,What is the bit_offset of NRFFW field from NRFFW[4] register from UICR peripheral for nrf52833 microcontroller?,0,0x10,0,0x10,0,0.6226061,0.6226061,1.0000001,1.0000001
nRF52833,What is the bit_offset of SEQSTARTED0 field from INTENSET register from PWM2 peripheral for nrf52833 microcontroller?,2,0x108,12,0x108,12,0.33821756,0.33821756,0.6423191,0.6423191
nRF52833,List all the fields of SENSRES register from NFCT peripheral for nrf52833 microcontroller.,"BITFRAMESDD, RFU5, NFCIDSIZE, PLATFCONFIG, RFU74","SENSRES, SELRES, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_",SENSRES,"SENSRES, SELRES, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_2ND_LAST, NFCID1_3RD_LAST, AUTOCOLRESCONFIG, NFCID1_LAST, NFCID1_",SENSRES,0.2993467,0.2993467,0.029058153,0.029058153
nRF52833,What is the address_offset of COUNTERTOP register from PWM3 peripheral for nrf52833 microcontroller?,0x508,0x504,0x510,0x504,0x510,0.8830495,0.8830495,0.719468,0.719468
nRF52833,What is the address_offset of CUSTOMER[22] register from UICR peripheral for nrf52833 microcontroller?,0xd8,0x500,0x144,0x500,0x144,0.70298254,0.70298254,0.6761582,0.6761582
nRF52833,What is the bit_offset of REGION1WA field from INTENCLR register from MWU peripheral for nrf52833 microcontroller?,2,21,20,21,20,0.50379807,0.50379807,0.541844,0.541844
nRF52833,What is the bit_offset of PIN4 field from DIRSET register from P1 peripheral for nrf52833 microcontroller?,4,0x508,0x488,0x508,0x488,0.34320366,0.34320366,0.42199224,0.42199224
nRF52833,List all the fields of CUSTOMER[18] register from UICR peripheral for nrf52833 microcontroller.,CUSTOMER,"PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCT","PPI, PWM, USB, SPI, TIMER, I2S, ADC, SAADC, QDEC, LPCOMP, QSPI, CRYPTO, PPI0, PPI1, PPI2, PPI3, PPI4, PPI5, PPI6, PPI7, PPI8, PPI9, PPI10, PPI11, PPI12, PPI13, PPI14, PPI15, PPI16, PPI17, PPI18, PPI19, PPI20, PPI21, PPI22, PPI23, PPI24, PPI25, PPI26, PPI27, PPI28, PPI29, PPI30, PPI31, PPI32, PPI33, PPI34, PPI35, PPI36, PPI37, PPI38, PPI39, PPI40, PPI41, PPI42, PPI43, PPI44, PPI45, PPI46, PPI47, PPI48, PPI49, PPI50, PPI51, PPI52, PPI53, PPI54, PPI55, PPI56, PPI57, PPI58, PPI59, PPI60, PPI61, PPI62, PPI63, PPI64, PPI65, PPI66, PPI67, PPI68, PPI69, PPI70, PPI71, PPI72, PPI73, PPI74, PPI75, PPI76, PPI77, PPI78, PPI79, PPI80, PPI81, PPI82, PPI83, PPI84, PPI85, PPI86, PPI87, PPI88, PPI89, PPI90, PPI91, PPI92, PPI93, PPI94, PPI95, PPI96, PPI97, PPI98, PPI99, PPI100, PPI101, PPI102, PPI103, PPI104, PPI105, PPI106, PPI107, PPI108, PPI109, PPI110, PPI111, PPI112, PPI113, PPI114, PPI115, PPI116, PPI117, PPI118, PPI119, PPI120, PPI121, PPI122, PPI123, PPI124, PPI125, PPI126, PPI127, PPI128, PPI129, PPI130, PPI131, PPI132, PPI133, PPI134, PPI135, PPI136, PPI137, PPI138, PPI","PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCTRL, PWRCT","PPI, PWM, USB, SPI, TIMER, I2S, ADC, SAADC, QDEC, LPCOMP, QSPI, CRYPTO, PPI0, PPI1, PPI2, PPI3, PPI4, PPI5, PPI6, PPI7, PPI8, PPI9, PPI10, PPI11, PPI12, PPI13, PPI14, PPI15, PPI16, PPI17, PPI18, PPI19, PPI20, PPI21, PPI22, PPI23, PPI24, PPI25, PPI26, PPI27, PPI28, PPI29, PPI30, PPI31, PPI32, PPI33, PPI34, PPI35, PPI36, PPI37, PPI38, PPI39, PPI40, PPI41, PPI42, PPI43, PPI44, PPI45, PPI46, PPI47, PPI48, PPI49, PPI50, PPI51, PPI52, PPI53, PPI54, PPI55, PPI56, PPI57, PPI58, PPI59, PPI60, PPI61, PPI62, PPI63, PPI64, PPI65, PPI66, PPI67, PPI68, PPI69, PPI70, PPI71, PPI72, PPI73, PPI74, PPI75, PPI76, PPI77, PPI78, PPI79, PPI80, PPI81, PPI82, PPI83, PPI84, PPI85, PPI86, PPI87, PPI88, PPI89, PPI90, PPI91, PPI92, PPI93, PPI94, PPI95, PPI96, PPI97, PPI98, PPI99, PPI100, PPI101, PPI102, PPI103, PPI104, PPI105, PPI106, PPI107, PPI108, PPI109, PPI110, PPI111, PPI112, PPI113, PPI114, PPI115, PPI116, PPI117, PPI118, PPI119, PPI120, PPI121, PPI122, PPI123, PPI124, PPI125, PPI126, PPI127, PPI128, PPI129, PPI130, PPI131, PPI132, PPI133, PPI134, PPI135, PPI136, PPI137, PPI138, PPI",0.05281448,0.05281448,0.044789404,0.044789404
nRF52833,List all the fields of INTENSET register from SPIS0 peripheral for nrf52833 microcontroller.,"END, ENDRX, ACQUIRED",EVENTS_ENDRX EVENTS_END TASKS_STOP TASKS_SUSPEND TASKS_RESUME EVENTS_STOPPED EVENTS_ENDRX EVENTS_END TASKS_STARTED SHORTS INTENSET INTENCLR STALLSTAT ENABLE PSEL.SCK PSEL.MOSI PSEL.MISO PSEL.CSN FREQUENCY RXD.PTR 0x010 0x014 0x01C 0x020 0x104 0x110 0x118 0x120 0x14C 0x200 0x304 0x308 0x400 0x500 0x508 0x510 0x514 0x524 0x534 0x540 0x544 0x550 0x554 0x560 0x564 0x570 0x574 0x580 0x584 0x590 0x594 0x5a0 0x5a4 0x5b0 0x5b4 0x5c0 0x5c4 0x5d0 0x5d4 0x5e0 0x5e4 0x5f0 0x5f4 0x600 0x604 0x610 0x614 0x620 0x624 0x630 0x634 0x640 0x644 0x650 0x654 0x660 0x664 0x670 0x674 0x680 0x684 0x690 0x694 0x6a0 0x6a4 0x6b0 0x6b4 0x6c0 0x6c4 0x6d0 0x6d4 0x6e0 0x6e4 0x6f0 0x6f4 0x700 0x704 0x710 0x714 0x720 0x724 0x730 0x734 0x740 0x744 0x750 0x754 0x760 0x764 0x770 0x774 0x780 0x784 0x790 0x794 0x7a0 0x7a4 0x7b0 0x7b4 0x7c0 0x7c4 0x7d0 0x7d4 0x7e0 0x7e4 0x7f0 0x7f4 0x800 0x8,EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS,EVENTS_ENDRX EVENTS_END TASKS_STOP TASKS_SUSPEND TASKS_RESUME EVENTS_STOPPED EVENTS_ENDRX EVENTS_END TASKS_STARTED SHORTS INTENSET INTENCLR STALLSTAT ENABLE PSEL.SCK PSEL.MOSI PSEL.MISO PSEL.CSN FREQUENCY RXD.PTR 0x010 0x014 0x01C 0x020 0x104 0x110 0x118 0x120 0x14C 0x200 0x304 0x308 0x400 0x500 0x508 0x510 0x514 0x524 0x534 0x540 0x544 0x550 0x554 0x560 0x564 0x570 0x574 0x580 0x584 0x590 0x594 0x5a0 0x5a4 0x5b0 0x5b4 0x5c0 0x5c4 0x5d0 0x5d4 0x5e0 0x5e4 0x5f0 0x5f4 0x600 0x604 0x610 0x614 0x620 0x624 0x630 0x634 0x640 0x644 0x650 0x654 0x660 0x664 0x670 0x674 0x680 0x684 0x690 0x694 0x6a0 0x6a4 0x6b0 0x6b4 0x6c0 0x6c4 0x6d0 0x6d4 0x6e0 0x6e4 0x6f0 0x6f4 0x700 0x704 0x710 0x714 0x720 0x724 0x730 0x734 0x740 0x744 0x750 0x754 0x760 0x764 0x770 0x774 0x780 0x784 0x790 0x794 0x7a0 0x7a4 0x7b0 0x7b4 0x7c0 0x7c4 0x7d0 0x7d4 0x7e0 0x7e4 0x7f0 0x7f4 0x800 0x8,EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS_END EVENTS_STARTED EVENTS_ENDRX EVENTS,0.21139365,0.21139365,0.4387387,0.4387387
nRF52833,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[6] register from EGU1 peripheral for nrf52833 microcontroller?,0,0x100 + (n × 0x4),0x100 + (n × 0x4),0x100 + (n × 0x4),0x100 + (n × 0x4),0.4611929,0.4611929,0.4611929,0.4611929
nRF52833,What is the bit_width of TRIGGERED14 field from INTEN register from EGU5 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of TASKS_START field from TASKS_START register from RTC1 peripheral for nrf52833 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52833,What is the description of TASKS_SUSPEND field from TASKS_SUSPEND register from TWI0 peripheral for nrf52833 microcontroller?,Suspend TWI transaction,Suspend UART,Suspend TWI transaction. Must be issued while the TWI master is not suspended.,Suspend UART,Suspend TWI transaction. Must be issued while the TWI master is not suspended.,0.49590462,0.49590462,0.85797787,0.85797787
nRF52833,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[10] register from EGU3 peripheral for nrf52833 microcontroller?,0,0x00000004,0x00000002,0x00000004,0x00000002,0.57949173,0.57949173,0.55011487,0.55011487
nRF52833,What is the bit_width of TASKS_PREPARERX field from TASKS_PREPARERX register from TWIS0 peripheral for nrf52833 microcontroller?,1,127,127,127,127,0.4301719,0.4301719,0.4301719,0.4301719
nRF52833,What is the bit_width of PIN20 field from DIR register from P0 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the description of PIN3 field from DIRSET register from P0 peripheral for nrf52833 microcontroller?,Set as output pin 3,PIN3 Field Description,PIN3 Output Enable Set,PIN3 Field Description,PIN3 Output Enable Set,0.43510756,0.43510756,0.8101531,0.8101531
nRF52833,What is the description of END field from INTENSET register from PDM peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event END,End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt En,End of sampling event interrupt enable.,End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt Enable. Set to 1 to generate interrupt. Cleared by writing 1 to END register. 0x00000001 END End of RX buffer event interrupt En,End of sampling event interrupt enable.,0.53669024,0.53669024,0.58047795,0.58047795
nRF52833,What is the description of DIR field from PIN_CNF[5] register from P0 peripheral for nrf52833 microcontroller?,Pin direction. Same physical register as DIR register,Direction Control,PIN_CNF5 Direction Configuration,Direction Control,PIN_CNF5 Direction Configuration,0.36139458,0.36139458,0.47813448,0.47813448
nRF52833,What is the description of TASKS_TRIGGER[3] register from EGU4 peripheral for nrf52833 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,TRIGGER 3 TASKS TRIGGERED BY EGU4.,TRIGGER3 TRIGGER,TRIGGER 3 TASKS TRIGGERED BY EGU4.,TRIGGER3 TRIGGER,0.44634712,0.44634712,0.48203772,0.48203772
nRF52833,What is the bit_offset of EPIN3 field from EPSTATUS register from USBD peripheral for nrf52833 microcontroller?,3,0x008,0x18,0x008,0x18,0.33163738,0.33163738,0.35701475,0.35701475
nRF52833,What is the size of INTENCLR register from RADIO peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the address_offset of TASKS_CAPTURE[5] register from TIMER0 peripheral for nrf52833 microcontroller?,0x54,0x554,0x554,0x554,0x554,0.7761899,0.7761899,0.7761899,0.7761899
nRF52833,List all the fields of NFCID1_2ND_LAST register from NFCT peripheral for nrf52833 microcontroller.,"NFCID1_V, NFCID1_U, NFCID1_T","NFCID1_2ND_LAST, NFCID1_3RD_LAST, NFCID1_LAST, ID, A, B, C, D, R, UD, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAG",NFCID1_2ND_LAST,"NFCID1_2ND_LAST, NFCID1_3RD_LAST, NFCID1_LAST, ID, A, B, C, D, R, UD, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAGHEADER3, TAGHEADER2, TAGHEADER1, TAGHEADER0, TAG",NFCID1_2ND_LAST,0.46573332,0.46573332,0.8050924,0.8050924
nRF52833,What is the address_offset of EVENTS_COMPARE[1] register from TIMER1 peripheral for nrf52833 microcontroller?,0x144,0x140 + (n × 0x4),0x140 + 0x4,0x140 + (n × 0x4),0x140 + 0x4,0.7710362,0.7710362,0.8647957,0.8647957
nRF52833,What is the description of DATAWHITEIV register from RADIO peripheral for nrf52833 microcontroller?,Data whitening initial value,0x504 0x504 / 2021-05-27,DATAWHITEIV,0x504 0x504 / 2021-05-27,DATAWHITEIV,0.10525029,0.10525029,0.33910304,0.33910304
nRF52833,What is the description of EVENTS_ENDRX register from UARTE1 peripheral for nrf52833 microcontroller?,Receive buffer is filled up,Context End of Receive Buffer Event Disable,"End of RXD buffer event, generated for every buffer transition if ENABLED is set to 1. Not generated if ENABLED is set to 0.",Context End of Receive Buffer Event Disable,"End of RXD buffer event, generated for every buffer transition if ENABLED is set to 1. Not generated if ENABLED is set to 0.",0.5887103,0.5887103,0.37092704,0.37092704
nRF52833,What is the size of TASKS_TRIGGER[6] register from EGU1 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the bit_width of RXTO field from INTENCLR register from UARTE0 peripheral for nrf52833 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
nRF52833,List all the fields of GPREGRET2 register from POWER peripheral for nrf52833 microcontroller.,GPREGRET,"POWER, POWERSET, POWERCLR, POWERHF, POWERHFSET, POWERHFCLR, POWERRAM, POWERRAMSET, POWERRAMCLR, POWERDEC, POWERDECSET, POWERDECCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCL","POWER, POWERSET, POWERCLR, RAMSTATUS, RAM0POWER, RAM1POWER, RAM2POWER, RAM3POWER, RAM4POWER, RAM5POWER, RAM6POWER, RAM7POWER, RAM8POWER, RAM9POWER, RAM10POWER, RAM11POWER, RAM12POWER, RAM13POWER, RAM14POWER, RAM15POWER, RAM16POWER, RAM17POWER, RAM18POWER, RAM19POWER, RAM20POWER, RAM21POWER, RAM22POWER, RAM23POWER, RAM24POWER, RAM25POWER, RAM26POWER, RAM27POWER, RAM28POWER, RAM29POWER, RAM30POWER, RAM31POWER, RAM32POWER, RAM33POWER, RAM34POWER, RAM35POWER, RAM36POWER, RAM37POWER, RAM38POWER, RAM39POWER, RAM40POWER, RAM41POWER, RAM42POWER, RAM43POWER, RAM44POWER, RAM45POWER, RAM46POWER, RAM47POWER, RAM48POWER, RAM49POWER, RAM50POWER, RAM51POWER, RAM52POWER, RAM53POWER, RAM54POWER, RAM55POWER, RAM56POWER, RAM57POWER, RAM58POWER, RAM59POWER, RAM60POWER, RAM61POWER, RAM62POWER, RAM63POWER, RAM64POWER, RAM65POWER, RAM66POWER, RAM67POWER, RAM68POWER, RAM69POWER, RAM70POWER, RAM71POWER, RAM72POWER, RAM73POWER, RAM74POWER, RAM75POWER, RAM76POWER, RAM77POWER, RAM78POWER, RAM79POWER, RAM80POWER, RAM81POWER, RAM82POWER, RAM83POWER, RAM84POWER, RAM85POWER, RAM86POWER, RAM87POWER, RAM88POWER, RAM89POWER, RAM90POWER, RAM91POWER, RAM92POWER, RAM93POWER, RAM94POWER, RAM95POWER, RAM96POWER, RAM97POWER, RAM98POWER, RAM99POWER, RAM100POWER, RAM101POWER, RAM102POWER, RAM103POWER, RAM104POWER, RAM105POWER, RAM106POWER, RAM107","POWER, POWERSET, POWERCLR, POWERHF, POWERHFSET, POWERHFCLR, POWERRAM, POWERRAMSET, POWERRAMCLR, POWERDEC, POWERDECSET, POWERDECCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCLR, POWERDECRAM, POWERDECRAMSET, POWERDECRAMCL","POWER, POWERSET, POWERCLR, RAMSTATUS, RAM0POWER, RAM1POWER, RAM2POWER, RAM3POWER, RAM4POWER, RAM5POWER, RAM6POWER, RAM7POWER, RAM8POWER, RAM9POWER, RAM10POWER, RAM11POWER, RAM12POWER, RAM13POWER, RAM14POWER, RAM15POWER, RAM16POWER, RAM17POWER, RAM18POWER, RAM19POWER, RAM20POWER, RAM21POWER, RAM22POWER, RAM23POWER, RAM24POWER, RAM25POWER, RAM26POWER, RAM27POWER, RAM28POWER, RAM29POWER, RAM30POWER, RAM31POWER, RAM32POWER, RAM33POWER, RAM34POWER, RAM35POWER, RAM36POWER, RAM37POWER, RAM38POWER, RAM39POWER, RAM40POWER, RAM41POWER, RAM42POWER, RAM43POWER, RAM44POWER, RAM45POWER, RAM46POWER, RAM47POWER, RAM48POWER, RAM49POWER, RAM50POWER, RAM51POWER, RAM52POWER, RAM53POWER, RAM54POWER, RAM55POWER, RAM56POWER, RAM57POWER, RAM58POWER, RAM59POWER, RAM60POWER, RAM61POWER, RAM62POWER, RAM63POWER, RAM64POWER, RAM65POWER, RAM66POWER, RAM67POWER, RAM68POWER, RAM69POWER, RAM70POWER, RAM71POWER, RAM72POWER, RAM73POWER, RAM74POWER, RAM75POWER, RAM76POWER, RAM77POWER, RAM78POWER, RAM79POWER, RAM80POWER, RAM81POWER, RAM82POWER, RAM83POWER, RAM84POWER, RAM85POWER, RAM86POWER, RAM87POWER, RAM88POWER, RAM89POWER, RAM90POWER, RAM91POWER, RAM92POWER, RAM93POWER, RAM94POWER, RAM95POWER, RAM96POWER, RAM97POWER, RAM98POWER, RAM99POWER, RAM100POWER, RAM101POWER, RAM102POWER, RAM103POWER, RAM104POWER, RAM105POWER, RAM106POWER, RAM107",0.2041245,0.2041245,0.2529205,0.2529205
nRF52833,What is the bit_width of CTEINLINERXMODE2US field from CTEINLINECONF register from RADIO peripheral for nrf52833 microcontroller?,3,16,16,16,16,0.54234654,0.54234654,0.54234654,0.54234654
nRF52833,What is the bit_offset of SEQSTARTED1 field from INTENCLR register from PWM2 peripheral for nrf52833 microcontroller?,3,30,15,30,15,0.57566285,0.57566285,0.6004617,0.6004617
nRF52833,What is the description of EVENTS_STOPPED register from SPIM1 peripheral for nrf52833 microcontroller?,SPI transaction has stopped,"TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, T",TWI stopped,"TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, TWI stopped EVENTS_STOPPED, T",TWI stopped,0.15940312,0.15940312,0.3320692,0.3320692
nRF52833,What is the bit_offset of DIR field from PIN_CNF[24] register from P1 peripheral for nrf52833 microcontroller?,0,0x500,0x514,0x500,0x514,0.5928775,0.5928775,0.52720076,0.52720076
nRF52833,What is the bit_offset of EVENTS_TXSTARTED field from EVENTS_TXSTARTED register from TWIS0 peripheral for nrf52833 microcontroller?,0,0x150,0x150,0x150,0x150,0.5572779,0.5572779,0.5572779,0.5572779
nRF52833,What is the description of DEF register from SPIS0 peripheral for nrf52833 microcontroller?,Default character. Character clocked out in case of an ignored transaction.,0x504,Default configuration for SPIS peripheral.,0x504,Default configuration for SPIS peripheral.,0.15922576,0.15922576,0.18348745,0.18348745
nRF52833,What is the description of TRIGGERED15 field from INTENCLR register from EGU1 peripheral for nrf52833 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[15],"TRIGGERED15 Interrupt 15 Triggered Enable. Writing 1 to a bit Enables the Interrupt 15 Triggered event, writing 0 disables it. To trigger the interrupt, the EVENTS_TRIGGERED15 event has to be generated while EGU1 is enabled. TRIGGERED15 can only be accessed when UNLOCKED is read as 0. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",TRIGGERED15 Interrupt 15 Triggered,"TRIGGERED15 Interrupt 15 Triggered Enable. Writing 1 to a bit Enables the Interrupt 15 Triggered event, writing 0 disables it. To trigger the interrupt, the EVENTS_TRIGGERED15 event has to be generated while EGU1 is enabled. TRIGGERED15 can only be accessed when UNLOCKED is read as 0. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",TRIGGERED15 Interrupt 15 Triggered,0.6282685,0.6282685,0.67636424,0.67636424
nRF52833,What is the bit_offset of PIN2 field from DIR register from P1 peripheral for nrf52833 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
nRF52833,What is the bit_width of DIR field from PIN_CNF[24] register from P1 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the description of TRIGGERED5 field from INTENSET register from EGU0 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[5],0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED5 Interrupt Enable 5.0060800 VDD 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.,0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED5 Interrupt Enable 5.0060800 VDD 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.900 mV 0.,0.13142154,0.13142154,0.5955436,0.5955436
nRF52833,What is the description of CH26 field from CHENCLR register from PPI peripheral for nrf52833 microcontroller?,Channel 26 enable clear register.  Writing '0' has no effect,"Channel 26 Enable Clear Register, Address offset 0x10C, Address size 32 bits, Description Size 32 bits, Access type RW, Reset value 0x00000000, Field description CH26, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description CH26, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel",PPI Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable,"Channel 26 Enable Clear Register, Address offset 0x10C, Address size 32 bits, Description Size 32 bits, Access type RW, Reset value 0x00000000, Field description CH26, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description CH26, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel 26 Enable Clear, Field offset 26, Field width 1 bit, Field type BIT, Field reset value 0x0, Field description Channel 26 Enable Clear, Field description Channel",PPI Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable Clear Register Description: Channel 26 Enable,0.34845436,0.34845436,0.391286,0.391286
nRF52833,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[11] register from EGU4 peripheral for nrf52833 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100 + (11 × 0x4),0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100 + (11 × 0x4),0.3871085,0.3871085,0.41115993,0.41115993
nRF52833,What is the bit_width of BCMATCH field from INTENSET register from RADIO peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of SUSPENDED field from INTENCLR register from TWIM0 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[13] register from EGU3 peripheral for nrf52833 microcontroller?,0,0x00000002,0x0000000e,0x00000002,0x0000000e,0.55011487,0.55011487,0.6005338,0.6005338
nRF52833,What is the bit_width of OVRFLW field from EVTENCLR register from RTC2 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the description of PIN5 field from DIRCLR register from P1 peripheral for nrf52833 microcontroller?,Set as input pin 5,PIN5 Direction Clear,PIN5 Direction Clear,PIN5 Direction Clear,PIN5 Direction Clear,0.50009644,0.50009644,0.50009644,0.50009644
nRF52833,What is the description of TASKS_CAPTURE field from TASKS_CAPTURE[4] register from TIMER0 peripheral for nrf52833 microcontroller?,Capture Timer value to CC[n] register,Capture Timer value to CC[4] register,Capture Timer value to CC[4] register,Capture Timer value to CC[4] register,Capture Timer value to CC[4] register,0.95604616,0.95604616,0.95604616,0.95604616
nRF52833,What is the bit_width of PULL field from PIN_CNF[16] register from P1 peripheral for nrf52833 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
nRF52833,List all the fields of TASKS_TRIGGER[15] register from EGU4 peripheral for nrf52833 microcontroller.,TASKS_TRIGGER,0x004,TASKS_TRIGGER[0] 0x004 Trigger 0 for triggering the corresponding TRIGGEREDW] event,0x004,TASKS_TRIGGER[0] 0x004 Trigger 0 for triggering the corresponding TRIGGEREDW] event,0.07904761,0.07904761,0.70532787,0.70532787
nRF52833,What is the description of CONNECT field from PSELRESET[0] register from UICR peripheral for nrf52833 microcontroller?,Connection,GPIO pin 0 connected to RESET event.,GPIO pin number on which nRESET is connected.,GPIO pin 0 connected to RESET event.,GPIO pin number on which nRESET is connected.,0.23978323,0.23978323,0.28272784,0.28272784
nRF52833,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[4] register from EGU1 peripheral for nrf52833 microcontroller?,0,0x00000004,0x00000004,0x00000004,0x00000004,0.57949173,0.57949173,0.57949173,0.57949173
nRF52833,What is the size of RESETREAS register from POWER peripheral for nrf52833 microcontroller?,32,0x400,32,0x400,32,0.36791697,0.36791697,0.9999999,0.9999999
nRF52833,What is the bit_width of CTTO field from INTENCLR register from CLOCK peripheral for nrf52833 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52833,What is the bit_width of DCXCNT field from DCXCNT register from SPIM2 peripheral for nrf52833 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933
nRF52833,What is the size of EVENTS_TRIGGERED[6] register from EGU5 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,List all the fields of PIN_CNF[7] register from P1 peripheral for nrf52833 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","PIN_CNF0, PIN_CNF1, PIN_CNF2, PIN_CNF3, PIN_CNF4, PIN_CNF5, PIN_CNF6, PIN_CNF7, PIN_CNF8, PIN_CNF9, PIN_CNF10, PIN_CNF11, PIN_CNF12, PIN_CNF13, PIN_CNF14, PIN_CNF15, PIN_CNF16, PIN_CNF17, PIN_CNF18, PIN_CNF19, PIN_CNF20, PIN_CNF21, PIN_CNF22, PIN_CNF23, PIN_CNF24, PIN_CNF25, PIN_CNF26, PIN_CNF27, PIN_CNF28, PIN_CNF29, PIN_CNF30, PIN_CNF31, PIN_CNF32, PIN_CNF33, PIN_CNF34, PIN_CNF35, PIN_CNF36, PIN_CNF37, PIN_CNF38, PIN_CNF39, PIN_CNF40, PIN_CNF41, PIN_CNF42, PIN_CNF43, PIN_CNF44, PIN_CNF45, PIN_CNF46, PIN_CNF47, PIN_CNF48, PIN_CNF49, PIN_CNF50, PIN_CNF51, PIN_CNF52, PIN_CNF53, PIN_CNF54, PIN_CNF55, PIN_CNF56, PIN_CNF57, PIN_CNF58, PIN_CNF59, PIN_CNF60, PIN_CNF61, PIN_CNF62, PIN_CNF63, PIN_CNF64, PIN_CNF65, PIN_CNF66, PIN_CNF67, PIN_CNF68, PIN_CNF69, PIN_CNF70, PIN_CNF71, PIN_CNF72, PIN_CNF73, PIN_CNF74, PIN_CNF75, PIN_CNF76, PIN_CNF77, PIN_CNF78, PIN_CNF79, PIN_CNF80, PIN_CNF81, PIN_CNF82, PIN_CNF83, PIN_CNF84, PIN_CNF85, PIN_CNF86, PIN_CNF87, PIN_CNF88, PIN_CNF89, PIN_CNF90, PIN_CNF91, PIN_CNF92, PIN_CNF93, PIN_CNF94, PIN_CNF95, PIN_CNF96, PIN","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","PIN_CNF0, PIN_CNF1, PIN_CNF2, PIN_CNF3, PIN_CNF4, PIN_CNF5, PIN_CNF6, PIN_CNF7, PIN_CNF8, PIN_CNF9, PIN_CNF10, PIN_CNF11, PIN_CNF12, PIN_CNF13, PIN_CNF14, PIN_CNF15, PIN_CNF16, PIN_CNF17, PIN_CNF18, PIN_CNF19, PIN_CNF20, PIN_CNF21, PIN_CNF22, PIN_CNF23, PIN_CNF24, PIN_CNF25, PIN_CNF26, PIN_CNF27, PIN_CNF28, PIN_CNF29, PIN_CNF30, PIN_CNF31, PIN_CNF32, PIN_CNF33, PIN_CNF34, PIN_CNF35, PIN_CNF36, PIN_CNF37, PIN_CNF38, PIN_CNF39, PIN_CNF40, PIN_CNF41, PIN_CNF42, PIN_CNF43, PIN_CNF44, PIN_CNF45, PIN_CNF46, PIN_CNF47, PIN_CNF48, PIN_CNF49, PIN_CNF50, PIN_CNF51, PIN_CNF52, PIN_CNF53, PIN_CNF54, PIN_CNF55, PIN_CNF56, PIN_CNF57, PIN_CNF58, PIN_CNF59, PIN_CNF60, PIN_CNF61, PIN_CNF62, PIN_CNF63, PIN_CNF64, PIN_CNF65, PIN_CNF66, PIN_CNF67, PIN_CNF68, PIN_CNF69, PIN_CNF70, PIN_CNF71, PIN_CNF72, PIN_CNF73, PIN_CNF74, PIN_CNF75, PIN_CNF76, PIN_CNF77, PIN_CNF78, PIN_CNF79, PIN_CNF80, PIN_CNF81, PIN_CNF82, PIN_CNF83, PIN_CNF84, PIN_CNF85, PIN_CNF86, PIN_CNF87, PIN_CNF88, PIN_CNF89, PIN_CNF90, PIN_CNF91, PIN_CNF92, PIN_CNF93, PIN_CNF94, PIN_CNF95, PIN_CNF96, PIN",0.046463616,0.046463616,0.16473767,0.16473767
nRF52833,What is the size of EVENTS_TRIGGERED[2] register from EGU5 peripheral for nrf52833 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
nRF52833,What is the bit_offset of BASE1 field from BASE1 register from RADIO peripheral for nrf52833 microcontroller?,0,0x00000004,0x00000000,0x00000004,0x00000000,0.57949173,0.57949173,0.58084786,0.58084786
nRF52833,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[14] register from EGU3 peripheral for nrf52833 microcontroller?,0,0x00000002,0x0000000e,0x00000002,0x0000000e,0.55011487,0.55011487,0.6005338,0.6005338
nRF52833,What is the size of EVENTS_ENDRX register from SPIM1 peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the description of DIR field from PIN_CNF[19] register from P1 peripheral for nrf52833 microcontroller?,Pin direction. Same physical register as DIR register,"Pin direction. 0 = Input, 1 = Output.","P1.19 Pin direction. 0 = Input, 1 = Output.","Pin direction. 0 = Input, 1 = Output.","P1.19 Pin direction. 0 = Input, 1 = Output.",0.55704904,0.55704904,0.44303817,0.44303817
nRF52833,What is the bit_offset of RFU43 field from SELRES register from NFCT peripheral for nrf52833 microcontroller?,3,0x03c,0x43,0x03c,0x43,0.31789982,0.31789982,0.4187327,0.4187327
nRF52833,What is the bit_width of ADDR0 field from RXADDRESSES register from RADIO peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the description of TASKS_TRIGGER[7] register from EGU2 peripheral for nrf52833 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,TASKS_TRIGGER[7] Trigger n for triggering the corresponding TRIGGERED[n] event,TASKS_TRIGGER7,TASKS_TRIGGER[7] Trigger n for triggering the corresponding TRIGGERED[n] event,TASKS_TRIGGER7,0.6253105,0.6253105,0.38925773,0.38925773
nRF52833,What is the address_offset of SHORTS register from TWI0 peripheral for nrf52833 microcontroller?,0x200,0x200,0x200,0x200,0x200,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU3 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the description of DATARDY field from INTENCLR register from TEMP peripheral for nrf52833 microcontroller?,Write '1' to disable interrupt for event DATARDY,Data Ready Interrupt Enable,Data Ready Interrupt Enable,Data Ready Interrupt Enable,Data Ready Interrupt Enable,0.59895027,0.59895027,0.59895027,0.59895027
nRF52833,What is the address_offset of EVENTS_TRIGGERED[13] register from EGU5 peripheral for nrf52833 microcontroller?,0x134,0x104,0x100c,0x104,0x100c,0.8520435,0.8520435,0.6573748,0.6573748
nRF52833,What is the size of TASKS_CAPTURE[3] register from TIMER3 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the address_offset of EVENTS_END register from SAADC peripheral for nrf52833 microcontroller?,0x104,0x10C,0x10C,0x10C,0x10C,0.81286794,0.81286794,0.81286794,0.81286794
nRF52833,List all the fields of TASKS_TRIGGER[13] register from EGU2 peripheral for nrf52833 microcontroller.,TASKS_TRIGGER,"0x004, 0x008, 0x014, 0x018, 0x030, 0x034, 0x038, 0x03C, 0x100, 0x104, 0x108, 0x10C, 0x110, 0x114, 0x118, 0x11C, 0x120, 0x124, 0x128, 0x300, 0x304, 0x308, 0x30C, 0x310, 0x314, 0x318, 0x31C, 0x320, 0x324, 0x328, 0x32C, 0x330, 0x334, 0x338, 0x33C, 0x340, 0x344, 0x348, 0x34C, 0x350, 0x354, 0x358, 0x35C, 0x360, 0x364, 0x368, 0x36C, 0x370, 0x374, 0x378, 0x37C, 0x380, 0x384, 0x388, 0x38C, 0x390, 0x394, 0x398, 0x39C, 0x3A0, 0x3A4, 0x3A8, 0x3AC, 0x3B0, 0x3B4, 0x3B8, 0x3BC, 0x3C0, 0x3C4, 0x3C8, 0x3CC, 0x3D0, 0x3D4, 0x3D8, 0x3DC, 0x3E0, 0x3E4, 0x3E8, 0x3EC, 0x3F0, 0x3F4, 0x3F8, 0x3FC, 0x400, 0x404, 0x408, 0x40C, 0x410, 0x414, 0x418, 0x41C, 0x420, 0x424, 0x428, 0x42C, 0x430, 0x434, 0x438, 0x43C, 0x440, 0x444, 0x448, 0x44C, 0x450, 0x454, 0x458, 0x45C, 0x460, 0x464, 0x468, 0x4","TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGER","0x004, 0x008, 0x014, 0x018, 0x030, 0x034, 0x038, 0x03C, 0x100, 0x104, 0x108, 0x10C, 0x110, 0x114, 0x118, 0x11C, 0x120, 0x124, 0x128, 0x300, 0x304, 0x308, 0x30C, 0x310, 0x314, 0x318, 0x31C, 0x320, 0x324, 0x328, 0x32C, 0x330, 0x334, 0x338, 0x33C, 0x340, 0x344, 0x348, 0x34C, 0x350, 0x354, 0x358, 0x35C, 0x360, 0x364, 0x368, 0x36C, 0x370, 0x374, 0x378, 0x37C, 0x380, 0x384, 0x388, 0x38C, 0x390, 0x394, 0x398, 0x39C, 0x3A0, 0x3A4, 0x3A8, 0x3AC, 0x3B0, 0x3B4, 0x3B8, 0x3BC, 0x3C0, 0x3C4, 0x3C8, 0x3CC, 0x3D0, 0x3D4, 0x3D8, 0x3DC, 0x3E0, 0x3E4, 0x3E8, 0x3EC, 0x3F0, 0x3F4, 0x3F8, 0x3FC, 0x400, 0x404, 0x408, 0x40C, 0x410, 0x414, 0x418, 0x41C, 0x420, 0x424, 0x428, 0x42C, 0x430, 0x434, 0x438, 0x43C, 0x440, 0x444, 0x448, 0x44C, 0x450, 0x454, 0x458, 0x45C, 0x460, 0x464, 0x468, 0x4","TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGER",0.062226564,0.062226564,0.1332216,0.1332216
nRF52833,What is the size of CUSTOMER[14] register from UICR peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the description of DIF field from RESETREAS register from POWER peripheral for nrf52833 microcontroller?,Reset due to wake up from System OFF mode when wakeup is triggered from entering into debug interface mode,DIF Reset 0x00000000 ID AccessField Value ID Value Description A-T RW POWER Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again. Disabled 0 Peripheral is powered off Enabled 1 Peripheral is powered on,Differential input detect flag for RESETREAS register from POWER peripheral for nrf52833 microcontroller.,DIF Reset 0x00000000 ID AccessField Value ID Value Description A-T RW POWER Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again. Disabled 0 Peripheral is powered off Enabled 1 Peripheral is powered on,Differential input detect flag for RESETREAS register from POWER peripheral for nrf52833 microcontroller.,0.4065145,0.4065145,0.3811805,0.3811805
nRF52833,What is the bit_width of CH29 field from CHG[0] register from PPI peripheral for nrf52833 microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675
nRF52833,What is the bit_width of FRAMEDELAYTIMEOUT field from ERRORSTATUS register from NFCT peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[3] register from EGU3 peripheral for nrf52833 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,0.68620294,0.68620294,0.68620294,0.68620294
nRF52833,What is the description of EVENTS_RXSTARTED register from TWIS0 peripheral for nrf52833 microcontroller?,Receive sequence started,EVENTS_RXSTARTED 0x148 TWI RX started EVENTS_TXSTARTED 0x150 TWI TX started EVENTS_STOPPED 0x104 TWI stopped EVENTS_ERROR 0x124 TWI error EVENTS_SUSPENDED 0x148 TWI entered the suspended state EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x,EVENTS_RXSTARTED Event generated from TWI master when a slave is addressed with the S1 byte.,EVENTS_RXSTARTED 0x148 TWI RX started EVENTS_TXSTARTED 0x150 TWI TX started EVENTS_STOPPED 0x104 TWI stopped EVENTS_ERROR 0x124 TWI error EVENTS_SUSPENDED 0x148 TWI entered the suspended state EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x14C EVENTS_RXSTARTED 0x,EVENTS_RXSTARTED Event generated from TWI master when a slave is addressed with the S1 byte.,0.27923787,0.27923787,0.27051204,0.27051204
nRF52833,What is the bit_offset of RGN3WA field from REGIONENSET register from MWU peripheral for nrf52833 microcontroller?,6,0x034,0x0c0,0x034,0x0c0,0.3180702,0.3180702,0.21945491,0.21945491
nRF52833,What is the size of EVENTS_TRIGGERED[4] register from EGU3 peripheral for nrf52833 microcontroller?,None,0x4,0x40014O00,0x4,0x40014O00,0.37645102,0.37645102,0.26455513,0.26455513
nRF52833,What is the size of EVENTS_STOPPED register from TWIM1 peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the size of ENABLE register from I2S peripheral for nrf52833 microcontroller?,32,0x500,0x500,0x500,0x500,0.30643332,0.30643332,0.30643332,0.30643332
nRF52833,What is the description of EVENTS_TXDSENT register from TWI1 peripheral for nrf52833 microcontroller?,TWI TXD byte sent,TXDSENT event generated from TWI peripheral.,TWI TXD byte sent,TXDSENT event generated from TWI peripheral.,TWI TXD byte sent,0.7328371,0.7328371,0.9999999,0.9999999
nRF52833,What is the size of BMREQUESTTYPE register from USBD peripheral for nrf52833 microcontroller?,32,8,8,8,8,0.67385197,0.67385197,0.67385197,0.67385197
nRF52833,What is the address_offset of TASKS_GOIDLE register from NFCT peripheral for nrf52833 microcontroller?,0x24,0x024,0x24,0x024,0x24,0.92999136,0.92999136,1.0000002,1.0000002
nRF52833,What is the size of OVERSAMPLE register from SAADC peripheral for nrf52833 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52833,What is the bit_offset of ERROR field from INTEN register from UARTE1 peripheral for nrf52833 microcontroller?,9,0x500,0x504,0x500,0x504,0.31370068,0.31370068,0.23470661,0.23470661
nRF52833,What is the size of TASKS_SUSPEND register from SPIM1 peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the description of DRIVE field from PIN_CNF[14] register from P1 peripheral for nrf52833 microcontroller?,Drive configuration,DRIVE configuration of GPIO pins.,DRIVE STRENGTH CONFIGURATION OF PIN 14 OF P1 PORT.,DRIVE configuration of GPIO pins.,DRIVE STRENGTH CONFIGURATION OF PIN 14 OF P1 PORT.,0.6806365,0.6806365,0.41925445,0.41925445
nRF52833,What is the description of TASKS_LFCLKSTOP register from CLOCK peripheral for nrf52833 microcontroller?,Stop LFCLK,Stop LFCLK,Stop LFCLK,Stop LFCLK,Stop LFCLK,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,What is the size of TASKS_START register from RADIO peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the address_offset of EVENTS_TRIGGERED[14] register from EGU2 peripheral for nrf52833 microcontroller?,0x138,0x104,0x100 + (14 × 0x4),0x104,0x100 + (14 × 0x4),0.7519367,0.7519367,0.6046109,0.6046109
nRF52833,What is the description of SHORTS register from TWIM1 peripheral for nrf52833 microcontroller?,Shortcuts between local events and tasks,0x200 Shortcuts between local events and tasks.,0x200 Shortcuts between local events and tasks.,0x200 Shortcuts between local events and tasks.,0x200 Shortcuts between local events and tasks.,0.8755716,0.8755716,0.8755716,0.8755716
nRF52833,What is the bit_offset of CACHEEN field from ICACHECNF register from NVMC peripheral for nrf52833 microcontroller?,0,28,28,28,28,0.4157711,0.4157711,0.4157711,0.4157711
nRF52833,What is the bit_offset of FREQUENCY field from FREQUENCY register from TWIM1 peripheral for nrf52833 microcontroller?,0,0x504,0x104,0x504,0x104,0.5526007,0.5526007,0.6058867,0.6058867
nRF52833,What is the size of TASKS_TRIGGER[9] register from EGU0 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the bit_width of CC field from CC[4] register from TIMER4 peripheral for nrf52833 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52833,What is the description of TASKS_SUSPEND register from TWI0 peripheral for nrf52833 microcontroller?,Suspend TWI transaction,Suspend TWI transaction,Suspend TWI transaction,Suspend TWI transaction,Suspend TWI transaction,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,What is the bit_offset of EVENTS_COMPARE field from EVENTS_COMPARE[3] register from TIMER1 peripheral for nrf52833 microcontroller?,0,0x140 + (n × 0x4),0x18,0x140 + (n × 0x4),0x18,0.4435179,0.4435179,0.681364,0.681364
nRF52833,What is the bit_offset of STOPPED field from INTENCLR register from SAADC peripheral for nrf52833 microcontroller?,5,26,24,26,24,0.5261706,0.5261706,0.6173279,0.6173279
nRF52833,List all the fields of CC[1] register from TIMER1 peripheral for nrf52833 microcontroller.,CC,"CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, DTCC, DT, DTPRESC, DTFAIL, DTTIMEOUT, DTSTART, DTSTOP, DTPULSE, DTPULSES, DTCOMP, DTCOMPS, DTORD, DTORDS, DTDBG, DTDBGS, DTLOCK, DTLOCKS, DTCTRL0, DTCTRL1, DTCTRL2, DTCTRL3, DTCTRL4, DTCTRL5, DTCTRL6, DTCTRL7, DTCTRL8, DTCTRL9, DTCTRL10, DTCTRL11, DTCTRL12, DTCTRL13, DTCTRL14, DTCTRL15, DTSTATE, DTSTATE0, DTSTATE1, DTSTATE2, DTSTATE3, DTSTATE4, DTSTATE5, DTSTATE6, DTSTATE7, DTSTATE8, DTSTATE9, DTSTATE10, DTSTATE11, DTSTATE12, DTSTATE13, DTSTATE14, DTSTATE15, DTINV, DTINV0, DTINV1, DTINV2, DTINV3, DTINV4, DTINV5, DTINV6, DTINV7, DTINV8, DTINV9, DTINV10, DTINV11, DTINV12, DTINV13, DTINV14, DTINV15, DTDEC, DTDEC0, DTDEC1, DTDEC2, DTDEC3, DTDEC4, DTDEC5, DTDEC6, DTDEC7, DTDEC8, DTDEC9, DTDEC10, DTDEC11, DTDEC12, DTDEC13, DTDEC14, DTDEC15, DTDEC0S, DTDEC1S, DTDEC2S, DTDEC3S, DTDEC4S, DTDEC5S, DTDEC6S, DTDEC7S, DTDEC8S, DTDEC9S, DTDEC10S, DTDEC11S, DTDEC12S, DTDEC13S, DTDEC14S, DTDEC15S, DTDEC0V, DTDEC1V, DTDEC2V, DTDEC3V, DTDEC4V, DTDEC5V, DTDEC6V, DTDEC7V, DTDEC8V, DTDEC9V, DTDEC10V, DTDEC11V, DTDEC12V, DTDEC13V, DTDEC14V, D","CC, CCBUF, CCINV, CCMODE0, CCMODE1, ICEVT, LUPD, LUTPA, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, L","CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, DTCC, DT, DTPRESC, DTFAIL, DTTIMEOUT, DTSTART, DTSTOP, DTPULSE, DTPULSES, DTCOMP, DTCOMPS, DTORD, DTORDS, DTDBG, DTDBGS, DTLOCK, DTLOCKS, DTCTRL0, DTCTRL1, DTCTRL2, DTCTRL3, DTCTRL4, DTCTRL5, DTCTRL6, DTCTRL7, DTCTRL8, DTCTRL9, DTCTRL10, DTCTRL11, DTCTRL12, DTCTRL13, DTCTRL14, DTCTRL15, DTSTATE, DTSTATE0, DTSTATE1, DTSTATE2, DTSTATE3, DTSTATE4, DTSTATE5, DTSTATE6, DTSTATE7, DTSTATE8, DTSTATE9, DTSTATE10, DTSTATE11, DTSTATE12, DTSTATE13, DTSTATE14, DTSTATE15, DTINV, DTINV0, DTINV1, DTINV2, DTINV3, DTINV4, DTINV5, DTINV6, DTINV7, DTINV8, DTINV9, DTINV10, DTINV11, DTINV12, DTINV13, DTINV14, DTINV15, DTDEC, DTDEC0, DTDEC1, DTDEC2, DTDEC3, DTDEC4, DTDEC5, DTDEC6, DTDEC7, DTDEC8, DTDEC9, DTDEC10, DTDEC11, DTDEC12, DTDEC13, DTDEC14, DTDEC15, DTDEC0S, DTDEC1S, DTDEC2S, DTDEC3S, DTDEC4S, DTDEC5S, DTDEC6S, DTDEC7S, DTDEC8S, DTDEC9S, DTDEC10S, DTDEC11S, DTDEC12S, DTDEC13S, DTDEC14S, DTDEC15S, DTDEC0V, DTDEC1V, DTDEC2V, DTDEC3V, DTDEC4V, DTDEC5V, DTDEC6V, DTDEC7V, DTDEC8V, DTDEC9V, DTDEC10V, DTDEC11V, DTDEC12V, DTDEC13V, DTDEC14V, D","CC, CCBUF, CCINV, CCMODE0, CCMODE1, ICEVT, LUPD, LUTPA, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, LUTPE, L",0.30887192,0.30887192,0.38359892,0.38359892
nRF52833,What is the description of INTENCLR register from PWM1 peripheral for nrf52833 microcontroller?,Disable interrupt,PWM1 INTENCLR Register Description,PWM1 Interrupt Enable Clear Register,PWM1 INTENCLR Register Description,PWM1 Interrupt Enable Clear Register,0.14191234,0.14191234,0.5300454,0.5300454
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[13] register from EGU4 peripheral for nrf52833 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52833,What is the description of INTENSET register from AAR peripheral for nrf52833 microcontroller?,Enable interrupt,0x504,AAR Interrupt Enable Set Register,0x504,AAR Interrupt Enable Set Register,0.016195506,0.016195506,0.628275,0.628275
nRF52833,What is the address_offset of TASKS_SEQSTART[1] register from PWM0 peripheral for nrf52833 microcontroller?,0xc,0x008 + (n × 0x4),0x008,0x008 + (n × 0x4),0x008,0.4854051,0.4854051,0.704162,0.704162
nRF52833,What is the bit_width of EVENTS_CRCOK field from EVENTS_CRCOK register from RADIO peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the address_offset of TASKS_TRIGGER[13] register from EGU0 peripheral for nrf52833 microcontroller?,0x34,0x000 + (13 × 0x4),0x00000030,0x000 + (13 × 0x4),0x00000030,0.50019205,0.50019205,0.64073735,0.64073735
nRF52833,What is the bit_width of CH15 field from CHG[2] register from PPI peripheral for nrf52833 microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675
nRF52833,What is the bit_width of PRGN1RA field from REGIONENCLR register from MWU peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the size of OUTSET register from P0 peripheral for nrf52833 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52833,What is the bit_width of CH13 field from CHG[3] register from PPI peripheral for nrf52833 microcontroller?,1,13,1,13,1,0.46641022,0.46641022,1.0,1.0
nRF52833,What is the bit_offset of TRIGGERED11 field from INTEN register from EGU5 peripheral for nrf52833 microcontroller?,11,21,215,21,215,0.5826321,0.5826321,0.43820882,0.43820882
nRF52833,What is the address_offset of INTENCLR register from RNG peripheral for nrf52833 microcontroller?,0x308,0x308,0x308,0x308,0x308,0.99999976,0.99999976,0.99999976,0.99999976
nRF52833,What is the description of TASKS_STARTTX register from TWI1 peripheral for nrf52833 microcontroller?,Start TWI transmit sequence,Start TWI transmit sequence,Start TWI transmit sequence,Start TWI transmit sequence,Start TWI transmit sequence,1.0,1.0,1.0,1.0
nRF52833,What is the size of EVENTS_STARTED register from USBD peripheral for nrf52833 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
nRF52833,What is the bit_width of DIR field from PIN_CNF[1] register from P0 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[0] register from EGU1 peripheral for nrf52833 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[5] register from EGU1 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the address_offset of INTENCLR register from TWIM1 peripheral for nrf52833 microcontroller?,0x308,0x308,0x308,0x308,0x308,0.99999976,0.99999976,0.99999976,0.99999976
nRF52833,What is the description of A1 field from A1 register from TEMP peripheral for nrf52833 microcontroller?,Slope of 2nd piece wise linear function,A1 AccessField Value ID Value Description A R PART Part code N52820 0x52820 nRF52820 N52833 0x52833 nRF52833 N52840 0x52840 nRF52840 Unspecified 0xFFFFFFFF Unspecified,A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1,A1 AccessField Value ID Value Description A R PART Part code N52820 0x52820 nRF52820 N52833 0x52833 nRF52833 N52840 0x52840 nRF52840 Unspecified 0xFFFFFFFF Unspecified,A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1,0.04824745,0.04824745,0.030432371,0.030432371
nRF52833,What is the bit_offset of INPUT field from PIN_CNF[20] register from P1 peripheral for nrf52833 microcontroller?,1,20,20,20,20,0.5279856,0.5279856,0.5279856,0.5279856
nRF52833,What is the bit_offset of EVENTS_TXSTARTED field from EVENTS_TXSTARTED register from TWIS1 peripheral for nrf52833 microcontroller?,0,0x150,0x150,0x150,0x150,0.5572779,0.5572779,0.5572779,0.5572779
nRF52833,What is the bit_width of EVENTS_TXDSENT field from EVENTS_TXDSENT register from TWI0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of PIN3 field from OUTCLR register from P0 peripheral for nrf52833 microcontroller?,3,30,30,30,30,0.57566285,0.57566285,0.57566285,0.57566285
nRF52833,What is the description of TASKS_CCASTOP field from TASKS_CCASTOP register from RADIO peripheral for nrf52833 microcontroller?,Stop the clear channel assessment,Disable RADIO in TX mode,Disable CCA,Disable RADIO in TX mode,Disable CCA,0.33105546,0.33105546,0.19024146,0.19024146
nRF52833,What is the address_offset of EVENTS_ACQUIRED register from SPIS0 peripheral for nrf52833 microcontroller?,0x128,0x128,0x128,0x128,0x128,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of PIN2 field from DIRSET register from P1 peripheral for nrf52833 microcontroller?,2,0x504,2,0x504,2,0.3793835,0.3793835,1.0000002,1.0000002
nRF52833,What is the address_offset of TASKS_CAPTURE[1] register from TIMER3 peripheral for nrf52833 microcontroller?,0x44,0x550,0x544,0x550,0x544,0.6123776,0.6123776,0.7521823,0.7521823
nRF52833,List all the fields of EVENTS_TRIGGERED[3] register from EGU1 peripheral for nrf52833 microcontroller.,EVENTS_TRIGGERED,"A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, T",EVENTS_TRIGGERED[3],"A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, TRIGGERN, TRIGGERO, TRIGGERP, TRIGGERQ, TRIGGERR, TRIGGERS, TRIGGERT, TRIGGERU, TRIGGERV, TRIGGERW, TRIGGERX, TRIGGERY, TRIGGERZ, DEVMATCH, DEVMISS, DISABLED, READY, ADDRESS, PAYLOAD, END, TRIGGERB, TRIGGERA, TRIGGERC, TRIGGERD, TRIGGERE, TRIGGERF, TRIGGERG, TRIGGERH, TRIGGERI, TRIGGERJ, TRIGGERK, TRIGGERL, TRIGGERM, T",EVENTS_TRIGGERED[3],0.26820022,0.26820022,0.91987765,0.91987765
nRF52833,What is the bit_offset of READ_SUSPEND field from SHORTS register from TWIS1 peripheral for nrf52833 microcontroller?,14,0x014,0x00000000,0x014,0x00000000,0.2517031,0.2517031,0.19835784,0.19835784
nRF52833,List all the fields of TASKS_STOP register from TIMER1 peripheral for nrf52833 microcontroller.,TASKS_STOP,"0x00000000, 0x00000001, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f, 0x00000040, 0x00000041, 0x00000042,",TASKS_STOP TASKS_SUSPEND TASKS_RESUME EVENTS_STOPPED EVENTS_ENDRX EVENTS_END EVENTS_ENDTX EVENTS_STARTED SHORTS INTENSET INTENCLR STALLSTAT ENABLE PSEL.SCK PSEL.MOSI PSEL.MISO PSEL.CSN FREQUENCY RXD.PTR 0x010 0x014 0x01C 0x020 0x104 0x110 0x118 0x120 0x14C 0x200 0x304 0x308 0x400 0x500 0x508 0x50C 0x510 0x514 0x524 0x534 Start SPI transaction Stop SPI transaction Suspend SPI transaction Resume SPI transaction SPI transaction has stopped End of RXD buffer reached End of RXD buffer and TXD buffer reached End of TXD buffer reached Transaction started Shortcuts between local events and tasks Enable interrupt Disable interrupt Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU. Enable SPIM Pin select for SCK Pin select for MOSI signal Pin select for MISO signal Pin select for CSN SPI frequency. Accuracy depends on the HFCLK source selected. Data pointer,"0x00000000, 0x00000001, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f, 0x00000040, 0x00000041, 0x00000042,",TASKS_STOP TASKS_SUSPEND TASKS_RESUME EVENTS_STOPPED EVENTS_ENDRX EVENTS_END EVENTS_ENDTX EVENTS_STARTED SHORTS INTENSET INTENCLR STALLSTAT ENABLE PSEL.SCK PSEL.MOSI PSEL.MISO PSEL.CSN FREQUENCY RXD.PTR 0x010 0x014 0x01C 0x020 0x104 0x110 0x118 0x120 0x14C 0x200 0x304 0x308 0x400 0x500 0x508 0x50C 0x510 0x514 0x524 0x534 Start SPI transaction Stop SPI transaction Suspend SPI transaction Resume SPI transaction SPI transaction has stopped End of RXD buffer reached End of RXD buffer and TXD buffer reached End of TXD buffer reached Transaction started Shortcuts between local events and tasks Enable interrupt Disable interrupt Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU. Enable SPIM Pin select for SCK Pin select for MOSI signal Pin select for MISO signal Pin select for CSN SPI frequency. Accuracy depends on the HFCLK source selected. Data pointer,0.07740611,0.07740611,0.37244827,0.37244827
nRF52833,What is the description of ENABLE register from SAADC peripheral for nrf52833 microcontroller?,Enable or disable SAADC,ENA,Enable TWIM,ENA,Enable TWIM,0.12540326,0.12540326,0.13634808,0.13634808
nRF52833,List all the fields of CC[0] register from TIMER3 peripheral for nrf52833 microcontroller.,CC,"CC, CCBUF, CCINV, CCLOC0, CCLOC1, CCLOC2, CCLOC3, CCLOC4, CCLOC5, CCLOC6, CCLOC7, CCLOC8, CCLOC9, CCLOC10, CCLOC11, CCLOC12, CCLOC13, CCLOC14, CCLOC15, CCLOC16, CCLOC17, CCLOC18, CCLOC19, CCLOC20, CCLOC21, CCLOC22, CCLOC23, CCLOC24, CCLOC25, CCLOC26, CCLOC27, CCLOC28, CCLOC29, CCLOC30, CCLOC31, CCLOC32, CCLOC33, CCLOC34, CCLOC35, CCLOC36, CCLOC37, CCLOC38, CCLOC39, CCLOC40, CCLOC41, CCLOC42, CCLOC43, CCLOC44, CCLOC45, CCLOC46, CCLOC47, CCLOC48, CCLOC49, CCLOC50, CCLOC51, CCLOC52, CCLOC53, CCLOC54, CCLOC55, CCLOC56, CCLOC57, CCLOC58, CCLOC59, CCLOC60, CCLOC61, CCLOC62, CCLOC63, CCLOC64, CCLOC65, CCLOC66, CCLOC67, CCLOC68, CCLOC69, CCLOC70, CCLOC71, CCLOC72, CCLOC73, CCLOC74, CCLOC75, CCLOC76, CCLOC77, CCLOC78, CCLOC79, CCLOC80, CCLOC81, CCLOC82, CCLOC83, CCLOC84, CCLOC85, CCLOC86, CCLOC87, CCLOC88, CCLOC89, CCLOC90, CCLOC91, CCLOC92, CCLOC93, CCLOC94, CCLOC95, CCLOC96, CCLOC97, CCLOC98, CCLOC99, CCLOC100, CCLOC101, CCLOC102, CCLOC103, CCLOC104, CCLOC105, CCLOC106, CCLOC107, CCLOC108, CCLOC109, CCLOC110, CCLOC111, CCLOC112, CCLOC113, CCLOC114, CCLOC115, CCLOC116, CCLOC117, CCLOC118, CCLOC119, CCLOC120, CCLOC121, CCLOC122, CCLOC123, CCLOC124, CCLOC125, CCLOC126, CCLOC127, CCLOC128, CCLOC129, CCLOC130, CCLOC131, CCLOC132, CCLOC133, CCLOC134, CCLOC135, CCLOC136, CCLOC137, CCLOC138, CCLOC139, CCLOC140, CCLOC141, CCLOC142, CCLOC143, CCLOC14","CC, CCBUF, CCINV, CCLOC0, CCLOC1, CCLOC2, CCLOC3, CCLOC4, CCLOC5, CCLOC6, CCLOC7, CCLOC8, CCLOC9, CCLOC10, CCLOC11, CCLOC12, CCLOC13, CCLOC14, CCLOC15, CCLOC16, CCLOC17, CCLOC18, CCLOC19, CCLOC20, CCLOC21, CCLOC22, CCLOC23, CCLOC24, CCLOC25, CCLOC26, CCLOC27, CCLOC28, CCLOC29, CCLOC30, CCLOC31, CCLOC32, CCLOC33, CCLOC34, CCLOC35, CCLOC36, CCLOC37, CCLOC38, CCLOC39, CCLOC40, CCLOC41, CCLOC42, CCLOC43, CCLOC44, CCLOC45, CCLOC46, CCLOC47, CCLOC48, CCLOC49, CCLOC50, CCLOC51, CCLOC52, CCLOC53, CCLOC54, CCLOC55, CCLOC56, CCLOC57, CCLOC58, CCLOC59, CCLOC60, CCLOC61, CCLOC62, CCLOC63, CCLOC64, CCLOC65, CCLOC66, CCLOC67, CCLOC68, CCLOC69, CCLOC70, CCLOC71, CCLOC72, CCLOC73, CCLOC74, CCLOC75, CCLOC76, CCLOC77, CCLOC78, CCLOC79, CCLOC80, CCLOC81, CCLOC82, CCLOC83, CCLOC84, CCLOC85, CCLOC86, CCLOC87, CCLOC88, CCLOC89, CCLOC90, CCLOC91, CCLOC92, CCLOC93, CCLOC94, CCLOC95, CCLOC96, CCLOC97, CCLOC98, CCLOC99, CCLOC100, CCLOC101, CCLOC102, CCLOC103, CCLOC104, CCLOC105, CCLOC106, CCLOC107, CCLOC108, CCLOC109, CCLOC110, CCLOC111, CCLOC112, CCLOC113, CCLOC114, CCLOC115, CCLOC116, CCLOC117, CCLOC118, CCLOC119, CCLOC120, CCLOC121, CCLOC122, CCLOC123, CCLOC124, CCLOC125, CCLOC126, CCLOC127, CCLOC128, CCLOC129, CCLOC130, CCLOC131, CCLOC132, CCLOC133, CCLOC134, CCLOC135, CCLOC136, CCLOC137, CCLOC138, CCLOC139, CCLOC140, CCLOC141, CCLOC142, CCLOC143, CCLOC14","CC, CCBUF, CCINV, CCLOC0, CCLOC1, CCLOC2, CCLOC3, CCLOC4, CCLOC5, CCLOC6, CCLOC7, CCLOC8, CCLOC9, CCLOC10, CCLOC11, CCLOC12, CCLOC13, CCLOC14, CCLOC15, CCLOC16, CCLOC17, CCLOC18, CCLOC19, CCLOC20, CCLOC21, CCLOC22, CCLOC23, CCLOC24, CCLOC25, CCLOC26, CCLOC27, CCLOC28, CCLOC29, CCLOC30, CCLOC31, CCLOC32, CCLOC33, CCLOC34, CCLOC35, CCLOC36, CCLOC37, CCLOC38, CCLOC39, CCLOC40, CCLOC41, CCLOC42, CCLOC43, CCLOC44, CCLOC45, CCLOC46, CCLOC47, CCLOC48, CCLOC49, CCLOC50, CCLOC51, CCLOC52, CCLOC53, CCLOC54, CCLOC55, CCLOC56, CCLOC57, CCLOC58, CCLOC59, CCLOC60, CCLOC61, CCLOC62, CCLOC63, CCLOC64, CCLOC65, CCLOC66, CCLOC67, CCLOC68, CCLOC69, CCLOC70, CCLOC71, CCLOC72, CCLOC73, CCLOC74, CCLOC75, CCLOC76, CCLOC77, CCLOC78, CCLOC79, CCLOC80, CCLOC81, CCLOC82, CCLOC83, CCLOC84, CCLOC85, CCLOC86, CCLOC87, CCLOC88, CCLOC89, CCLOC90, CCLOC91, CCLOC92, CCLOC93, CCLOC94, CCLOC95, CCLOC96, CCLOC97, CCLOC98, CCLOC99, CCLOC100, CCLOC101, CCLOC102, CCLOC103, CCLOC104, CCLOC105, CCLOC106, CCLOC107, CCLOC108, CCLOC109, CCLOC110, CCLOC111, CCLOC112, CCLOC113, CCLOC114, CCLOC115, CCLOC116, CCLOC117, CCLOC118, CCLOC119, CCLOC120, CCLOC121, CCLOC122, CCLOC123, CCLOC124, CCLOC125, CCLOC126, CCLOC127, CCLOC128, CCLOC129, CCLOC130, CCLOC131, CCLOC132, CCLOC133, CCLOC134, CCLOC135, CCLOC136, CCLOC137, CCLOC138, CCLOC139, CCLOC140, CCLOC141, CCLOC142, CCLOC143, CCLOC14","CC, CCBUF, CCINV, CCLOC0, CCLOC1, CCLOC2, CCLOC3, CCLOC4, CCLOC5, CCLOC6, CCLOC7, CCLOC8, CCLOC9, CCLOC10, CCLOC11, CCLOC12, CCLOC13, CCLOC14, CCLOC15, CCLOC16, CCLOC17, CCLOC18, CCLOC19, CCLOC20, CCLOC21, CCLOC22, CCLOC23, CCLOC24, CCLOC25, CCLOC26, CCLOC27, CCLOC28, CCLOC29, CCLOC30, CCLOC31, CCLOC32, CCLOC33, CCLOC34, CCLOC35, CCLOC36, CCLOC37, CCLOC38, CCLOC39, CCLOC40, CCLOC41, CCLOC42, CCLOC43, CCLOC44, CCLOC45, CCLOC46, CCLOC47, CCLOC48, CCLOC49, CCLOC50, CCLOC51, CCLOC52, CCLOC53, CCLOC54, CCLOC55, CCLOC56, CCLOC57, CCLOC58, CCLOC59, CCLOC60, CCLOC61, CCLOC62, CCLOC63, CCLOC64, CCLOC65, CCLOC66, CCLOC67, CCLOC68, CCLOC69, CCLOC70, CCLOC71, CCLOC72, CCLOC73, CCLOC74, CCLOC75, CCLOC76, CCLOC77, CCLOC78, CCLOC79, CCLOC80, CCLOC81, CCLOC82, CCLOC83, CCLOC84, CCLOC85, CCLOC86, CCLOC87, CCLOC88, CCLOC89, CCLOC90, CCLOC91, CCLOC92, CCLOC93, CCLOC94, CCLOC95, CCLOC96, CCLOC97, CCLOC98, CCLOC99, CCLOC100, CCLOC101, CCLOC102, CCLOC103, CCLOC104, CCLOC105, CCLOC106, CCLOC107, CCLOC108, CCLOC109, CCLOC110, CCLOC111, CCLOC112, CCLOC113, CCLOC114, CCLOC115, CCLOC116, CCLOC117, CCLOC118, CCLOC119, CCLOC120, CCLOC121, CCLOC122, CCLOC123, CCLOC124, CCLOC125, CCLOC126, CCLOC127, CCLOC128, CCLOC129, CCLOC130, CCLOC131, CCLOC132, CCLOC133, CCLOC134, CCLOC135, CCLOC136, CCLOC137, CCLOC138, CCLOC139, CCLOC140, CCLOC141, CCLOC142, CCLOC143, CCLOC14",0.42490292,0.42490292,0.42490292,0.42490292
nRF52833,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[5] register from EGU5 peripheral for nrf52833 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event,0.7476493,0.7476493,0.7476493,0.7476493
nRF52833,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[4] register from EGU3 peripheral for nrf52833 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,Trigger 4 for mggering the corresponding TRIGGEREDM] event,TRIGGERED[4] event generated by triggering the corresponding TRIGGERED[4] task,Trigger 4 for mggering the corresponding TRIGGEREDM] event,TRIGGERED[4] event generated by triggering the corresponding TRIGGERED[4] task,0.564811,0.564811,0.726952,0.726952
nRF52833,What is the description of TYPE field from BMREQUESTTYPE register from USBD peripheral for nrf52833 microcontroller?,Data transfer type,BMREQ Type,BM Request Type,BMREQ Type,BM Request Type,0.21837378,0.21837378,0.25318742,0.25318742
nRF52833,What is the bit_offset of ISOOUTCRC field from EVENTCAUSE register from USBD peripheral for nrf52833 microcontroller?,0,24,20,24,20,0.43377078,0.43377078,0.5008252,0.5008252
nRF52833,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[0] register from TIMER1 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_offset of SENSE field from PIN_CNF[21] register from P0 peripheral for nrf52833 microcontroller?,16,0x00000002,0x10,0x00000002,0x10,0.20245892,0.20245892,0.29421458,0.29421458
nRF52833,What is the bit_width of TASKS_STOP field from TASKS_STOP register from TIMER0 peripheral for nrf52833 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52833,What is the address_offset of EPDATASTATUS register from USBD peripheral for nrf52833 microcontroller?,0x46c,0x518,0x500,0x518,0x500,0.73269045,0.73269045,0.616203,0.616203
nRF52833,What is the bit_width of TRIGGERED13 field from INTENSET register from EGU5 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of SEQSTARTED1 field from INTENCLR register from PWM3 peripheral for nrf52833 microcontroller?,3,25,15,25,15,0.5157506,0.5157506,0.6004617,0.6004617
nRF52833,What is the address_offset of TASKS_CAPTURE[4] register from TIMER2 peripheral for nrf52833 microcontroller?,0x50,0x040 + (n × 0x4),0x040 + (4 × 0x4),0x040 + (n × 0x4),0x040 + (4 × 0x4),0.54818535,0.54818535,0.52157116,0.52157116
nRF52833,What is the description of RESULTDONE field from INTENCLR register from SAADC peripheral for nrf52833 microcontroller?,Write '1' to disable interrupt for event RESULTDONE,Result done interrupt enable.,Result Ready Interrupt Enable,Result done interrupt enable.,Result Ready Interrupt Enable,0.6614381,0.6614381,0.6356314,0.6356314
nRF52833,What is the description of EVENTS_PWMPERIODEND register from PWM3 peripheral for nrf52833 microcontroller?,Emitted at the end of each PWM period,EVENTSisEQENDD],PWM Period Ended,EVENTSisEQENDD],PWM Period Ended,0.13856013,0.13856013,0.7254206,0.7254206
nRF52833,What is the description of TXSTARTED field from INTENSET register from TWIS0 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event TXSTARTED,TXSTARTED TWI Started,TXSTARTED,TXSTARTED TWI Started,TXSTARTED,0.34753576,0.34753576,0.3794504,0.3794504
nRF52833,What is the bit_width of INPUT field from PIN_CNF[2] register from P1 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of FREQUENCY field from FREQUENCY register from SPIM1 peripheral for nrf52833 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,What is the address_offset of TASKS_TRIGGER[0] register from EGU5 peripheral for nrf52833 microcontroller?,0x0,0x000 + (0 × 0x4),0x00000000,0x000 + (0 × 0x4),0x00000000,0.7404312,0.7404312,0.8240685,0.8240685
nRF52833,List all the fields of MODE register from PDM peripheral for nrf52833 microcontroller.,"OPERATION, EDGE","ERASEALL, WRITE, READY, WEN, WRITEMODE, READMODE, RXEN, TXEN, RXIE, TXIE, RXIDLE, TXIDLE, RXBLOCK, TXBL, RXCMPFULL, TXCMPFULL, RXCMP, TXCMP, RXRDY, TXRDY, RXDRDY, TXDRDY, RXLINK, TXLINK, RXLINKACTIVE, TXLINKACTIVE, RXLINKINACTIVE, TXLINKINACTIVE, RXLINKSTATE, TXLINKSTATE, RXLINKSTATEACTIVE, TXLINKSTATEACTIVE, RXLINKSTATEINACTIVE, TXLINKSTATEINACTIVE, RXLINKSTATESTATE, TXLINKSTATESTATE, RXLINKSTATESTATEACTIVE, TXLINKSTATESTATEACTIVE, RXLINKSTATESTATEINACTIVE, TXLINKSTATESTATEINACTIVE, RXLINKSTATESTATESTATE, TXLINKSTATESTATESTATEACTIVE, RXLINKSTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATE","PDMMODE, PDMCLKINV, PDMDRVLEVEL, PDMDRVLEVELADJ, PDMDRVLEVELCMP, PDMDRVLEVELCMPADJ, PDMDRVLEVELCMPADJ2, PDMDRVLEVELCMPADJ3, PDMDRVLEVELCMPADJ4, PDMDRVLEVELCMPADJ5, PDMDRVLEVELCMPADJ6, PDMDRVLEVELCMPADJ7, PDMDRVLEVELCMPADJ8, PDMDRVLEVELCMPADJ9, PDMDRVLEVELCMPADJ10, PDMDRVLEVELCMPADJ11, PDMDRVLEVELCMPADJ12, PDMDRVLEVELCMPADJ13, PDMDRVLEVELCMPADJ14, PDMDRVLEVELCMPADJ15, PDMDRVLEVELCMPADJ16, PDMDRVLEVELCMPADJ17, PDMDRVLEVELCMPADJ18, PDMDRVLEVELCMPADJ19, PDMDRVLEVELCMPADJ20, PDMDRVLEVELCMPADJ21, PDMDRVLEVELCMPADJ22, PDMDRVLEVELCMPADJ23, PDMDRVLEVELCMPADJ24, PDMDRVLEVELCMPADJ25, PDMDRVLEVELCMPADJ26, PDMDRVLEVELCMPADJ27, PDMDRVLEVELCMPADJ28, PDMDRVLEVELCMPADJ29, PDMDRVLEVELCMPADJ30, PDMDRVLEVELCMPADJ31, PDMDRVLEVELCMPADJ32, PDMDRVLEVELCMPADJ33, PDMDRVLEVELCMPADJ34, PDMDRVLEVELCMPADJ35, PDMDRVLEVELCMPADJ36, PDMDRVLEVELCMPADJ37, PDMDRVLEVELCMPADJ38, PDMDRVLEVELCMPADJ39, PDMDRVLEVELCMPADJ40, PDMDRVLEVELCMPADJ41, PDMDRVLEVELCMPADJ42, PDMDRVLEVELCMPADJ43, PDMDRVLEVELCMPADJ44, PDMDRVLEVELCMPADJ45, PDMDRVLEVELCMPADJ46, PDMDRVLEVELCMPADJ47, PDMDRVLEVELCMPADJ48, PDMDRVLEVELCMPADJ49, P","ERASEALL, WRITE, READY, WEN, WRITEMODE, READMODE, RXEN, TXEN, RXIE, TXIE, RXIDLE, TXIDLE, RXBLOCK, TXBL, RXCMPFULL, TXCMPFULL, RXCMP, TXCMP, RXRDY, TXRDY, RXDRDY, TXDRDY, RXLINK, TXLINK, RXLINKACTIVE, TXLINKACTIVE, RXLINKINACTIVE, TXLINKINACTIVE, RXLINKSTATE, TXLINKSTATE, RXLINKSTATEACTIVE, TXLINKSTATEACTIVE, RXLINKSTATEINACTIVE, TXLINKSTATEINACTIVE, RXLINKSTATESTATE, TXLINKSTATESTATE, RXLINKSTATESTATEACTIVE, TXLINKSTATESTATEACTIVE, RXLINKSTATESTATEINACTIVE, TXLINKSTATESTATEINACTIVE, RXLINKSTATESTATESTATE, TXLINKSTATESTATESTATEACTIVE, RXLINKSTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATESTATESTATE, TXLINKSTATESTATESTATESTATESTATESTATESTATEACTIVE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATEINACTIVE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATESTATE, RXLINKSTATE","PDMMODE, PDMCLKINV, PDMDRVLEVEL, PDMDRVLEVELADJ, PDMDRVLEVELCMP, PDMDRVLEVELCMPADJ, PDMDRVLEVELCMPADJ2, PDMDRVLEVELCMPADJ3, PDMDRVLEVELCMPADJ4, PDMDRVLEVELCMPADJ5, PDMDRVLEVELCMPADJ6, PDMDRVLEVELCMPADJ7, PDMDRVLEVELCMPADJ8, PDMDRVLEVELCMPADJ9, PDMDRVLEVELCMPADJ10, PDMDRVLEVELCMPADJ11, PDMDRVLEVELCMPADJ12, PDMDRVLEVELCMPADJ13, PDMDRVLEVELCMPADJ14, PDMDRVLEVELCMPADJ15, PDMDRVLEVELCMPADJ16, PDMDRVLEVELCMPADJ17, PDMDRVLEVELCMPADJ18, PDMDRVLEVELCMPADJ19, PDMDRVLEVELCMPADJ20, PDMDRVLEVELCMPADJ21, PDMDRVLEVELCMPADJ22, PDMDRVLEVELCMPADJ23, PDMDRVLEVELCMPADJ24, PDMDRVLEVELCMPADJ25, PDMDRVLEVELCMPADJ26, PDMDRVLEVELCMPADJ27, PDMDRVLEVELCMPADJ28, PDMDRVLEVELCMPADJ29, PDMDRVLEVELCMPADJ30, PDMDRVLEVELCMPADJ31, PDMDRVLEVELCMPADJ32, PDMDRVLEVELCMPADJ33, PDMDRVLEVELCMPADJ34, PDMDRVLEVELCMPADJ35, PDMDRVLEVELCMPADJ36, PDMDRVLEVELCMPADJ37, PDMDRVLEVELCMPADJ38, PDMDRVLEVELCMPADJ39, PDMDRVLEVELCMPADJ40, PDMDRVLEVELCMPADJ41, PDMDRVLEVELCMPADJ42, PDMDRVLEVELCMPADJ43, PDMDRVLEVELCMPADJ44, PDMDRVLEVELCMPADJ45, PDMDRVLEVELCMPADJ46, PDMDRVLEVELCMPADJ47, PDMDRVLEVELCMPADJ48, PDMDRVLEVELCMPADJ49, P",0.18314305,0.18314305,0.14757426,0.14757426
nRF52833,What is the description of DAP field from DAP[6] register from RADIO peripheral for nrf52833 microcontroller?,Device address prefix n,DAP Enable,DAP field from DAP[6] register from RADIO peripheral for nrf52833 microcontroller.,DAP Enable,DAP field from DAP[6] register from RADIO peripheral for nrf52833 microcontroller.,0.11105308,0.11105308,0.28135297,0.28135297
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[12] register from EGU4 peripheral for nrf52833 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52833,What is the bit_width of CH30 field from CHENSET register from PPI peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of BREAK field from ERRORSRC register from UARTE0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of INPUT field from PIN_CNF[5] register from P0 peripheral for nrf52833 microcontroller?,1,0x00000000,0x1c,0x00000000,0x1c,0.3415712,0.3415712,0.44378138,0.44378138
nRF52833,List all the fields of CC[5] register from TIMER1 peripheral for nrf52833 microcontroller.,CC,"CC, CCBUF, CCBUFB, CCV, CCVBUF, CCVBUFB, DIR, DIRBUF, EVTSEL, EVTSELBUF, EVT, EVTBUF, EVTBUFB, PRESCALER, COUNTERTOP, LOOP, DECODER, SEQSTART, SEQEND, SEQSTARTEXCLDEC, SEQENDDEC, SEQSTARTN, SEQENDN, SEQSTARTNEXCLDEC, SEQENDNDEC, SEQSTOP, SEQSTOPN, SEQRDYN, PRESCALERN, COUNTERTOPN, LOOPN, DECCTRLN, SEQCTRLN, SEQSTARTCN, SEQENDCN, SEQSTARTNEXCLDECN, SEQENDNDECN, SEQSTOPN, SEQRDYN, CC0_CCV, CC0_CCVBUF, CC0_DIR, CC0_DIRBUF, CC0_EVTSEL, CC0_EVTSELBUF, CC0_EVT, CC0_EVTBUF, CC0_PRESCALER, CC0_COUNTERTOP, CC0_LOOP, CC0_DECODER, CC1_CCV, CC1_CCVBUF, CC1_DIR, CC1_DIRBUF, CC1_EVTSEL, CC1_EVTSELBUF, CC1_EVT, CC1_EVTBUF, CC1_PRESCALER, CC1_COUNTERTOP, CC1_LOOP, CC1_DECODER, CC2_CCV, CC2_CCVBUF, CC2_DIR, CC2_DIRBUF, CC2_EVTSEL, CC2_EVTSELBUF, CC2_EVT, CC2_EVTBUF, CC2_PRESCALER, CC2_COUNTERTOP, CC2_LOOP, CC2_DECODER, CC3_CCV, CC3_CCVBUF, CC3_DIR, CC3_DIRBUF, CC3_EVTSEL, CC3_EVTSELBUF, CC3_EVT, CC3_EVTBUF, CC3_PRESCALER, CC3_COUNTERTOP, CC3_LOOP, CC3_DECODER, CC4_CCV, CC4_CCVBUF, CC4_DIR, CC4_DIRBUF, CC4_EVTSEL, CC4_EVTSELBUF, CC4_EVT, CC4_EVTBUF, CC4_PRESCALER, CC4_COUNTERTOP, CC4_LOOP, CC4_DECODER, CC5_CCV, CC5_CCVBUF, CC5_DIR, CC5_DIRBUF, CC5_EVTSEL, CC5_EVTSELBUF, CC5_EVT, CC5_EVTBUF, CC5_PRESCALER, CC5_COUNTERTOP, CC5_LOOP, CC5_DECODER, CC6_CCV, CC6_CCVBUF, CC6_DIR, CC6_DIRBUF","CC, CCBUF, CCINV, CCMODE0, CCMODE1, ICEVT, LUPD, LUTPAUSE, LUTCTRL, LUTSTR, LUTSTRB, LUTSTART, LUTSTOP, LUTTHRES, PER, PERBUF, PRESCALER, RREN, RRENBUF, RRMODE0, RRMODE1, RRMODE2, RRMODE3, RRMODE4, RRMODE5, RRMODE6, RRMODE7, RRMODE8, RRMODE9, RRMODE10, RRMODE11, RRMODE12, RRMODE13, RRMODE14, RRMODE15, RRMODE16, RRMODE17, RRMODE18, RRMODE19, RRMODE20, RRMODE21, RRMODE22, RRMODE23, RRMODE24, RRMODE25, RRMODE26, RRMODE27, RRMODE28, RRMODE29, RRMODE30, RRMODE31, RRMODE32, RRMODE33, RRMODE34, RRMODE35, RRMODE36, RRMODE37, RRMODE38, RRMODE39, RRMODE40, RRMODE41, RRMODE42, RRMODE43, RRMODE44, RRMODE45, RRMODE46, RRMODE47, RRMODE48, RRMODE49, RRMODE50, RRMODE51, RRMODE52, RRMODE53, RRMODE54, RRMODE55, RRMODE56, RRMODE57, RRMODE58, RRMODE59, RRMODE60, RRMODE61, RRMODE62, RRMODE63, RRMODE64, RRMODE65, RRMODE66, RRMODE67, RRMODE68, RRMODE69, RRMODE70, RRMODE71, RRMODE72, RRMODE73, RRMODE74, RRMODE75, RRMODE76, RRMODE77, RRMODE78, RRMODE79, RRMODE80, RRMODE81, RRMODE82, RRMODE83, RRMODE84, RRMODE85, RRMODE86, RRMODE87, RRMODE88, RRMODE89, RRMODE90, RRMODE91, RRMODE92, RRMODE93, RRMODE94, RRMODE95, RRMODE96, RRMODE97, RRMODE98, RRMODE99, RRMODE100, RRMODE101, RRMODE102, RRMODE103, RRMODE104, RRMODE105, RRMODE106, RRMODE107, RRMODE108, RRMODE109, RRMODE110, RRMODE111, RRMODE112, RRMODE","CC, CCBUF, CCBUFB, CCV, CCVBUF, CCVBUFB, DIR, DIRBUF, EVTSEL, EVTSELBUF, EVT, EVTBUF, EVTBUFB, PRESCALER, COUNTERTOP, LOOP, DECODER, SEQSTART, SEQEND, SEQSTARTEXCLDEC, SEQENDDEC, SEQSTARTN, SEQENDN, SEQSTARTNEXCLDEC, SEQENDNDEC, SEQSTOP, SEQSTOPN, SEQRDYN, PRESCALERN, COUNTERTOPN, LOOPN, DECCTRLN, SEQCTRLN, SEQSTARTCN, SEQENDCN, SEQSTARTNEXCLDECN, SEQENDNDECN, SEQSTOPN, SEQRDYN, CC0_CCV, CC0_CCVBUF, CC0_DIR, CC0_DIRBUF, CC0_EVTSEL, CC0_EVTSELBUF, CC0_EVT, CC0_EVTBUF, CC0_PRESCALER, CC0_COUNTERTOP, CC0_LOOP, CC0_DECODER, CC1_CCV, CC1_CCVBUF, CC1_DIR, CC1_DIRBUF, CC1_EVTSEL, CC1_EVTSELBUF, CC1_EVT, CC1_EVTBUF, CC1_PRESCALER, CC1_COUNTERTOP, CC1_LOOP, CC1_DECODER, CC2_CCV, CC2_CCVBUF, CC2_DIR, CC2_DIRBUF, CC2_EVTSEL, CC2_EVTSELBUF, CC2_EVT, CC2_EVTBUF, CC2_PRESCALER, CC2_COUNTERTOP, CC2_LOOP, CC2_DECODER, CC3_CCV, CC3_CCVBUF, CC3_DIR, CC3_DIRBUF, CC3_EVTSEL, CC3_EVTSELBUF, CC3_EVT, CC3_EVTBUF, CC3_PRESCALER, CC3_COUNTERTOP, CC3_LOOP, CC3_DECODER, CC4_CCV, CC4_CCVBUF, CC4_DIR, CC4_DIRBUF, CC4_EVTSEL, CC4_EVTSELBUF, CC4_EVT, CC4_EVTBUF, CC4_PRESCALER, CC4_COUNTERTOP, CC4_LOOP, CC4_DECODER, CC5_CCV, CC5_CCVBUF, CC5_DIR, CC5_DIRBUF, CC5_EVTSEL, CC5_EVTSELBUF, CC5_EVT, CC5_EVTBUF, CC5_PRESCALER, CC5_COUNTERTOP, CC5_LOOP, CC5_DECODER, CC6_CCV, CC6_CCVBUF, CC6_DIR, CC6_DIRBUF","CC, CCBUF, CCINV, CCMODE0, CCMODE1, ICEVT, LUPD, LUTPAUSE, LUTCTRL, LUTSTR, LUTSTRB, LUTSTART, LUTSTOP, LUTTHRES, PER, PERBUF, PRESCALER, RREN, RRENBUF, RRMODE0, RRMODE1, RRMODE2, RRMODE3, RRMODE4, RRMODE5, RRMODE6, RRMODE7, RRMODE8, RRMODE9, RRMODE10, RRMODE11, RRMODE12, RRMODE13, RRMODE14, RRMODE15, RRMODE16, RRMODE17, RRMODE18, RRMODE19, RRMODE20, RRMODE21, RRMODE22, RRMODE23, RRMODE24, RRMODE25, RRMODE26, RRMODE27, RRMODE28, RRMODE29, RRMODE30, RRMODE31, RRMODE32, RRMODE33, RRMODE34, RRMODE35, RRMODE36, RRMODE37, RRMODE38, RRMODE39, RRMODE40, RRMODE41, RRMODE42, RRMODE43, RRMODE44, RRMODE45, RRMODE46, RRMODE47, RRMODE48, RRMODE49, RRMODE50, RRMODE51, RRMODE52, RRMODE53, RRMODE54, RRMODE55, RRMODE56, RRMODE57, RRMODE58, RRMODE59, RRMODE60, RRMODE61, RRMODE62, RRMODE63, RRMODE64, RRMODE65, RRMODE66, RRMODE67, RRMODE68, RRMODE69, RRMODE70, RRMODE71, RRMODE72, RRMODE73, RRMODE74, RRMODE75, RRMODE76, RRMODE77, RRMODE78, RRMODE79, RRMODE80, RRMODE81, RRMODE82, RRMODE83, RRMODE84, RRMODE85, RRMODE86, RRMODE87, RRMODE88, RRMODE89, RRMODE90, RRMODE91, RRMODE92, RRMODE93, RRMODE94, RRMODE95, RRMODE96, RRMODE97, RRMODE98, RRMODE99, RRMODE100, RRMODE101, RRMODE102, RRMODE103, RRMODE104, RRMODE105, RRMODE106, RRMODE107, RRMODE108, RRMODE109, RRMODE110, RRMODE111, RRMODE112, RRMODE",0.34844178,0.34844178,0.36333704,0.36333704
nRF52833,What is the bit_width of ENA7 field from DACNF register from RADIO peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of DRIVE field from PIN_CNF[23] register from P0 peripheral for nrf52833 microcontroller?,8,20,0x4,20,0x4,0.6506514,0.6506514,0.42835787,0.42835787
nRF52833,What is the description of UP field from INTENSET register from COMP peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event UP,UP event on VIN- > VIN+,"PERIODIC, CMP, or STOP task generated for COMP.",UP event on VIN- > VIN+,"PERIODIC, CMP, or STOP task generated for COMP.",0.3790967,0.3790967,0.23398915,0.23398915
nRF52833,What is the description of EVENTS_TRIGGERED[0] register from EGU1 peripheral for nrf52833 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] event,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] task,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] event,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] task,0.5340166,0.5340166,0.67749196,0.67749196
nRF52833,What is the bit_width of TRIGGERED6 field from INTENSET register from EGU5 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the size of INTENSET register from EGU3 peripheral for nrf52833 microcontroller?,32,0x20,32,0x20,32,0.40289915,0.40289915,0.9999999,0.9999999
nRF52833,What is the description of T4 register from TEMP peripheral for nrf52833 microcontroller?,End point of 5th piece wise linear function,T4 Register Description.,T4 Register Access.,T4 Register Description.,T4 Register Access.,0.11489858,0.11489858,0.0475765,0.0475765
nRF52833,What is the address_offset of INTENSET register from TWIS0 peripheral for nrf52833 microcontroller?,0x304,0x304,0x304,0x304,0x304,0.99999994,0.99999994,0.99999994,0.99999994
nRF52833,What is the description of EVENTS_END field from EVENTS_END register from SPIM2 peripheral for nrf52833 microcontroller?,End of RXD buffer and TXD buffer reached,Packet sent or received,End of RXD buffer and TXD buffer reached End of TXD buffer reached Transaction started Shortcuts between local events and tasks Enable interrupt Disable interrupt Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU. Enable SPIM Pin select for SCK Pin select for MOSI signal Pin select for MISO signal Pin select for CSN SPI frequency. Accuracy depends on the HFCLK source selected. Data pointer,Packet sent or received,End of RXD buffer and TXD buffer reached End of TXD buffer reached Transaction started Shortcuts between local events and tasks Enable interrupt Disable interrupt Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU. Enable SPIM Pin select for SCK Pin select for MOSI signal Pin select for MISO signal Pin select for CSN SPI frequency. Accuracy depends on the HFCLK source selected. Data pointer,0.19580235,0.19580235,0.64373803,0.64373803
nRF52833,What is the size of TASKS_START register from I2S peripheral for nrf52833 microcontroller?,32,128,16,128,16,0.6433123,0.6433123,0.69824684,0.69824684
nRF52833,What is the description of PIN29 field from DIRCLR register from P0 peripheral for nrf52833 microcontroller?,Set as input pin 29,DIR PIN29 Field Description A RW GPIO Pin 29 Direction 0 Output 1 Input 0 Output 0 Input 1 Output 0 Input 0 Output 1 Input 0 Output 0 Input 1 Output 0 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output,"PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1",DIR PIN29 Field Description A RW GPIO Pin 29 Direction 0 Output 1 Input 0 Output 0 Input 1 Output 0 Input 0 Output 1 Input 0 Output 0 Input 1 Output 0 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output 1 Input 0 Output,"PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1 Output Enable 0 Output Disable 1 Output Enable 0 PIN29 Output Data Direction Set by the LESENSE. If the LESENSE is disabled, the pin is configured as an input and the output level is cleared. If the LESENSE is enabled, the pin is configured as an output and the output level is set to 0. 0 Output Disable 1",0.26787576,0.26787576,0.39602935,0.39602935
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[10] register from EGU2 peripheral for nrf52833 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52833,What is the size of EXTREFSEL register from COMP peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the bit_offset of SEQEND1_STOP field from SHORTS register from PWM1 peripheral for nrf52833 microcontroller?,1,0x548,21,0x548,21,0.4690466,0.4690466,0.465342,0.465342
nRF52833,What is the bit_width of PSEL field from CONFIG[5] register from GPIOTE peripheral for nrf52833 microcontroller?,5,10,8,10,8,0.719052,0.719052,0.7427665,0.7427665
nRF52833,List all the fields of TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52833 microcontroller.,TASKS_TRIGGER,"TRIGGER, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED","PORT, PIN, CHANNEL, TRIGGER, TASKS_TRIGGER, TASKS_STARTEP0, TASKS_STARTEP1, TASKS_STARTEP2, TASKS_STARTEP3, TASKS_STARTEP4, TASKS_STARTEP5, TASKS_STARTEP6, TASKS_STARTEP7, TASKS_STARTEP8, TASKS_STARTEP9, TASKS_STARTEP10, TASKS_STARTEP11, TASKS_STARTEP12, TASKS_STARTEP13, TASKS_STARTEP14, TASKS_STARTEP15, TASKS_STOP, TASKS_SUSPEND, TASKS_PRESCALERSET, TASKS_NEXT, TASKS_CAL, TASKS_STARTEI0, TASKS_STARTEI1, TASKS_STARTEI2, TASKS_STARTEI3, TASKS_STARTEI4, TASKS_STARTEI5, TASKS_STARTEI6, TASKS_STARTEI7, TASKS_STARTEI8, TASKS_STARTEI9, TASKS_STARTEI10, TASKS_STARTEI11, TASKS_STARTEI12, TASKS_STARTEI13, TASKS_STARTEI14, TASKS_STARTEI15, TASKS_STOPPING, TASKS_SUSPENDING, TASKS_PRESCALERSETTING, TASKS_NEXTTRIGGER, TASKS_CALTRIGGER, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EV","TRIGGER, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED, TRIGGERED","PORT, PIN, CHANNEL, TRIGGER, TASKS_TRIGGER, TASKS_STARTEP0, TASKS_STARTEP1, TASKS_STARTEP2, TASKS_STARTEP3, TASKS_STARTEP4, TASKS_STARTEP5, TASKS_STARTEP6, TASKS_STARTEP7, TASKS_STARTEP8, TASKS_STARTEP9, TASKS_STARTEP10, TASKS_STARTEP11, TASKS_STARTEP12, TASKS_STARTEP13, TASKS_STARTEP14, TASKS_STARTEP15, TASKS_STOP, TASKS_SUSPEND, TASKS_PRESCALERSET, TASKS_NEXT, TASKS_CAL, TASKS_STARTEI0, TASKS_STARTEI1, TASKS_STARTEI2, TASKS_STARTEI3, TASKS_STARTEI4, TASKS_STARTEI5, TASKS_STARTEI6, TASKS_STARTEI7, TASKS_STARTEI8, TASKS_STARTEI9, TASKS_STARTEI10, TASKS_STARTEI11, TASKS_STARTEI12, TASKS_STARTEI13, TASKS_STARTEI14, TASKS_STARTEI15, TASKS_STOPPING, TASKS_SUSPENDING, TASKS_PRESCALERSETTING, TASKS_NEXTTRIGGER, TASKS_CALTRIGGER, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EV",0.1470479,0.1470479,0.47320926,0.47320926
nRF52833,What is the bit_width of COMPARE1 field from INTENSET register from RTC0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of ENDEPIN6 field from INTENSET register from USBD peripheral for nrf52833 microcontroller?,8,65,6,65,6,0.52252436,0.52252436,0.8121579,0.8121579
nRF52833,What is the bit_offset of EVENTS_HFCLKSTARTED field from EVENTS_HFCLKSTARTED register from CLOCK peripheral for nrf52833 microcontroller?,0,0x00000000,0x100,0x00000000,0x100,0.58084786,0.58084786,0.63574564,0.63574564
nRF52833,What is the address_offset of EVENTS_SEQSTARTED[0] register from PWM0 peripheral for nrf52833 microcontroller?,0x108,0x108,0x108,0x108,0x108,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of DIR field from PIN_CNF[18] register from P1 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,List all the fields of EVENTS_DOWN register from LPCOMP peripheral for nrf52833 microcontroller.,EVENTS_DOWN,"EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP,","EVENTS_DOWN, EVENTS_UP, EVENTS_CROSS, EVENTS_STOP, EVENTS_SAMPLE, EVENTS_START, EVENTS_END, EVENTS_READY, EVENTS_ACTL, EVENTS_ACTD, EVENTS_DBLTOUF, EVENTS_OVERFLOW, EVENTS_UNDERFLOW, EVENTS_WINMON, EVENTS_SEQSTARTED, EVENTS_SEQEND, EVENTS_DATRDY0, EVENTS_DATRDY1, EVENTS_DATRDY2, EVENTS_DATRDY3, EVENTS_DATRDY4, EVENTS_DATRDY5, EVENTS_DATRDY6, EVENTS_DATRDY7, EVENTS_DATRDY8, EVENTS_DATRDY9, EVENTS_DATRDY10, EVENTS_DATRDY11, EVENTS_DATRDY12, EVENTS_DATRDY13, EVENTS_DATRDY14, EVENTS_DATRDY15, EVENTS_DATRDY16, EVENTS_DATRDY17, EVENTS_DATRDY18, EVENTS_DATRDY19, EVENTS_DATRDY20, EVENTS_DATRDY21, EVENTS_DATRDY22, EVENTS_DATRDY23, EVENTS_DATRDY24, EVENTS_DATRDY25, EVENTS_DATRDY26, EVENTS_DATRDY27, EVENTS_DATRDY28, EVENTS_DATRDY29, EVENTS_DATRDY30, EVENTS_DATRDY31, EVENTS_DATRDY32, EVENTS_DATRDY33, EVENTS_DATRDY34, EVENTS_DATRDY35, EVENTS_DATRDY36, EVENTS_DATRDY37, EVENTS_DATRDY38, EVENTS_DATRDY39, EVENTS_DATRDY40, EVENTS_DATRDY41, EVENTS_DATRDY42, EVENTS_DATRDY43, EVENTS_DATRDY44, EVENTS_DATRDY45, EVENTS_DATRDY46, EVENTS_DATRDY47, EVENTS_DATRDY48, EVENTS_DATRDY49, EVENTS_DATRDY50, EVENTS_DATRDY51, EVENTS_DATRDY52, EVENTS_","EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP, EVENTS_CROSS, EVENTS_UP, EVENTS_DOWN, EVENTS_READY, EVENTS_SAMPLE, EVENTS_START, EVENTS_STOP,","EVENTS_DOWN, EVENTS_UP, EVENTS_CROSS, EVENTS_STOP, EVENTS_SAMPLE, EVENTS_START, EVENTS_END, EVENTS_READY, EVENTS_ACTL, EVENTS_ACTD, EVENTS_DBLTOUF, EVENTS_OVERFLOW, EVENTS_UNDERFLOW, EVENTS_WINMON, EVENTS_SEQSTARTED, EVENTS_SEQEND, EVENTS_DATRDY0, EVENTS_DATRDY1, EVENTS_DATRDY2, EVENTS_DATRDY3, EVENTS_DATRDY4, EVENTS_DATRDY5, EVENTS_DATRDY6, EVENTS_DATRDY7, EVENTS_DATRDY8, EVENTS_DATRDY9, EVENTS_DATRDY10, EVENTS_DATRDY11, EVENTS_DATRDY12, EVENTS_DATRDY13, EVENTS_DATRDY14, EVENTS_DATRDY15, EVENTS_DATRDY16, EVENTS_DATRDY17, EVENTS_DATRDY18, EVENTS_DATRDY19, EVENTS_DATRDY20, EVENTS_DATRDY21, EVENTS_DATRDY22, EVENTS_DATRDY23, EVENTS_DATRDY24, EVENTS_DATRDY25, EVENTS_DATRDY26, EVENTS_DATRDY27, EVENTS_DATRDY28, EVENTS_DATRDY29, EVENTS_DATRDY30, EVENTS_DATRDY31, EVENTS_DATRDY32, EVENTS_DATRDY33, EVENTS_DATRDY34, EVENTS_DATRDY35, EVENTS_DATRDY36, EVENTS_DATRDY37, EVENTS_DATRDY38, EVENTS_DATRDY39, EVENTS_DATRDY40, EVENTS_DATRDY41, EVENTS_DATRDY42, EVENTS_DATRDY43, EVENTS_DATRDY44, EVENTS_DATRDY45, EVENTS_DATRDY46, EVENTS_DATRDY47, EVENTS_DATRDY48, EVENTS_DATRDY49, EVENTS_DATRDY50, EVENTS_DATRDY51, EVENTS_DATRDY52, EVENTS_",0.48072004,0.48072004,0.46279782,0.46279782
nRF52833,What is the address_offset of PCNF1 register from RADIO peripheral for nrf52833 microcontroller?,0x518,0x700,0x704,0x700,0x704,0.7020368,0.7020368,0.6605286,0.6605286
nRF52833,What is the bit_offset of DRIVE field from PIN_CNF[29] register from P1 peripheral for nrf52833 microcontroller?,8,0x20,28,0x20,28,0.41964573,0.41964573,0.6536318,0.6536318
nRF52833,What is the bit_offset of TICK field from EVTENCLR register from RTC2 peripheral for nrf52833 microcontroller?,0,0x000000,0x000000,0x000000,0x000000,0.5936571,0.5936571,0.5936571,0.5936571
nRF52833,What is the bit_width of PIN5 field from OUT register from P0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the size of EVENTS_COMPARE[3] register from RTC2 peripheral for nrf52833 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
nRF52833,What is the description of TASKS_START field from TASKS_START register from AAR peripheral for nrf52833 microcontroller?,Start resolving addresses based on IRKs specified in the IRK data structure,Start comparator,Start comparator,Start comparator,Start comparator,0.07687925,0.07687925,0.07687925,0.07687925
nRF52833,What is the size of PIN_CNF[2] register from P1 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the description of TRIGGERED11 field from INTEN register from EGU5 peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event TRIGGERED[11],TRIGGERED11 Interrupt 11 Enable.,TRIGGERED11 Interrupt 11 Triggered,TRIGGERED11 Interrupt 11 Enable.,TRIGGERED11 Interrupt 11 Triggered,0.8041221,0.8041221,0.7562658,0.7562658
nRF52833,What is the bit_offset of PWMPERIODEND field from INTEN register from PWM2 peripheral for nrf52833 microcontroller?,6,0x548,0x10,0x548,0x10,0.5208303,0.5208303,0.38158977,0.38158977
nRF52833,List all the fields of EVENTS_READY register from NFCT peripheral for nrf52833 microcontroller.,EVENTS_READY,"TXEN, RXEN, RXDATAREADY, TXDATAREADY, RXFRAMESTART, RXFRAMEEND, TXFRAMESTART, TXFRAMEEND, ERROR, RXERROR, FIELDDETECTED, FIELDLOST, SENSE, STARTTX, DISABLE, SLEEP, RESOLVED, SELECTED, STARTED, ENDRX, ENDTX, AUTOCOLRESSTARTED, COLLISION, ERRORSTATUS, FRAMESTATUS, RXDATA, TXDATA, RXADDRESS, TXADDRESS, RXDATAMAXCNT, TXDATAMAXCNT, RXDATACNT, TXDATACNT, RXFRAMECNT, TXFRAMECNT, RXADDRESSMAXCNT, TXADDRESSMAXCNT, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX","EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_","TXEN, RXEN, RXDATAREADY, TXDATAREADY, RXFRAMESTART, RXFRAMEEND, TXFRAMESTART, TXFRAMEEND, ERROR, RXERROR, FIELDDETECTED, FIELDLOST, SENSE, STARTTX, DISABLE, SLEEP, RESOLVED, SELECTED, STARTED, ENDRX, ENDTX, AUTOCOLRESSTARTED, COLLISION, ERRORSTATUS, FRAMESTATUS, RXDATA, TXDATA, RXADDRESS, TXADDRESS, RXDATAMAXCNT, TXDATAMAXCNT, RXDATACNT, TXDATACNT, RXFRAMECNT, TXFRAMECNT, RXADDRESSMAXCNT, TXADDRESSMAXCNT, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX, RXADDRESSCC, TXADDRESSCC, RXADDRESSCCMAX, TXADDRESSCCMAX","EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_GOIDLE, TASKS_GOSLEEP, EVENTS_READY, EVENTS_FIELDDETECTED, TASKS_ACTIVATE, TASKS_SENSE, TASKS_STARTTX, TASKS_ENABLERXDATA, TASKS_",0.14024846,0.14024846,0.3649286,0.3649286
nRF52833,What is the address_offset of EVENTS_COMPARE[0] register from RTC1 peripheral for nrf52833 microcontroller?,0x140,0x140,0x140,0x140,0x140,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of AP5 field from PREFIX1 register from RADIO peripheral for nrf52833 microcontroller?,8,0x00000005,0x00000005 AP5,0x00000005,0x00000005 AP5,0.32835156,0.32835156,0.24092945,0.24092945
nRF52833,What is the description of TXD register from TWI0 peripheral for nrf52833 microcontroller?,TXD register,TXD register,TXD register,TXD register,TXD register,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,List all the fields of TASKS_START register from SPIM2 peripheral for nrf52833 microcontroller.,TASKS_START,"TASKS_START, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ENDRX, EVENTS_END, EVENTS_ENDTX, EVENTS_STARTED, SHORTS, INTENSET, INTENCLR, STALLSTAT, ENABLE, PSEL, FREQUENCY, RXD, TXD, POINTER, MAXCNT, CMD, STATUS, RXDATASIZE, TXDATASIZE, RXFCTRL, TXFCTRL, RXDESCRIPTOR, TXDESCRIPTOR, RXDATAMAXSIZE, TXDATAMAXSIZE, RXDATAMAXSIZEEMPTY, TXDATAMAXSIZEEMPTY, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAX","PORT, PSEL, FREQUENCY, RXD, TXD, TXEN, RXEN, SUSPEND, START, STOP, ABORT, RXDATA, TXDATA, RXDATAMAXCNT, TXDATAMAXCNT, RXDATAPTR, TXDATAPTR, RXDATAPTRMAXCNT, TXDATAPTRMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT","TASKS_START, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ENDRX, EVENTS_END, EVENTS_ENDTX, EVENTS_STARTED, SHORTS, INTENSET, INTENCLR, STALLSTAT, ENABLE, PSEL, FREQUENCY, RXD, TXD, POINTER, MAXCNT, CMD, STATUS, RXDATASIZE, TXDATASIZE, RXFCTRL, TXFCTRL, RXDESCRIPTOR, TXDESCRIPTOR, RXDATAMAXSIZE, TXDATAMAXSIZE, RXDATAMAXSIZEEMPTY, TXDATAMAXSIZEEMPTY, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAXCNT, RXDATAMAXSIZEEMPTYPTR, TXDATAMAXSIZEEMPTYMAX","PORT, PSEL, FREQUENCY, RXD, TXD, TXEN, RXEN, SUSPEND, START, STOP, ABORT, RXDATA, TXDATA, RXDATAMAXCNT, TXDATAMAXCNT, RXDATAPTR, TXDATAPTR, RXDATAPTRMAXCNT, TXDATAPTRMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT, TXDATAPTRCFGMAXCNT, RXDATAPTRCFG, TXDATAPTRCFG, RXDATAPTRCFGMAXCNT",0.36987102,0.36987102,0.06638561,0.06638561
nRF52833,What is the description of PIN_CNF[5] register from P1 peripheral for nrf52833 microcontroller?,Description collection: Configuration of GPIO pins,PIN_CNF0 register for P1 peripheral for nrf52833 microcontroller.,PIN_CNF0 register for GPIO peripheral access from nrf52833 microcontroller.,PIN_CNF0 register for P1 peripheral for nrf52833 microcontroller.,PIN_CNF0 register for GPIO peripheral access from nrf52833 microcontroller.,0.29417658,0.29417658,0.35471174,0.35471174
nRF52833,What is the description of SEQEND1 field from INTENSET register from PWM0 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event SEQEND[1],SEQEND[1] Event Interrupt Enable,SEQEND1 Interrupt Enable,SEQEND[1] Event Interrupt Enable,SEQEND1 Interrupt Enable,0.90114903,0.90114903,0.8159639,0.8159639
nRF52833,What is the description of TASKS_CAPTURE[0] register from TIMER4 peripheral for nrf52833 microcontroller?,Description collection: Capture Timer value to CC[n] register,"CC0 register, 32 bits.","CC0 register, 128 bit.","CC0 register, 32 bits.","CC0 register, 128 bit.",0.38208106,0.38208106,0.38482538,0.38482538
nRF52833,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[0] register from EGU2 peripheral for nrf52833 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52833,What is the bit_width of RGN0WA field from REGIONEN register from MWU peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the description of TRIGGERED2 field from INTENSET register from EGU2 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[2],0x10000000,TRIGGERED2 Interrupt Enable Writing 2 Triggered Event Detected.,0x10000000,TRIGGERED2 Interrupt Enable Writing 2 Triggered Event Detected.,0.13140371,0.13140371,0.7810203,0.7810203
nRF52833,What is the description of PULL field from PIN_CNF[12] register from P1 peripheral for nrf52833 microcontroller?,Pull configuration,Pull configuration.,Pull configuration.,Pull configuration.,Pull configuration.,0.9323175,0.9323175,0.9323175,0.9323175
nRF52833,What is the bit_offset of COMPARE field from CC[0] register from RTC2 peripheral for nrf52833 microcontroller?,0,0x0000000c,0x00000004,0x0000000c,0x00000004,0.57968175,0.57968175,0.57949173,0.57949173
nRF52833,What is the size of TASKS_CLR[7] register from GPIOTE peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the description of READ field from INTEN register from TWIS0 peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event READ,Read request from master.,Read interrupt enable.,Read request from master.,Read interrupt enable.,0.123602465,0.123602465,0.748826,0.748826
nRF52833,What is the bit_offset of EVENTS_ENDISOOUT field from EVENTS_ENDISOOUT register from USBD peripheral for nrf52833 microcontroller?,0,0x108,0x108,0x108,0x108,0.6002692,0.6002692,0.6002692,0.6002692
nRF52833,What is the bit_offset of DIR field from PIN_CNF[3] register from P1 peripheral for nrf52833 microcontroller?,0,0x514,0x514,0x514,0x514,0.52720076,0.52720076,0.52720076,0.52720076
nRF52833,List all the fields of TASKS_CLR[2] register from GPIOTE peripheral for nrf52833 microcontroller.,TASKS_CLR,"TASKS_CLR0, TASKS_CLR1, TASKS_CLR2, TASKS_CLR3, TASKS_CLR4, TASKS_CLR5, TASKS_CLR6, TASKS_CLR7, TASKS_CLR8, TASKS_CLR9, TASKS_CLR10, TASKS_CLR11, TASKS_CLR12, TASKS_CLR13, TASKS_CLR14, TASKS_CLR15, TASKS_CLR16, TASKS_CLR17, TASKS_CLR18, TASKS_CLR19, TASKS_CLR20, TASKS_CLR21, TASKS_CLR22, TASKS_CLR23, TASKS_CLR24, TASKS_CLR25, TASKS_CLR26, TASKS_CLR27, TASKS_CLR28, TASKS_CLR29, TASKS_CLR30, TASKS_CLR31, TASKS_CLR32, TASKS_CLR33, TASKS_CLR34, TASKS_CLR35, TASKS_CLR36, TASKS_CLR37, TASKS_CLR38, TASKS_CLR39, TASKS_CLR40, TASKS_CLR41, TASKS_CLR42, TASKS_CLR43, TASKS_CLR44, TASKS_CLR45, TASKS_CLR46, TASKS_CLR47, TASKS_CLR48, TASKS_CLR49, TASKS_CLR50, TASKS_CLR51, TASKS_CLR52, TASKS_CLR53, TASKS_CLR54, TASKS_CLR55, TASKS_CLR56, TASKS_CLR57, TASKS_CLR58, TASKS_CLR59, TASKS_CLR60, TASKS_CLR61, TASKS_CLR62, TASKS_CLR63, TASKS_CLR64, TASKS_CLR65, TASKS_CLR66, TASKS_CLR67, TASKS_CLR68, TASKS_CLR69, TASKS_CLR70, TASKS_CLR71, TASKS_CLR72, TASKS_CLR73, TASKS_CLR74, TASKS_CLR75, TASKS_CLR76, TASKS_CLR77, TASKS_CLR78, TASKS_CLR79, TASKS_CLR80, TASKS_CLR81, TASKS_CLR82, TASKS_CLR83, TASKS_CLR84, TASKS_CLR85, TASKS_","TASKS_CLR0, TASKS_CLR1, TASKS_CLR2, TASKS_CLR3, TASKS_CLR4, TASKS_CLR5, TASKS_CLR6, TASKS_CLR7, TASKS_CLR8, TASKS_CLR9, TASKS_CLR10, TASKS_CLR11, TASKS_CLR12, TASKS_CLR13, TASKS_CLR14, TASKS_CLR15, TASKS_CLR16, TASKS_CLR17, TASKS_CLR18, TASKS_CLR19, TASKS_CLR20, TASKS_CLR21, TASKS_CLR22, TASKS_CLR23, TASKS_CLR24, TASKS_CLR25, TASKS_CLR26, TASKS_CLR27, TASKS_CLR28, TASKS_CLR29, TASKS_CLR30, TASKS_CLR31, EVENTS_PORT, EVENTS_PIN, EVENTS_MASK, EVENTS_ID, EVENTS_CHANNEL, EVENTS_DATA, EVENTS_RMTW, EVENTS_RXPTR, EVENTS_TXPTR, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXOF, EVENTS_TXUF, EVENTS_RXTO, EVENTS_TXABRT, EVENTS_FERR, EVENTS_KAERR, EVENTS_NRESYNCDIS, EVENTS_CCA, EVENTS_RXIDLE, EVENTS_TXIDLE, EVENTS_RXDRV, EVENTS_TXDRV, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCK, EVENTS_TXBLOCK, EVENTS_RXUFL, EVENTS_TXUFL, EVENTS_RXOF2, EVENTS_TXOF2, EVENTS_RXOF3, EVENTS_TXOF3, EVENTS_RXOF4, EVENTS_TXOF4, EVENTS_RXOF5, EVENTS_TXOF5, EVENTS_RXOF6, EVENTS_TXOF6, EVENTS_RXOF7, EVENTS_TXOF7, EVENTS_RXOF8, EVENTS_TXOF8, EVENTS_RXOF9, EVENTS_TXOF9, EVENTS_RXOF10, EVENTS_TXOF10, EVENTS_RXOF11, EVENTS_TXOF11,","TASKS_CLR0, TASKS_CLR1, TASKS_CLR2, TASKS_CLR3, TASKS_CLR4, TASKS_CLR5, TASKS_CLR6, TASKS_CLR7, TASKS_CLR8, TASKS_CLR9, TASKS_CLR10, TASKS_CLR11, TASKS_CLR12, TASKS_CLR13, TASKS_CLR14, TASKS_CLR15, TASKS_CLR16, TASKS_CLR17, TASKS_CLR18, TASKS_CLR19, TASKS_CLR20, TASKS_CLR21, TASKS_CLR22, TASKS_CLR23, TASKS_CLR24, TASKS_CLR25, TASKS_CLR26, TASKS_CLR27, TASKS_CLR28, TASKS_CLR29, TASKS_CLR30, TASKS_CLR31, TASKS_CLR32, TASKS_CLR33, TASKS_CLR34, TASKS_CLR35, TASKS_CLR36, TASKS_CLR37, TASKS_CLR38, TASKS_CLR39, TASKS_CLR40, TASKS_CLR41, TASKS_CLR42, TASKS_CLR43, TASKS_CLR44, TASKS_CLR45, TASKS_CLR46, TASKS_CLR47, TASKS_CLR48, TASKS_CLR49, TASKS_CLR50, TASKS_CLR51, TASKS_CLR52, TASKS_CLR53, TASKS_CLR54, TASKS_CLR55, TASKS_CLR56, TASKS_CLR57, TASKS_CLR58, TASKS_CLR59, TASKS_CLR60, TASKS_CLR61, TASKS_CLR62, TASKS_CLR63, TASKS_CLR64, TASKS_CLR65, TASKS_CLR66, TASKS_CLR67, TASKS_CLR68, TASKS_CLR69, TASKS_CLR70, TASKS_CLR71, TASKS_CLR72, TASKS_CLR73, TASKS_CLR74, TASKS_CLR75, TASKS_CLR76, TASKS_CLR77, TASKS_CLR78, TASKS_CLR79, TASKS_CLR80, TASKS_CLR81, TASKS_CLR82, TASKS_CLR83, TASKS_CLR84, TASKS_CLR85, TASKS_","TASKS_CLR0, TASKS_CLR1, TASKS_CLR2, TASKS_CLR3, TASKS_CLR4, TASKS_CLR5, TASKS_CLR6, TASKS_CLR7, TASKS_CLR8, TASKS_CLR9, TASKS_CLR10, TASKS_CLR11, TASKS_CLR12, TASKS_CLR13, TASKS_CLR14, TASKS_CLR15, TASKS_CLR16, TASKS_CLR17, TASKS_CLR18, TASKS_CLR19, TASKS_CLR20, TASKS_CLR21, TASKS_CLR22, TASKS_CLR23, TASKS_CLR24, TASKS_CLR25, TASKS_CLR26, TASKS_CLR27, TASKS_CLR28, TASKS_CLR29, TASKS_CLR30, TASKS_CLR31, EVENTS_PORT, EVENTS_PIN, EVENTS_MASK, EVENTS_ID, EVENTS_CHANNEL, EVENTS_DATA, EVENTS_RMTW, EVENTS_RXPTR, EVENTS_TXPTR, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXOF, EVENTS_TXUF, EVENTS_RXTO, EVENTS_TXABRT, EVENTS_FERR, EVENTS_KAERR, EVENTS_NRESYNCDIS, EVENTS_CCA, EVENTS_RXIDLE, EVENTS_TXIDLE, EVENTS_RXDRV, EVENTS_TXDRV, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCK, EVENTS_TXBLOCK, EVENTS_RXUFL, EVENTS_TXUFL, EVENTS_RXOF2, EVENTS_TXOF2, EVENTS_RXOF3, EVENTS_TXOF3, EVENTS_RXOF4, EVENTS_TXOF4, EVENTS_RXOF5, EVENTS_TXOF5, EVENTS_RXOF6, EVENTS_TXOF6, EVENTS_RXOF7, EVENTS_TXOF7, EVENTS_RXOF8, EVENTS_TXOF8, EVENTS_RXOF9, EVENTS_TXOF9, EVENTS_RXOF10, EVENTS_TXOF10, EVENTS_RXOF11, EVENTS_TXOF11,",0.54926276,0.54926276,0.5204172,0.5204172
nRF52833,What is the description of INTENSET register from SPIS1 peripheral for nrf52833 microcontroller?,Enable interrupt,0x504 Registers / 2021-05-27,INTENSET Register Description.,0x504 Registers / 2021-05-27,INTENSET Register Description.,0.09412721,0.09412721,0.13108714,0.13108714
nRF52833,What is the bit_offset of END_DISABLE field from SHORTS register from RADIO peripheral for nrf52833 microcontroller?,1,0x348,0x1000000000000000,0x348,0x1000000000000000,0.44004622,0.44004622,0.32885954,0.32885954
nRF52833,What is the description of CH31 field from CHG[5] register from PPI peripheral for nrf52833 microcontroller?,Include or exclude channel 31,Channel 31 Event Out Enable Field from CHEN register from PPI peripheral for nrf52833 microcontroller.,Channel 31 Enable Set Registers Selector.,Channel 31 Event Out Enable Field from CHEN register from PPI peripheral for nrf52833 microcontroller.,Channel 31 Enable Set Registers Selector.,0.3395658,0.3395658,0.39282924,0.39282924
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[10] register from EGU1 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[7] register from EGU2 peripheral for nrf52833 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52833,What is the description of PARITY field from CONFIG register from UARTE1 peripheral for nrf52833 microcontroller?,Parity,PARITY Indicates if parity is added to the frame NoParity is not added to TX frames Parity is added to 1x frames B RW DISCARDMODE Discarding unused hits at start or end ofa frame DiscardEnd Unused bits discarded at end of frame (EoF) DiscardStart Unused bits discarded at start eiframe (SoF) C RW SOF Adding SoF net in 1x frames NOSOF symbol added SDF symbol added D RW CRCMODETX mode for outgoing frames NoCRCTX not added to the frame CRClETX cxc added to the frame based on all the data read,PARITY0 PARITY1 PARITY2 PARITY3 PARITY4 PARITY5 PARITY6 PARITY7 PARITY8 PARITY9 PARITY10 PARITY11 PARITY12 PARITY13 PARITY14 PARITY15 PARITY16 PARITY17 PARITY18 PARITY19 PARITY20 PARITY21 PARITY22 PARITY23 PARITY24 PARITY25 PARITY26 PARITY27 PARITY28 PARITY29 PARITY30 PARITY31,PARITY Indicates if parity is added to the frame NoParity is not added to TX frames Parity is added to 1x frames B RW DISCARDMODE Discarding unused hits at start or end ofa frame DiscardEnd Unused bits discarded at end of frame (EoF) DiscardStart Unused bits discarded at start eiframe (SoF) C RW SOF Adding SoF net in 1x frames NOSOF symbol added SDF symbol added D RW CRCMODETX mode for outgoing frames NoCRCTX not added to the frame CRClETX cxc added to the frame based on all the data read,PARITY0 PARITY1 PARITY2 PARITY3 PARITY4 PARITY5 PARITY6 PARITY7 PARITY8 PARITY9 PARITY10 PARITY11 PARITY12 PARITY13 PARITY14 PARITY15 PARITY16 PARITY17 PARITY18 PARITY19 PARITY20 PARITY21 PARITY22 PARITY23 PARITY24 PARITY25 PARITY26 PARITY27 PARITY28 PARITY29 PARITY30 PARITY31,0.4811109,0.4811109,0.58358896,0.58358896
nRF52833,What is the bit_offset of CPOL field from CONFIG register from SPIS1 peripheral for nrf52833 microcontroller?,2,18,20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231,18,20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231,0.44478133,0.44478133,0.11875402,0.11875402
nRF52833,What is the bit_width of FREQUENCY field from FREQUENCY register from SPI1 peripheral for nrf52833 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52833,What is the address_offset of INTENCLR register from PDM peripheral for nrf52833 microcontroller?,0x308,0x308,0x308,0x308,0x308,0.99999976,0.99999976,0.99999976,0.99999976
nRF52833,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52833 microcontroller?,0,0x00000004,0x00000008,0x00000004,0x00000008,0.57949173,0.57949173,0.5846704,0.5846704
nRF52833,What is the size of TASKS_TRIGGER[0] register from EGU5 peripheral for nrf52833 microcontroller?,None,32,128,32,128,0.43902802,0.43902802,0.47796166,0.47796166
nRF52833,List all the fields of TASKS_TRIGGER[2] register from EGU5 peripheral for nrf52833 microcontroller.,TASKS_TRIGGER,"0x004, 0x008, 0x014, 0x018, 0x024, 0x030, 0x034, 0x038, 0x03C, 0x100, 0x104, 0x108, 0x10C, 0x110, 0x114, 0x118, 0x11C, 0x120, 0x124, 0x128, 0x300, 0x304, 0x308, 0x30C, 0x310, 0x314, 0x318, 0x31C, 0x320, 0x324, 0x328, 0x32C, 0x330, 0x334, 0x338, 0x33C, 0x340, 0x344, 0x348, 0x34C, 0x350, 0x354, 0x358, 0x35C, 0x360, 0x364, 0x368, 0x36C, 0x370, 0x374, 0x378, 0x37C, 0x380, 0x384, 0x388, 0x38C, 0x390, 0x394, 0x398, 0x39C, 0x3A0, 0x3A4, 0x3A8, 0x3AC, 0x3B0, 0x3B4, 0x3B8, 0x3BC, 0x3C0, 0x3C4, 0x3C8, 0x3CC, 0x3D0, 0x3D4, 0x3D8, 0x3DC, 0x3E0, 0x3E4, 0x3E8, 0x3EC, 0x3F0, 0x3F4, 0x3F8, 0x3FC, 0x400, 0x404, 0x408, 0x40C, 0x410, 0x414, 0x418, 0x41C, 0x420, 0x424, 0x428, 0x42C, 0x430, 0x434, 0x438, 0x43C, 0x440, 0x444, 0x448, 0x44C, 0x450, 0x454, 0x458, 0x45C, 0x460, 0x464, 0x4","PORT, PIN, CHANNEL, ADDRESS, COUNTER, COUNTERTOP, COUNTERBOTTOM, COUNTERTOPBOTTOM, COUNTERBOTTOMTHRES, COUNTERTOPTHRES, COUNTERBOTTOMTHRES, COUNTERBOTTOMTHRESDEC, COUNTERBOTTOMTHRESINC, COUNTERBOTTOMTHRESDECINC, COUNTERBOTTOMTHRESINCDEC, COUNTERBOTTOMTHRESINCINC, COUNTERBOTTOMTHRESDECINCINC, COUNTERBOTTOMTHRESINCINCINC, COUNTERBOTTOMTHRESDECINCINCINC, COUNTERBOTTOMTHRESINCINCINCINC, COUNTERBOTTOMTHRESDECINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERB","0x004, 0x008, 0x014, 0x018, 0x024, 0x030, 0x034, 0x038, 0x03C, 0x100, 0x104, 0x108, 0x10C, 0x110, 0x114, 0x118, 0x11C, 0x120, 0x124, 0x128, 0x300, 0x304, 0x308, 0x30C, 0x310, 0x314, 0x318, 0x31C, 0x320, 0x324, 0x328, 0x32C, 0x330, 0x334, 0x338, 0x33C, 0x340, 0x344, 0x348, 0x34C, 0x350, 0x354, 0x358, 0x35C, 0x360, 0x364, 0x368, 0x36C, 0x370, 0x374, 0x378, 0x37C, 0x380, 0x384, 0x388, 0x38C, 0x390, 0x394, 0x398, 0x39C, 0x3A0, 0x3A4, 0x3A8, 0x3AC, 0x3B0, 0x3B4, 0x3B8, 0x3BC, 0x3C0, 0x3C4, 0x3C8, 0x3CC, 0x3D0, 0x3D4, 0x3D8, 0x3DC, 0x3E0, 0x3E4, 0x3E8, 0x3EC, 0x3F0, 0x3F4, 0x3F8, 0x3FC, 0x400, 0x404, 0x408, 0x40C, 0x410, 0x414, 0x418, 0x41C, 0x420, 0x424, 0x428, 0x42C, 0x430, 0x434, 0x438, 0x43C, 0x440, 0x444, 0x448, 0x44C, 0x450, 0x454, 0x458, 0x45C, 0x460, 0x464, 0x4","PORT, PIN, CHANNEL, ADDRESS, COUNTER, COUNTERTOP, COUNTERBOTTOM, COUNTERTOPBOTTOM, COUNTERBOTTOMTHRES, COUNTERTOPTHRES, COUNTERBOTTOMTHRES, COUNTERBOTTOMTHRESDEC, COUNTERBOTTOMTHRESINC, COUNTERBOTTOMTHRESDECINC, COUNTERBOTTOMTHRESINCDEC, COUNTERBOTTOMTHRESINCINC, COUNTERBOTTOMTHRESDECINCINC, COUNTERBOTTOMTHRESINCINCINC, COUNTERBOTTOMTHRESDECINCINCINC, COUNTERBOTTOMTHRESINCINCINCINC, COUNTERBOTTOMTHRESDECINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERBOTTOMTHRESINCINCINCINCINC, COUNTERB",0.06272493,0.06272493,-0.008733761,-0.008733761
nRF52833,What is the size of EVENTS_TRIGGERED[14] register from EGU4 peripheral for nrf52833 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
nRF52833,What is the description of EVENTS_ERROR field from EVENTS_ERROR register from TWIM1 peripheral for nrf52833 microcontroller?,TWI error,Error detected,EVENTS_ERROR Detected,Error detected,EVENTS_ERROR Detected,0.40549412,0.40549412,0.2756888,0.2756888
nRF52833,What is the description of RXSTARTED field from INTEN register from TWIM1 peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event RXSTARTED,RXSTARTED RXSTARTED Interrupt Enable.,RXSTARTED Interrupt Enable,RXSTARTED RXSTARTED Interrupt Enable.,RXSTARTED Interrupt Enable,0.83719325,0.83719325,0.86338377,0.86338377
nRF52833,What is the description of TASKS_SET field from TASKS_SET[6] register from GPIOTE peripheral for nrf52833 microcontroller?,Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.,Set task. Set pin high.,Set pin state high.,Set task. Set pin high.,Set pin state high.,0.69530535,0.69530535,0.63778734,0.63778734
nRF52833,What is the description of SEQEND1 field from INTEN register from PWM2 peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event SEQEND[1],SEQEND1 Interrupt Enable,SEQEND1 Interrupt Enable 0x00000000 SEQEND0 Interrupt Enable 0x00000000 PER0 Interrupt Enable 0x00000000 PER1 Interrupt Enable 0x00000000 PER2 Interrupt Enable 0x00000000 PER3 Interrupt Enable 0x00000000 PERPRE0 Interrupt Enable 0x00000000 PERPRE1 Interrupt Enable 0x00000000 PERPRE2 Interrupt Enable 0x00000000 PERPRE3 Interrupt Enable 0x00000000 PERSTART0 Interrupt Enable 0x00000000 PERSTART1 Interrupt Enable 0x00000000 PERSTART2 Interrupt Enable 0x00000000 PERSTART3 Interrupt Enable 0x00000000 PERSTOP0 Interrupt Enable 0x00000000 PERSTOP1 Interrupt Enable 0x00000000 PERSTOP2 Interrupt Enable 0x00000000 PERSTOP3 Interrupt Enable 0x00000000 PER[0] Interrupt Enable 0x00000000 PER[1] Interrupt Enable 0x00000000 PER[2] Interrupt Enable 0x00000000 PER[3] Interrupt Enable 0x00000000 PERCTRL0 Interrupt Enable 0x00000000 PERCTRL1 Interrupt Enable 0x00000000 PERCTRL2 Interrupt Enable 0x00000000 PERCTRL3 Interrupt Enable 0x00000000 PERCTRL0PEN0 Interrupt Enable 0x00000000 PERCTRL0PEN1 Interrupt Enable 0x00000000 PERCTRL0PEN2 Interrupt Enable 0x00000000 PERCTRL0PEN3 Interrupt Enable 0x00000000 PERCTRL0PEN4 Interrupt Enable 0x00000000 PERCTRL0PEN5 Interrupt Enable 0x00000000 PERCTRL0PEN6 Interrupt Enable 0x00000000 PERCTRL0PEN7 Interrupt Enable 0x00000000 PERCTRL0PEN8 Interrupt Enable 0x00000000 PERCTRL0PEN9 Interrupt Enable 0x00000000 PERCTRL0PEN10 Interrupt Enable 0x00000000 PERCTRL0PEN11 Interrupt En,SEQEND1 Interrupt Enable,SEQEND1 Interrupt Enable 0x00000000 SEQEND0 Interrupt Enable 0x00000000 PER0 Interrupt Enable 0x00000000 PER1 Interrupt Enable 0x00000000 PER2 Interrupt Enable 0x00000000 PER3 Interrupt Enable 0x00000000 PERPRE0 Interrupt Enable 0x00000000 PERPRE1 Interrupt Enable 0x00000000 PERPRE2 Interrupt Enable 0x00000000 PERPRE3 Interrupt Enable 0x00000000 PERSTART0 Interrupt Enable 0x00000000 PERSTART1 Interrupt Enable 0x00000000 PERSTART2 Interrupt Enable 0x00000000 PERSTART3 Interrupt Enable 0x00000000 PERSTOP0 Interrupt Enable 0x00000000 PERSTOP1 Interrupt Enable 0x00000000 PERSTOP2 Interrupt Enable 0x00000000 PERSTOP3 Interrupt Enable 0x00000000 PER[0] Interrupt Enable 0x00000000 PER[1] Interrupt Enable 0x00000000 PER[2] Interrupt Enable 0x00000000 PER[3] Interrupt Enable 0x00000000 PERCTRL0 Interrupt Enable 0x00000000 PERCTRL1 Interrupt Enable 0x00000000 PERCTRL2 Interrupt Enable 0x00000000 PERCTRL3 Interrupt Enable 0x00000000 PERCTRL0PEN0 Interrupt Enable 0x00000000 PERCTRL0PEN1 Interrupt Enable 0x00000000 PERCTRL0PEN2 Interrupt Enable 0x00000000 PERCTRL0PEN3 Interrupt Enable 0x00000000 PERCTRL0PEN4 Interrupt Enable 0x00000000 PERCTRL0PEN5 Interrupt Enable 0x00000000 PERCTRL0PEN6 Interrupt Enable 0x00000000 PERCTRL0PEN7 Interrupt Enable 0x00000000 PERCTRL0PEN8 Interrupt Enable 0x00000000 PERCTRL0PEN9 Interrupt Enable 0x00000000 PERCTRL0PEN10 Interrupt Enable 0x00000000 PERCTRL0PEN11 Interrupt En,0.8309895,0.8309895,0.4679414,0.4679414
nRF52833,What is the address_offset of SEMSTAT register from SPIS1 peripheral for nrf52833 microcontroller?,0x400,0x020,0x104,0x020,0x104,0.7793515,0.7793515,0.8097731,0.8097731
nRF52833,What is the description of COMPARE0 field from INTENCLR register from RTC0 peripheral for nrf52833 microcontroller?,Write '1' to disable interrupt for event COMPARE[0],Compare feature,COMPARE0 Interrupt Enable,Compare feature,COMPARE0 Interrupt Enable,0.2903486,0.2903486,0.701509,0.701509
nRF52833,What is the description of TASKS_SHUTDOWN field from TASKS_SHUTDOWN register from TIMER4 peripheral for nrf52833 microcontroller?,Deprecated field -  Shut down timer,Shut down timer,Shut down timer,Shut down timer,Shut down timer,0.7389885,0.7389885,0.7389885,0.7389885
nRF52833,What is the bit_offset of CCABUSY field from INTENSET register from RADIO peripheral for nrf52833 microcontroller?,18,0x144,0x144,0x144,0x144,0.30228275,0.30228275,0.30228275,0.30228275
nRF52833,What is the description of INPUT field from PIN_CNF[10] register from P0 peripheral for nrf52833 microcontroller?,Connect or disconnect input buffer,Input buffer configuration.,P0.10/NFC2 P0.09/NFC1 P0.04/AIN2 P0.05/AIN3 P0.06/AIN4 P0.07/AIN5 P0.08/AIN6 P0.09/AIN7 P0.10/NFC2 P0.11/NFC1 P0.12/VDD P0.13/VDDH P0.14/VDDH P0.15/VDDH P0.16/VDDH P0.17/VDDH P0.18/VDDH P0.19/VDDH P0.20/VDDH P0.21/VDDH P0.22/VDDH P0.23/VDDH P0.24/VDDH P0.25/VDDH P0.26/VDDH P0.27/VDDH P0.28/VDDH P0.29/VDDH P0.30/VDDH P0.31/VDDH P0.32/VDDH P0.33/VDDH P0.34/VDDH P0.35/VDDH P0.36/VDDH P0.37/VDDH P0.38/VDDH P0.39/VDDH P0.40/VDDH P0.41/VDDH P0.42/VDDH P0.43/VDDH P0.44/VDDH P0.45/VDDH P0.46/VDDH P0.47/VDDH P0.48/VDDH P0.49/VDDH P0.50/VDDH P0.51/VDDH P0.52/VDDH P0.53/VDDH P0.54/VDDH P0.55/VDDH P0.56/VDDH P0.57/VDDH P0.58/VDDH P0.59/VDDH P0.60/VDDH P0.61/VDDH P0.62/VDDH P0.63/VDDH P0.64/VDDH P0.65/VDDH P0.66/VDDH P0.67/VDDH P0.68/VDDH P0.69/VDDH P0.70/VDDH P0.71/VDDH P0.72/VDDH P0.73/VDDH P0.74/VDDH P0.75/VDDH P0.76/VDDH P0.77/VDDH P0.78/VDDH P0.79/VDDH P0.80/VDDH P0.81/VDDH P0.82/VDDH P0.83/VDDH P0.84/VDDH P0.85/VDDH P0.86/VDDH P0.8,Input buffer configuration.,P0.10/NFC2 P0.09/NFC1 P0.04/AIN2 P0.05/AIN3 P0.06/AIN4 P0.07/AIN5 P0.08/AIN6 P0.09/AIN7 P0.10/NFC2 P0.11/NFC1 P0.12/VDD P0.13/VDDH P0.14/VDDH P0.15/VDDH P0.16/VDDH P0.17/VDDH P0.18/VDDH P0.19/VDDH P0.20/VDDH P0.21/VDDH P0.22/VDDH P0.23/VDDH P0.24/VDDH P0.25/VDDH P0.26/VDDH P0.27/VDDH P0.28/VDDH P0.29/VDDH P0.30/VDDH P0.31/VDDH P0.32/VDDH P0.33/VDDH P0.34/VDDH P0.35/VDDH P0.36/VDDH P0.37/VDDH P0.38/VDDH P0.39/VDDH P0.40/VDDH P0.41/VDDH P0.42/VDDH P0.43/VDDH P0.44/VDDH P0.45/VDDH P0.46/VDDH P0.47/VDDH P0.48/VDDH P0.49/VDDH P0.50/VDDH P0.51/VDDH P0.52/VDDH P0.53/VDDH P0.54/VDDH P0.55/VDDH P0.56/VDDH P0.57/VDDH P0.58/VDDH P0.59/VDDH P0.60/VDDH P0.61/VDDH P0.62/VDDH P0.63/VDDH P0.64/VDDH P0.65/VDDH P0.66/VDDH P0.67/VDDH P0.68/VDDH P0.69/VDDH P0.70/VDDH P0.71/VDDH P0.72/VDDH P0.73/VDDH P0.74/VDDH P0.75/VDDH P0.76/VDDH P0.77/VDDH P0.78/VDDH P0.79/VDDH P0.80/VDDH P0.81/VDDH P0.82/VDDH P0.83/VDDH P0.84/VDDH P0.85/VDDH P0.86/VDDH P0.8,0.6273226,0.6273226,-0.010924302,-0.010924302
nRF52833,What is the description of TASKS_CAPTURE field from TASKS_CAPTURE[3] register from TIMER2 peripheral for nrf52833 microcontroller?,Capture Timer value to CC[n] register,Capture Timer value to CC[3] register,Capture Timer value to CC[3] register,Capture Timer value to CC[3] register,Capture Timer value to CC[3] register,0.96886486,0.96886486,0.96886486,0.96886486
nRF52833,What is the address_offset of PSEL register from LPCOMP peripheral for nrf52833 microcontroller?,0x504,0x504,0x504,0x504,0x504,1.0,1.0,1.0,1.0
nRF52833,List all the fields of EVENTS_TRIGGERED[3] register from EGU5 peripheral for nrf52833 microcontroller.,EVENTS_TRIGGERED,"EVENTS_READY, EVENTS_START, EVENTS_STOP, EVENTS_TXPOWER, EVENTS_CCAIDLE, EVENTS_CCABUSY, EVENTS_CCAIDLE, EVENTS_CCABUSY, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_",EVENTS_TRIGGERED[3] 0x124 Event number 3 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[4] 0x128 Event number 4 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[5] 0x12c Event number 5 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[6] 0x130 Event number 6 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[7] 0x134 Event number 7 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[8] 0x138 Event number 8 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[9] 0x13c Event number 9 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[10] 0x140 Event number 10 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[11] 0x144 Event number 11 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[12] 0x148 Event number 12 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[13] 0x14c Event number 13 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[14] 0x150 Event number 14 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[15] 0x154 Event number 15 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[16] 0x158 Event number 16 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[17] 0x15c Event number 17 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[18] 0x160 Event number 18 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[19] 0x164 Event number 19 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[20] 0x168 Event number 20 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[21] 0x16c Event number 21 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[22] 0x170 Event number 22 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[23] 0x174 Event number 23 generated by triggering the corresponding TRIGGERB] (ask EVENTS_,"EVENTS_READY, EVENTS_START, EVENTS_STOP, EVENTS_TXPOWER, EVENTS_CCAIDLE, EVENTS_CCABUSY, EVENTS_CCAIDLE, EVENTS_CCABUSY, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_TXFIN, EVENTS_TXBYTES, EVENTS_TXFINBYTES, EVENTS_TXERROR, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDRVSTREN, EVENTS_TXDRVSTREN, EVENTS_RXDATA, EVENTS_RXTOUT, EVENTS_RXFIN, EVENTS_RXBYTES, EVENTS_RXFINBYTES, EVENTS_RXERROR, EVENTS_TXDATA, EVENTS_",EVENTS_TRIGGERED[3] 0x124 Event number 3 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[4] 0x128 Event number 4 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[5] 0x12c Event number 5 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[6] 0x130 Event number 6 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[7] 0x134 Event number 7 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[8] 0x138 Event number 8 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[9] 0x13c Event number 9 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[10] 0x140 Event number 10 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[11] 0x144 Event number 11 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[12] 0x148 Event number 12 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[13] 0x14c Event number 13 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[14] 0x150 Event number 14 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[15] 0x154 Event number 15 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[16] 0x158 Event number 16 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[17] 0x15c Event number 17 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[18] 0x160 Event number 18 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[19] 0x164 Event number 19 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[20] 0x168 Event number 20 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[21] 0x16c Event number 21 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[22] 0x170 Event number 22 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[23] 0x174 Event number 23 generated by triggering the corresponding TRIGGERB] (ask EVENTS_,0.33999217,0.33999217,0.4884456,0.4884456
nRF52833,What is the bit_width of PIN29 field from IN register from P1 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the description of RATIO register from PDM peripheral for nrf52833 microcontroller?,Selects the ratio between PDM_CLK and output sample rate. Change PDMCLKCTRL accordingly.,0x1440000c 4452_021 v1.4,PDM ratio register.,0x1440000c 4452_021 v1.4,PDM ratio register.,0.15365286,0.15365286,0.6515292,0.6515292
nRF52833,What is the description of CUSTOMER[29] register from UICR peripheral for nrf52833 microcontroller?,Description collection: Reserved for customer,0x10c00029,0x504,0x10c00029,0x504,0.15080777,0.15080777,0.08778386,0.08778386
nRF52833,What is the bit_width of STARTED field from INTEN register from PDM peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_width of TASKS_START field from TASKS_START register from TIMER3 peripheral for nrf52833 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52833,What is the bit_width of CH29 field from CHG[1] register from PPI peripheral for nrf52833 microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675
nRF52833,List all the registers of TWI0 peripheral for nrf52833 microcontroller.,"TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_RXDREADY, EVENTS_TXDSENT, EVENTS_ERROR, EVENTS_BB, EVENTS_SUSPENDED, SHORTS, INTENSET, INTENCLR, ERRORSRC, ENABLE, RXD, TXD, FREQUENCY, ADDRESS","0x500, 0x508, 0x518, 0x51c, 0x524, 0x40000000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000,","PSELRXD, PSELTXD, PSELECD, PSELSS, PSELSCL, PSELSDA, PSELSDO, PSELSUSPEND, PSELRESET, PSELTWIS, PSELTWI0, PSELTWI1, PSELTWI2, PSELTWI3, PSELTWI4, PSELTWI5, PSELTWI6, PSELTWI7, PSELTWI8, PSELTWI9, PSELTWI10, PSELTWI11, PSELTWI12, PSELTWI13, PSELTWI14, PSELTWI15, PSELTWI16, PSELTWI17, PSELTWI18, PSELTWI19, PSELTWI20, PSELTWI21, PSELTWI22, PSELTWI23, PSELTWI24, PSELTWI25, PSELTWI26, PSELTWI27, PSELTWI28, PSELTWI29, PSELTWI30, PSELTWI31, PSELTWI32, PSELTWI33, PSELTWI34, PSELTWI35, PSELTWI36, PSELTWI37, PSELTWI38, PSELTWI39, PSELTWI40, PSELTWI41, PSELTWI42, PSELTWI43, PSELTWI44, PSELTWI45, PSELTWI46, PSELTWI47, PSELTWI48, PSELTWI49, PSELTWI50, PSELTWI51, PSELTWI52, PSELTWI53, PSELTWI54, PSELTWI55, PSELTWI56, PSELTWI57, PSELTWI58, PSELTWI59, PSELTWI60, PSELTWI61, PSELTWI62, PSELTWI63, PSELTWI64, PSELTWI65, PSELTWI66, PSELTWI67, PSELTWI68, PSELTWI69, PSELTWI70, PSELTWI71, PSELTWI72, PSELTWI73, PSELTWI74, PSELTWI75, PSELTWI76, PSELTWI77, PSELTWI78, PSELTWI79, PSELTWI80, PSELTWI81, PSELTWI82, PSELTWI83, PSELTWI84, PSELTWI85, PSELTWI86, PSELTWI87, PSELTWI88, PSELTWI89, PSELTWI90, PSELTWI91, PSELTWI92, PSELTWI93, PSELTWI94, PSELTWI95, PSELTWI96, PSELTWI97, PSELTWI98, PSELTWI99, PSELTWI100, PSELTWI101, PSELTWI10","0x500, 0x508, 0x518, 0x51c, 0x524, 0x40000000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x40004000,","PSELRXD, PSELTXD, PSELECD, PSELSS, PSELSCL, PSELSDA, PSELSDO, PSELSUSPEND, PSELRESET, PSELTWIS, PSELTWI0, PSELTWI1, PSELTWI2, PSELTWI3, PSELTWI4, PSELTWI5, PSELTWI6, PSELTWI7, PSELTWI8, PSELTWI9, PSELTWI10, PSELTWI11, PSELTWI12, PSELTWI13, PSELTWI14, PSELTWI15, PSELTWI16, PSELTWI17, PSELTWI18, PSELTWI19, PSELTWI20, PSELTWI21, PSELTWI22, PSELTWI23, PSELTWI24, PSELTWI25, PSELTWI26, PSELTWI27, PSELTWI28, PSELTWI29, PSELTWI30, PSELTWI31, PSELTWI32, PSELTWI33, PSELTWI34, PSELTWI35, PSELTWI36, PSELTWI37, PSELTWI38, PSELTWI39, PSELTWI40, PSELTWI41, PSELTWI42, PSELTWI43, PSELTWI44, PSELTWI45, PSELTWI46, PSELTWI47, PSELTWI48, PSELTWI49, PSELTWI50, PSELTWI51, PSELTWI52, PSELTWI53, PSELTWI54, PSELTWI55, PSELTWI56, PSELTWI57, PSELTWI58, PSELTWI59, PSELTWI60, PSELTWI61, PSELTWI62, PSELTWI63, PSELTWI64, PSELTWI65, PSELTWI66, PSELTWI67, PSELTWI68, PSELTWI69, PSELTWI70, PSELTWI71, PSELTWI72, PSELTWI73, PSELTWI74, PSELTWI75, PSELTWI76, PSELTWI77, PSELTWI78, PSELTWI79, PSELTWI80, PSELTWI81, PSELTWI82, PSELTWI83, PSELTWI84, PSELTWI85, PSELTWI86, PSELTWI87, PSELTWI88, PSELTWI89, PSELTWI90, PSELTWI91, PSELTWI92, PSELTWI93, PSELTWI94, PSELTWI95, PSELTWI96, PSELTWI97, PSELTWI98, PSELTWI99, PSELTWI100, PSELTWI101, PSELTWI10",0.3400339,0.3400339,0.386678,0.386678
nRF52833,What is the bit_offset of TRIGGERED8 field from INTEN register from EGU4 peripheral for nrf52833 microcontroller?,8,24,28,24,28,0.7101001,0.7101001,0.6536318,0.6536318
nRF52833,What is the description of TRIGGERED7 field from INTEN register from EGU4 peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event TRIGGERED[7],0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,TRIGGERED7 Interrupt 7 Triggered,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,TRIGGERED7 Interrupt 7 Triggered,0.057893734,0.057893734,0.7611141,0.7611141
nRF52833,What is the bit_width of TRIGGERED11 field from INTENSET register from EGU2 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the address_offset of TASKS_TRIGGER[3] register from EGU3 peripheral for nrf52833 microcontroller?,0xc,0x0000000c,0x00c + 0x40000000 * 3,0x0000000c,0x00c + 0x40000000 * 3,0.78296137,0.78296137,0.66797626,0.66797626
nRF52833,What is the bit_width of MODE field from MODE register from TIMER4 peripheral for nrf52833 microcontroller?,2,3,3,3,3,0.86652684,0.86652684,0.86652684,0.86652684
nRF52833,What is the description of LOOPSDONE field from INTEN register from PWM1 peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event LOOPSDONE,SEQ[n] Loop Done Interrupt Enable.,PWM Period End Interrupt Enable,SEQ[n] Loop Done Interrupt Enable.,PWM Period End Interrupt Enable,0.5828171,0.5828171,0.40482175,0.40482175
nRF52833,What is the bit_offset of TXADD1 field from DACNF register from RADIO peripheral for nrf52833 microcontroller?,9,0x518,0x51c,0x518,0x51c,0.3816979,0.3816979,0.26971138,0.26971138
nRF52833,What is the bit_offset of TRIGGERED4 field from INTENCLR register from EGU2 peripheral for nrf52833 microcontroller?,4,26,26,26,26,0.48485273,0.48485273,0.48485273,0.48485273
nRF52833,What is the address_offset of INTENCLR register from EGU2 peripheral for nrf52833 microcontroller?,0x308,0x308,0x308,0x308,0x308,0.99999976,0.99999976,0.99999976,0.99999976
nRF52833,What is the description of TASKS_STOP register from PWM2 peripheral for nrf52833 microcontroller?,"Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback",Stop PWM generation and force all pins to a defined state.,"TASKS_STOP P 0x004 Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence piaybaek TASKS_SEQSTART[O] 0x008 Leads the first pwm value on all enabled chenneis from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running. TASKS_SEQSTART[1] OXOOC Loadstheiitst pwm value on all enabled channeisimm sequence 1, and starts playing that sequence at the rate defined in 5EQ[1]REFRESH and/cr DECODER.MODE. Causes PWM generation to start if not running. TASKS_N EXTSTEP 0x01!) Steps by one value in the current sequence on all enehied channels if DECODER.MODE:NextStep. Does not cause PWM generation (0 Start if not running. EVENTS_STOPPED 0x104 Responseto smptask, emitted when pwm pulses are no iongergenerateei EVENTS_SEQSTARTED[0] 0x108 First PWM period started on sequence 0 EVENTS_SEQSTARTED[1] 0x10C First PWM period started on sequence 1 EVENTS_SEQEND[O] 0x110 smitten at end of every sequence 0, when last value from RAM has been applied to wave counter EVENTS_SEQEND[1] 0x114 Emitteei at end of every sequence 1, when last value from RAM has been applied to wave counter EVENTS_PWMPERIODEND 0x1 18 smitten at the end of each pwm period EVENTS_LOOPSDONE 0x1 1C Coneatenated sequences have been played the amount chimes defined in LO0P.CNT SHORTS OXZOO Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enebie interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x50!) PWM module enable register MODE 0x504 Selects operating mode of the wave counter COUNTERTOP 0x508 Value up to which the pulse generator counter counts PRESCALER OXSOC Configuration for PWM_CLK DECODER 0x5 10 Configuration of the decoder LOOP 0x5 14 Number of piaybaeks of a loop SEQ[0].PTR 0x5 20 Beginning address in RAM of this sequence SEQ[O].CNT 0x5 24 Number oivaiues (duly cycles) in this sequence SEQ[0].REFRESH 0x5 28 Number of additional PWM periods between sampies ioeded into compare register SEQ[O].ENDDELAV 0x5 ZC Time added after the sequence",Stop PWM generation and force all pins to a defined state.,"TASKS_STOP P 0x004 Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence piaybaek TASKS_SEQSTART[O] 0x008 Leads the first pwm value on all enabled chenneis from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running. TASKS_SEQSTART[1] OXOOC Loadstheiitst pwm value on all enabled channeisimm sequence 1, and starts playing that sequence at the rate defined in 5EQ[1]REFRESH and/cr DECODER.MODE. Causes PWM generation to start if not running. TASKS_N EXTSTEP 0x01!) Steps by one value in the current sequence on all enehied channels if DECODER.MODE:NextStep. Does not cause PWM generation (0 Start if not running. EVENTS_STOPPED 0x104 Responseto smptask, emitted when pwm pulses are no iongergenerateei EVENTS_SEQSTARTED[0] 0x108 First PWM period started on sequence 0 EVENTS_SEQSTARTED[1] 0x10C First PWM period started on sequence 1 EVENTS_SEQEND[O] 0x110 smitten at end of every sequence 0, when last value from RAM has been applied to wave counter EVENTS_SEQEND[1] 0x114 Emitteei at end of every sequence 1, when last value from RAM has been applied to wave counter EVENTS_PWMPERIODEND 0x1 18 smitten at the end of each pwm period EVENTS_LOOPSDONE 0x1 1C Coneatenated sequences have been played the amount chimes defined in LO0P.CNT SHORTS OXZOO Shortcuts between local events and tasks INTEN 0x300 Enabie or disable interrupt INTENSET 0x304 Enebie interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x50!) PWM module enable register MODE 0x504 Selects operating mode of the wave counter COUNTERTOP 0x508 Value up to which the pulse generator counter counts PRESCALER OXSOC Configuration for PWM_CLK DECODER 0x5 10 Configuration of the decoder LOOP 0x5 14 Number of piaybaeks of a loop SEQ[0].PTR 0x5 20 Beginning address in RAM of this sequence SEQ[O].CNT 0x5 24 Number oivaiues (duly cycles) in this sequence SEQ[0].REFRESH 0x5 28 Number of additional PWM periods between sampies ioeded into compare register SEQ[O].ENDDELAV 0x5 ZC Time added after the sequence",0.5572929,0.5572929,0.65692055,0.65692055
nRF52833,What is the description of HFCLKSTARTED field from INTENSET register from CLOCK peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event HFCLKSTARTED,HFCLKSTARTED Interrupt Enable.,HFCLKSTARTED Interrupt Enable.,HFCLKSTARTED Interrupt Enable.,HFCLKSTARTED Interrupt Enable.,0.8061527,0.8061527,0.8061527,0.8061527
nRF52833,What is the bit_offset of SOF field from INTEN register from USBD peripheral for nrf52833 microcontroller?,21,21,28,21,28,1.0000001,1.0000001,0.7585008,0.7585008
nRF52833,What is the bit_width of INPUT field from PIN_CNF[16] register from P1 peripheral for nrf52833 microcontroller?,1,15,16,15,16,0.48225844,0.48225844,0.4854614,0.4854614
nRF52833,What is the bit_offset of EVENTS_SEQEND field from EVENTS_SEQEND[0] register from PWM0 peripheral for nrf52833 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52833,List all the fields of EVENTS_TRIGGERED[10] register from EGU3 peripheral for nrf52833 microcontroller.,EVENTS_TRIGGERED,"EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER","EVENTS_TRIGGERED, PORT, PIN, CHANNEL, MASK, THRES, COUNT, LIMIT, STOP, START, TASKS_STOP, TASKS_START, TASKS_TRIGGER, TASKS_CLEAR, TASKS_CLEARRX, TASKS_CLEARTX, TASKS_RXEN, TASKS_RXDIS, TASKS_TXEN, TASKS_TXDIS, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO","EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER","EVENTS_TRIGGERED, PORT, PIN, CHANNEL, MASK, THRES, COUNT, LIMIT, STOP, START, TASKS_STOP, TASKS_START, TASKS_TRIGGER, TASKS_CLEAR, TASKS_CLEARRX, TASKS_CLEARTX, TASKS_RXEN, TASKS_RXDIS, TASKS_TXEN, TASKS_TXDIS, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO, TASKS_RXSTART, TASKS_TXSTART, TASKS_STARTTX, TASKS_DTSTART, TASKS_DTSTOP, TASKS_DTTO, TASKS_RXTO, TASKS_TXTO, TASKS_CCASTART, TASKS_CCASTOP, TASKS_CCATO, TASKS_RSSISTART, TASKS_RSSISTOP, TASKS_RSSITO",0.44004145,0.44004145,0.38549104,0.38549104
nRF52833,What is the bit_offset of PIN28 field from OUT register from P1 peripheral for nrf52833 microcontroller?,28,0x564,0x568,0x564,0x568,0.32398343,0.32398343,0.36766964,0.36766964
nRF52833,What is the size of A3 register from TEMP peripheral for nrf52833 microcontroller?,32,0x20,32,0x20,32,0.40289915,0.40289915,0.9999999,0.9999999
nRF52833,What is the description of TRIGGERED3 field from INTEN register from EGU3 peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event TRIGGERED[3],"TRIGGERED3 Interrupt Enable 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected",TRIGGERED3 Interrupt Enable 3.0V USB Cable Detect Event 3.0V USB Cable Detect Event 3.3V USB Cable Detect Event 1.8V USB Cable Detect Event 1.5V USB Cable Detect Event 1.2V USB Cable Detect Event 1.0V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event,"TRIGGERED3 Interrupt Enable 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected, 3.0V USB Output Detected, 1.8V USB Output Detected",TRIGGERED3 Interrupt Enable 3.0V USB Cable Detect Event 3.0V USB Cable Detect Event 3.3V USB Cable Detect Event 1.8V USB Cable Detect Event 1.5V USB Cable Detect Event 1.2V USB Cable Detect Event 1.0V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event 0.5V USB Cable Detect Event 0.3V USB Cable Detect Event 0.3V USB Cable Detect Event 0.9V USB Cable Detect Event 0.6V USB Cable Detect Event,0.5024511,0.5024511,0.4261509,0.4261509
nRF52833,What is the bit_offset of TRIGGERED4 field from INTEN register from EGU3 peripheral for nrf52833 microcontroller?,4,0x04),0x104,0x04),0x104,0.5232475,0.5232475,0.52066064,0.52066064
nRF52833,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[10] register from EGU5 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the address_offset of TASKS_RSSISTART register from RADIO peripheral for nrf52833 microcontroller?,0x14,0x014,0x014,0x014,0x014,0.7261193,0.7261193,0.7261193,0.7261193
nRF52833,List all the fields of PIN_CNF[21] register from P1 peripheral for nrf52833 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","PIN_CNF, SENSE, DRIVESTRENGTH, INPUT, OUTPUT, PULLEN, PULLSEL, SLEWRATE, DRIVESTRENGTHALT, INPUTALT, OUTPUTALT, PULLENALT, PULLSELALT, SENSEALT, DRIVESTRENGTHTMP, INPUTTMP, OUTPUTTMP, PULLENTMP, PULLSELTMP, SENSETMP, DRIVESTRENGTHCDC, INPUTCDC, OUTPUTCDC, PULLENCDC, PULLSELCDC, SENSECDC, DRIVESTRENGTHHV, INPUTHV, OUTPUTHV, PULLENHV, PULLSELHV, SENSEHV, DRIVESTRENGTHLV, INPUTLV, OUTPUTLV, PULLENLV, PULLSELLV, SENSELV, DRIVESTRENGTHUV, INPUTUV, OUTPUTUV, PULLENUV, PULLSELUV, SENSEUV, DRIVESTRENGTHDV, INPUTDV, OUTPUTDV, PULLENDV, PULLSELDV, SENSEDV, DRIVESTRENGTHIV, INPUTIV, OUTPUTIV, PULLENIV, PULLSELIV, SENSEIV, DRIVESTRENGTHHV, INPUTHV, OUTPUTHV, PULLENHV, PULLSELHV, SENSEHV, DRIVESTRENGTHLV, INPUTLV, OUTPUTLV, PULLENLV, PULLSELLV, SENSELV, DRIVESTRENGTHUV, INPUTUV, OUTPUTUV, PULLENUV, PULLSELUV, SENSEUV, DRIVESTRENGTHDV, INPUTDV, OUTPUTDV, PULLENDV, PULLSELDV, SENSEDV, DRIVESTRENGTHCDC, INPUTCDC, OUTPUTCDC, PULLENCDC, PULLSELCDC, SENSECDC, DRIVESTRENGTHTMP, INPUTTMP, OUTPUTTMP, PULLENTMP, PULLSELTMP, SENSETMP, DRIVESTRENGTHHV, INPUTHV, OUTPUTHV, PULLENHV, PULLSELHV, SENSEHV, DRIVESTRENGTHLV, INPUTLV, OUTPUTLV, PULLENLV, PULLSELLV, SENSELV, DRIVESTRENGTHUV, INPUTUV, OUTPUTUV, PULLENUV, PULLSELUV, SENSEUV, DRIVESTRENGTHDV, INPUTDV, OUTPUTDV, PULLENDV, PULLSELDV, SENSEDV, DRIVESTRENGTHCDC, INPUTCDC, OUTPUTCDC, PULLENCDC, PULLSELCDC,","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","PIN_CNF, SENSE, DRIVESTRENGTH, INPUT, OUTPUT, PULLEN, PULLSEL, SLEWRATE, DRIVESTRENGTHALT, INPUTALT, OUTPUTALT, PULLENALT, PULLSELALT, SENSEALT, DRIVESTRENGTHTMP, INPUTTMP, OUTPUTTMP, PULLENTMP, PULLSELTMP, SENSETMP, DRIVESTRENGTHCDC, INPUTCDC, OUTPUTCDC, PULLENCDC, PULLSELCDC, SENSECDC, DRIVESTRENGTHHV, INPUTHV, OUTPUTHV, PULLENHV, PULLSELHV, SENSEHV, DRIVESTRENGTHLV, INPUTLV, OUTPUTLV, PULLENLV, PULLSELLV, SENSELV, DRIVESTRENGTHUV, INPUTUV, OUTPUTUV, PULLENUV, PULLSELUV, SENSEUV, DRIVESTRENGTHDV, INPUTDV, OUTPUTDV, PULLENDV, PULLSELDV, SENSEDV, DRIVESTRENGTHIV, INPUTIV, OUTPUTIV, PULLENIV, PULLSELIV, SENSEIV, DRIVESTRENGTHHV, INPUTHV, OUTPUTHV, PULLENHV, PULLSELHV, SENSEHV, DRIVESTRENGTHLV, INPUTLV, OUTPUTLV, PULLENLV, PULLSELLV, SENSELV, DRIVESTRENGTHUV, INPUTUV, OUTPUTUV, PULLENUV, PULLSELUV, SENSEUV, DRIVESTRENGTHDV, INPUTDV, OUTPUTDV, PULLENDV, PULLSELDV, SENSEDV, DRIVESTRENGTHCDC, INPUTCDC, OUTPUTCDC, PULLENCDC, PULLSELCDC, SENSECDC, DRIVESTRENGTHTMP, INPUTTMP, OUTPUTTMP, PULLENTMP, PULLSELTMP, SENSETMP, DRIVESTRENGTHHV, INPUTHV, OUTPUTHV, PULLENHV, PULLSELHV, SENSEHV, DRIVESTRENGTHLV, INPUTLV, OUTPUTLV, PULLENLV, PULLSELLV, SENSELV, DRIVESTRENGTHUV, INPUTUV, OUTPUTUV, PULLENUV, PULLSELUV, SENSEUV, DRIVESTRENGTHDV, INPUTDV, OUTPUTDV, PULLENDV, PULLSELDV, SENSEDV, DRIVESTRENGTHCDC, INPUTCDC, OUTPUTCDC, PULLENCDC, PULLSELCDC,",0.046463616,0.046463616,0.49511212,0.49511212
nRF52833,What is the description of EVENTS_COMPARE[2] register from RTC1 peripheral for nrf52833 microcontroller?,Description collection: Compare event on CC[n] match,CC[2] Compare event on CC[2] match,CC Channel 2 Compare Event Source.,CC[2] Compare event on CC[2] match,CC Channel 2 Compare Event Source.,0.77640355,0.77640355,0.5590507,0.5590507
nRF52833,What is the description of EVENTS_PWMPERIODEND register from PWM1 peripheral for nrf52833 microcontroller?,Emitted at the end of each PWM period,EVENTSisEQENDD],PWM Period Ended,EVENTSisEQENDD],PWM Period Ended,0.13856013,0.13856013,0.7254206,0.7254206
nRF52833,What is the bit_offset of PIN18 field from OUT register from P1 peripheral for nrf52833 microcontroller?,18,18,18,18,18,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of CCASTOPPED field from INTENSET register from RADIO peripheral for nrf52833 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52833,What is the bit_offset of PULL field from PIN_CNF[25] register from P1 peripheral for nrf52833 microcontroller?,2,24,24,24,24,0.60712874,0.60712874,0.60712874,0.60712874
nRF52833,What is the description of RUNSTATUS field from RUNSTATUS register from WDT peripheral for nrf52833 microcontroller?,Indicates whether or not the watchdog is running,Status of the WDT peripheral.,Run status of the WDT peripheral.,Status of the WDT peripheral.,Run status of the WDT peripheral.,0.1555112,0.1555112,0.3273461,0.3273461
nRF52833,What is the description of EP0SETUP field from INTEN register from USBD peripheral for nrf52833 microcontroller?,Enable or disable interrupt for event EP0SETUP,Setup Event Interrupt Enable.,Setup Event Interrupt Enable,Setup Event Interrupt Enable.,Setup Event Interrupt Enable,0.7363161,0.7363161,0.7662719,0.7662719
nRF52833,What is the bit_width of INPUT field from PIN_CNF[16] register from P0 peripheral for nrf52833 microcontroller?,1,15,16,15,16,0.48225844,0.48225844,0.4854614,0.4854614
nRF52833,What is the bit_width of EVENTS_COMPARE field from EVENTS_COMPARE[3] register from TIMER0 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_offset of ENABLE field from ENABLE register from I2S peripheral for nrf52833 microcontroller?,0,0x500,0x500,0x500,0x500,0.5928775,0.5928775,0.5928775,0.5928775
nRF52833,What is the bit_width of EVENTS_COMPARE field from EVENTS_COMPARE[5] register from TIMER1 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_width of COMPARE0 field from INTENSET register from TIMER2 peripheral for nrf52833 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52833,What is the description of TXDRDY field from INTENSET register from UART0 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event TXDRDY,TXDRDY Transmission Data Ready Interrupt Enable.,TXDRDY Interrupt Enable,TXDRDY Transmission Data Ready Interrupt Enable.,TXDRDY Interrupt Enable,0.6345457,0.6345457,0.7099439,0.7099439
nRF52833,What is the size of INTENSET register from SPI1 peripheral for nrf52833 microcontroller?,32,32,32/bytes,32,32/bytes,0.9999999,0.9999999,0.60306895,0.60306895
nRF52833,What is the base address of EGU5 peripheral for nrf52833 microcontroller?,0x40019000,0x50400000,0x50400000,0x50400000,0x50400000,0.92059505,0.92059505,0.92059505,0.92059505
nRF52833,What is the bit_width of NOTRESOLVED field from INTENCLR register from AAR peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the size of CC[1] register from TIMER1 peripheral for nrf52833 microcontroller?,None,32,4,32,4,0.43902802,0.43902802,0.5877173,0.5877173
nRF52833,What is the description of COMPARE3_CLEAR field from SHORTS register from TIMER4 peripheral for nrf52833 microcontroller?,Shortcut between event COMPARE[3] and task CLEAR,CC3_CLEAR (i=0..5) Disable shortcut 1 Enable shortcut,CC3_CLEAR task disable shortcut.,CC3_CLEAR (i=0..5) Disable shortcut 1 Enable shortcut,CC3_CLEAR task disable shortcut.,0.4948398,0.4948398,0.64234567,0.64234567
nRF52833,What is the bit_offset of NRFFW field from NRFFW[9] register from UICR peripheral for nrf52833 microcontroller?,0,0x004,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x004,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0.66013825,0.66013825,0.2976107,0.2976107
nRF52833,What is the bit_width of PIN8 field from OUTCLR register from P0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_width of TICK field from EVTENCLR register from RTC2 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,List all the fields of TASKS_STOP register from LPCOMP peripheral for nrf52833 microcontroller.,TASKS_STOP,"EVENTS_STOPPED, EVENTS_ENDRX, EVENTS_END, EVENTS_ENDTX, EVENTS_STARTED, SHORTS, INTENSET, INTENCLR, STALLSTAT, ENABLE, PSEL, FREQUENCY, RXD, TXD, START, STOP, SUSPEND, RESUME, ERROR, BB, RXDATAMAXCNT, SAMPLE, SAMPLEN, SAMPLING, COMP0, COMP1, COMP, ACQTIMEOUT, WINMODE, WINTHRESHOLD, STOPONLPMODE, STOPONLP, LPMODE, LPMODESEL, NEXTSTATE, THRESHOLD, THRESHOLDLOW, THRESHOLDHIGH, THRESHOLDX, THRESHOLDLOWX, THRESHOLDHIGHX, THRESHOLDINV, THRESHOLDINVX, THRESHOLDDEC, THRESHOLDINC, THRESHOLDDECINV, THRESHOLDINCINV, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOL","TASKS_START, TASKS_STOP, TASKS_SAMPLE, TASKS_CALIBRATION, TASKS_STARTEXTERNALSYNCS, TASKS_STARTEM23EXTERNALSYNC, TASKS_STARTEM45EXTERNALSYNC, TASKS_STARTEM23PULLDOWN, TASKS_STARTEM45PULLDOWN, TASKS_STARTEM23PULLUP, TASKS_STARTEM45PULLUP, TASKS_STARTEM23PULLDOWN2, TASKS_STARTEM45PULLDOWN2, TASKS_STARTEM23PULLUP2, TASKS_STARTEM45PULLUP2, EVENTS_READY, EVENTS_DOWN, EVENTS_UP, EVENTS_CROSS, EVENTS_STOPPED, EVENTS_SAMPLERATECHANGED, EVENTS_ACCOF, EVENTS_ACCLIMBOUT, EVENTS_ACCEXTERNALSYNC, EVENTS_ACCEM23EXTERNALSYNC, EVENTS_ACCEM45EXTERNALSYNC, EVENTS_ACCEM23PULLDOWN, EVENTS_ACCEM45PULLDOWN, EVENTS_ACCEM23PULLUP, EVENTS_ACCEM45PULLUP, EVENTS_ACCEM23PULLDOWN2, EVENTS_ACCEM45PULLDOWN2, EVENTS_ACCEM23PULLUP2, EVENTS_ACCEM45PULLUP2, INTEN, INTENSET, INTENCLR, START, STOP, SAMPLE, CALIBRATION, STARTEXTERNALSYNC, STARTEM23EXTERNALSYNC, STARTEM45EXTERNALSYNC, STARTEM23PULLDOWN, STARTEM45PULLDOWN, STARTEM23PULLUP, STARTEM45PULLUP, STARTEM23PULLDOWN2, STARTEM45PULLDOWN2, STARTEM23PULLUP2, STARTEM45PULLUP2, ACC, SAMPLERATE, SAMPLERATECHANGED, ACCOF, ACCLIMBOUT, ACCEXTERNALSYNC, ACCEM23EXTERNALSYNC, ACCEM45EXTERNALSYNC, ACCEM23PULLDOWN, ACCEM45PULLDOWN, ACCEM23PULLUP, ACCEM45PULLUP, ACCEM23PULLDOWN2, ACCEM45PULLDOWN2, ACCEM23PULLUP2, ACCEM45PULLUP2, ACC, SAMPLERATE, SAMPLERATECHANGED, ACCOF, ACCLIMBOUT,","EVENTS_STOPPED, EVENTS_ENDRX, EVENTS_END, EVENTS_ENDTX, EVENTS_STARTED, SHORTS, INTENSET, INTENCLR, STALLSTAT, ENABLE, PSEL, FREQUENCY, RXD, TXD, START, STOP, SUSPEND, RESUME, ERROR, BB, RXDATAMAXCNT, SAMPLE, SAMPLEN, SAMPLING, COMP0, COMP1, COMP, ACQTIMEOUT, WINMODE, WINTHRESHOLD, STOPONLPMODE, STOPONLP, LPMODE, LPMODESEL, NEXTSTATE, THRESHOLD, THRESHOLDLOW, THRESHOLDHIGH, THRESHOLDX, THRESHOLDLOWX, THRESHOLDHIGHX, THRESHOLDINV, THRESHOLDINVX, THRESHOLDDEC, THRESHOLDINC, THRESHOLDDECINV, THRESHOLDINCINV, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCX, THRESHOLDDECINVX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOLDINCINVX, THRESHOLDDECX, THRESHOL","TASKS_START, TASKS_STOP, TASKS_SAMPLE, TASKS_CALIBRATION, TASKS_STARTEXTERNALSYNCS, TASKS_STARTEM23EXTERNALSYNC, TASKS_STARTEM45EXTERNALSYNC, TASKS_STARTEM23PULLDOWN, TASKS_STARTEM45PULLDOWN, TASKS_STARTEM23PULLUP, TASKS_STARTEM45PULLUP, TASKS_STARTEM23PULLDOWN2, TASKS_STARTEM45PULLDOWN2, TASKS_STARTEM23PULLUP2, TASKS_STARTEM45PULLUP2, EVENTS_READY, EVENTS_DOWN, EVENTS_UP, EVENTS_CROSS, EVENTS_STOPPED, EVENTS_SAMPLERATECHANGED, EVENTS_ACCOF, EVENTS_ACCLIMBOUT, EVENTS_ACCEXTERNALSYNC, EVENTS_ACCEM23EXTERNALSYNC, EVENTS_ACCEM45EXTERNALSYNC, EVENTS_ACCEM23PULLDOWN, EVENTS_ACCEM45PULLDOWN, EVENTS_ACCEM23PULLUP, EVENTS_ACCEM45PULLUP, EVENTS_ACCEM23PULLDOWN2, EVENTS_ACCEM45PULLDOWN2, EVENTS_ACCEM23PULLUP2, EVENTS_ACCEM45PULLUP2, INTEN, INTENSET, INTENCLR, START, STOP, SAMPLE, CALIBRATION, STARTEXTERNALSYNC, STARTEM23EXTERNALSYNC, STARTEM45EXTERNALSYNC, STARTEM23PULLDOWN, STARTEM45PULLDOWN, STARTEM23PULLUP, STARTEM45PULLUP, STARTEM23PULLDOWN2, STARTEM45PULLDOWN2, STARTEM23PULLUP2, STARTEM45PULLUP2, ACC, SAMPLERATE, SAMPLERATECHANGED, ACCOF, ACCLIMBOUT, ACCEXTERNALSYNC, ACCEM23EXTERNALSYNC, ACCEM45EXTERNALSYNC, ACCEM23PULLDOWN, ACCEM45PULLDOWN, ACCEM23PULLUP, ACCEM45PULLUP, ACCEM23PULLDOWN2, ACCEM45PULLDOWN2, ACCEM23PULLUP2, ACCEM45PULLUP2, ACC, SAMPLERATE, SAMPLERATECHANGED, ACCOF, ACCLIMBOUT,",0.2272928,0.2272928,0.50701547,0.50701547
nRF52833,What is the description of SWI4 peripheral for nrf52833 microcontroller?,Software interrupt 4,Software interrupts .,Software interrupts .,Software interrupts .,Software interrupts .,0.7871307,0.7871307,0.7871307,0.7871307
nRF52833,What is the bit_width of STOPPED field from INTENSET register from PWM3 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of EVENTS_SOF field from EVENTS_SOF register from USBD peripheral for nrf52833 microcontroller?,0,0x108,0x00000002,0x108,0x00000002,0.6002692,0.6002692,0.55011487,0.55011487
nRF52833,What is the description of COMPARE field from CC[2] register from RTC1 peripheral for nrf52833 microcontroller?,Compare value,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x00000000,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x00000000,0.031026429,0.031026429,0.10731458,0.10731458
nRF52833,What is the bit_offset of TASKS_RESUME field from TASKS_RESUME register from TWIS0 peripheral for nrf52833 microcontroller?,0,0x008,0x020,0x008,0x020,0.6513553,0.6513553,0.64346623,0.64346623
nRF52833,What is the bit_width of ENDRX field from INTENSET register from SPIM0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[1] register from EGU3 peripheral for nrf52833 microcontroller?,0,0x140 + (n × 0x4),0x1000000000000001,0x140 + (n × 0x4),0x1000000000000001,0.4435179,0.4435179,0.54066074,0.54066074
nRF52833,What is the address_offset of EVENTS_STOPPED register from PWM1 peripheral for nrf52833 microcontroller?,0x104,0x104,0x104,0x104,0x104,1.0,1.0,1.0,1.0
nRF52833,What is the description of RXREADY_CCASTART field from SHORTS register from RADIO peripheral for nrf52833 microcontroller?,Shortcut between event RXREADY and task CCASTART,0x10000000,"RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RX",0x10000000,"RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RXEN task start RXEN, TXEN task start TXEN, TXEN task start TXEN, CCASTART task start CCASTART, CCABUSY set CCABUSY, CCABUSY clear CCABUSY, CCASTART task start CCASTART, CCAIDLE set CCAIDLE, CCAIDLE clear CCAIDLE, RX",0.03743864,0.03743864,0.38948268,0.38948268
nRF52833,What is the bit_width of END field from INTENCLR register from SAADC peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_width of PIN18 field from IN register from P1 peripheral for nrf52833 microcontroller?,1,12,16,12,16,0.58160675,0.58160675,0.4854614,0.4854614
nRF52833,What is the address_offset of EVENTS_TRIGGERED[3] register from EGU1 peripheral for nrf52833 microcontroller?,0x10c,0x100c,0x100c,0x100c,0x100c,0.90354717,0.90354717,0.90354717,0.90354717
nRF52833,What is the description of EVENTS_COMPARE[1] register from RTC1 peripheral for nrf52833 microcontroller?,Description collection: Compare event on CC[n] match,CC[1] Compare event on CC[1] match,CC[1] Compare event on CC[1] match,CC[1] Compare event on CC[1] match,CC[1] Compare event on CC[1] match,0.78741103,0.78741103,0.78741103,0.78741103
nRF52833,What is the bit_width of TASKS_STOP field from TASKS_STOP register from PWM2 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the address_offset of EVENTS_STOPPED register from SPIM1 peripheral for nrf52833 microcontroller?,0x104,0x104,0x108,0x104,0x108,1.0,1.0,0.88001066,0.88001066
nRF52833,What is the description of EVENTS_TRIGGERED[0] register from EGU2 peripheral for nrf52833 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] task.,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] task,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] task.,TRIGGERED[0] event generated by triggering the corresponding TRIGGEREDW] task,0.65422904,0.65422904,0.67749196,0.67749196
nRF52833,What is the bit_width of DRIVE field from PIN_CNF[2] register from P0 peripheral for nrf52833 microcontroller?,3,16,16,16,16,0.54234654,0.54234654,0.54234654,0.54234654
nRF52833,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[3] register from EGU5 peripheral for nrf52833 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,Trigger 3 for triggering the corresponding TRIGGEREDB] event,0.68620294,0.68620294,0.68620294,0.68620294
nRF52833,What is the bit_offset of STOPPED field from INTENCLR register from TWIM1 peripheral for nrf52833 microcontroller?,1,0x104,104,0x104,104,0.42127287,0.42127287,0.45147404,0.45147404
nRF52833,What is the bit_width of TASKS_CCASTART field from TASKS_CCASTART register from RADIO peripheral for nrf52833 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52833,What is the bit_width of ERROR field from INTENCLR register from NFCT peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of EVENTS_PAYLOAD field from EVENTS_PAYLOAD register from RADIO peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_offset of SEQEND1_STOP field from SHORTS register from PWM2 peripheral for nrf52833 microcontroller?,1,0x548,21,0x548,21,0.4690466,0.4690466,0.465342,0.465342
nRF52833,What is the description of ENDEPOUT0_EP0RCVOUT field from SHORTS register from USBD peripheral for nrf52833 microcontroller?,Shortcut between event ENDEPOUT[0] and task EP0RCVOUT,EVENTS_EPOUT0_RCVOUT Event generated on USB EVENTIN endpoint and forces the STARTED status on USB EVENTOUT endpoint.,Allows OUT data stage on control endpoint 0.,EVENTS_EPOUT0_RCVOUT Event generated on USB EVENTIN endpoint and forces the STARTED status on USB EVENTOUT endpoint.,Allows OUT data stage on control endpoint 0.,0.62611103,0.62611103,0.29284185,0.29284185
nRF52833,What is the description of EVENTS_TRIGGERED[11] register from EGU5 peripheral for nrf52833 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[11] (n=0..15),EVENTS_TRIGGERED[11],EVENTS_TRIGGERED[11] (n=0..15),EVENTS_TRIGGERED[11],0.5366704,0.5366704,0.53812414,0.53812414
nRF52833,What is the bit_offset of COMPARE0 field from INTENCLR register from RTC1 peripheral for nrf52833 microcontroller?,16,24,0x20000000,24,0x20000000,0.7363719,0.7363719,0.1823054,0.1823054
nRF52833,What is the bit_offset of PIN2 field from LATCH register from P0 peripheral for nrf52833 microcontroller?,2,28,2,28,2,0.55663043,0.55663043,1.0000002,1.0000002
nRF52833,What is the bit_offset of NCTS field from INTENCLR register from UART0 peripheral for nrf52833 microcontroller?,1,0x104,0x308,0x104,0x308,0.42127287,0.42127287,0.4081203,0.4081203
nRF52833,What is the bit_offset of PIN29 field from OUTCLR register from P1 peripheral for nrf52833 microcontroller?,29,29,29,29,29,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of END field from INTEN register from SAADC peripheral for nrf52833 microcontroller?,1,0x10c,17,0x10c,17,0.3346842,0.3346842,0.460397,0.460397
nRF52833,What is the description of B0 field from B0 register from TEMP peripheral for nrf52833 microcontroller?,y-intercept of 1st piece wise linear function,B0 1.2pF  C1 1.2pF  C2 1.2pF  C3 1.2pF  C4 1.2pF  C5 1.2pF  C6 1.2pF  C7 1.2pF  C8 1.2pF  C9 1.2pF  C10 1.2pF  C11 1.2pF  C12 1.2pF  C13 1.2pF  C14 1.2pF  C15 1.2pF  C16 1.2pF  C17 1.2pF  C18 1.2pF  C19 1.2pF  C20 1.2pF  C21 1.2pF  C22 1.2pF  C23 1.2pF  C24 1.2pF  C25 1.2pF  C26 1.2pF  C27 1.2pF  C28 1.2pF  C29 1.2pF  C30 1.2pF  C31 1.2pF  C32 1.2pF  C33 1.2pF  C34 1.2pF  C35 1.2pF  C36 1.2pF  C37 1.2pF  C38 1.2pF  C39 1.2pF  C40 1.2pF  C41 1.2pF  C42 1.2pF  C43 1.2pF  C44 1.2pF  C45 1.2pF  C46 1.2pF  C47 1.2pF  C48 1.2pF  C49 1.2pF  C50 1.2pF  C51 1.2pF  C52 1.2pF  C53 1.2pF  C54 1.2pF  C55 1.2pF  C56 1.2pF  C57 1.2pF  C58 1.2pF  C59 1.2pF  C60 1.2pF  C61 1.2pF  C62 1.2pF  C63 1.2pF  C64 1.2pF  C65 1.2pF  C66 1.2pF  C67 1.2pF  C68 1.2pF  C69 1.2pF  C70 1.2pF  C71 1.2pF  C72 1.2pF  C73 1.2pF  C74 1.2pF  C75 1.2pF  C76 1.2pF  C77 1.2p,B0 temperature value.,B0 1.2pF  C1 1.2pF  C2 1.2pF  C3 1.2pF  C4 1.2pF  C5 1.2pF  C6 1.2pF  C7 1.2pF  C8 1.2pF  C9 1.2pF  C10 1.2pF  C11 1.2pF  C12 1.2pF  C13 1.2pF  C14 1.2pF  C15 1.2pF  C16 1.2pF  C17 1.2pF  C18 1.2pF  C19 1.2pF  C20 1.2pF  C21 1.2pF  C22 1.2pF  C23 1.2pF  C24 1.2pF  C25 1.2pF  C26 1.2pF  C27 1.2pF  C28 1.2pF  C29 1.2pF  C30 1.2pF  C31 1.2pF  C32 1.2pF  C33 1.2pF  C34 1.2pF  C35 1.2pF  C36 1.2pF  C37 1.2pF  C38 1.2pF  C39 1.2pF  C40 1.2pF  C41 1.2pF  C42 1.2pF  C43 1.2pF  C44 1.2pF  C45 1.2pF  C46 1.2pF  C47 1.2pF  C48 1.2pF  C49 1.2pF  C50 1.2pF  C51 1.2pF  C52 1.2pF  C53 1.2pF  C54 1.2pF  C55 1.2pF  C56 1.2pF  C57 1.2pF  C58 1.2pF  C59 1.2pF  C60 1.2pF  C61 1.2pF  C62 1.2pF  C63 1.2pF  C64 1.2pF  C65 1.2pF  C66 1.2pF  C67 1.2pF  C68 1.2pF  C69 1.2pF  C70 1.2pF  C71 1.2pF  C72 1.2pF  C73 1.2pF  C74 1.2pF  C75 1.2pF  C76 1.2pF  C77 1.2p,B0 temperature value.,0.10918749,0.10918749,0.10130125,0.10130125
nRF52833,What is the bit_width of CH24 field from CHG[0] register from PPI peripheral for nrf52833 microcontroller?,1,12,16,12,16,0.58160675,0.58160675,0.4854614,0.4854614
nRF52833,What is the bit_width of ENDRX field from INTENSET register from SPIM2 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the bit_width of COMPARE3 field from EVTENCLR register from RTC2 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the description of INTENCLR register from PWM0 peripheral for nrf52833 microcontroller?,Disable interrupt,PWM0 Interrupt Enable Clear Register,PWM0 Interrupt Enable Clear Register,PWM0 Interrupt Enable Clear Register,PWM0 Interrupt Enable Clear Register,0.526133,0.526133,0.526133,0.526133
nRF52833,What is the bit_offset of TRIGGERED14 field from INTEN register from EGU1 peripheral for nrf52833 microcontroller?,14,24,0x14,24,0x14,0.75106406,0.75106406,0.53017616,0.53017616
nRF52833,What is the bit_offset of ENDRX field from INTENSET register from SPIM0 peripheral for nrf52833 microcontroller?,4,0x518,21,0x518,21,0.33545697,0.33545697,0.5079697,0.5079697
nRF52833,What is the description of EVENTS_COMPARE[4] register from TIMER1 peripheral for nrf52833 microcontroller?,Description collection: Compare event on CC[n] match,CC Channel 4 Compare Event Active Level.,CC Channel 4 Compare Event Source.,CC Channel 4 Compare Event Active Level.,CC Channel 4 Compare Event Source.,0.5044863,0.5044863,0.5511813,0.5511813
nRF52833,What is the description of EVENTS_FIELDDETECTED register from NFCT peripheral for nrf52833 microcontroller?,Remote NFC field detected,Field detected.,Field detected,Field detected.,Field detected,0.45909405,0.45909405,0.5159919,0.5159919
nRF52833,What is the bit_width of CH30 field from CHG[3] register from PPI peripheral for nrf52833 microcontroller?,1,12,1,12,1,0.58160675,0.58160675,1.0,1.0
nRF52833,What is the address_offset of CC[0] register from RTC0 peripheral for nrf52833 microcontroller?,0x540,0x4001 1000,0x40000000,0x4001 1000,0x40000000,0.7466439,0.7466439,0.76288563,0.76288563
nRF52833,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[10] register from EGU5 peripheral for nrf52833 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 10 for triggering the corresponding TRIGGERED[10] event,Trigger 10 for triggering the corresponding TRIGGERED[10] event,Trigger 10 for triggering the corresponding TRIGGERED[10] event,Trigger 10 for triggering the corresponding TRIGGERED[10] event,0.7164858,0.7164858,0.7164858,0.7164858
nRF52833,What is the description of REGION0WA field from INTENCLR register from MWU peripheral for nrf52833 microcontroller?,Write '1' to disable interrupt for event REGION0WA,Region 0 Write Access Enable Interrupt Clear Register,RAM Region 0 Write Access Enable,Region 0 Write Access Enable Interrupt Clear Register,RAM Region 0 Write Access Enable,0.6298659,0.6298659,0.3136907,0.3136907
nRF52833,What is the bit_offset of TRIGGERED10 field from INTENCLR register from EGU5 peripheral for nrf52833 microcontroller?,10,10,20,10,20,1.0,1.0,0.67962354,0.67962354
nRF52833,What is the description of EVENTS_COMPARE[2] register from TIMER0 peripheral for nrf52833 microcontroller?,Description collection: Compare event on CC[n] match,CC Channel 2 Compare Event Active Level.,CC Channel 2 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel,CC Channel 2 Compare Event Active Level.,CC Channel 2 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel 0 Compare Event Source Description CC Channel 1 Compare Event Source Description CC Channel 2 Compare Event Source Description CC Channel 3 Compare Event Source Description CC Channel 4 Compare Event Source Description CC Channel 5 Compare Event Source Description CC Channel,0.5204483,0.5204483,0.45473963,0.45473963
nRF52833,What is the bit_width of ERROR field from INTENSET register from NFCT peripheral for nrf52833 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52833,What is the size of TASKS_TRIGGER[14] register from EGU3 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,List all the fields of EVENTS_TRIGGERED[12] register from EGU1 peripheral for nrf52833 microcontroller.,EVENTS_TRIGGERED,"EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER","TRIGGERED, PORT, PIN, PEN, NEXT, ACTIVE, READY, STALLREQ, STARTEPIN, STARTEN, EPIN, EPOUT, ELOC, EREMOTE, EDATAV, EPMIS, EPMIST, EDEVMISS, EAMBER, EAMBERCLR, EAMBERSET, EAMBERTOG, EAMBERTOGCLR, EAMBERTOGSET, EAMBERTOGTOG, EAMBERTOGTOGCLR, EAMBERTOGTOGSET, EAMBERTOGTOGTOG, EAMBERTOGTOGTOGCLR, EAMBERTOGTOGTOGSET, EAMBERTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTO","EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER","TRIGGERED, PORT, PIN, PEN, NEXT, ACTIVE, READY, STALLREQ, STARTEPIN, STARTEN, EPIN, EPOUT, ELOC, EREMOTE, EDATAV, EPMIS, EPMIST, EDEVMISS, EAMBER, EAMBERCLR, EAMBERSET, EAMBERTOG, EAMBERTOGCLR, EAMBERTOGSET, EAMBERTOGTOG, EAMBERTOGTOGCLR, EAMBERTOGTOGSET, EAMBERTOGTOGTOG, EAMBERTOGTOGTOGCLR, EAMBERTOGTOGTOGSET, EAMBERTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGSET, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGTOG, EAMBERTOGTOGTOGTOGTOGTOGTOGTOGTOGCLR, EAMBERTOGTOGTOGTOGTOGTO",0.44004145,0.44004145,0.3397928,0.3397928
nRF52833,What is the bit_offset of EVENTS_LOOPSDONE field from EVENTS_LOOPSDONE register from PWM3 peripheral for nrf52833 microcontroller?,0,0x100,0x100,0x100,0x100,0.63574564,0.63574564,0.63574564,0.63574564
nRF52833,What is the description of EVENTS_TRIGGERED[8] register from EGU1 peripheral for nrf52833 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,0x018,TRIGGERED[8] event,0x018,TRIGGERED[8] event,0.121600285,0.121600285,0.4799317,0.4799317
nRF52833,What is the bit_offset of COMPARE2 field from INTENSET register from TIMER2 peripheral for nrf52833 microcontroller?,18,0x144,0x144,0x144,0x144,0.30228275,0.30228275,0.30228275,0.30228275
nRF52833,What is the bit_width of CTS field from INTENSET register from UART0 peripheral for nrf52833 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52833,What is the bit_width of EVENTS_TXPTRUPD field from EVENTS_TXPTRUPD register from I2S peripheral for nrf52833 microcontroller?,1,32,10,32,10,0.49268645,0.49268645,0.61559385,0.61559385
nRF52833,What is the bit_width of PORT field from PSELRESET[1] register from UICR peripheral for nrf52833 microcontroller?,1,16,32,16,32,0.4854614,0.4854614,0.49268645,0.49268645
nRF52833,What is the description of PIN18 field from DIRSET register from P0 peripheral for nrf52833 microcontroller?,Set as output pin 18,PIN18 Pin State Set,"PIN18 Output Enable Set Register, PORT, PIN, Field, Bit, Address, Description, 0x10000000, PIN18, PIN18 Output Enable Set, 0x10000001, PIN18 Output Enable Clear Register, 0x10000004, PIN18 Output Enable Read Register, 0x10000008, PIN18 Output Enable Read-Modify-Write Register, 0x1000000c, PIN18 Output Enable Read-Modify-Write Bit Field, 0x1000000d, PIN18 Output Enable Read-Modify-Write Bit, 0x1000000e, PIN18 Output Enable Read-Modify-Write Bit Value, 0x1000000f, PIN18 Output Enable Read-Modify-Write Bit Mask, 0x10000010, PIN18 Output Enable Read-Modify-Write Bit Value Next, 0x10000011, PIN18 Output Enable Read-Modify-Write Bit Mask Next, 0x10000012, PIN18 Output Enable Read-Modify-Write Bit Value Next Next, 0x10000013, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next, 0x10000014, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next, 0x10000015, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next, 0x10000016, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next, 0x10000017, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next, 0x10000018, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x10000019, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x1000001a, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x1000001b, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x1000001c, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x1000001d, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x1000001e, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x1000001f, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x10000020, PIN18 Output Enable",PIN18 Pin State Set,"PIN18 Output Enable Set Register, PORT, PIN, Field, Bit, Address, Description, 0x10000000, PIN18, PIN18 Output Enable Set, 0x10000001, PIN18 Output Enable Clear Register, 0x10000004, PIN18 Output Enable Read Register, 0x10000008, PIN18 Output Enable Read-Modify-Write Register, 0x1000000c, PIN18 Output Enable Read-Modify-Write Bit Field, 0x1000000d, PIN18 Output Enable Read-Modify-Write Bit, 0x1000000e, PIN18 Output Enable Read-Modify-Write Bit Value, 0x1000000f, PIN18 Output Enable Read-Modify-Write Bit Mask, 0x10000010, PIN18 Output Enable Read-Modify-Write Bit Value Next, 0x10000011, PIN18 Output Enable Read-Modify-Write Bit Mask Next, 0x10000012, PIN18 Output Enable Read-Modify-Write Bit Value Next Next, 0x10000013, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next, 0x10000014, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next, 0x10000015, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next, 0x10000016, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next, 0x10000017, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next, 0x10000018, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x10000019, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x1000001a, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x1000001b, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x1000001c, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x1000001d, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x1000001e, PIN18 Output Enable Read-Modify-Write Bit Value Next Next Next Next Next, 0x1000001f, PIN18 Output Enable Read-Modify-Write Bit Mask Next Next Next Next Next, 0x10000020, PIN18 Output Enable",0.6333194,0.6333194,0.38730282,0.38730282
nRF52833,What is the address_offset of SHORTS register from RADIO peripheral for nrf52833 microcontroller?,0x200,0x20000000,0x10000000,0x20000000,0x10000000,0.8838789,0.8838789,0.754119,0.754119
nRF52833,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[6] register from EGU2 peripheral for nrf52833 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,Trigger 6 for mggering the corresponding TRIGGERED[6] event,TRIGGERED[6] event generated by triggering the corresponding TRIGGERED[6] task,Trigger 6 for mggering the corresponding TRIGGERED[6] event,TRIGGERED[6] event generated by triggering the corresponding TRIGGERED[6] task,0.58488023,0.58488023,0.73611426,0.73611426
nRF52833,List all the fields of EVENTS_ENDTX register from UARTE0 peripheral for nrf52833 microcontroller.,EVENTS_ENDTX,"EVENTS_ENDTX, EVENTS_ENDEPOUT0, EVENTS_ENDEPOUT1, EVENTS_ENDEPOUT2, EVENTS_ENDEPOUT3, EVENTS_ENDEPOUT4, EVENTS_ENDEPOUT5, EVENTS_ENDEPOUT6, EVENTS_ENDEPOUT7, EVENTS_ENDISOOUT, EVENTS_SOF, EVENTS_USBEVENT, EVENTS_EPDATA, EVENTS_EPDATAEMPTY, EVENTS_EPOSETUP, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RX","EVENTS_ENDTX, PORT, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, TASKS_STARTTX, TASKS_CSTARTTX, TASKS_NSTARTTX, EVENTS_STOPPED, EVENTS_TXSTOPPED, EVENTS_TXUART, EVENTS_TXDRDY, EVENTS_TXTOUT, EVENTS_TXCDRDY, EVENTS_RXDATAV, EVENTS_RXTOUT, EVENTS_RXDRDY, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_TXPACKETS, EVENTS_TXPACKETS, EVENTS_ERROR, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_TXSTOP, EVENTS_TXNEXT, EVENTS_CTS, EVENTS_CTS, EVENTS_RTS, EVENTS_RTS, EVENTS_RXDRV, EVENTS_RXDRV, EVENTS_TXDRV, EVENTS_TXDRV, EVENTS_TXINV, EVENTS_TXINV, EVENTS_RXINV, EVENTS_RXINV, EVENTS_TXIDLE, EVENTS_TXIDLE, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_","EVENTS_ENDTX, EVENTS_ENDEPOUT0, EVENTS_ENDEPOUT1, EVENTS_ENDEPOUT2, EVENTS_ENDEPOUT3, EVENTS_ENDEPOUT4, EVENTS_ENDEPOUT5, EVENTS_ENDEPOUT6, EVENTS_ENDEPOUT7, EVENTS_ENDISOOUT, EVENTS_SOF, EVENTS_USBEVENT, EVENTS_EPDATA, EVENTS_EPDATAEMPTY, EVENTS_EPOSETUP, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RXIDLE, EVENTS_ERROR, EVENTS_RXDREADY, EVENTS_TXDREADY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXTO, EVENTS_TXUDBFULL, EVENTS_TXIDLE, EVENTS_RX","EVENTS_ENDTX, PORT, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, TASKS_STARTTX, TASKS_CSTARTTX, TASKS_NSTARTTX, EVENTS_STOPPED, EVENTS_TXSTOPPED, EVENTS_TXUART, EVENTS_TXDRDY, EVENTS_TXTOUT, EVENTS_TXCDRDY, EVENTS_RXDATAV, EVENTS_RXTOUT, EVENTS_RXDRDY, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_TXPACKETS, EVENTS_TXPACKETS, EVENTS_ERROR, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_TXSTOP, EVENTS_TXNEXT, EVENTS_CTS, EVENTS_CTS, EVENTS_RTS, EVENTS_RTS, EVENTS_RXDRV, EVENTS_RXDRV, EVENTS_TXDRV, EVENTS_TXDRV, EVENTS_TXINV, EVENTS_TXINV, EVENTS_RXINV, EVENTS_RXINV, EVENTS_TXIDLE, EVENTS_TXIDLE, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_TXFULL, EVENTS_",0.55620253,0.55620253,0.45221746,0.45221746
nRF52833,What is the bit_width of TXSTOPPED field from INTENCLR register from UARTE1 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the bit_offset of RESOLVED field from INTENCLR register from AAR peripheral for nrf52833 microcontroller?,1,0x514,22,0x514,22,0.39901087,0.39901087,0.44852442,0.44852442
nRF52833,What is the size of TASKS_CLEAR register from TIMER2 peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the bit_offset of PIN24 field from DIRCLR register from P0 peripheral for nrf52833 microcontroller?,24,24,24,24,24,0.99999994,0.99999994,0.99999994,0.99999994
nRF52833,What is the bit_offset of CH0 field from CHENSET register from PPI peripheral for nrf52833 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
nRF52833,List all the fields of EVENTS_STOPPED register from SAADC peripheral for nrf52833 microcontroller.,EVENTS_STOPPED,"ID, A, Z, VUTSRQPONMLK, HGFEDCBA, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000",0x00000000 ID ACCESSEDISABLED I1I EVENTS_STOPPED NOTGENERATED GENERATED 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"ID, A, Z, VUTSRQPONMLK, HGFEDCBA, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000000000000000, D0000000000000000000",0x00000000 ID ACCESSEDISABLED I1I EVENTS_STOPPED NOTGENERATED GENERATED 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.12770191,0.12770191,0.3061368,0.3061368
nRF52833,What is the description of TRIGGERED6 field from INTENSET register from EGU3 peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[6],1.0µF  Optional  C13  12pF  C14  X2  32.768kHz  DEC1  C4  100nF  VDD_nRF  C10  1.0µF  9  A  8  A  6  _  4  C  E  D  6  A  7  A  7  N  I  A  /  1  3  .  0  P  6  B  6  N  I  A  /  0  3  .  0  P  5  B  5  N  I  A  /  9  2  .  0  P  4  N  I  A  /  8  2  .  0  P  0  N  I  A  /  2  0  .  0  P  1  N  I  A  /  3  0  .  0  P  9  1  .  0  P  3  0  .  1  P  4  C  0  N  I  A  /  2  0  .  0  P  5  C  3  0  .  1  P  4  B  5  0  .  1  P  3  A  3  B  VDD_nRF  C9  100nF  C2  12pF  X1  32MHz C1  12pF  12pF  VDD_nRF  C5  4.7µF  P0.00/XL1  P0.01/XL2  P0.26  P0.27  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  P0.08  P1.08  P1.09  P0.11  P0.12  B9  B8  B7  C9  C8  D8  D9  E9  E8  E7  F9  F8  G8  H6  G9  H9  J8  D  D  V  C  C  D  DEC1  P0.00/XL1  P0.01/XL2  P0.26  P0.27  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  P0.08  P1.08  P1.09  P0.11  P0.12  VDD  VDDH  DECUSB  S  U  B  V  0  2  .  0  P  5  N  I  A  /  1  3  .  0  P  4  1  .  0  P  6  N  I  A  /  0  3  .  0  P  5  N  I  A  /  9  2  .  0  P  4  N  I  A  /  8  2  .  0  P  0  N  I  A  /  2  0  .  0  P  1  N  I  A  /  3  0,0x308,1.0µF  Optional  C13  12pF  C14  X2  32.768kHz  DEC1  C4  100nF  VDD_nRF  C10  1.0µF  9  A  8  A  6  _  4  C  E  D  6  A  7  A  7  N  I  A  /  1  3  .  0  P  6  B  6  N  I  A  /  0  3  .  0  P  5  B  5  N  I  A  /  9  2  .  0  P  4  N  I  A  /  8  2  .  0  P  0  N  I  A  /  2  0  .  0  P  1  N  I  A  /  3  0  .  0  P  9  1  .  0  P  3  0  .  1  P  4  C  0  N  I  A  /  2  0  .  0  P  5  C  3  0  .  1  P  4  B  5  0  .  1  P  3  A  3  B  VDD_nRF  C9  100nF  C2  12pF  X1  32MHz C1  12pF  12pF  VDD_nRF  C5  4.7µF  P0.00/XL1  P0.01/XL2  P0.26  P0.27  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  P0.08  P1.08  P1.09  P0.11  P0.12  B9  B8  B7  C9  C8  D8  D9  E9  E8  E7  F9  F8  G8  H6  G9  H9  J8  D  D  V  C  C  D  DEC1  P0.00/XL1  P0.01/XL2  P0.26  P0.27  P0.04/AIN2  P0.05/AIN3  P0.06  P0.07  P0.08  P1.08  P1.09  P0.11  P0.12  VDD  VDDH  DECUSB  S  U  B  V  0  2  .  0  P  5  N  I  A  /  1  3  .  0  P  4  1  .  0  P  6  N  I  A  /  0  3  .  0  P  5  N  I  A  /  9  2  .  0  P  4  N  I  A  /  8  2  .  0  P  0  N  I  A  /  2  0  .  0  P  1  N  I  A  /  3  0,0x308,0.026374409,0.026374409,0.11955121,0.11955121
nRF52833,What is the size of PIN_CNF[24] register from P1 peripheral for nrf52833 microcontroller?,None,16,32,16,32,0.4124743,0.4124743,0.43902802,0.43902802
nRF52833,List all the fields of TASKS_TRIGGER[14] register from EGU2 peripheral for nrf52833 microcontroller.,TASKS_TRIGGER,"0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,",TASKS_TRIGGER[14] Trigger 14 for triggering the corresponding TR\GGERED[14] event TASKS_TRIGGER[15] 0x03C Trigger 15 for triggering the corresponding TRIGGERED[15] event EVENTS_TRIGGERED[0] 0x100 Event number 0 generated by triggering the corresponding TRIGGERW] task EVENTS_TRIGGERED[1] 0x104 Event number 1 generated by triggering the corresponding TRIGGER[1](ask EVENTS_TRIGGERED[2] 0x108 Event number 2 generated by triggering the corresponding TRIGGER[Z] task EVENTS_TRIGGERED[3] 0x10C Event number 3 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[4] 0x110 Event number 4 generated by triggering the corresponding TRIGGERM] task EVENTS_TRIGGERED[S] 0x114 Event number 5 generated by triggering the corresponding TRIGGERlS] (ask EVENTS_TRIGGERED[6] 0x118 Event number a generated by triggering the corresponding magma] task EVENTS_TRIGGERED[7] 0x11c Event number 7 generated by triggering the corresponding TRIGGERW] (ask,"0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,",TASKS_TRIGGER[14] Trigger 14 for triggering the corresponding TR\GGERED[14] event TASKS_TRIGGER[15] 0x03C Trigger 15 for triggering the corresponding TRIGGERED[15] event EVENTS_TRIGGERED[0] 0x100 Event number 0 generated by triggering the corresponding TRIGGERW] task EVENTS_TRIGGERED[1] 0x104 Event number 1 generated by triggering the corresponding TRIGGER[1](ask EVENTS_TRIGGERED[2] 0x108 Event number 2 generated by triggering the corresponding TRIGGER[Z] task EVENTS_TRIGGERED[3] 0x10C Event number 3 generated by triggering the corresponding TRIGGERB] (ask EVENTS_TRIGGERED[4] 0x110 Event number 4 generated by triggering the corresponding TRIGGERM] task EVENTS_TRIGGERED[S] 0x114 Event number 5 generated by triggering the corresponding TRIGGERlS] (ask EVENTS_TRIGGERED[6] 0x118 Event number a generated by triggering the corresponding magma] task EVENTS_TRIGGERED[7] 0x11c Event number 7 generated by triggering the corresponding TRIGGERW] (ask,0.073266044,0.073266044,0.5335766,0.5335766
nRF52833,What is the size of TASKS_START register from TIMER4 peripheral for nrf52833 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52833,What is the base address of TWIM1 peripheral for nrf52833 microcontroller?,0x40004000,0x40004000,0x40004000,0x40004000,0x40004000,1.0,1.0,1.0,1.0
nRF52833,What is the bit_width of TXSTARTED field from INTEN register from UARTE0 peripheral for nrf52833 microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0
nRF52833,What is the description of DOWN field from INTENSET register from LPCOMP peripheral for nrf52833 microcontroller?,Write '1' to enable interrupt for event DOWN,"12-bit, 200 ksps ADC – 8 configurable channels with programmable gain",Down Interrupt Enable,"12-bit, 200 ksps ADC – 8 configurable channels with programmable gain",Down Interrupt Enable,0.01637648,0.01637648,0.6914003,0.6914003
nRF52833,What is the bit_width of EVENTS_ENDTX field from EVENTS_ENDTX register from NFCT peripheral for nrf52833 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52833,What is the bit_width of TRIGGERED10 field from INTEN register from EGU4 peripheral for nrf52833 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
nRF52833,What is the bit_offset of TXSTOPPED field from INTEN register from UARTE1 peripheral for nrf52833 microcontroller?,22,25,25,25,25,0.72854793,0.72854793,0.72854793,0.72854793
nRF52833,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[9] register from EGU0 peripheral for nrf52833 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52833,What is the bit_width of EVENTS_RXDRDY field from EVENTS_RXDRDY register from UART0 peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52833,What is the size of SENSRES register from NFCT peripheral for nrf52833 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52833,What is the address_offset of ADDRESS[0] register from TWIS1 peripheral for nrf52833 microcontroller?,0x588,0x588,0x588,0x588,0x588,1.0,1.0,1.0,1.0
nRF52833,What is the size of PIN_CNF[19] register from P1 peripheral for nrf52833 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52833,What is the address_offset of PIN_CNF[21] register from P1 peripheral for nrf52833 microcontroller?,0x754,0x518,0x700,0x518,0x700,0.6301959,0.6301959,0.74592006,0.74592006
nRF52833,What is the description of CH1 field from CHG[3] register from PPI peripheral for nrf52833 microcontroller?,Include or exclude channel 1,Channel 1 PPI Channel Enable Field Description 0 Disable 1 Enable 2 Set Event on Channel 0 Trigger 3 Set Event on Channel 1 Trigger 4 Set Event on Channel 0 Trigger 5 Set Event on Channel 1 Trigger 5 Set Event on Channel 0 Trigger 6 Set Event on Channel 1 Trigger 6 Set Event on Channel 0 Trigger 7 Set Event on Channel 1 Trigger 7 Set Event on Channel 0 Trigger 8 Set Event on Channel 1 Trigger 8 Set Event on Channel 0 Trigger 9 Set Event on Channel 1 Trigger 9 Set Event on Channel 0 Trigger 10 Set Event on Channel 1 Trigger 10 Set Event on Channel 0 Trigger 11 Set Event on Channel 1 Trigger 11 Set Event on Channel 0 Trigger 12 Set Event on Channel 1 Trigger 12 Set Event on Channel 0 Trigger 13 Set Event on Channel 1 Trigger 13 Set Event on Channel 0 Trigger 14 Set Event on Channel 1 Trigger 14 Set Event on Channel 0 Trigger 15 Set Event on Channel 1 Trigger 15 Set Event on Channel 0 Trigger 16 Set Event on Channel 1 Trigger 16 Set Event on Channel 0 Trigger 17 Set Event on Channel 1 Trigger 17 Set Event on Channel 0 Trigger 18 Set Event on Channel 1 Trigger 18 Set Event on Channel 0 Trigger 19 Set Event on Channel 1 Trigger 19 Set Event on Channel 0 Trigger 20 Set Event on Channel 1 Trigger 20 Set Event on Channel 0 Trigger 21 Set Event on Channel 1 Trigger 21 Set Event on Channel 0 Trigger 22 Set Event on Channel 1 Trigger 22 Set Event on Channel 0 Trigger 23 Set Event on Channel 1 Trigger 23 Set Event on Channel 0 Trigger 24 Set Event on Channel 1 Trigger 24 Set Event on Channel 0 Trigger 25 Set Event on Channel 1 Trigger 25 Set Event on Channel 0 Trigger 26 Set Event on Channel 1 Trigger 26 Set Event on Channel 0 Trigger 27 Set Event on Channel 1 Trigger 27 Set Event on Channel 0 Trigger 28 Set Event on Channel 1 Trigger 28 Set Event on Channel 0 Trigger 29 Set Event on Channel 1 Trigger 29 Set Event on Channel 0 Trigger 30 Set Event on Channel 1 Trigger 30 Set Event on Channel 0 Trigger 31 Set Event on Channel 1 Trigger 31 Set Event on Channel 0 Trigger 32 Set Event on Channel 1 Trigger 32 Set Event on Channel 0 Trigger 33 Set Event on Channel 1 Trigger 33 Set Event on Channel 0 Trigger 34 Set Event on Channel 1 Trigger 34 Set Event on Channel 0 Trigger 35 Set Event on Channel 1 Trigger 35 Set Event on Channel 0 Trigger 36 Set Event on Channel 1 Trigger 36 Set Event on Channel 0 Trigger 37 Set Event on Channel 1 Trigger 37 Set Event on Channel 0 Trigger 38 Set,PPI Channel 1 Selector Pin Number,Channel 1 PPI Channel Enable Field Description 0 Disable 1 Enable 2 Set Event on Channel 0 Trigger 3 Set Event on Channel 1 Trigger 4 Set Event on Channel 0 Trigger 5 Set Event on Channel 1 Trigger 5 Set Event on Channel 0 Trigger 6 Set Event on Channel 1 Trigger 6 Set Event on Channel 0 Trigger 7 Set Event on Channel 1 Trigger 7 Set Event on Channel 0 Trigger 8 Set Event on Channel 1 Trigger 8 Set Event on Channel 0 Trigger 9 Set Event on Channel 1 Trigger 9 Set Event on Channel 0 Trigger 10 Set Event on Channel 1 Trigger 10 Set Event on Channel 0 Trigger 11 Set Event on Channel 1 Trigger 11 Set Event on Channel 0 Trigger 12 Set Event on Channel 1 Trigger 12 Set Event on Channel 0 Trigger 13 Set Event on Channel 1 Trigger 13 Set Event on Channel 0 Trigger 14 Set Event on Channel 1 Trigger 14 Set Event on Channel 0 Trigger 15 Set Event on Channel 1 Trigger 15 Set Event on Channel 0 Trigger 16 Set Event on Channel 1 Trigger 16 Set Event on Channel 0 Trigger 17 Set Event on Channel 1 Trigger 17 Set Event on Channel 0 Trigger 18 Set Event on Channel 1 Trigger 18 Set Event on Channel 0 Trigger 19 Set Event on Channel 1 Trigger 19 Set Event on Channel 0 Trigger 20 Set Event on Channel 1 Trigger 20 Set Event on Channel 0 Trigger 21 Set Event on Channel 1 Trigger 21 Set Event on Channel 0 Trigger 22 Set Event on Channel 1 Trigger 22 Set Event on Channel 0 Trigger 23 Set Event on Channel 1 Trigger 23 Set Event on Channel 0 Trigger 24 Set Event on Channel 1 Trigger 24 Set Event on Channel 0 Trigger 25 Set Event on Channel 1 Trigger 25 Set Event on Channel 0 Trigger 26 Set Event on Channel 1 Trigger 26 Set Event on Channel 0 Trigger 27 Set Event on Channel 1 Trigger 27 Set Event on Channel 0 Trigger 28 Set Event on Channel 1 Trigger 28 Set Event on Channel 0 Trigger 29 Set Event on Channel 1 Trigger 29 Set Event on Channel 0 Trigger 30 Set Event on Channel 1 Trigger 30 Set Event on Channel 0 Trigger 31 Set Event on Channel 1 Trigger 31 Set Event on Channel 0 Trigger 32 Set Event on Channel 1 Trigger 32 Set Event on Channel 0 Trigger 33 Set Event on Channel 1 Trigger 33 Set Event on Channel 0 Trigger 34 Set Event on Channel 1 Trigger 34 Set Event on Channel 0 Trigger 35 Set Event on Channel 1 Trigger 35 Set Event on Channel 0 Trigger 36 Set Event on Channel 1 Trigger 36 Set Event on Channel 0 Trigger 37 Set Event on Channel 1 Trigger 37 Set Event on Channel 0 Trigger 38 Set,PPI Channel 1 Selector Pin Number,0.23506393,0.23506393,0.27918768,0.27918768
nRF52833,What is the description of TASKS_STARTEPOUT field from TASKS_STARTEPOUT[3] register from USBD peripheral for nrf52833 microcontroller?,"Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT registers values, and enables endpoint n to respond to traffic from host",Starts OUT data stage on endpoint n (n != 0),Allows OUT data stage on control endpoint 3 (0 respond to traffic from host),Starts OUT data stage on endpoint n (n != 0),Allows OUT data stage on control endpoint 3 (0 respond to traffic from host),0.3700211,0.3700211,0.566248,0.566248
nRF52833,What is the bit_width of LASTTX_STARTRX field from SHORTS register from TWIM0 peripheral for nrf52833 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52833,What is the description of CC field from CC[3] register from TIMER4 peripheral for nrf52833 microcontroller?,Capture/Compare value,"CC Channel 3 Value, Accessible from RAM Only, PPI EVENTS, SUPDrv READY, or COMP EVENTS.","CC Channel 3 Value, 32 bit wide, [/INST] 0x00000000","CC Channel 3 Value, Accessible from RAM Only, PPI EVENTS, SUPDrv READY, or COMP EVENTS.","CC Channel 3 Value, 32 bit wide, [/INST] 0x00000000",0.1444841,0.1444841,0.08766414,0.08766414
nRF52833,What is the size of CC[4] register from TIMER3 peripheral for nrf52833 microcontroller?,None,0x40,32,0x40,32,0.3498407,0.3498407,0.43902802,0.43902802
nRF52833,What is the bit_width of CH7 field from CHG[3] register from PPI peripheral for nrf52833 microcontroller?,1,12,16,12,16,0.58160675,0.58160675,0.4854614,0.4854614
nRF52833,What is the bit_width of USBRESET field from INTENCLR register from USBD peripheral for nrf52833 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
