Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 512                                    |
| Number of User Hierarchies                              | 32                                     |
| Sequential Cell Count                                   | 128                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 128                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 67 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'BoothMultiplierHelper_0'
  Processing 'BoothMultiplier'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'BoothMultiplier' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'BoothMultiplierHelper_1_DW01_sub_0'
  Processing 'BoothMultiplierHelper_1_DW01_add_0'
  Processing 'BoothMultiplierHelper_2_DW01_sub_0_DW01_sub_1'
  Processing 'BoothMultiplierHelper_2_DW01_add_0_DW01_add_1'
  Processing 'BoothMultiplierHelper_3_DW01_sub_0_DW01_sub_2'
  Processing 'BoothMultiplierHelper_3_DW01_add_0_DW01_add_2'
  Processing 'BoothMultiplierHelper_4_DW01_sub_0_DW01_sub_3'
  Processing 'BoothMultiplierHelper_4_DW01_add_0_DW01_add_3'
  Processing 'BoothMultiplierHelper_5_DW01_sub_0_DW01_sub_4'
  Processing 'BoothMultiplierHelper_5_DW01_add_0_DW01_add_4'
  Processing 'BoothMultiplierHelper_6_DW01_sub_0_DW01_sub_5'
  Processing 'BoothMultiplierHelper_6_DW01_add_0_DW01_add_5'
  Processing 'BoothMultiplierHelper_7_DW01_sub_0_DW01_sub_6'
  Processing 'BoothMultiplierHelper_7_DW01_add_0_DW01_add_6'
  Processing 'BoothMultiplierHelper_8_DW01_sub_0_DW01_sub_7'
  Processing 'BoothMultiplierHelper_8_DW01_add_0_DW01_add_7'
  Processing 'BoothMultiplierHelper_9_DW01_sub_0_DW01_sub_8'
  Processing 'BoothMultiplierHelper_9_DW01_add_0_DW01_add_8'
  Processing 'BoothMultiplierHelper_10_DW01_sub_0_DW01_sub_9'
  Processing 'BoothMultiplierHelper_10_DW01_add_0_DW01_add_9'
  Processing 'BoothMultiplierHelper_11_DW01_sub_0_DW01_sub_10'
  Processing 'BoothMultiplierHelper_11_DW01_add_0_DW01_add_10'
  Processing 'BoothMultiplierHelper_12_DW01_sub_0_DW01_sub_11'
  Processing 'BoothMultiplierHelper_12_DW01_add_0_DW01_add_11'
  Processing 'BoothMultiplierHelper_13_DW01_sub_0_DW01_sub_12'
  Processing 'BoothMultiplierHelper_13_DW01_add_0_DW01_add_12'
  Processing 'BoothMultiplierHelper_14_DW01_sub_0_DW01_sub_13'
  Processing 'BoothMultiplierHelper_14_DW01_add_0_DW01_add_13'
  Processing 'BoothMultiplierHelper_15_DW01_sub_0_DW01_sub_14'
  Processing 'BoothMultiplierHelper_15_DW01_add_0_DW01_add_14'
  Processing 'BoothMultiplierHelper_16_DW01_sub_0_DW01_sub_15'
  Processing 'BoothMultiplierHelper_16_DW01_add_0_DW01_add_15'
  Processing 'BoothMultiplierHelper_17_DW01_sub_0_DW01_sub_16'
  Processing 'BoothMultiplierHelper_17_DW01_add_0_DW01_add_16'
  Processing 'BoothMultiplierHelper_18_DW01_sub_0_DW01_sub_17'
  Processing 'BoothMultiplierHelper_18_DW01_add_0_DW01_add_17'
  Processing 'BoothMultiplierHelper_19_DW01_sub_0_DW01_sub_18'
  Processing 'BoothMultiplierHelper_19_DW01_add_0_DW01_add_18'
  Processing 'BoothMultiplierHelper_20_DW01_sub_0_DW01_sub_19'
  Processing 'BoothMultiplierHelper_20_DW01_add_0_DW01_add_19'
  Processing 'BoothMultiplierHelper_21_DW01_sub_0_DW01_sub_20'
  Processing 'BoothMultiplierHelper_21_DW01_add_0_DW01_add_20'
  Processing 'BoothMultiplierHelper_22_DW01_sub_0_DW01_sub_21'
  Processing 'BoothMultiplierHelper_22_DW01_add_0_DW01_add_21'
  Processing 'BoothMultiplierHelper_23_DW01_sub_0_DW01_sub_22'
  Processing 'BoothMultiplierHelper_23_DW01_add_0_DW01_add_22'
  Processing 'BoothMultiplierHelper_24_DW01_sub_0_DW01_sub_23'
  Processing 'BoothMultiplierHelper_24_DW01_add_0_DW01_add_23'
  Processing 'BoothMultiplierHelper_25_DW01_sub_0_DW01_sub_24'
  Processing 'BoothMultiplierHelper_25_DW01_add_0_DW01_add_24'
  Processing 'BoothMultiplierHelper_26_DW01_sub_0_DW01_sub_25'
  Processing 'BoothMultiplierHelper_26_DW01_add_0_DW01_add_25'
  Processing 'BoothMultiplierHelper_27_DW01_sub_0_DW01_sub_26'
  Processing 'BoothMultiplierHelper_27_DW01_add_0_DW01_add_26'
  Processing 'BoothMultiplierHelper_28_DW01_sub_0_DW01_sub_27'
  Processing 'BoothMultiplierHelper_28_DW01_add_0_DW01_add_27'
  Processing 'BoothMultiplierHelper_29_DW01_sub_0_DW01_sub_28'
  Processing 'BoothMultiplierHelper_29_DW01_add_0_DW01_add_28'
  Processing 'BoothMultiplierHelper_30_DW01_sub_0_DW01_sub_29'
  Processing 'BoothMultiplierHelper_30_DW01_add_0_DW01_add_29'
  Processing 'BoothMultiplierHelper_31_DW01_sub_0_DW01_sub_30'
  Processing 'BoothMultiplierHelper_31_DW01_add_0_DW01_add_30'
  Processing 'BoothMultiplierHelper_0_DW01_sub_0_DW01_sub_31'
  Processing 'BoothMultiplierHelper_0_DW01_add_0_DW01_add_31'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'BoothMultiplierHelper_31'
  Mapping 'BoothMultiplierHelper_31'
  Structuring 'BoothMultiplierHelper_30'
  Mapping 'BoothMultiplierHelper_30'
  Structuring 'BoothMultiplierHelper_29'
  Mapping 'BoothMultiplierHelper_29'
  Structuring 'BoothMultiplierHelper_28'
  Mapping 'BoothMultiplierHelper_28'
  Structuring 'BoothMultiplierHelper_27'
  Mapping 'BoothMultiplierHelper_27'
  Structuring 'BoothMultiplierHelper_26'
  Mapping 'BoothMultiplierHelper_26'
  Structuring 'BoothMultiplierHelper_25'
  Mapping 'BoothMultiplierHelper_25'
  Structuring 'BoothMultiplierHelper_24'
  Mapping 'BoothMultiplierHelper_24'
  Structuring 'BoothMultiplierHelper_23'
  Mapping 'BoothMultiplierHelper_23'
  Structuring 'BoothMultiplierHelper_22'
  Mapping 'BoothMultiplierHelper_22'
  Structuring 'BoothMultiplierHelper_21'
  Mapping 'BoothMultiplierHelper_21'
  Structuring 'BoothMultiplierHelper_20'
  Mapping 'BoothMultiplierHelper_20'
  Structuring 'BoothMultiplierHelper_19'
  Mapping 'BoothMultiplierHelper_19'
  Structuring 'BoothMultiplierHelper_18'
  Mapping 'BoothMultiplierHelper_18'
  Structuring 'BoothMultiplierHelper_17'
  Mapping 'BoothMultiplierHelper_17'
  Structuring 'BoothMultiplierHelper_16'
  Mapping 'BoothMultiplierHelper_16'
  Structuring 'BoothMultiplierHelper_15'
  Mapping 'BoothMultiplierHelper_15'
  Structuring 'BoothMultiplierHelper_14'
  Mapping 'BoothMultiplierHelper_14'
  Structuring 'BoothMultiplierHelper_13'
  Mapping 'BoothMultiplierHelper_13'
  Structuring 'BoothMultiplierHelper_12'
  Mapping 'BoothMultiplierHelper_12'
  Structuring 'BoothMultiplierHelper_11'
  Mapping 'BoothMultiplierHelper_11'
  Structuring 'BoothMultiplierHelper_10'
  Mapping 'BoothMultiplierHelper_10'
  Structuring 'BoothMultiplierHelper_9'
  Mapping 'BoothMultiplierHelper_9'
  Structuring 'BoothMultiplierHelper_8'
  Mapping 'BoothMultiplierHelper_8'
  Structuring 'BoothMultiplierHelper_7'
  Mapping 'BoothMultiplierHelper_7'
  Structuring 'BoothMultiplierHelper_6'
  Mapping 'BoothMultiplierHelper_6'
  Structuring 'BoothMultiplierHelper_5'
  Mapping 'BoothMultiplierHelper_5'
  Structuring 'BoothMultiplierHelper_4'
  Mapping 'BoothMultiplierHelper_4'
  Structuring 'BoothMultiplierHelper_3'
  Mapping 'BoothMultiplierHelper_3'
  Structuring 'BoothMultiplierHelper_2'
  Mapping 'BoothMultiplierHelper_2'
  Structuring 'BoothMultiplierHelper_1'
  Mapping 'BoothMultiplierHelper_1'
  Structuring 'BoothMultiplierHelper_0'
  Mapping 'BoothMultiplierHelper_0'
  Structuring 'BoothMultiplier'
  Mapping 'BoothMultiplier'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   88160.3      0.00       0.0   10185.7                          
    0:00:05   88160.3      0.00       0.0   10185.7                          
    0:00:05   88160.3      0.00       0.0   10185.7                          
    0:00:05   88160.3      0.00       0.0   10185.7                          
    0:00:05   88160.3      0.00       0.0   10185.7                          
    0:00:06   85666.4      0.00       0.0    7885.8                          
    0:00:06   85666.4      0.00       0.0    7885.8                          
    0:00:06   85666.4      0.00       0.0    7885.8                          
    0:00:06   85666.4      0.00       0.0    7885.8                          
    0:00:06   85666.4      0.00       0.0    7885.8                          
    0:00:06   85729.1      0.00       0.0    7503.6                          
    0:00:06   85729.1      0.00       0.0    7503.6                          
    0:00:06   85729.1      0.00       0.0    7503.6                          
    0:00:06   85729.1      0.00       0.0    7503.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   85729.1      0.00       0.0    7503.6                          
    0:00:06   85729.1      0.00       0.0    7503.6                          
    0:00:06   85729.1      0.00       0.0    7503.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   85729.1      0.00       0.0    7503.6                          
    0:00:06   86637.8      0.00       0.0     250.1 YY[30]                   
    0:00:06   86669.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   86669.1      0.00       0.0       0.0                          
    0:00:06   86669.1      0.00       0.0       0.0                          
    0:00:07   86497.7      0.00       0.0       0.0                          
    0:00:07   86298.6      0.00       0.0       0.0                          
    0:00:07   86293.1      0.00       0.0       0.0                          
    0:00:07   86287.6      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
    0:00:07   86282.0      0.00       0.0       0.0                          
Loading db file '/home/user62/Desktop/booth_mutiplier/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
