###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2732   # Number of WRITE/WRITEP commands
num_reads_done                 =       241500   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       208604   # Number of read row buffer hits
num_read_cmds                  =       241505   # Number of READ/READP commands
num_writes_done                =         2734   # Number of read requests issued
num_write_row_hits             =         1681   # Number of write row buffer hits
num_act_cmds                   =        34006   # Number of ACT commands
num_pre_cmds                   =        33979   # Number of PRE commands
num_ondemand_pres              =        15512   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8916302   # Cyles of rank active rank.0
rank_active_cycles.1           =      8514826   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1083698   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1485174   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       219913   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          651   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          208   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          219   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          471   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1079   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2449   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          579   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           26   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           49   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18596   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           37   # Write cmd latency (cycles)
write_latency[80-99]           =           63   # Write cmd latency (cycles)
write_latency[100-119]         =           82   # Write cmd latency (cycles)
write_latency[120-139]         =           53   # Write cmd latency (cycles)
write_latency[140-159]         =           58   # Write cmd latency (cycles)
write_latency[160-179]         =           66   # Write cmd latency (cycles)
write_latency[180-199]         =           43   # Write cmd latency (cycles)
write_latency[200-]            =         2320   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       136928   # Read request latency (cycles)
read_latency[40-59]            =        46365   # Read request latency (cycles)
read_latency[60-79]            =        23492   # Read request latency (cycles)
read_latency[80-99]            =         5871   # Read request latency (cycles)
read_latency[100-119]          =         4128   # Read request latency (cycles)
read_latency[120-139]          =         3337   # Read request latency (cycles)
read_latency[140-159]          =         1763   # Read request latency (cycles)
read_latency[160-179]          =         1611   # Read request latency (cycles)
read_latency[180-199]          =         1387   # Read request latency (cycles)
read_latency[200-]             =        16618   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.36381e+07   # Write energy
read_energy                    =  9.73748e+08   # Read energy
act_energy                     =  9.30404e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.20175e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.12884e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.56377e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.31325e+09   # Active standby energy rank.1
average_read_latency           =      69.0622   # Average read request latency (cycles)
average_interarrival           =      40.9433   # Average request interarrival latency (cycles)
total_energy                   =  1.38952e+10   # Total energy (pJ)
average_power                  =      1389.52   # Average power (mW)
average_bandwidth              =      2.08413   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         5533   # Number of WRITE/WRITEP commands
num_reads_done                 =       240578   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       205816   # Number of read row buffer hits
num_read_cmds                  =       240583   # Number of READ/READP commands
num_writes_done                =         5537   # Number of read requests issued
num_write_row_hits             =         4493   # Number of write row buffer hits
num_act_cmds                   =        35862   # Number of ACT commands
num_pre_cmds                   =        35841   # Number of PRE commands
num_ondemand_pres              =        18682   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8656976   # Cyles of rank active rank.0
rank_active_cycles.1           =      8646569   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1343024   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1353431   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       221861   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          678   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          177   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          220   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          458   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1042   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2464   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          587   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           32   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           53   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18550   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =           24   # Write cmd latency (cycles)
write_latency[60-79]           =           51   # Write cmd latency (cycles)
write_latency[80-99]           =          118   # Write cmd latency (cycles)
write_latency[100-119]         =          145   # Write cmd latency (cycles)
write_latency[120-139]         =          150   # Write cmd latency (cycles)
write_latency[140-159]         =          165   # Write cmd latency (cycles)
write_latency[160-179]         =          119   # Write cmd latency (cycles)
write_latency[180-199]         =          146   # Write cmd latency (cycles)
write_latency[200-]            =         4611   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135870   # Read request latency (cycles)
read_latency[40-59]            =        44347   # Read request latency (cycles)
read_latency[60-79]            =        24444   # Read request latency (cycles)
read_latency[80-99]            =         6174   # Read request latency (cycles)
read_latency[100-119]          =         4792   # Read request latency (cycles)
read_latency[120-139]          =         3782   # Read request latency (cycles)
read_latency[140-159]          =         1753   # Read request latency (cycles)
read_latency[160-179]          =         1533   # Read request latency (cycles)
read_latency[180-199]          =         1421   # Read request latency (cycles)
read_latency[200-]             =        16462   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.76207e+07   # Write energy
read_energy                    =  9.70031e+08   # Read energy
act_energy                     =  9.81184e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.44652e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.49647e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.40195e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.39546e+09   # Active standby energy rank.1
average_read_latency           =      68.3255   # Average read request latency (cycles)
average_interarrival           =      40.6302   # Average request interarrival latency (cycles)
total_energy                   =  1.38921e+10   # Total energy (pJ)
average_power                  =      1389.21   # Average power (mW)
average_bandwidth              =      2.10018   # Average bandwidth
