m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim
valtera_avalon_sc_fifo
Z1 !s110 1701211209
!i10b 1
!s100 o<4[h9[aF_<eG3j;6n1=<2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGc]jIX=<jDoMYa?b>8mol0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1701091543
8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
!i122 2
L0 21 895
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1701211209.000000
!s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
Eauk_dspip_avalon_streaming_controller_hpfir
R4
Z9 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z10 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z11 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 8
R0
Z12 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
Z13 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
l0
L41 1
VP^@UQ=3AC;J<Hd=aKGg7Q3
!s100 ORMaER9G]`b[YkFGoXo<C3
Z14 OV;C;2020.1;71
32
Z15 !s110 1701211210
!i10b 1
R6
Z16 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd|
Z17 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd|
!i113 1
R7
Z18 tExplicit 1 CvgOpt 0
Astruct
R9
R10
R11
DEx4 work 43 auk_dspip_avalon_streaming_controller_hpfir 0 22 P^@UQ=3AC;J<Hd=aKGg7Q3
!i122 8
l72
L64 25
V6DMeo7Q]X1z6C=LR4MYbm0
!s100 MWO51>Fz`WN=CIY16D1gH2
R14
32
R15
!i10b 1
R6
R16
R17
!i113 1
R7
R18
Eauk_dspip_avalon_streaming_sink_hpfir
R4
Z19 DPx9 altera_mf 20 altera_mf_components 0 22 nzTjVm?d6XSS:1EYznIP`3
Z20 DPx4 work 24 auk_dspip_math_pkg_hpfir 0 22 RBdIgTaP^M;6YOS]jSPBC1
Z21 DPx4 work 23 auk_dspip_lib_pkg_hpfir 0 22 FJEldW:B3Q72Real]dRa30
Z22 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R10
R11
!i122 9
R0
Z23 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
Z24 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
l0
L56 1
VoA:H0U2@O9T=4OCf_NLY30
!s100 0WO5KznO2MM4IEKTLL4ea1
R14
32
R15
!i10b 1
Z25 !s108 1701211210.000000
Z26 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd|
Z27 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd|
!i113 1
R7
R18
Artl
R19
R20
R21
R22
R10
R11
DEx4 work 37 auk_dspip_avalon_streaming_sink_hpfir 0 22 oA:H0U2@O9T=4OCf_NLY30
!i122 9
l164
L106 440
VU2V9bZ21e:`Ch5`3nDf_o0
!s100 aKlIFR2DezO>78LXQeZZW1
R14
32
R15
!i10b 1
R25
R26
R27
!i113 1
R7
R18
Eauk_dspip_avalon_streaming_source_hpfir
R4
R20
R19
R22
R10
R11
!i122 10
R0
Z28 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
Z29 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
l0
L70 1
VUUR?>A=XbdX:T910dREQV3
!s100 z_E>RhDjTK@iSkAe6<CzM1
R14
32
R15
!i10b 1
R25
Z30 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd|
Z31 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd|
!i113 1
R7
R18
Artl
R20
R19
R22
R10
R11
DEx4 work 39 auk_dspip_avalon_streaming_source_hpfir 0 22 UUR?>A=XbdX:T910dREQV3
!i122 10
l190
L109 358
VCU3mUfSXHo>5lf5@[H?FZ3
!s100 9_^:d_>A;JGb2ekO`XAiL1
R14
32
R15
!i10b 1
R25
R30
R31
!i113 1
R7
R18
Pauk_dspip_lib_pkg_hpfir
R20
R22
R10
R11
!i122 7
R4
R0
8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
l0
L22 1
VFJEldW:B3Q72Real]dRa30
!s100 f?>LI6^Y:?0:4C>aOS6?X2
R14
32
R1
!i10b 1
R6
!s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd|
!s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd|
!i113 1
R7
R18
Pauk_dspip_math_pkg_hpfir
R22
R10
R11
!i122 6
R4
R0
Z32 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
Z33 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
l0
L54 1
VRBdIgTaP^M;6YOS]jSPBC1
!s100 @O6TWU38[<`Y=f_oja2am1
R14
32
b1
R1
!i10b 1
R6
Z34 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd|
Z35 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd|
!i113 1
R7
R18
Bbody
R20
R22
R10
R11
!i122 6
l0
L131 1
Vd7?>VR:I@OBVXMh7;2kaS0
!s100 EDZNSThdcYV1lkL7HbnIz0
R14
32
R1
!i10b 1
R6
R34
R35
!i113 1
R7
R18
Eauk_dspip_roundsat_hpfir
R4
R22
R10
R11
!i122 5
R0
Z36 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
Z37 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
l0
L39 1
VlC[Ykkf9ol<lRb5a7VOC=1
!s100 S`Ha]KjQXV0CDDgljgCX;0
R14
32
R1
!i10b 1
R6
Z38 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd|
Z39 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd|
!i113 1
R7
R18
Abeh
R22
R10
R11
DEx4 work 24 auk_dspip_roundsat_hpfir 0 22 lC[Ykkf9ol<lRb5a7VOC=1
!i122 5
l66
L57 131
V8a;Q@@cUkY<Il5]zCIVFL0
!s100 SAz6VWg0=:KiPPFk<lih43
R14
32
R1
!i10b 1
R6
R38
R39
!i113 1
R7
R18
vcommunication
R1
!i10b 1
!s100 ]VeRIUb2FGMY@e]5E>4D>3
R2
IIh_]n0P^EOgC^aeMLcG`T0
R3
R0
w1701202902
8../communication.v
F../communication.v
!i122 0
L0 1 78
R5
r1
!s85 0
31
R6
Z40 !s107 ../sum_ram.v|../ram_test.v|../ram.v|../processed_ram.v|../output_ram.v|../filtered_ram.v|../filter_test.v|../delays_ram.v|../controller.v|../communication.v|../UART.v|../TX.v|../RX.v|../PLL.v|../LP.v|../DPRAM.v|
Z41 !s90 -reportprogress|300|../DPRAM.v|../LP.v|../PLL.v|../RX.v|../TX.v|../UART.v|../communication.v|../controller.v|../delays_ram.v|../filter_test.v|../filtered_ram.v|../output_ram.v|../processed_ram.v|../ram.v|../ram_test.v|../sum_ram.v|
!i113 1
R8
vcontroller
R1
!i10b 1
!s100 ZS=MW6MAYSNUNfWWU:R7O3
R2
I]5>TfbZl4=QK7DMWX[UnL3
R3
R0
w1701211191
8../controller.v
F../controller.v
!i122 0
L0 1 301
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
vdelays_ram
R1
!i10b 1
!s100 QjSTHN6i4GWVHKfb@`A0J3
R2
IkzPJM?mCk1K[AKJn`NCkL2
R3
R0
w1701105530
8../delays_ram.v
F../delays_ram.v
!i122 0
Z42 L0 40 78
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
vDPRAM
R1
!i10b 1
!s100 `PD<hQUSJ[_W6T3WKlz0U3
R2
IX:7=8iER40c8U4GHb7eKF2
R3
R0
w1700927436
8../DPRAM.v
F../DPRAM.v
!i122 0
R42
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
n@d@p@r@a@m
Edspba_delay
R4
Z43 DPx4 work 21 dspba_library_package 0 22 A;WRmmFf[;CL]EI:6FmQ`1
R10
R11
!i122 4
R0
Z44 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
Z45 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
l0
L18 1
VOQdXC`[A=X6M@E<Aj8G1E0
!s100 >TY9@l4a>2O5Wd_6jF4:g0
R14
32
R1
!i10b 1
R6
Z46 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd|
Z47 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd|
!i113 1
R7
R18
Adelay
R43
R10
R11
DEx4 work 11 dspba_delay 0 22 OQdXC`[A=X6M@E<Aj8G1E0
!i122 4
l37
L34 51
V>?UklRPO;M^TM6b4RKF6f3
!s100 DAfPXKZhR<Ac>Wg8zYj1H3
R14
32
R1
!i10b 1
R6
R46
R47
!i113 1
R7
R18
Pdspba_library_package
R10
R11
!i122 3
R4
R0
8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
l0
L17 1
VA;WRmmFf[;CL]EI:6FmQ`1
!s100 @e;XE0e^oAdIdzY=Rc];H3
R14
32
R1
!i10b 1
R6
!s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd|
!s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd|
!i113 1
R7
R18
Edspba_pipe
R4
R22
R10
R11
!i122 4
R0
R44
R45
l0
L343 1
VKjH@N2m^5QU95dRBfBNWD0
!s100 ko3XcgZgdPgSD;SDR?Wmi2
R14
32
R1
!i10b 1
R6
R46
R47
!i113 1
R7
R18
Artl
R22
R10
R11
DEx4 work 10 dspba_pipe 0 22 KjH@N2m^5QU95dRBfBNWD0
!i122 4
l362
L356 21
VeLz6IoG01aB1zIU8LTg:m3
!s100 =]hA3YBJaaU9dNBMla?I?2
R14
32
R1
!i10b 1
R6
R46
R47
!i113 1
R7
R18
Edspba_sync_reg
R4
R43
R22
R10
R11
!i122 4
R0
R44
R45
l0
L93 1
VCCM[7GDMb1nLe_hb?k:iK2
!s100 G`[2Ci2RQWoL`zK>2h>oj2
R14
32
R1
!i10b 1
R6
R46
R47
!i113 1
R7
R18
Async_reg
R43
R22
R10
R11
DEx4 work 14 dspba_sync_reg 0 22 CCM[7GDMb1nLe_hb?k:iK2
!i122 4
l136
L117 219
V5nTWiT8QWb^QCX9n]QVGe0
!s100 3CF6gEiK7^`H_<3Ne[inV2
R14
32
R1
!i10b 1
R6
R46
R47
!i113 1
R7
R18
vfilter_test
R15
!i10b 1
!s100 3=WOAj<c6>nLi9h?N4nSD1
R2
IU@kRS6<P:=nMNb=DUP6;63
R3
R0
w1701207355
8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
!i122 11
Z48 L0 1 42
R5
r1
!s85 0
31
R25
!s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v|
!s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v|
!i113 1
R7
R8
vfilter_test_tb
R1
!i10b 1
!s100 8B3F]=WdJK2zCj_h0Eh1R3
R2
I6T9]DT^I3fz28jIMKm0LZ1
R3
R0
w1701105617
8filter_test_tb.v
Ffilter_test_tb.v
!i122 1
L0 4 12
R5
r1
!s85 0
31
R6
!s107 filter_test_tb.v|altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|altera_avalon_sc_fifo.v|filter_test_tb.v|
!i113 1
R8
vfiltered_ram
R1
!i10b 1
!s100 k?3VYC?lIlcUMKI]mOVX^2
R2
IRHhRfNcd:mL^AKM8^bTVR0
R3
R0
w1701092052
8../filtered_ram.v
F../filtered_ram.v
!i122 0
Z49 L0 40 77
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
vLP
R1
!i10b 1
!s100 U_eJ@YEU`dZeCdRY]9?ef3
R2
I9zFN>H3I9lkeEnb@V>QOA3
R3
R0
w1701091548
8../LP.v
F../LP.v
!i122 0
L0 8 23
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
n@l@p
Elp_0002
R4
R20
R22
R21
R10
R11
!i122 12
R0
Z50 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
Z51 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
l0
L19 1
VMR<boeg1bn3abG78kiFe51
!s100 dlkQhHmk?CbdK6NSedm1:0
R14
32
R15
!i10b 1
R25
Z52 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd|
Z53 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd|
!i113 1
R7
R18
Asyn
R20
R22
R21
R10
R11
DEx4 work 7 lp_0002 0 22 MR<boeg1bn3abG78kiFe51
!i122 12
l56
L33 48
V:?96>JYAATJ;dgYYlP9Jk2
!s100 _aHVknlVUAN5FYOiOBbNS3
R14
32
R15
!i10b 1
R25
R52
R53
!i113 1
R7
R18
Elp_0002_ast
R4
R20
R21
R22
R10
R11
!i122 13
R0
Z54 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
Z55 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
l0
L9 1
VgIBhYNKXF3L:0SY<R7WDS3
!s100 5:kQ_?J;[:hN4[m@29aWW3
R14
32
R15
!i10b 1
R25
Z56 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd|
Z57 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd|
!i113 1
R7
R18
Astruct
R20
R21
R22
R10
R11
DEx4 work 11 lp_0002_ast 0 22 gIBhYNKXF3L:0SY<R7WDS3
!i122 13
l88
L55 219
VogZN<gRQX6[51=_L^IhH_3
!s100 Gkc[f=lMHzM_G7YMg^S8A2
R14
32
R15
!i10b 1
R25
R56
R57
!i113 1
R7
R18
Elp_0002_rtl_core
R4
Z58 DPx3 lpm 14 lpm_components 0 22 K7LUFm9zEnkTeHZThCVC52
R19
R43
Z59 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
R22
R10
R11
!i122 14
R0
Z60 8/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
Z61 F/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
l0
L34 1
VIRGKm41bYSgYl0R;S:4OI3
!s100 Dgc30NXzz5KTIhY`6U=J[1
R14
32
R15
!i10b 1
R25
Z62 !s90 -reportprogress|300|-work|work|/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd|
!s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd|
!i113 1
R7
R18
Anormal
R58
R19
R43
R59
R22
R10
R11
DEx4 work 16 lp_0002_rtl_core 0 22 IRGKm41bYSgYl0R;S:4OI3
!i122 14
l1050
L49 4221
Vl?UfmS7U6NSS?UDCF[WFV3
!s100 R8Mc@7ZEe^1W4ded3LTGL3
R14
32
R15
!i10b 1
R25
R62
Z63 !s107 /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd|
!i113 1
R7
R18
voutput_ram
R1
!i10b 1
!s100 J605WL<>;K_liGFhzWf[z1
R2
IIi_aXcWL`M;6j;j8XE3:;1
R3
R0
w1701096226
8../output_ram.v
F../output_ram.v
!i122 0
R49
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
vPLL
R1
!i10b 1
!s100 ZPfTGn[Vm0F^Ud^l:EBjR2
R2
IBC0KhMaSf@`fiZFJTP_@D0
R3
R0
w1701191762
8../PLL.v
F../PLL.v
!i122 0
L0 40 124
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
n@p@l@l
vprocessed_ram
R1
!i10b 1
!s100 FKFHePcR0Gzj:3<I@o?=e1
R2
I`2Ce2lgJEXTDNJVSadT=63
R3
R0
w1701177099
8../processed_ram.v
F../processed_ram.v
!i122 0
R49
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
vRAM
R1
!i10b 1
!s100 mF@YG0YhE9`7CYO4MYBGE1
R2
IaA6mQ?YaaNY2F9aclI1050
R3
R0
w1700968097
8../ram_test.v
F../ram_test.v
!i122 0
L0 1 32
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
n@r@a@m
vram
R1
!i10b 1
!s100 Kfm8Z7h;?:77LK57jkf1b3
R2
IUoJG=:_2iXzKiJczWoGJW0
R3
R0
w1700939121
8../ram.v
F../ram.v
!i122 0
R42
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
vRX
R1
!i10b 1
!s100 SLdNU?1Q1BQ@LRVmH<]gR2
R2
ITfHdbOb>Nm_z1^B`WDMk51
R3
R0
w1699487793
8../RX.v
F../RX.v
!i122 0
L0 1 45
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
n@r@x
vsum_ram
R1
!i10b 1
!s100 C8QHVokSL8LCDL:Yh<>FH0
R2
ILRL9AK8?JiW4]bRnD7I9z1
R3
R0
w1701182260
8../sum_ram.v
F../sum_ram.v
!i122 0
R49
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
vTX
R1
!i10b 1
!s100 W<=WWT:1d_24E?R7X?lfT1
R2
IdARnDz76:^Bog5`3L3D[f2
R3
R0
w1699487799
8../TX.v
F../TX.v
!i122 0
L0 1 43
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
n@t@x
vUART
R1
!i10b 1
!s100 nQBTf[^`0kn_Ja^SWG]MN1
R2
IPI9<d`T_DTPAWfI;R1`]l2
R3
R0
w1699488209
8../UART.v
F../UART.v
!i122 0
R48
R5
r1
!s85 0
31
R6
R40
R41
!i113 1
R8
n@u@a@r@t
