Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wintermute/apps/crispy-pancake/system.qsys --block-symbol-file --output-directory=/home/wintermute/apps/crispy-pancake/system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading crispy-pancake/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Adding pll_reconfig_0 [altera_pll_reconfig 16.0]
Progress: Parameterizing module pll_reconfig_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Warning: system.: You have exported the interface pll_reconfig_0.mgmt_avalon_slave but not its associated reset interface.  Export the driver(s) of pll_reconfig_0.mgmt_reset
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wintermute/apps/crispy-pancake/system.qsys --synthesis=VERILOG --output-directory=/home/wintermute/apps/crispy-pancake/system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading crispy-pancake/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Adding pll_reconfig_0 [altera_pll_reconfig 16.0]
Progress: Parameterizing module pll_reconfig_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Warning: system.: You have exported the interface pll_reconfig_0.mgmt_avalon_slave but not its associated reset interface.  Export the driver(s) of pll_reconfig_0.mgmt_reset
Info: system: Generating system "system" for QUARTUS_SYNTH
Error: nios2_gen2_0_data_master_translator.avalon_anti_master_0: Cannot connect nios2_gen2_0_data_master_translator.reset because nios2_gen2_0.reset is not connected. If nios2_gen2_0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: nios2_gen2_0_instruction_master_translator.avalon_anti_master_0: Cannot connect nios2_gen2_0_instruction_master_translator.reset because nios2_gen2_0.reset is not connected. If nios2_gen2_0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0: Cannot connect nios2_gen2_0_debug_mem_slave_translator.reset because nios2_gen2_0.reset is not connected. If nios2_gen2_0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: router.sink: Cannot connect router.clk_reset because nios2_gen2_0_data_master_agent.clk_reset is not connected 
Error: router_001.sink: Cannot connect router_001.clk_reset because nios2_gen2_0_instruction_master_agent.clk_reset is not connected 
Error: router_002.sink: Cannot connect router_002.clk_reset because nios2_gen2_0_debug_mem_slave_agent.clk_reset is not connected 
Error: Generation stopped, 6 or more modules remaining
Info: system: Done "system" with 7 modules, 1 files
Error: qsys-generate failed with exit code 1: 7 Errors, 1 Warning
Info: Finished: Create HDL design files for synthesis
