\hypertarget{struct_f_s_m_c___bank3___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank3___type_def}\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}{P\-C\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}{S\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}{P\-M\-E\-M3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}{P\-A\-T\-T3}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}{E\-C\-C\-R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank3. 

\subsection{Member Data Documentation}
\hypertarget{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!E\-C\-C\-R3@{E\-C\-C\-R3}}
\index{E\-C\-C\-R3@{E\-C\-C\-R3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{E\-C\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def\-::\-E\-C\-C\-R3}}\label{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}
N\-A\-N\-D Flash E\-C\-C result registers 3, Address offset\-: 0x94 \hypertarget{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!P\-A\-T\-T3@{P\-A\-T\-T3}}
\index{P\-A\-T\-T3@{P\-A\-T\-T3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-T\-T3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def\-::\-P\-A\-T\-T3}}\label{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}
N\-A\-N\-D Flash Attribute memory space timing register 3, Address offset\-: 0x8\-C \hypertarget{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!P\-C\-R3@{P\-C\-R3}}
\index{P\-C\-R3@{P\-C\-R3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{P\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def\-::\-P\-C\-R3}}\label{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}
N\-A\-N\-D Flash control register 3, Address offset\-: 0x80 \hypertarget{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!P\-M\-E\-M3@{P\-M\-E\-M3}}
\index{P\-M\-E\-M3@{P\-M\-E\-M3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-E\-M3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def\-::\-P\-M\-E\-M3}}\label{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}
N\-A\-N\-D Flash Common memory space timing register 3, Address offset\-: 0x88 \hypertarget{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}
Reserved, 0x90 \hypertarget{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!S\-R3@{S\-R3}}
\index{S\-R3@{S\-R3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{S\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def\-::\-S\-R3}}\label{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}
N\-A\-N\-D Flash F\-I\-F\-O status and interrupt register 3, Address offset\-: 0x84 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
