name: LPUART1
description: Low-power universal asynchronous receiver transmitter
groupName: LPUART
baseAddress: 1073774592
registers:
- name: LPUART_CR1_enabled
  displayName: LPUART_CR1_enabled
  description: LPUART control register 1 [alternate]
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: UE
    description: "USART enable\n\tWhen this bit is cleared, the USART prescalers and\
      \ outputs are stopped immediately, and all current operations are discarded.\
      \ The USART configuration is kept, but all the USART_ISR status flags are reset.\
      \ This bit is set and cleared by software.\n\tNote: To enter low-power mode\
      \ without generating errors on the line, the TE bit must be previously reset\
      \ and the software must wait for the TC bit in the USART_ISR to be set before\
      \ resetting the UE bit.\n\tThe DMA requests are also reset when UE = 0 so the\
      \ DMA channel must be disabled before resetting the UE bit.\n\tIn Smartcard\
      \ mode, (SCEN = 1), the SCLK is always available when CLKEN = 1, regardless\
      \ of the UE bit value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART prescaler and outputs disabled, low-power mode
      value: 0
    - name: B_0x1
      description: USART enabled
      value: 1
  - name: UESM
    description: "USART enable in low-power mode\n\tWhen this bit is cleared, the\
      \ USART cannot wake up the MCU from low-power mode.\n\tWhen this bit is set,\
      \ the USART can wake up the MCU from low-power mode.\n\tThis bit is set and\
      \ cleared by software.\n\tNote: It is recommended to set the UESM bit just before\
      \ entering low-power mode and clear it when exit from low-power mode.\n\tIf\
      \ the USART does not support the wakeup from Stop feature, this bit is reserved\
      \ and must be kept at reset value. Refer to ."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART not able to wake up the MCU from low-power mode.
      value: 0
    - name: B_0x1
      description: USART able to wake up the MCU from low-power mode.
      value: 1
  - name: RE
    description: "Receiver enable\n\tThis bit enables the receiver. It is set and\
      \ cleared by software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver is disabled
      value: 0
    - name: B_0x1
      description: Receiver is enabled and begins searching for a start bit
      value: 1
  - name: TE
    description: "Transmitter enable\n\tThis bit enables the transmitter. It is set\
      \ and cleared by software.\n\tNote: During transmission, a low pulse on the\
      \ TE bit ('0' followed by '1') sends a preamble (idle line) after the current\
      \ word, except in Smartcard mode. In order to generate an idle character, the\
      \ TE must not be immediately written to '1'. To ensure the required duration,\
      \ the software can poll the TEACK bit in the USART_ISR register.\n\tIn Smartcard\
      \ mode, when TE is set, there is a 1 bit-time delay before the transmission\
      \ starts."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Transmitter is disabled
      value: 0
    - name: B_0x1
      description: Transmitter is enabled
      value: 1
  - name: IDLEIE
    description: "IDLE interrupt enable\n\tThis bit is set and cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever IDLE = 1 in the USART_ISR register
      value: 1
  - name: RXFNEIE
    description: "RXFIFO not empty interrupt enable\n\tThis bit is set and cleared\
      \ by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever ORE = 1 or RXFNE = 1 in the
        USART_ISR register
      value: 1
  - name: TCIE
    description: "Transmission complete interrupt enable\n\tThis bit is set and cleared\
      \ by software."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever TC = 1 in the USART_ISR register
      value: 1
  - name: TXFNFIE
    description: "TXFIFO not full interrupt enable\n\tThis bit is set and cleared\
      \ by software."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever TXFNF =1 in the USART_ISR register
      value: 1
  - name: PEIE
    description: "PE interrupt enable\n\tThis bit is set and cleared by software."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever PE = 1 in the USART_ISR register
      value: 1
  - name: PS
    description: "Parity selection\n\tThis bit selects the odd or even parity when\
      \ the parity generation/detection is enabled (PCE bit set). It is set and cleared\
      \ by software. The parity is selected after the current byte.\n\tThis bitfield\
      \ can only be written when the USART is disabled (UE=0)."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Even parity
      value: 0
    - name: B_0x1
      description: Odd parity
      value: 1
  - name: PCE
    description: "Parity control enable\n\tThis bit selects the hardware parity control\
      \ (generation and detection). When the parity control is enabled, the computed\
      \ parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and\
      \ the parity is checked on the received data. This bit is set and cleared by\
      \ software. Once it is set, PCE is active after the current byte (in reception\
      \ and in transmission).\n\tThis bitfield can only be written when the USART\
      \ is disabled (UE=0)."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Parity control disabled
      value: 0
    - name: B_0x1
      description: Parity control enabled
      value: 1
  - name: WAKE
    description: "Receiver wakeup method\n\tThis bit determines the USART wakeup method\
      \ from Mute mode. It is set or cleared by software.\n\tThis bitfield can only\
      \ be written when the USART is disabled (UE=0)."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Idle line
      value: 0
    - name: B_0x1
      description: Address mark
      value: 1
  - name: M0
    description: "Word length\n\tThis bit is used in conjunction with bit 28 (M1)\
      \ to determine the word length. It is set or cleared by software (refer to bit\
      \ 28 (M1)description).\n\tThis bit can only be written when the USART is disabled\
      \ (UE=0)."
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: MME
    description: "Mute mode enable\n\tThis bit enables the USART Mute mode function.\
      \ When set, the USART can switch between active and Mute mode, as defined by\
      \ the WAKE bit. It is set and cleared by software."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver in active mode permanently
      value: 0
    - name: B_0x1
      description: Receiver can switch between Mute mode and active mode.
      value: 1
  - name: CMIE
    description: "Character match interrupt enable\n\tThis bit is set and cleared\
      \ by software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when the CMF bit is set in the USART_ISR
        register.
      value: 1
  - name: OVER8
    description: "Oversampling mode\n\tThis bit can only be written when the USART\
      \ is disabled (UE=0).\n\tNote: In LIN, IrDA and Smartcard modes, this bit must\
      \ be kept cleared."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Oversampling by 16
      value: 0
    - name: B_0x1
      description: Oversampling by 8
      value: 1
  - name: DEDT
    description: "Driver Enable deassertion time\n\tThis 5-bit value defines the time\
      \ between the end of the last stop bit, in a transmitted message, and the de-activation\
      \ of the DE (Driver Enable) signal. It is expressed in sample time units (1/8\
      \ or 1/16 bit time, depending on the oversampling rate).\n\tIf the USART_TDR\
      \ register is written during the DEDT time, the new data is transmitted only\
      \ when the DEDT and DEAT times have both elapsed.\n\tThis bitfield can only\
      \ be written when the USART is disabled (UE=0).\n\tNote: If the Driver Enable\
      \ feature is not supported, this bit is reserved and must be kept at reset value.\
      \ Refer to ."
    bitOffset: 16
    bitWidth: 5
    access: read-write
  - name: DEAT
    description: "Driver Enable assertion time\n\tThis 5-bit value defines the time\
      \ between the activation of the DE (Driver Enable) signal and the beginning\
      \ of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time,\
      \ depending on the oversampling rate).\n\tThis bitfield can only be written\
      \ when the USART is disabled (UE=0).\n\tNote: If the Driver Enable feature is\
      \ not supported, this bit is reserved and must be kept at reset value. Refer\
      \ to ."
    bitOffset: 21
    bitWidth: 5
    access: read-write
  - name: RTOIE
    description: "Receiver timeout interrupt enable\n\tThis bit is set and cleared\
      \ by software.\n\tNote: If the USART does not support the Receiver timeout feature,\
      \ this bit is reserved and must be kept at reset value. ."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when the RTOF bit is set in the USART_ISR
        register.
      value: 1
  - name: EOBIE
    description: "End of Block interrupt enable\n\tThis bit is set and cleared by\
      \ software.\n\tNote: If the USART does not support Smartcard mode, this bit\
      \ is reserved and must be kept at reset value. Refer to ."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when the EOBF flag is set in the USART_ISR
        register
      value: 1
  - name: M1
    description: "Word length\n\tThis bit must be used in conjunction with bit 12\
      \ (M0) to determine the word length. It is set or cleared by software.\n\tM[1:0]\
      \ = '00': 1 start bit, 8 Data bits, n Stop bit\n\tM[1:0] = '01': 1 start bit,\
      \ 9 Data bits, n Stop bit\n\tM[1:0] = '10': 1 start bit, 7 Data bits, n Stop\
      \ bit\n\tThis bit can only be written when the USART is disabled (UE=0).\n\t\
      Note: In 7-bits data length mode, the Smartcard mode, LIN master mode and Auto\
      \ baud rate (0x7F and 0x55 frames detection) are not supported."
    bitOffset: 28
    bitWidth: 1
    access: read-write
  - name: FIFOEN
    description: "FIFO mode enable\n\tThis bit is set and cleared by software.\n\t\
      This bitfield can only be written when the USART is disabled (UE=0).\n\tNote:\
      \ FIFO mode can be used on standard UART communication, in SPI master/slave\
      \ mode and in Smartcard modes only. It must not be enabled in IrDA and LIN modes."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FIFO mode is disabled.
      value: 0
    - name: B_0x1
      description: FIFO mode is enabled.
      value: 1
  - name: TXFEIE
    description: "TXFIFO empty interrupt enable\n\tThis bit is set and cleared by\
      \ software."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when TXFE = 1 in the USART_ISR register
      value: 1
  - name: RXFFIE
    description: "RXFIFO Full interrupt enable\n\tThis bit is set and cleared by software."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when RXFF = 1 in the USART_ISR register
      value: 1
- name: LPUART_CR1_disabled
  displayName: LPUART_CR1_disabled
  description: LPUART control register 1 [alternate]
  alternateRegister: LPUART_CR1_enabled
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: UE
    description: "USART enable\nWhen this bit is cleared, the USART prescalers and\
      \ outputs are stopped immediately, and all current operations are discarded.\
      \ The USART configuration is kept, but all the USART_ISR status flags are reset.\
      \ This bit is set and cleared by software.\nNote: To enter low-power mode without\
      \ generating errors on the line, the TE bit must be previously reset and the\
      \ software must wait for the TC bit in the USART_ISR to be set before resetting\
      \ the UE bit.\nThe DMA requests are also reset when UE = 0 so the DMA channel\
      \ must be disabled before resetting the UE bit.\nIn Smartcard mode, (SCEN =\
      \ 1), the SCLK is always available when CLKEN = 1, regardless of the UE bit\
      \ value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART prescaler and outputs disabled, low-power mode
      value: 0
    - name: B_0x1
      description: USART enabled
      value: 1
  - name: UESM
    description: "USART enable in low-power mode\nWhen this bit is cleared, the USART\
      \ cannot wake up the MCU from low-power mode.\nWhen this bit is set, the USART\
      \ can wake up the MCU from low-power mode.\nThis bit is set and cleared by software.\n\
      Note: It is recommended to set the UESM bit just before entering low-power mode\
      \ and clear it when exit from low-power mode.\nIf the USART does not support\
      \ the wakeup from Stop feature, this bit is reserved and must be kept at reset\
      \ value. Refer to ."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART not able to wake up the MCU from low-power mode.
      value: 0
    - name: B_0x1
      description: USART able to wake up the MCU from low-power mode.
      value: 1
  - name: RE
    description: "Receiver enable\nThis bit enables the receiver. It is set and cleared\
      \ by software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver is disabled
      value: 0
    - name: B_0x1
      description: Receiver is enabled and begins searching for a start bit
      value: 1
  - name: TE
    description: "Transmitter enable\nThis bit enables the transmitter. It is set\
      \ and cleared by software.\nNote: During transmission, a low pulse on the TE\
      \ bit ('0' followed by '1') sends a preamble (idle line) after the current word,\
      \ except in Smartcard mode. In order to generate an idle character, the TE must\
      \ not be immediately written to '1'. To ensure the required duration, the software\
      \ can poll the TEACK bit in the USART_ISR register.\nIn Smartcard mode, when\
      \ TE is set, there is a 1 bit-time delay before the transmission starts."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Transmitter is disabled
      value: 0
    - name: B_0x1
      description: Transmitter is enabled
      value: 1
  - name: IDLEIE
    description: "IDLE interrupt enable\nThis bit is set and cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever IDLE = 1 in the USART_ISR register
      value: 1
  - name: RXNEIE
    description: "Receive data register not empty\nThis bit is set and cleared by\
      \ software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever ORE = 1 or RXNE = 1 in the USART_ISR
        register
      value: 1
  - name: TCIE
    description: "Transmission complete interrupt enable\nThis bit is set and cleared\
      \ by software."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever TC = 1 in the USART_ISR register
      value: 1
  - name: TXEIE
    description: "Transmit data register empty\nThis bit is set and cleared by software."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever TXE =1 in the USART_ISR register
      value: 1
  - name: PEIE
    description: "PE interrupt enable\nThis bit is set and cleared by software."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever PE = 1 in the USART_ISR register
      value: 1
  - name: PS
    description: "Parity selection\nThis bit selects the odd or even parity when the\
      \ parity generation/detection is enabled (PCE bit set). It is set and cleared\
      \ by software. The parity is selected after the current byte.\nThis bitfield\
      \ can only be written when the USART is disabled (UE=0)."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Even parity
      value: 0
    - name: B_0x1
      description: Odd parity
      value: 1
  - name: PCE
    description: "Parity control enable\nThis bit selects the hardware parity control\
      \ (generation and detection). When the parity control is enabled, the computed\
      \ parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and\
      \ the parity is checked on the received data. This bit is set and cleared by\
      \ software. Once it is set, PCE is active after the current byte (in reception\
      \ and in transmission).\nThis bitfield can only be written when the USART is\
      \ disabled (UE=0)."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Parity control disabled
      value: 0
    - name: B_0x1
      description: Parity control enabled
      value: 1
  - name: WAKE
    description: "Receiver wakeup method\nThis bit determines the USART wakeup method\
      \ from Mute mode. It is set or cleared by software.\nThis bitfield can only\
      \ be written when the USART is disabled (UE=0)."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Idle line
      value: 0
    - name: B_0x1
      description: Address mark
      value: 1
  - name: M0
    description: "Word length\nThis bit is used in conjunction with bit 28 (M1) to\
      \ determine the word length. It is set or cleared by software (refer to bit\
      \ 28 (M1)description).\nThis bit can only be written when the USART is disabled\
      \ (UE=0)."
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: MME
    description: "Mute mode enable\nThis bit enables the USART Mute mode function.\
      \ When set, the USART can switch between active and Mute mode, as defined by\
      \ the WAKE bit. It is set and cleared by software."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver in active mode permanently
      value: 0
    - name: B_0x1
      description: Receiver can switch between Mute mode and active mode.
      value: 1
  - name: CMIE
    description: "Character match interrupt enable\nThis bit is set and cleared by\
      \ software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when the CMF bit is set in the USART_ISR
        register.
      value: 1
  - name: OVER8
    description: "Oversampling mode\nThis bit can only be written when the USART is\
      \ disabled (UE=0).\nNote: In LIN, IrDA and Smartcard modes, this bit must be\
      \ kept cleared."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Oversampling by 16
      value: 0
    - name: B_0x1
      description: Oversampling by 8
      value: 1
  - name: DEDT
    description: "Driver Enable deassertion time\nThis 5-bit value defines the time\
      \ between the end of the last stop bit, in a transmitted message, and the de-activation\
      \ of the DE (Driver Enable) signal. It is expressed in sample time units (1/8\
      \ or 1/16 bit time, depending on the oversampling rate).\nIf the USART_TDR register\
      \ is written during the DEDT time, the new data is transmitted only when the\
      \ DEDT and DEAT times have both elapsed.\nThis bitfield can only be written\
      \ when the USART is disabled (UE=0).\nNote: If the Driver Enable feature is\
      \ not supported, this bit is reserved and must be kept at reset value. Refer\
      \ to ."
    bitOffset: 16
    bitWidth: 5
    access: read-write
  - name: DEAT
    description: "Driver Enable assertion time\nThis 5-bit value defines the time\
      \ between the activation of the DE (Driver Enable) signal and the beginning\
      \ of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time,\
      \ depending on the oversampling rate).\nThis bitfield can only be written when\
      \ the USART is disabled (UE=0).\nNote: If the Driver Enable feature is not supported,\
      \ this bit is reserved and must be kept at reset value. Refer to ."
    bitOffset: 21
    bitWidth: 5
    access: read-write
  - name: RTOIE
    description: "Receiver timeout interrupt enable\nThis bit is set and cleared by\
      \ software.\nNote: If the USART does not support the Receiver timeout feature,\
      \ this bit is reserved and must be kept at reset value. ."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when the RTOF bit is set in the USART_ISR
        register.
      value: 1
  - name: EOBIE
    description: "End of Block interrupt enable\nThis bit is set and cleared by software.\n\
      Note: If the USART does not support Smartcard mode, this bit is reserved and\
      \ must be kept at reset value. Refer to ."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated when the EOBF flag is set in the USART_ISR
        register
      value: 1
  - name: M1
    description: "Word length\nThis bit must be used in conjunction with bit 12 (M0)\
      \ to determine the word length. It is set or cleared by software.\nM[1:0] =\
      \ '00': 1 start bit, 8 Data bits, n Stop bit\nM[1:0] = '01': 1 start bit, 9\
      \ Data bits, n Stop bit\nM[1:0] = '10': 1 start bit, 7 Data bits, n Stop bit\n\
      This bit can only be written when the USART is disabled (UE=0).\nNote: In 7-bits\
      \ data length mode, the Smartcard mode, LIN master mode and Auto baud rate (0x7F\
      \ and 0x55 frames detection) are not supported."
    bitOffset: 28
    bitWidth: 1
    access: read-write
  - name: FIFOEN
    description: "FIFO mode enable\nThis bit is set and cleared by software.\nThis\
      \ bitfield can only be written when the USART is disabled (UE=0).\nNote: FIFO\
      \ mode can be used on standard UART communication, in SPI master/slave mode\
      \ and in Smartcard modes only. It must not be enabled in IrDA and LIN modes."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FIFO mode is disabled.
      value: 0
    - name: B_0x1
      description: FIFO mode is enabled.
      value: 1
- name: LPUART_CR2
  displayName: LPUART_CR2
  description: LPUART control register 2
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADDM7
    description: "7-bit Address Detection/4-bit Address Detection\nThis bit is for\
      \ selection between 4-bit address detection or 7-bit address detection.\nThis\
      \ bit can only be written when the LPUART is disabled (UE=0)\nNote: In 7-bit\
      \ and 9-bit data modes, the address detection is done on 6-bit and 8-bit address\
      \ (ADD[5:0] and ADD[7:0]) respectively."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 4-bit address detection
      value: 0
    - name: B_0x1
      description: 7-bit address detection (in 8-bit data mode)
      value: 1
  - name: STOP
    description: "STOP bits\nThese bits are used for programming the stop bits.\n\
      This bitfield can only be written when the LPUART is disabled (UE=0)."
    bitOffset: 12
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 stop bit
      value: 0
    - name: B_0x2
      description: 2 stop bits
      value: 2
  - name: SWAP
    description: "Swap TX/RX pins\nThis bit is set and cleared by software.\nThis\
      \ bitfield can only be written when the LPUART is disabled (UE=0)."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TX/RX pins are used as defined in standard pinout
      value: 0
    - name: B_0x1
      description: The TX and RX pins functions are swapped. This enables to work
        in the case of a cross-wired connection to another UART.
      value: 1
  - name: RXINV
    description: "RX pin active level inversion\nThis bit is set and cleared by software.\n\
      This enables the use of an external inverter on the RX line.\nThis bitfield\
      \ can only be written when the LPUART is disabled (UE=0)."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RX pin signal works using the standard logic levels (VDD = 1/idle,
        Gnd = 0/mark)
      value: 0
    - name: B_0x1
      description: RX pin signal values are inverted (VDD = 0/mark, Gnd = 1/idle).
      value: 1
  - name: TXINV
    description: "TX pin active level inversion\nThis bit is set and cleared by software.\n\
      This enables the use of an external inverter on the TX line.\nThis bitfield\
      \ can only be written when the LPUART is disabled (UE=0)."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TX pin signal works using the standard logic levels (VDD = 1/idle,
        Gnd = 0/mark)
      value: 0
    - name: B_0x1
      description: TX pin signal values are inverted (VDD = 0/mark, Gnd = 1/idle).
      value: 1
  - name: DATAINV
    description: "Binary data inversion\nThis bit is set and cleared by software.\n\
      This bitfield can only be written when the LPUART is disabled (UE=0)."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Logical data from the data register are send/received in positive/direct
        logic. (1 = H, 0 = L)
      value: 0
    - name: B_0x1
      description: Logical data from the data register are send/received in negative/inverse
        logic. (1 = L, 0 = H).     The parity bit is also inverted.
      value: 1
  - name: MSBFIRST
    description: "Most significant bit first\nThis bit is set and cleared by software.\n\
      This bitfield can only be written when the LPUART is disabled (UE=0)."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: data is transmitted/received with data bit 0 first, following the
        start bit.
      value: 0
    - name: B_0x1
      description: data is transmitted/received with the MSB (bit 7/8) first, following
        the start bit.
      value: 1
  - name: ADD
    description: "Address of the LPUART node\nADD[7:4]:\nThese bits give the address\
      \ of the LPUART node or a character code to be recognized.\nThey are used to\
      \ wake up the MCU with 7-bit address mark detection in multiprocessor communication\
      \ during Mute mode or Stop mode. The MSB of the character sent by the transmitter\
      \ should be equal to 1. They can also be used for character detection during\
      \ normal reception, Mute mode inactive (for example, end of block detection\
      \ in ModBus protocol). In this case, the whole received character (8-bit) is\
      \ compared to the ADD[7:0] value and CMF flag is set on match.\nThese bits can\
      \ only be written when reception is disabled (RE = 0) or the LPUART is disabled\
      \ (UE=0)\nADD[3:0]:\nThese bits give the address of the LPUART node or a character\
      \ code to be recognized.\nThey are used for wakeup with address mark detection\
      \ in multiprocessor communication during Mute mode or low-power mode.\nThese\
      \ bits can only be written when reception is disabled (RE = 0) or the LPUART\
      \ is disabled (UE=0)"
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: LPUART_CR3
  displayName: LPUART_CR3
  description: LPUART control register 3
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EIE
    description: "Error interrupt enable\nError Interrupt Enable Bit is required to\
      \ enable interrupt generation in case of a framing error, overrun error or noise\
      \ flag (FE=1 or ORE=1 or NE=1 in the LPUART_ISR register)."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An interrupt is generated when FE = 1 or ORE = 1 or NE = 1 in the
        LPUART_ISR       register.
      value: 1
  - name: HDSEL
    description: "Half-duplex selection\nSelection of Single-wire Half-duplex mode\n\
      This bit can only be written when the LPUART is disabled (UE=0)."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Half duplex mode is not selected
      value: 0
    - name: B_0x1
      description: Half duplex mode is selected
      value: 1
  - name: DMAR
    description: "DMA enable receiver\nThis bit is set/reset by software"
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DMA mode is enabled for reception
      value: 1
    - name: B_0x0
      description: DMA mode is disabled for reception
      value: 0
  - name: DMAT
    description: "DMA enable transmitter\nThis bit is set/reset by software"
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DMA mode is enabled for transmission
      value: 1
    - name: B_0x0
      description: DMA mode is disabled for transmission
      value: 0
  - name: RTSE
    description: "RTS enable\nThis bit can only be written when the LPUART is disabled\
      \ (UE=0)."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RTS hardware flow control disabled
      value: 0
    - name: B_0x1
      description: RTS output enabled, data is only requested when there is space
        in the receive buffer. The transmission of data is expected to cease after
        the current character has been transmitted. The nRTS output is asserted (pulled
        to 0) when data can be received.
      value: 1
  - name: CTSE
    description: "CTS enable\nThis bit can only be written when the LPUART is disabled\
      \ (UE=0)"
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CTS hardware flow control disabled
      value: 0
    - name: B_0x1
      description: CTS mode enabled, data is only transmitted when the nCTS input
        is asserted (tied to 0). If the nCTS input is deasserted while data is being
        transmitted, then the transmission is completed before stopping. If data is
        written into the data register while nCTS is asserted, the transmission is
        postponed until nCTS is asserted.
      value: 1
  - name: CTSIE
    description: CTS interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An interrupt is generated whenever CTSIF = 1 in the LPUART_ISR
        register
      value: 1
  - name: OVRDIS
    description: "Overrun Disable\nThis bit is used to disable the receive overrun\
      \ detection.\nthe ORE flag is not set and the new received data overwrites the\
      \ previous content of the LPUART_RDR register.\nThis bit can only be written\
      \ when the LPUART is disabled (UE=0).\nNote: This control bit enables checking\
      \ the communication flow w/o reading the data."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Overrun Error Flag, ORE is set when received data is not read before
        receiving new data.
      value: 0
    - name: B_0x1
      description: Overrun functionality is disabled. If new data is received while
        the RXNE flag is still set
      value: 1
  - name: DDRE
    description: "DMA Disable on Reception Error\nThis bit can only be written when\
      \ the LPUART is disabled (UE=0).\nNote: The reception errors are: parity error,\
      \ framing error or noise error."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA is not disabled in case of reception error. The corresponding
        error flag is set but RXNE is kept 0 preventing from overrun. As a consequence,
        the DMA request is not asserted, so the erroneous data is not transferred
        (no DMA request), but next correct received data is transferred.
      value: 0
    - name: B_0x1
      description: DMA is disabled following a reception error. The corresponding
        error flag is set, as well as RXNE. The DMA request is masked until the error
        flag is cleared. This means that the software must first disable the DMA request
        (DMAR = 0) or clear RXNE before clearing the error flag.
      value: 1
  - name: DEM
    description: "Driver enable mode\nThis bit enables the user to activate the external\
      \ transceiver control, through the DE signal.\nThis bit can only be written\
      \ when the LPUART is disabled (UE=0)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DE function is disabled.
      value: 0
    - name: B_0x1
      description: DE function is enabled. The DE signal is output on the RTS pin.
      value: 1
  - name: DEP
    description: "Driver enable polarity selection\nThis bit can only be written when\
      \ the LPUART is disabled (UE=0)."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DE signal is active high.
      value: 0
    - name: B_0x1
      description: DE signal is active low.
      value: 1
  - name: WUS
    description: "Wakeup from low-power mode interrupt flag selection\nThis bitfield\
      \ specifies the event which activates the WUF (Wakeup from low-power mode flag).\n\
      This bitfield can only be written when the LPUART is disabled (UE=0).\nNote:\
      \ If the LPUART does not support the wakeup from Stop feature, this bit is reserved\
      \ and must be kept at reset value. Refer to ."
    bitOffset: 20
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: WUF active on address match (as defined by ADD[7:0] and ADDM7)
      value: 0
    - name: B_0x2
      description: WUF active on Start bit detection
      value: 2
    - name: B_0x3
      description: WUF active on RXNE.
      value: 3
  - name: WUFIE
    description: "Wakeup from low-power mode interrupt enable\nThis bit is set and\
      \ cleared by software.\nNote: WUFIE must be set before entering in low-power\
      \ mode.\nIf the LPUART does not support the wakeup from Stop feature, this bit\
      \ is reserved and must be kept at reset value. Refer to ."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated whenever WUF = 1 in the LPUART_ISR
        register
      value: 1
  - name: TXFTIE
    description: "TXFIFO threshold interrupt enable\nThis bit is set and cleared by\
      \ software."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated when TXFIFO reaches the threshold
        programmed in TXFTCFG.
      value: 1
  - name: RXFTCFG
    description: "Receive FIFO threshold configuration\nRemaining combinations: Reserved."
    bitOffset: 25
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receive FIFO reaches 1/8 of its depth.
      value: 0
    - name: B_0x1
      description: Receive FIFO reaches 1/4 of its depth.
      value: 1
    - name: B_0x6
      description: Receive FIFO reaches 1/2 of its depth.
      value: 6
    - name: B_0x3
      description: Receive FIFO reaches 3/4 of its depth.
      value: 3
    - name: B_0x4
      description: Receive FIFO reaches 7/8 of its depth.
      value: 4
    - name: B_0x5
      description: Receive FIFO becomes full.
      value: 5
  - name: RXFTIE
    description: "RXFIFO threshold interrupt enable\nThis bit is set and cleared by\
      \ software."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated when Receive FIFO reaches the
        threshold programmed in RXFTCFG.
      value: 1
  - name: TXFTCFG
    description: "TXFIFO threshold configuration\nRemaining combinations: Reserved."
    bitOffset: 29
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TXFIFO reaches 1/8 of its depth.
      value: 0
    - name: B_0x1
      description: TXFIFO reaches 1/4 of its depth.
      value: 1
    - name: B_0x6
      description: TXFIFO reaches 1/2 of its depth.
      value: 6
    - name: B_0x3
      description: TXFIFO reaches 3/4 of its depth.
      value: 3
    - name: B_0x4
      description: TXFIFO reaches 7/8 of its depth.
      value: 4
    - name: B_0x5
      description: TXFIFO becomes empty.
      value: 5
- name: LPUART_BRR
  displayName: LPUART_BRR
  description: LPUART baud rate register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BRR
    description: LPUART baud rate
    bitOffset: 0
    bitWidth: 20
    access: read-write
- name: LPUART_RQR
  displayName: LPUART_RQR
  description: LPUART request register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SBKRQ
    description: "Send break request\nWriting 1 to this bit sets the SBKF flag and\
      \ request to send a BREAK on the line, as soon as the transmit machine is available.\n\
      Note: If the application needs to send the break character following all previously\
      \ inserted data, including the ones not yet transmitted, the software should\
      \ wait for the TXE flag assertion before setting the SBKRQ bit."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: MMRQ
    description: "Mute mode request\nWriting 1 to this bit puts the LPUART in Mute\
      \ mode and resets the RWU flag."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: RXFRQ
    description: "Receive data flush request\nWriting 1 to this bit clears the RXNE\
      \ flag.\nThis enables discarding the received data without reading it, and avoid\
      \ an overrun condition."
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: TXFRQ
    description: "Transmit data flush request\nThis bit is used when FIFO mode is\
      \ enabled. TXFRQ bit is set to flush the whole FIFO. This sets the flag TXFE\
      \ (TXFIFO empty, bit 23 in the LPUART_ISR register).\nNote: In FIFO mode, the\
      \ TXFNF flag is reset during the flush request until TxFIFO is empty in order\
      \ to ensure that no data are written in the data register."
    bitOffset: 4
    bitWidth: 1
    access: write-only
- name: LPUART_ISR_enabled
  displayName: LPUART_ISR_enabled
  description: LPUART interrupt and status register [alternate]
  addressOffset: 28
  size: 32
  resetValue: 8388800
  resetMask: 4294967295
  fields:
  - name: PE
    description: "Parity error\n\tThis bit is set by hardware when a parity error\
      \ occurs in receiver mode. It is cleared by software, writing 1 to the PECF\
      \ in the USART_ICR register.\n\tAn interrupt is generated if PEIE = 1 in the\
      \ USART_CR1 register.\n\tNote: This error is associated with the character in\
      \ the USART_RDR."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No parity error
      value: 0
    - name: B_0x1
      description: Parity error
      value: 1
  - name: FE
    description: "Framing error\n\tThis bit is set by hardware when a de-synchronization,\
      \ excessive noise or a break character is detected. It is cleared by software,\
      \ writing 1 to the FECF bit in the USART_ICR register.\n\tWhen transmitting\
      \ data in Smartcard mode, this bit is set when the maximum number of transmit\
      \ attempts is reached without success (the card NACKs the data frame).\n\tAn\
      \ interrupt is generated if EIE=1 in the USART_CR1 register.\n\tNote: This error\
      \ is associated with the character in the USART_RDR."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Framing error is detected
      value: 0
    - name: B_0x1
      description: Framing error or break character is detected
      value: 1
  - name: NE
    description: "Noise detection flag\n\tThis bit is set by hardware when noise is\
      \ detected on a received frame. It is cleared by software, writing 1 to the\
      \ NECF bit in the USART_ICR register.\n\tNote: This bit does not generate an\
      \ interrupt as it appears at the same time as the RXFNE bit which itself generates\
      \ an interrupt. An interrupt is generated when the NE flag is set during multi\
      \ buffer communication if the EIE bit is set.\n\tWhen the line is noise-free,\
      \ the NE flag can be disabled by programming the ONEBIT bit to 1 to increase\
      \ the USART tolerance to deviations (Refer to Tolerance of the USART receiver\
      \ to clock deviation on page903).\n\tThis error is associated with the character\
      \ in the USART_RDR."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No noise is detected
      value: 0
    - name: B_0x1
      description: Noise is detected
      value: 1
  - name: ORE
    description: "Overrun error\n\tThis bit is set by hardware when the data currently\
      \ being received in the shift register is\n\tready to be transferred into the\
      \ USART_RDR register while RXFF = 1. It is cleared by a software, writing 1\
      \ to the ORECF, in the USART_ICR register.\n\tAn interrupt is generated if RXFNEIE=1\
      \ or EIE = 1 in the USART_CR1 register.\n\tNote: When this bit is set, the USART_RDR\
      \ register content is not lost but the shift register is overwritten. An interrupt\
      \ is generated if the ORE flag is set during multi buffer communication if the\
      \ EIE bit is set.\n\tThis bit is permanently forced to 0 (no overrun detection)\
      \ when the bit OVRDIS is set in the USART_CR3 register."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No overrun error
      value: 0
    - name: B_0x1
      description: Overrun error is detected
      value: 1
  - name: IDLE
    description: "Idle line detected\n\tThis bit is set by hardware when an Idle Line\
      \ is detected. An interrupt is generated if IDLEIE=1 in the USART_CR1 register.\
      \ It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.\n\
      \tNote: The IDLE bit is not set again until the RXFNE bit has been set (i.e.\
      \ a new idle line occurs).\n\tIf Mute mode is enabled (MME=1), IDLE is set if\
      \ the USART is not mute (RWU=0), whatever the Mute mode selected by the WAKE\
      \ bit. If RWU=1, IDLE is not set."
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Idle line is detected
      value: 0
    - name: B_0x1
      description: Idle line is detected
      value: 1
  - name: RXFNE
    description: "RXFIFO not empty\n\tRXFNE bit is set by hardware when the RXFIFO\
      \ is not empty, meaning that data can be read from the USART_RDR register. Every\
      \ read operation from the USART_RDR frees a location in the RXFIFO.\n\tRXFNE\
      \ is cleared when the RXFIFO is empty. The RXFNE flag can also be cleared by\
      \ writing 1 to the RXFRQ in the USART_RQR register.\n\tAn interrupt is generated\
      \ if RXFNEIE=1 in the USART_CR1 register."
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Data is not received
      value: 0
    - name: B_0x1
      description: Received data is ready to be read.
      value: 1
  - name: TC
    description: "Transmission complete\n\tThis bit indicates that the last data written\
      \ in the USART_TDR has been transmitted out of the shift register.\n\tIt is\
      \ set by hardware when the transmission of a frame containing data is complete\
      \ and when TXFE is set.\n\tAn interrupt is generated if TCIE=1 in the USART_CR1\
      \ register.\n\tTC bit is is cleared by software, by writing 1 to the TCCF in\
      \ the USART_ICR register or by a write to the USART_TDR register.\n\tNote: If\
      \ TE bit is reset and no transmission is on going, the TC bit is immediately\
      \ set."
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Transmission is not complete
      value: 0
    - name: B_0x1
      description: Transmission is complete
      value: 1
  - name: TXFNF
    description: "TXFIFO not full\n\tTXFNF is set by hardware when TXFIFO is not full\
      \ meaning that data can be written in the USART_TDR. Every write operation to\
      \ the USART_TDR places the data in the TXFIFO. This flag remains set until the\
      \ TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that\
      \ data can not be written into the USART_TDR.\n\tAn interrupt is generated if\
      \ the TXFNFIE bit =1 in the USART_CR1 register.\n\tNote: The TXFNF is kept reset\
      \ during the flush request until TXFIFO is empty. After sending the flush request\
      \ (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing\
      \ in TXFIFO (TXFNF and TXFE are set at the same time).\n\tThis bit is used during\
      \ single buffer transmission."
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Transmit FIFO is full
      value: 0
    - name: B_0x1
      description: Transmit FIFO is not full
      value: 1
  - name: LBDF
    description: "LIN break detection flag\n\tThis bit is set by hardware when the\
      \ LIN break is detected. It is cleared by software, by writing 1 to the LBDCF\
      \ in the USART_ICR.\n\tAn interrupt is generated if LBDIE = 1 in the USART_CR2\
      \ register.\n\tNote: If the USART does not support LIN mode, this bit is reserved\
      \ and kept at reset value. Refer to ."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: LIN Break not detected
      value: 0
    - name: B_0x1
      description: LIN break detected
      value: 1
  - name: CTSIF
    description: "CTS interrupt flag\n\tThis bit is set by hardware when the nCTS\
      \ input toggles, if the CTSE bit is set. It is cleared by software, by writing\
      \ 1 to the CTSCF bit in the USART_ICR register.\n\tAn interrupt is generated\
      \ if CTSIE=1 in the USART_CR3 register.\n\tNote: If the hardware flow control\
      \ feature is not supported, this bit is reserved and kept at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No change occurred on the nCTS status line
      value: 0
    - name: B_0x1
      description: A change occurred on the nCTS status line
      value: 1
  - name: CTS
    description: "CTS flag\n\tThis bit is set/reset by hardware. It is an inverted\
      \ copy of the status of the nCTS input pin.\n\tNote: If the hardware flow control\
      \ feature is not supported, this bit is reserved and kept at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: nCTS line set
      value: 0
    - name: B_0x1
      description: nCTS line reset
      value: 1
  - name: RTOF
    description: "Receiver timeout\n\tThis bit is set by hardware when the timeout\
      \ value, programmed in the RTOR register has lapsed, without any communication.\
      \ It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.\n\
      \tAn interrupt is generated if RTOIE=1 in the USART_CR2 register.\n\tIn Smartcard\
      \ mode, the timeout corresponds to the CWT or BWT timings.\n\tNote: If a time\
      \ equal to the value programmed in RTOR register separates 2 characters, RTOF\
      \ is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8,\
      \ depending on the oversampling method), RTOF flag is set.\n\tThe counter counts\
      \ even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already\
      \ elapsed when RE is set, then RTOF is set.\n\tIf the USART does not support\
      \ the Receiver timeout feature, this bit is reserved and kept at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Timeout value not reached
      value: 0
    - name: B_0x1
      description: Timeout value reached without any data reception
      value: 1
  - name: EOBF
    description: "End of block flag\n\tThis bit is set by hardware when a complete\
      \ block has been received (for example T=1 Smartcard mode). The detection is\
      \ done when the number of received bytes (from the start of the block, including\
      \ the prologue) is equal or greater than BLEN + 4.\n\tAn interrupt is generated\
      \ if the EOBIE=1 in the USART_CR2 register.\n\tIt is cleared by software, writing\
      \ 1 to the EOBCF in the USART_ICR register.\n\tNote: If Smartcard mode is not\
      \ supported, this bit is reserved and kept at reset value. Refer to ."
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: End of Block not reached
      value: 0
    - name: B_0x1
      description: End of Block (number of characters) reached
      value: 1
  - name: UDR
    description: "SPI slave underrun error flag\n\tIn slave transmission mode, this\
      \ flag is set when the first clock pulse for data transmission appears while\
      \ the software has not yet loaded any value into USART_TDR. This flag is reset\
      \ by setting UDRCF bit in the USART_ICR register.\n\tNote: If the USART does\
      \ not support the SPI slave mode, this bit is reserved and kept at reset value.\
      \ Refer to ."
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No underrun error
      value: 0
    - name: B_0x1
      description: underrun error
      value: 1
  - name: ABRE
    description: "Auto baud rate error\n\tThis bit is set by hardware if the baud\
      \ rate measurement failed (baud rate out of range or character comparison failed)\n\
      \tIt is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3\
      \ register.\n\tNote: If the USART does not support the auto baud rate feature,\
      \ this bit is reserved and kept at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-only
  - name: ABRF
    description: "Auto baud rate flag\n\tThis bit is set by hardware when the automatic\
      \ baud rate has been set (RXFNE is also set, generating an interrupt if RXFNEIE\
      \ = 1) or when the auto baud rate operation was completed without success (ABRE=1)\
      \ (ABRE, RXFNE and FE are also set in this case)\n\tIt is cleared by software,\
      \ in order to request a new auto baud rate detection, by writing 1 to the ABRRQ\
      \ in the USART_RQR register.\n\tNote: If the USART does not support the auto\
      \ baud rate feature, this bit is reserved and kept at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: BUSY
    description: "Busy flag\n\tThis bit is set and reset by hardware. It is active\
      \ when a communication is ongoing on the RX line (successful start bit detected).\
      \ It is reset at the end of the reception (successful or not)."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: USART is idle (no reception)
      value: 0
    - name: B_0x1
      description: Reception on going
      value: 1
  - name: CMF
    description: "Character match flag\n\tThis bit is set by hardware, when a the\
      \ character defined by ADD[7:0] is received. It is cleared by software, writing\
      \ 1 to the CMCF in the USART_ICR register.\n\tAn interrupt is generated if CMIE=1in\
      \ the USART_CR1 register."
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Character match detected
      value: 0
    - name: B_0x1
      description: Character Match detected
      value: 1
  - name: SBKF
    description: "Send break flag\n\tThis bit indicates that a send break character\
      \ was requested. It is set by software, by writing 1 to the SBKRQ bit in the\
      \ USART_CR3 register. It is automatically reset by hardware during the stop\
      \ bit of break transmission."
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Break character transmitted
      value: 0
    - name: B_0x1
      description: Break character requested by setting SBKRQ bit in USART_RQR register
      value: 1
  - name: RWU
    description: "Receiver wakeup from Mute mode\n\tThis bit indicates if the USART\
      \ is in Mute mode. It is cleared/set by hardware when a wakeup/mute sequence\
      \ is recognized. The Mute mode control sequence (address or IDLE) is selected\
      \ by the WAKE bit in the USART_CR1 register.\n\tWhen wakeup on IDLE mode is\
      \ selected, this bit can only be set by software, writing 1 to the MMRQ bit\
      \ in the USART_RQR register.\n\tNote: If the USART does not support the wakeup\
      \ from Stop feature, this bit is reserved and kept at reset value. Refer to\
      \ ."
    bitOffset: 19
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Receiver in active mode
      value: 0
    - name: B_0x1
      description: Receiver in Mute mode
      value: 1
  - name: WUF
    description: "Wakeup from low-power mode flag\n\tThis bit is set by hardware,\
      \ when a wakeup event is detected. The event is defined by the WUS bitfield.\
      \ It is cleared by software, writing a 1 to the WUCF in the USART_ICR register.\n\
      \tAn interrupt is generated if WUFIE=1 in the USART_CR3 register.\n\tNote: When\
      \ UESM is cleared, WUF flag is also cleared.\n\tIf the USART does not support\
      \ the wakeup from Stop feature, this bit is reserved and kept at reset value.\
      \ Refer to ."
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: TEACK
    description: "Transmit enable acknowledge flag\n\tThis bit is set/reset by hardware,\
      \ when the Transmit Enable value is taken into account by the USART.\n\tIt can\
      \ be used when an idle frame request is generated by writing TE=0, followed\
      \ by TE=1 in the USART_CR1 register, in order to respect the TE=0 minimum period."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: REACK
    description: "Receive enable acknowledge flag\n\tThis bit is set/reset by hardware,\
      \ when the Receive Enable value is taken into account by the USART.\n\tIt can\
      \ be used to verify that the USART is ready for reception before entering low-power\
      \ mode.\n\tNote: If the USART does not support the wakeup from Stop feature,\
      \ this bit is reserved and kept at reset value. Refer to ."
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: "TXFIFO empty\n\tThis bit is set by hardware when TXFIFO is empty.\
      \ When the TXFIFO contains at least one data, this flag is cleared. The TXFE\
      \ flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the USART_RQR\
      \ register.\n\tAn interrupt is generated if the TXFEIE bit =1 (bit 30) in the\
      \ USART_CR1 register."
    bitOffset: 23
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: TXFIFO not empty.
      value: 0
    - name: B_0x1
      description: TXFIFO empty.
      value: 1
  - name: RXFF
    description: "RXFIFO full\n\tThis bit is set by hardware when the number of received\
      \ data corresponds to RXFIFOsize+1 (RXFIFO full + 1 data in the USART_RDR register.\n\
      \tAn interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register."
    bitOffset: 24
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: RXFIFO not full.
      value: 0
    - name: B_0x1
      description: RXFIFO Full.
      value: 1
  - name: TCBGT
    description: "Transmission complete before guard time flag\n\tThis bit is set\
      \ when the last data written in the USART_TDR has been transmitted correctly\
      \ out of the shift register.\n\tIt is set by hardware in Smartcard mode, if\
      \ the transmission of a frame containing data is complete and if the smartcard\
      \ did not send back any NACK. An interrupt is generated if TCBGTIE=1 in the\
      \ USART_CR3 register.\n\tThis bit is cleared by software, by writing 1 to the\
      \ TCBGTCF in the USART_ICR register or by a write to the USART_TDR register.\n\
      \tNote: If the USART does not support the Smartcard mode, this bit is reserved\
      \ and kept at reset value. If the USART supports the Smartcard mode and the\
      \ Smartcard mode is enabled, the TCBGT reset value is '1'. Refer to on page877."
    bitOffset: 25
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Transmission is not complete or transmission is complete unsuccessfully
        (i.e. a NACK is received from the card)
      value: 0
    - name: B_0x1
      description: Transmission is complete successfully (before Guard time completion
        and there is no NACK from the smart card).
      value: 1
  - name: RXFT
    description: "RXFIFO threshold flag\n\tThis bit is set by hardware when the threshold\
      \ programmed in RXFTCFG in USART_CR3 register is reached. This means that there\
      \ are (RXFTCFG - 1) data in the Receive FIFO and one data in the USART_RDR register.\
      \ An interrupt is generated if the RXFTIE bit =1 (bit 27) in the USART_CR3 register.\n\
      \tNote: When the RXFTCFG threshold is configured to '101', RXFT flag is set\
      \ if 16 data are available i.e. 15 data in the RXFIFO and 1 data in the USART_RDR.\
      \ Consequently, the 17th received data does not cause an overrun error. The\
      \ overrun error occurs after receiving the 18th data."
    bitOffset: 26
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Receive FIFO does not reach the programmed threshold.
      value: 0
    - name: B_0x1
      description: Receive FIFO reached the programmed threshold.
      value: 1
  - name: TXFT
    description: "TXFIFO threshold flag\n\tThis bit is set by hardware when the TXFIFO\
      \ reaches the threshold programmed in TXFTCFG of USART_CR3 register i.e. the\
      \ TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the\
      \ TXFTIE bit =1 (bit 31) in the USART_CR3 register."
    bitOffset: 27
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: TXFIFO does not reach the programmed threshold.
      value: 0
    - name: B_0x1
      description: TXFIFO reached the programmed threshold.
      value: 1
- name: LPUART_ISR_disabled
  displayName: LPUART_ISR_disabled
  description: LPUART interrupt and status register [alternate]
  alternateRegister: LPUART_ISR_enabled
  addressOffset: 28
  size: 32
  resetValue: 8388800
  resetMask: 4294967295
  fields:
  - name: PE
    description: "Parity error\nThis bit is set by hardware when a parity error occurs\
      \ in receiver mode. It is cleared by software, writing 1 to the PECF in the\
      \ USART_ICR register.\nAn interrupt is generated if PEIE = 1 in the USART_CR1\
      \ register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No parity error
      value: 0
    - name: B_0x1
      description: Parity error
      value: 1
  - name: FE
    description: "Framing error\nThis bit is set by hardware when a de-synchronization,\
      \ excessive noise or a break character is detected. It is cleared by software,\
      \ writing 1 to the FECF bit in the USART_ICR register.\nWhen transmitting data\
      \ in Smartcard mode, this bit is set when the maximum number of transmit attempts\
      \ is reached without success (the card NACKs the data frame).\nAn interrupt\
      \ is generated if EIE=1 in the USART_CR1 register."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Framing error is detected
      value: 0
    - name: B_0x1
      description: Framing error or break character is detected
      value: 1
  - name: NE
    description: "Noise detection flag\nThis bit is set by hardware when noise is\
      \ detected on a received frame. It is cleared by software, writing 1 to the\
      \ NECF bit in the USART_ICR register.\nNote: This bit does not generate an interrupt\
      \ as it appears at the same time as the RXNE bit which itself generates an interrupt.\
      \ An interrupt is generated when the NE flag is set during multi buffer communication\
      \ if the EIE bit is set.\nWhen the line is noise-free, the NE flag can be disabled\
      \ by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations\
      \ (Refer to Tolerance of the USART receiver to clock deviation on page903)."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No noise is detected
      value: 0
    - name: B_0x1
      description: Noise is detected
      value: 1
  - name: ORE
    description: "Overrun error\nThis bit is set by hardware when the data currently\
      \ being received in the shift register is\nready to be transferred into the\
      \ USART_RDR register while RXNE=1. It is cleared by a software, writing 1 to\
      \ the ORECF, in the USART_ICR register.\nAn interrupt is generated if RXNEIE=1\
      \ or EIE = 1 in the USART_CR1 register.\nNote: When this bit is set, the USART_RDR\
      \ register content is not lost but the shift register is overwritten. An interrupt\
      \ is generated if the ORE flag is set during multi buffer communication if the\
      \ EIE bit is set.\nThis bit is permanently forced to 0 (no overrun detection)\
      \ when the bit OVRDIS is set in the USART_CR3 register."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No overrun error
      value: 0
    - name: B_0x1
      description: Overrun error is detected
      value: 1
  - name: IDLE
    description: "Idle line detected\nThis bit is set by hardware when an Idle Line\
      \ is detected. An interrupt is generated if IDLEIE=1 in the USART_CR1 register.\
      \ It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.\n\
      Note: The IDLE bit is not set again until the RXNE bit has been set (i.e. a\
      \ new idle line occurs).\nIf Mute mode is enabled (MME=1), IDLE is set if the\
      \ USART is not mute (RWU=0), whatever the Mute mode selected by the WAKE bit.\
      \ If RWU=1, IDLE is not set."
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Idle line is detected
      value: 0
    - name: B_0x1
      description: Idle line is detected
      value: 1
  - name: RXNE
    description: "Read data register not empty\nRXNE bit is set by hardware when the\
      \ content of the USART_RDR shift register has been transferred to the USART_RDR\
      \ register. It is cleared by reading from the USART_RDR register. The RXNE flag\
      \ can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.\n\
      An interrupt is generated if RXNEIE=1 in the USART_CR1 register."
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Data is not received
      value: 0
    - name: B_0x1
      description: Received data is ready to be read.
      value: 1
  - name: TC
    description: "Transmission complete\nThis bit indicates that the last data written\
      \ in the USART_TDR has been transmitted out of the shift register.\nIt is set\
      \ by hardware when the transmission of a frame containing data is complete and\
      \ when TXE is set.\nAn interrupt is generated if TCIE=1 in the USART_CR1 register.\n\
      TC bit is is cleared by software, by writing 1 to the TCCF in the USART_ICR\
      \ register or by a write to the USART_TDR register.\nNote: If TE bit is reset\
      \ and no transmission is on going, the TC bit is set immediately."
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Transmission is not complete
      value: 0
    - name: B_0x1
      description: Transmission is complete
      value: 1
  - name: TXE
    description: "Transmit data register empty\nTXE is set by hardware when the content\
      \ of the USART_TDR register has been transferred into the shift register. It\
      \ is cleared by writing to the USART_TDR register. The TXE flag can also be\
      \ set by writing 1 to the TXFRQ in the USART_RQR register, in order to discard\
      \ the data (only in Smartcard T=0 mode, in case of transmission failure).\n\
      An interrupt is generated if the TXEIE bit =1 in the USART_CR1 register."
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Data register full
      value: 0
    - name: B_0x1
      description: Data register not full
      value: 1
  - name: LBDF
    description: "LIN break detection flag\nThis bit is set by hardware when the LIN\
      \ break is detected. It is cleared by software, by writing 1 to the LBDCF in\
      \ the USART_ICR.\nAn interrupt is generated if LBDIE = 1 in the USART_CR2 register.\n\
      Note: If the USART does not support LIN mode, this bit is reserved and kept\
      \ at reset value. Refer to ."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: LIN Break not detected
      value: 0
    - name: B_0x1
      description: LIN break detected
      value: 1
  - name: CTSIF
    description: "CTS interrupt flag\nThis bit is set by hardware when the nCTS input\
      \ toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to\
      \ the CTSCF bit in the USART_ICR register.\nAn interrupt is generated if CTSIE=1\
      \ in the USART_CR3 register.\nNote: If the hardware flow control feature is\
      \ not supported, this bit is reserved and kept at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No change occurred on the nCTS status line
      value: 0
    - name: B_0x1
      description: A change occurred on the nCTS status line
      value: 1
  - name: CTS
    description: "CTS flag\nThis bit is set/reset by hardware. It is an inverted copy\
      \ of the status of the nCTS input pin.\nNote: If the hardware flow control feature\
      \ is not supported, this bit is reserved and kept at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: nCTS line set
      value: 0
    - name: B_0x1
      description: nCTS line reset
      value: 1
  - name: RTOF
    description: "Receiver timeout\nThis bit is set by hardware when the timeout value,\
      \ programmed in the RTOR register has lapsed, without any communication. It\
      \ is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.\n\
      An interrupt is generated if RTOIE=1 in the USART_CR2 register.\nIn Smartcard\
      \ mode, the timeout corresponds to the CWT or BWT timings.\nNote: If a time\
      \ equal to the value programmed in RTOR register separates 2 characters, RTOF\
      \ is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8,\
      \ depending on the oversampling method), RTOF flag is set.\nThe counter counts\
      \ even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already\
      \ elapsed when RE is set, then RTOF is set.\nIf the USART does not support the\
      \ Receiver timeout feature, this bit is reserved and kept at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Timeout value not reached
      value: 0
    - name: B_0x1
      description: Timeout value reached without any data reception
      value: 1
  - name: EOBF
    description: "End of block flag\nThis bit is set by hardware when a complete block\
      \ has been received (for example T=1 Smartcard mode). The detection is done\
      \ when the number of received bytes (from the start of the block, including\
      \ the prologue) is equal or greater than BLEN + 4.\nAn interrupt is generated\
      \ if the EOBIE=1 in the USART_CR2 register.\nIt is cleared by software, writing\
      \ 1 to the EOBCF in the USART_ICR register.\nNote: If Smartcard mode is not\
      \ supported, this bit is reserved and kept at reset value. Refer to ."
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: End of Block not reached
      value: 0
    - name: B_0x1
      description: End of Block (number of characters) reached
      value: 1
  - name: UDR
    description: "SPI slave underrun error flag\nIn slave transmission mode, this\
      \ flag is set when the first clock pulse for data transmission appears while\
      \ the software has not yet loaded any value into USART_TDR. This flag is reset\
      \ by setting UDRCF bit in the USART_ICR register.\nNote: If the USART does not\
      \ support the SPI slave mode, this bit is reserved and kept at reset value.\
      \ Refer to ."
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No underrun error
      value: 0
    - name: B_0x1
      description: underrun error
      value: 1
  - name: ABRE
    description: "Auto baud rate error\nThis bit is set by hardware if the baud rate\
      \ measurement failed (baud rate out of range or character comparison failed)\n\
      It is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3 register.\n\
      Note: If the USART does not support the auto baud rate feature, this bit is\
      \ reserved and kept at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-only
  - name: ABRF
    description: "Auto baud rate flag\nThis bit is set by hardware when the automatic\
      \ baud rate has been set (RXNE is also set, generating an interrupt if RXNEIE\
      \ = 1) or when the auto baud rate operation was completed without success (ABRE=1)\
      \ (ABRE, RXNE and FE are also set in this case)\nIt is cleared by software,\
      \ in order to request a new auto baud rate detection, by writing 1 to the ABRRQ\
      \ in the USART_RQR register.\nNote: If the USART does not support the auto baud\
      \ rate feature, this bit is reserved and kept at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: BUSY
    description: "Busy flag\nThis bit is set and reset by hardware. It is active when\
      \ a communication is ongoing on the RX line (successful start bit detected).\
      \ It is reset at the end of the reception (successful or not)."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: USART is idle (no reception)
      value: 0
    - name: B_0x1
      description: Reception on going
      value: 1
  - name: CMF
    description: "Character match flag\nThis bit is set by hardware, when a the character\
      \ defined by ADD[7:0] is received. It is cleared by software, writing 1 to the\
      \ CMCF in the USART_ICR register.\nAn interrupt is generated if CMIE=1in the\
      \ USART_CR1 register."
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Character match detected
      value: 0
    - name: B_0x1
      description: Character Match detected
      value: 1
  - name: SBKF
    description: "Send break flag\nThis bit indicates that a send break character\
      \ was requested. It is set by software, by writing 1 to the SBKRQ bit in the\
      \ USART_CR3 register. It is automatically reset by hardware during the stop\
      \ bit of break transmission."
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Break character transmitted
      value: 0
    - name: B_0x1
      description: Break character requested by setting SBKRQ bit in USART_RQR register
      value: 1
  - name: RWU
    description: "Receiver wakeup from Mute mode\nThis bit indicates if the USART\
      \ is in Mute mode. It is cleared/set by hardware when a wakeup/mute sequence\
      \ is recognized. The Mute mode control sequence (address or IDLE) is selected\
      \ by the WAKE bit in the USART_CR1 register.\nWhen wakeup on IDLE mode is selected,\
      \ this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR\
      \ register.\nNote: If the USART does not support the wakeup from Stop feature,\
      \ this bit is reserved and kept at reset value. Refer to ."
    bitOffset: 19
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Receiver in active mode
      value: 0
    - name: B_0x1
      description: Receiver in Mute mode
      value: 1
  - name: WUF
    description: "Wakeup from low-power mode flag\nThis bit is set by hardware, when\
      \ a wakeup event is detected. The event is defined by the WUS bitfield. It is\
      \ cleared by software, writing a 1 to the WUCF in the USART_ICR register.\n\
      An interrupt is generated if WUFIE=1 in the USART_CR3 register.\nNote: When\
      \ UESM is cleared, WUF flag is also cleared.\nIf the USART does not support\
      \ the wakeup from Stop feature, this bit is reserved and kept at reset value.\
      \ Refer to ."
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: TEACK
    description: "Transmit enable acknowledge flag\nThis bit is set/reset by hardware,\
      \ when the Transmit Enable value is taken into account by the USART.\nIt can\
      \ be used when an idle frame request is generated by writing TE=0, followed\
      \ by TE=1 in the USART_CR1 register, in order to respect the TE=0 minimum period."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: REACK
    description: "Receive enable acknowledge flag\nThis bit is set/reset by hardware,\
      \ when the Receive Enable value is taken into account by the USART.\nIt can\
      \ be used to verify that the USART is ready for reception before entering low-power\
      \ mode.\nNote: If the USART does not support the wakeup from Stop feature, this\
      \ bit is reserved and kept at reset value. Refer to ."
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: TCBGT
    description: "Transmission complete before guard time flag\nThis bit is set when\
      \ the last data written in the USART_TDR has been transmitted correctly out\
      \ of the shift register.\nIt is set by hardware in Smartcard mode, if the transmission\
      \ of a frame containing data is complete and if the smartcard did not send back\
      \ any NACK. An interrupt is generated if TCBGTIE=1 in the USART_CR3 register.\n\
      This bit is cleared by software, by writing 1 to the TCBGTCF in the USART_ICR\
      \ register or by a write to the USART_TDR register.\nNote: If the USART does\
      \ not support the Smartcard mode, this bit is reserved and kept at reset value.\
      \ If the USART supports the Smartcard mode and the Smartcard mode is enabled,\
      \ the TCBGT reset value is '1'. Refer to on page877."
    bitOffset: 25
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Transmission is not complete or transmission is complete unsuccessfully
        (i.e. a NACK is received from the card)
      value: 0
    - name: B_0x1
      description: Transmission is complete successfully (before Guard time completion
        and there is no NACK from the smart card).
      value: 1
- name: LPUART_ICR
  displayName: LPUART_ICR
  description: LPUART interrupt flag clear register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PECF
    description: "Parity error clear flag\nWriting 1 to this bit clears the PE flag\
      \ in the LPUART_ISR register."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: FECF
    description: "Framing error clear flag\nWriting 1 to this bit clears the FE flag\
      \ in the LPUART_ISR register."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: NECF
    description: "Noise detected clear flag\nWriting 1 to this bit clears the NE flag\
      \ in the LPUART_ISR register."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: ORECF
    description: "Overrun error clear flag\nWriting 1 to this bit clears the ORE flag\
      \ in the LPUART_ISR register."
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: IDLECF
    description: "Idle line detected clear flag\nWriting 1 to this bit clears the\
      \ IDLE flag in the LPUART_ISR register."
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: TCCF
    description: "Transmission complete clear flag\nWriting 1 to this bit clears the\
      \ TC flag in the LPUART_ISR register."
    bitOffset: 6
    bitWidth: 1
    access: write-only
  - name: CTSCF
    description: "CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the\
      \ LPUART_ISR register."
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: CMCF
    description: "Character match clear flag\nWriting 1 to this bit clears the CMF\
      \ flag in the LPUART_ISR register."
    bitOffset: 17
    bitWidth: 1
    access: write-only
  - name: WUCF
    description: "Wakeup from low-power mode clear flag\nWriting 1 to this bit clears\
      \ the WUF flag in the LPUART_ISR register.\nNote: If the LPUART does not support\
      \ the wakeup from Stop feature, this bit is reserved and kept at reset value.\
      \ Refer to ."
    bitOffset: 20
    bitWidth: 1
    access: write-only
- name: LPUART_RDR
  displayName: LPUART_RDR
  description: LPUART receive data register
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDR
    description: "Receive data value\nContains the received data character.\nThe RDR\
      \ register provides the parallel interface between the input shift register\
      \ and the internal bus (see ).\nWhen receiving with the parity enabled, the\
      \ value read in the MSB bit is the received parity bit."
    bitOffset: 0
    bitWidth: 9
    access: read-only
- name: LPUART_TDR
  displayName: LPUART_TDR
  description: LPUART transmit data register
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TDR
    description: "Transmit data value\nContains the data character to be transmitted.\n\
      The TDR register provides the parallel interface between the internal bus and\
      \ the output shift register (see ).\nWhen transmitting with the parity enabled\
      \ (PCE bit set to 1 in the LPUART_CR1 register), the value written in the MSB\
      \ (bit 7 or bit 8 depending on the data length) has no effect because it is\
      \ replaced by the parity.\nNote: This register must be written only when TXE/TXFNF=1."
    bitOffset: 0
    bitWidth: 9
    access: read-write
- name: LPUART_PRESC
  displayName: LPUART_PRESC
  description: LPUART prescaler register
  addressOffset: 44
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRESCALER
    description: "Clock prescaler\nThe LPUART input clock can be divided by a prescaler:\n\
      Remaining combinations: Reserved.\nNote: When PRESCALER is programmed with a\
      \ value different of the allowed ones, programmed prescaler value is 1011 i.e.\
      \ input clock divided by 256."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: input clock not divided
      value: 0
    - name: B_0x1
      description: input clock divided by 2
      value: 1
    - name: B_0x2
      description: input clock divided by 4
      value: 2
    - name: B_0x3
      description: input clock divided by 6
      value: 3
    - name: B_0x4
      description: input clock divided by 8
      value: 4
    - name: B_0x5
      description: input clock divided by 10
      value: 5
    - name: B_0x6
      description: input clock divided by 12
      value: 6
    - name: B_0x7
      description: input clock divided by 16
      value: 7
    - name: B_0x8
      description: input clock divided by 32
      value: 8
    - name: B_0x9
      description: input clock divided by 64
      value: 9
    - name: B_0xA
      description: input clock divided by 128
      value: 10
    - name: B_0xB
      description: input clock divided by 256
      value: 11
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
