Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  7 11:15:00 2020
| Host         : DESKTOP-JPHN0MJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 68 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.568        0.000                      0                   33           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          1.568        0.000                      0                   33                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.568ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            zero
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.432ns  (logic 6.213ns (33.709%)  route 12.219ns (66.291%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT1=1 LUT4=3 LUT5=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 f  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.848     7.870    arith/adder1/extendout0
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.306     8.176 f  arith/adder1/ALUout_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.127    10.303    arith/adder1/ALUout_OBUF[0]
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.124    10.427 f  arith/adder1/zero_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.558    10.985    arith/adder1/zero_OBUF_inst_i_6_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.109 f  arith/adder1/zero_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.635    11.744    arith/adder1/zero_OBUF_inst_i_2_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124    11.868 r  arith/adder1/zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.966    15.834    zero_OBUF
    J1                   OBUF (Prop_obuf_I_O)         2.598    18.432 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    18.432    zero
    J1                                                                r  zero (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[28]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.713ns  (logic 5.840ns (37.166%)  route 9.873ns (62.834%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.714     7.736    arith/adder1/extendout0
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.306     8.042 r  arith/adder1/ALUout_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           5.075    13.116    ALUout_OBUF[28]
    J3                   OBUF (Prop_obuf_I_O)         2.596    15.713 r  ALUout_OBUF[28]_inst/O
                         net (fo=0)                   0.000    15.713    ALUout[28]
    J3                                                                r  ALUout[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[31]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.705ns  (logic 5.843ns (37.206%)  route 9.862ns (62.794%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.701     7.723    arith/adder1/extendout0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.306     8.029 r  arith/adder1/ALUout_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           5.077    13.105    ALUout_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.600    15.705 r  ALUout_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.705    ALUout[31]
    K2                                                                r  ALUout[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[26]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.629ns  (logic 5.840ns (37.364%)  route 9.790ns (62.636%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.602     7.624    arith/adder1/extendout0
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.306     7.930 r  arith/adder1/ALUout_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           5.103    13.033    ALUout_OBUF[26]
    L3                   OBUF (Prop_obuf_I_O)         2.596    15.629 r  ALUout_OBUF[26]_inst/O
                         net (fo=0)                   0.000    15.629    ALUout[26]
    L3                                                                r  ALUout[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[29]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.422ns  (logic 5.858ns (37.983%)  route 9.565ns (62.017%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.532     7.553    arith/adder1/extendout0
    SLICE_X2Y41          LUT5 (Prop_lut5_I2_O)        0.306     7.859 r  arith/adder1/ALUout_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           4.949    12.808    ALUout_OBUF[29]
    L1                   OBUF (Prop_obuf_I_O)         2.614    15.422 r  ALUout_OBUF[29]_inst/O
                         net (fo=0)                   0.000    15.422    ALUout[29]
    L1                                                                r  ALUout[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.422    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[24]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.361ns  (logic 5.848ns (38.069%)  route 9.513ns (61.931%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.689     7.710    arith/adder1/extendout0
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.306     8.016 r  arith/adder1/ALUout_OBUF[24]_inst_i_1/O
                         net (fo=2, routed)           4.741    12.757    ALUout_OBUF[24]
    M2                   OBUF (Prop_obuf_I_O)         2.604    15.361 r  ALUout_OBUF[24]_inst/O
                         net (fo=0)                   0.000    15.361    ALUout[24]
    M2                                                                r  ALUout[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[27]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.337ns  (logic 5.847ns (38.122%)  route 9.490ns (61.878%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.518     7.539    arith/adder1/extendout0
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.306     7.845 r  arith/adder1/ALUout_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           4.888    12.734    ALUout_OBUF[27]
    K3                   OBUF (Prop_obuf_I_O)         2.603    15.337 r  ALUout_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.337    ALUout[27]
    K3                                                                r  ALUout[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[30]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.285ns  (logic 5.852ns (38.289%)  route 9.432ns (61.711%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.543     7.564    arith/adder1/extendout0
    SLICE_X2Y41          LUT5 (Prop_lut5_I2_O)        0.306     7.870 r  arith/adder1/ALUout_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           4.805    12.676    ALUout_OBUF[30]
    L2                   OBUF (Prop_obuf_I_O)         2.609    15.285 r  ALUout_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.285    ALUout[30]
    L2                                                                r  ALUout[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[25]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.133ns  (logic 5.849ns (38.649%)  route 9.284ns (61.351%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.431     7.452    arith/adder1/extendout0
    SLICE_X3Y40          LUT5 (Prop_lut5_I2_O)        0.306     7.758 r  arith/adder1/ALUout_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           4.770    12.528    ALUout_OBUF[25]
    M3                   OBUF (Prop_obuf_I_O)         2.605    15.133 r  ALUout_OBUF[25]_inst/O
                         net (fo=0)                   0.000    15.133    ALUout[25]
    M3                                                                r  ALUout[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 B[21]
                            (input port)
  Destination:            ALUout[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.062ns  (logic 5.834ns (38.733%)  route 9.228ns (61.267%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B[21]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  B_IBUF[21]_inst/O
                         net (fo=3, routed)           3.578     4.512    arith/adder1/B_IBUF[21]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.636 r  arith/adder1/adderout_carry__4_i_9/O
                         net (fo=1, routed)           0.000     4.636    arith/adder1/p_0_in[21]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.168 r  arith/adder1/adderout_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.168    arith/adder1/adderout_carry__4_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.502 r  arith/adder1/adderout_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.505     6.007    arith/adder1/Bnew1[26]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.303     6.310 r  arith/adder1/adderout_carry__5_i_2/O
                         net (fo=1, routed)           0.000     6.310    arith/adder1/adderout_carry__5_i_2_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.708 r  arith/adder1/adderout_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.708    arith/adder1/adderout_carry__5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  arith/adder1/adderout_carry__6/O[3]
                         net (fo=32, routed)          0.848     7.870    arith/adder1/extendout0
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.306     8.176 r  arith/adder1/ALUout_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.296    12.472    ALUout_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    15.062 r  ALUout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.062    ALUout[0]
    V7                                                                r  ALUout[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                  4.938    





