<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LDFF1SW (vector plus immediate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDFF1SW (vector plus immediate)</h2><p>Gather load first-fault signed words to vector (immediate index)</p>
      <p class="aml">This instruction performs a gather load with first-faulting behavior
of signed words to Active elements of a vector register
from memory addresses generated by a
 vector base plus immediate index.
The index is a multiple of 4 in the range 0 to 124.
Inactive elements will not cause a read from Device memory or signal
faults, and are set to zero in the destination vector.</p>
      <p class="aml">This instruction is illegal when executed in Streaming SVE mode, unless FEAT_SME_FA64 is implemented and enabled.</p>
    
    <h3 class="classheading"><a id="iclass_sve"/>SVE<span style="font-size:smaller;"><br/>(FEAT_SVE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="5" class="lr">imm5</td><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zt</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="2" class="droppedname">msz</td><td colspan="2"/><td colspan="5"/><td/><td class="droppedname">U</td><td class="droppedname">ff</td><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ldff1sw_z_p_ai_d"/><p class="asm-code">LDFF1SW  { <a href="#Zt" title="Is the name of the scalable vector register to be transferred, encoded in the &quot;Zt&quot; field.">&lt;Zt&gt;</a>.D }, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/Z, [<a href="#Zn__3" title="Is the name of the base scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.D{, #<a href="#imm__72" title="Is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 124, defaulting to 0, encoded in the &quot;imm5&quot; field.">&lt;imm&gt;</a>}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer = UInt(Zt);
let n : integer = UInt(Zn);
let g : integer = UInt(Pg);
let esize : integer{} = 64;
let msize : integer{} = 32;
let unsigned : boolean = FALSE;
let offset : integer = UInt(imm5);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt&gt;</td><td><a id="Zt"/>
        
          <p class="aml">Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__3"/>
        
          <p class="aml">Is the name of the base scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__72"/>
        
          <p class="aml">Is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 124, defaulting to 0, encoded in the "imm5" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckNonStreamingSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
let mask : bits(PL) = P{}(g);
var base : bits(VL);
var result : bits(VL);
let orig : bits(VL) = Z{}(t);
var data : bits(msize);
let mbytes : integer{} = msize DIV 8;
var fault : boolean = FALSE;
var faulted : boolean = FALSE;
var unknown : boolean = FALSE;
let contiguous : boolean = FALSE;
let tagchecked : boolean = TRUE;
var accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = <a href="shared_pseudocode.html#func_CreateAccDescSVEFF_2" title="">CreateAccDescSVEFF</a>(contiguous, tagchecked);

if <a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL}(mask, esize) then
    base = <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(n);
end;

assert accdesc.first;

for e = 0 to elements-1 do
    if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask, e, esize) then
        let baddr : bits(64) = ZeroExtend{}(base[e*:esize]);
        let addr : bits(64) = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(baddr, offset * mbytes, accdesc);
        if accdesc.first then
            // Mem[] will not return if a fault is detected for the First active element
            data = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{msize}(addr, accdesc);
            accdesc.first = FALSE;
        else
            // MemNF[] will return fault=TRUE if access is not performed for any reason
            (data, fault) = <a href="shared_pseudocode.html#func_MemNF_3" title="">MemNF</a>{msize}(addr, accdesc);
            faulted = faulted || <a href="shared_pseudocode.html#func_ConstrainUnpredictableBool_1" title="">ConstrainUnpredictableBool</a>(<a href="shared_pseudocode.html#enum_Unpredictable_NONFAULT" title="">Unpredictable_NONFAULT</a>);
        end;
    else
        (data, fault) = (Zeros{msize}, FALSE);
    end;

    // FFR elements set to FALSE following a suppressed access/fault
    faulted = faulted || fault;
    if faulted then
        ElemFFR(e, esize) = '0';
    end;

    // Value becomes CONSTRAINED UNPREDICTABLE after an FFR element is FALSE
    unknown = unknown || ElemFFR(e, esize) == '0';
    if unknown then
        if !fault &amp;&amp; <a href="shared_pseudocode.html#func_ConstrainUnpredictableBool_1" title="">ConstrainUnpredictableBool</a>(<a href="shared_pseudocode.html#enum_Unpredictable_SVELDNFDATA" title="">Unpredictable_SVELDNFDATA</a>) then
            result[e*:esize] = Extend{esize}(data, unsigned);
        elsif <a href="shared_pseudocode.html#func_ConstrainUnpredictableBool_1" title="">ConstrainUnpredictableBool</a>(<a href="shared_pseudocode.html#enum_Unpredictable_SVELDNFZERO" title="">Unpredictable_SVELDNFZERO</a>) then
            result[e*:esize] = Zeros{esize};
        else  // merge
            result[e*:esize] = orig[e*:esize];
        end;
    else
        result[e*:esize] = Extend{esize}(data, unsigned);
    end;
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(t) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
