[etherlink]
type=DistEtherLink
delay=128000000
delay_var=0
dist_rank=3
dist_size=5
dist_sync_on_pseudo_op=false
dump=Null
eventq_index=0
is_switch=false
num_nodes=2
server_name=127.0.0.1
server_port=2200
speed=800.000000
sync_repeat=0
sync_start=1000000000000
int0=testsys.realview.ethernet.interface

[root]
type=Root
children=etherlink testsys
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[testsys]
type=LinuxArmSystem
children=bootmem bridge cf0 clk_domain cpu0 cpu1 cpu2 cpu3 cpu_clk_domain cpu_voltage_domain dvfs_handler intrctrl iobus iocache l3 mem_ctrls membus realview terminal tol3bus vncserver voltage_domain
atags_addr=134217728
auto_reset_addr=false
boot_loader=/home/vine/gem5/binaries/boot_emm.arm64
boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=512MB root=/dev/sda1
cache_line_size=64
dtb_filename=/home/vine/gem5/binaries/vexpress.aarch64.20140821.dtb
early_kernel_symbols=false
enable_context_switch_stats_dump=false
eventq_index=0
exit_on_work_items=false
flags_addr=469827632
gic_cpu_addr=738205696
have_crypto=false
have_large_asid_64=false
have_lpae=true
have_lse=true
have_pan=true
have_security=false
have_sve=true
have_virtualization=false
highest_el_is_64=false
init_param=0
kernel=/home/vine/gem5/binaries/vmlinux.aarch64.20140821
kernel_addr_check=true
kernel_extras=
load_addr_mask=0
load_offset=2147483648
m5ops_base=0
machine_type=VExpress_EMM64
mem_mode=timing
mem_ranges=2147483648:2684354559
memories=testsys.bootmem testsys.mem_ctrls testsys.realview.vram
mmap_using_noreserve=false
multi_proc=true
multi_thread=false
num_work_ids=16
panic_on_oops=false
panic_on_panic=false
phys_addr_range_64=40
readfile=/home/vine/gem5/util/dist/test/./../../../util/dist/test/warmup.4GB.rcS
redirect_paths=
reset_addr=0
semihosting=Null
sve_vl=1
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=testsys.membus.slave[1]

[testsys.bootmem]
type=SimpleMemory
bandwidth=73.000000
clk_domain=testsys.clk_domain
conf_table_reported=false
default_p_state=UNDEFINED
eventq_index=0
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
range=0:67108863
port=testsys.membus.master[1]

[testsys.bridge]
type=Bridge
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
delay=50000
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=788529152:805306367 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911
req_size=16
resp_size=16
master=testsys.iobus.slave[0]
slave=testsys.membus.master[0]

[testsys.cf0]
type=IdeDisk
children=image
delay=1000000
driveID=master
eventq_index=0
image=testsys.cf0.image

[testsys.cf0.image]
type=CowDiskImage
children=child
child=testsys.cf0.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[testsys.cf0.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/vine/gem5/disks/aarch64-ubuntu-trusty-headless.img
read_only=true

[testsys.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.voltage_domain

[testsys.cpu0]
type=TimingSimpleCPU
children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2 tol2bus tracer
branchPred=Null
checker=Null
clk_domain=testsys.cpu_clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=testsys.cpu0.dstage2_mmu
dtb=testsys.cpu0.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=testsys.cpu0.interrupts
isa=testsys.cpu0.isa
istage2_mmu=testsys.cpu0.istage2_mmu
itb=testsys.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=true
power_model=
profile=0
progress_interval=0
pwr_gating_latency=100000000
pwr_gating_latency_c6=200000000
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
tracer=testsys.cpu0.tracer
wait_for_remote_gdb=false
workload=
dcache_port=testsys.cpu0.dcache.cpu_side
icache_port=testsys.cpu0.icache.cpu_side

[testsys.cpu0.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu0.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu0.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu0.dcache_port
mem_side=testsys.cpu0.tol2bus.slave[1]

[testsys.cpu0.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu0.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu0.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu0.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu0.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu0.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu0.dstage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu0.dtb

[testsys.cpu0.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu0.dstage2_mmu.stage2_tlb.walker

[testsys.cpu0.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu0.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu0.dtb.walker

[testsys.cpu0.dtb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu0.tol2bus.slave[3]

[testsys.cpu0.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu0.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu0.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu0.icache_port
mem_side=testsys.cpu0.tol2bus.slave[0]

[testsys.cpu0.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu0.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu0.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu0.icache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu0.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu0.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu0.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu0.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu0.istage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu0.itb

[testsys.cpu0.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu0.istage2_mmu.stage2_tlb.walker

[testsys.cpu0.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu0.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu0.itb.walker

[testsys.cpu0.itb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu0.tol2bus.slave[2]

[testsys.cpu0.l2]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu0.l2.replacement_policy
response_latency=20
sequential_access=false
size=524288
system=testsys
tag_latency=20
tags=testsys.cpu0.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu0.tol2bus.master[0]
mem_side=testsys.tol3bus.slave[0]

[testsys.cpu0.l2.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu0.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=4
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu0.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu0.l2.replacement_policy
sequential_access=false
size=524288
system=testsys
tag_latency=20
warmup_percentage=0

[testsys.cpu0.l2.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=524288

[testsys.cpu0.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=testsys.cpu0.tol2bus.snoop_filter
snoop_response_latency=1
system=testsys
use_default_range=false
width=32
master=testsys.cpu0.l2.cpu_side
slave=testsys.cpu0.icache.mem_side testsys.cpu0.dcache.mem_side testsys.cpu0.itb.walker.port testsys.cpu0.dtb.walker.port

[testsys.cpu0.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.cpu0.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu1]
type=TimingSimpleCPU
children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2 tol2bus tracer
branchPred=Null
checker=Null
clk_domain=testsys.cpu_clk_domain
cpu_id=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=testsys.cpu1.dstage2_mmu
dtb=testsys.cpu1.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=testsys.cpu1.interrupts
isa=testsys.cpu1.isa
istage2_mmu=testsys.cpu1.istage2_mmu
itb=testsys.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=true
power_model=
profile=0
progress_interval=0
pwr_gating_latency=100000000
pwr_gating_latency_c6=200000000
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
tracer=testsys.cpu1.tracer
wait_for_remote_gdb=false
workload=
dcache_port=testsys.cpu1.dcache.cpu_side
icache_port=testsys.cpu1.icache.cpu_side

[testsys.cpu1.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu1.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu1.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu1.dcache_port
mem_side=testsys.cpu1.tol2bus.slave[1]

[testsys.cpu1.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu1.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu1.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu1.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu1.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu1.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu1.dstage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu1.dtb

[testsys.cpu1.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu1.dstage2_mmu.stage2_tlb.walker

[testsys.cpu1.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu1.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu1.dtb.walker

[testsys.cpu1.dtb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu1.tol2bus.slave[3]

[testsys.cpu1.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu1.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu1.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu1.icache_port
mem_side=testsys.cpu1.tol2bus.slave[0]

[testsys.cpu1.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu1.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu1.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu1.icache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu1.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu1.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu1.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu1.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu1.istage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu1.itb

[testsys.cpu1.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu1.istage2_mmu.stage2_tlb.walker

[testsys.cpu1.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu1.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu1.itb.walker

[testsys.cpu1.itb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu1.tol2bus.slave[2]

[testsys.cpu1.l2]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu1.l2.replacement_policy
response_latency=20
sequential_access=false
size=524288
system=testsys
tag_latency=20
tags=testsys.cpu1.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu1.tol2bus.master[0]
mem_side=testsys.tol3bus.slave[1]

[testsys.cpu1.l2.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu1.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=4
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu1.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu1.l2.replacement_policy
sequential_access=false
size=524288
system=testsys
tag_latency=20
warmup_percentage=0

[testsys.cpu1.l2.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=524288

[testsys.cpu1.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=testsys.cpu1.tol2bus.snoop_filter
snoop_response_latency=1
system=testsys
use_default_range=false
width=32
master=testsys.cpu1.l2.cpu_side
slave=testsys.cpu1.icache.mem_side testsys.cpu1.dcache.mem_side testsys.cpu1.itb.walker.port testsys.cpu1.dtb.walker.port

[testsys.cpu1.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.cpu1.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu2]
type=TimingSimpleCPU
children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2 tol2bus tracer
branchPred=Null
checker=Null
clk_domain=testsys.cpu_clk_domain
cpu_id=2
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=testsys.cpu2.dstage2_mmu
dtb=testsys.cpu2.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=testsys.cpu2.interrupts
isa=testsys.cpu2.isa
istage2_mmu=testsys.cpu2.istage2_mmu
itb=testsys.cpu2.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=true
power_model=
profile=0
progress_interval=0
pwr_gating_latency=100000000
pwr_gating_latency_c6=200000000
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
tracer=testsys.cpu2.tracer
wait_for_remote_gdb=false
workload=
dcache_port=testsys.cpu2.dcache.cpu_side
icache_port=testsys.cpu2.icache.cpu_side

[testsys.cpu2.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu2.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu2.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu2.dcache_port
mem_side=testsys.cpu2.tol2bus.slave[1]

[testsys.cpu2.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu2.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu2.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu2.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu2.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu2.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu2.dstage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu2.dtb

[testsys.cpu2.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu2.dstage2_mmu.stage2_tlb.walker

[testsys.cpu2.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu2.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu2.dtb.walker

[testsys.cpu2.dtb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu2.tol2bus.slave[3]

[testsys.cpu2.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu2.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu2.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu2.icache_port
mem_side=testsys.cpu2.tol2bus.slave[0]

[testsys.cpu2.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu2.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu2.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu2.icache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu2.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu2.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu2.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu2.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu2.istage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu2.itb

[testsys.cpu2.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu2.istage2_mmu.stage2_tlb.walker

[testsys.cpu2.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu2.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu2.itb.walker

[testsys.cpu2.itb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu2.tol2bus.slave[2]

[testsys.cpu2.l2]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu2.l2.replacement_policy
response_latency=20
sequential_access=false
size=524288
system=testsys
tag_latency=20
tags=testsys.cpu2.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu2.tol2bus.master[0]
mem_side=testsys.tol3bus.slave[2]

[testsys.cpu2.l2.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu2.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=4
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu2.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu2.l2.replacement_policy
sequential_access=false
size=524288
system=testsys
tag_latency=20
warmup_percentage=0

[testsys.cpu2.l2.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=524288

[testsys.cpu2.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=testsys.cpu2.tol2bus.snoop_filter
snoop_response_latency=1
system=testsys
use_default_range=false
width=32
master=testsys.cpu2.l2.cpu_side
slave=testsys.cpu2.icache.mem_side testsys.cpu2.dcache.mem_side testsys.cpu2.itb.walker.port testsys.cpu2.dtb.walker.port

[testsys.cpu2.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.cpu2.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu3]
type=TimingSimpleCPU
children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2 tol2bus tracer
branchPred=Null
checker=Null
clk_domain=testsys.cpu_clk_domain
cpu_id=3
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=testsys.cpu3.dstage2_mmu
dtb=testsys.cpu3.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=testsys.cpu3.interrupts
isa=testsys.cpu3.isa
istage2_mmu=testsys.cpu3.istage2_mmu
itb=testsys.cpu3.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=true
power_model=
profile=0
progress_interval=0
pwr_gating_latency=100000000
pwr_gating_latency_c6=200000000
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
tracer=testsys.cpu3.tracer
wait_for_remote_gdb=false
workload=
dcache_port=testsys.cpu3.dcache.cpu_side
icache_port=testsys.cpu3.icache.cpu_side

[testsys.cpu3.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu3.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu3.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu3.dcache_port
mem_side=testsys.cpu3.tol2bus.slave[1]

[testsys.cpu3.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu3.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu3.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu3.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu3.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu3.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu3.dstage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu3.dtb

[testsys.cpu3.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu3.dstage2_mmu.stage2_tlb.walker

[testsys.cpu3.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu3.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu3.dtb.walker

[testsys.cpu3.dtb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu3.tol2bus.slave[3]

[testsys.cpu3.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu3.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu3.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu3.icache_port
mem_side=testsys.cpu3.tol2bus.slave[0]

[testsys.cpu3.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu3.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu3.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu3.icache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu3.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu3.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu3.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu3.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=testsys.cpu3.istage2_mmu.stage2_tlb
sys=testsys
tlb=testsys.cpu3.itb

[testsys.cpu3.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=testsys
walker=testsys.cpu3.istage2_mmu.stage2_tlb.walker

[testsys.cpu3.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys

[testsys.cpu3.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
sys=testsys
walker=testsys.cpu3.itb.walker

[testsys.cpu3.itb.walker]
type=ArmTableWalker
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=testsys
port=testsys.cpu3.tol2bus.slave[2]

[testsys.cpu3.l2]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.cpu3.l2.replacement_policy
response_latency=20
sequential_access=false
size=524288
system=testsys
tag_latency=20
tags=testsys.cpu3.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu3.tol2bus.master[0]
mem_side=testsys.tol3bus.slave[3]

[testsys.cpu3.l2.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu3.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=4
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu3.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.cpu3.l2.replacement_policy
sequential_access=false
size=524288
system=testsys
tag_latency=20
warmup_percentage=0

[testsys.cpu3.l2.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=524288

[testsys.cpu3.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=testsys.cpu3.tol2bus.snoop_filter
snoop_response_latency=1
system=testsys
use_default_range=false
width=32
master=testsys.cpu3.l2.cpu_side
slave=testsys.cpu3.icache.mem_side testsys.cpu3.dcache.mem_side testsys.cpu3.itb.walker.port testsys.cpu3.dtb.walker.port

[testsys.cpu3.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.cpu3.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.cpu_voltage_domain

[testsys.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[testsys.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=testsys.clk_domain
transition_latency=100000000

[testsys.intrctrl]
type=IntrControl
eventq_index=0
sys=testsys

[testsys.iobus]
type=NoncoherentXBar
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=1
frontend_latency=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=16
master=testsys.realview.uart.pio testsys.realview.realview_io.pio testsys.realview.pci_host.pio testsys.realview.timer0.pio testsys.realview.timer1.pio testsys.realview.clcd.pio testsys.realview.kmi0.pio testsys.realview.kmi1.pio testsys.realview.cf_ctrl.pio testsys.realview.rtc.pio testsys.realview.l2x0_fake.pio testsys.realview.uart1_fake.pio testsys.realview.uart2_fake.pio testsys.realview.uart3_fake.pio testsys.realview.sp810_fake.pio testsys.realview.watchdog_fake.pio testsys.realview.aaci_fake.pio testsys.realview.lan_fake.pio testsys.realview.usb_fake.pio testsys.realview.mmc_fake.pio testsys.realview.energy_ctrl.pio testsys.realview.ide.pio testsys.realview.ethernet.pio testsys.iocache.cpu_side
slave=testsys.bridge.master testsys.realview.clcd.dma testsys.realview.cf_ctrl.dma testsys.realview.ide.dma testsys.realview.ethernet.dma

[testsys.iocache]
type=Cache
children=replacement_policy tags
addr_ranges=2147483648:2684354559
assoc=8
clk_domain=testsys.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=50
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.iocache.replacement_policy
response_latency=50
sequential_access=false
size=1024
system=testsys
tag_latency=50
tags=testsys.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.iobus.master[23]
mem_side=testsys.membus.slave[2]

[testsys.iocache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.iocache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.iocache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.iocache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=50
warmup_percentage=0

[testsys.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.l3]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=25
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=testsys.l3.replacement_policy
response_latency=25
sequential_access=false
size=16777216
system=testsys
tag_latency=25
tags=testsys.l3.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.tol3bus.master[0]
mem_side=testsys.membus.slave[3]

[testsys.l3.replacement_policy]
type=LRURP
eventq_index=0

[testsys.l3.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=16
block_size=64
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=testsys.l3.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=testsys.l3.replacement_policy
sequential_access=false
size=16777216
system=testsys
tag_latency=25
warmup_percentage=0

[testsys.l3.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=16777216

[testsys.mem_ctrls]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=1
clk_domain=testsys.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2147483648:2684354559
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=testsys.membus.master[6]

[testsys.membus]
type=CoherentXBar
children=badaddr_responder snoop_filter
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
point_of_unification=true
power_model=
response_latency=2
snoop_filter=testsys.membus.snoop_filter
snoop_response_latency=4
system=testsys
use_default_range=false
width=16
default=testsys.membus.badaddr_responder.pio
master=testsys.bridge.slave testsys.bootmem.port testsys.realview.gic.pio testsys.realview.vgic.pio testsys.realview.local_cpu_timer.pio testsys.realview.hdlcd.pio testsys.mem_ctrls.port
slave=testsys.realview.hdlcd.dma testsys.system_port testsys.iocache.mem_side testsys.l3.mem_side

[testsys.membus.badaddr_responder]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=warn
pio=testsys.membus.default

[testsys.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=testsys

[testsys.realview]
type=RealView
children=aaci_fake cf_ctrl clcd dcc energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mcc mmc_fake pci_host realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake
eventq_index=0
intrctrl=testsys.intrctrl
system=testsys

[testsys.realview.aaci_fake]
type=AmbaFake
amba_id=0
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
ignore_access=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470024192
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[16]

[testsys.realview.cf_ctrl]
type=IdeController
BAR0=471465984
BAR0LegacyIO=true
BAR0Size=256
BAR1=471466240
BAR1LegacyIO=true
BAR1Size=4096
BAR2=1
BAR2LegacyIO=false
BAR2Size=8
BAR3=1
BAR3LegacyIO=false
BAR3Size=4
BAR4=1
BAR4LegacyIO=false
BAR4Size=16
BAR5=1
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=1
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=31
InterruptPin=1
LatencyTimer=0
LegacyIOBase=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=133
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
ctrl_offset=2
default_p_state=UNDEFINED
disks=
eventq_index=0
host=testsys.realview.pci_host
io_shift=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_bus=2
pci_dev=0
pci_func=0
pio_latency=30000
power_model=
sid=0
ssid=0
system=testsys
dma=testsys.iobus.slave[2]
pio=testsys.iobus.master[8]

[testsys.realview.clcd]
type=Pl111
amba_id=1315089
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
enable_capture=true
eventq_index=0
gic=testsys.realview.gic
int_num=46
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=471793664
pio_latency=10000
pixel_clock=41667
power_model=
sid=0
ssid=0
system=testsys
vnc=testsys.vncserver
dma=testsys.iobus.slave[1]
pio=testsys.iobus.master[5]

[testsys.realview.dcc]
type=SubSystem
children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys
eventq_index=0
thermal_domain=Null

[testsys.realview.dcc.osc_cpu]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=16667
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_ddr]
type=RealViewOsc
dcc=0
device=8
eventq_index=0
freq=25000
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_hsbm]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=25000
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_pxl]
type=RealViewOsc
dcc=0
device=5
eventq_index=0
freq=42105
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_smb]
type=RealViewOsc
dcc=0
device=6
eventq_index=0
freq=20000
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_sys]
type=RealViewOsc
dcc=0
device=7
eventq_index=0
freq=16667
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.energy_ctrl]
type=EnergyCtrl
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
dvfs_handler=testsys.dvfs_handler
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470286336
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[20]

[testsys.realview.ethernet]
type=IGbE
BAR0=0
BAR0LegacyIO=false
BAR0Size=131072
BAR1=0
BAR1LegacyIO=false
BAR1Size=0
BAR2=0
BAR2LegacyIO=false
BAR2Size=0
BAR3=0
BAR3LegacyIO=false
BAR3Size=0
BAR4=0
BAR4LegacyIO=false
BAR4Size=0
BAR5=0
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=1
InterruptPin=1
LatencyTimer=0
LegacyIOBase=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
default_p_state=UNDEFINED
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:01
host=testsys.realview.pci_host
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_bus=0
pci_dev=0
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=testsys.iobus.slave[4]
interface=etherlink.int0
pio=testsys.iobus.master[22]

[testsys.realview.generic_timer]
type=GenericTimer
children=int_hyp int_phys_ns int_phys_s int_virt
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_hyp=testsys.realview.generic_timer.int_hyp
int_phys_ns=testsys.realview.generic_timer.int_phys_ns
int_phys_s=testsys.realview.generic_timer.int_phys_s
int_virt=testsys.realview.generic_timer.int_virt
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=testsys

[testsys.realview.generic_timer.int_hyp]
type=ArmPPI
eventq_index=0
num=26
platform=testsys.realview

[testsys.realview.generic_timer.int_phys_ns]
type=ArmPPI
eventq_index=0
num=30
platform=testsys.realview

[testsys.realview.generic_timer.int_phys_s]
type=ArmPPI
eventq_index=0
num=29
platform=testsys.realview

[testsys.realview.generic_timer.int_virt]
type=ArmPPI
eventq_index=0
num=27
platform=testsys.realview

[testsys.realview.gic]
type=GicV2
clk_domain=testsys.clk_domain
cpu_addr=738205696
cpu_pio_delay=10000
cpu_size=8192
default_p_state=UNDEFINED
dist_addr=738201600
dist_pio_delay=10000
eventq_index=0
gem5_extensions=false
gicc_iidr=33690683
gicd_iidr=33559611
gicd_pidr=2864272
gicv_iidr=33690683
int_latency=10000
it_lines=128
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
platform=testsys.realview
power_model=
system=testsys
pio=testsys.membus.master[2]

[testsys.realview.hdlcd]
type=HDLcd
amba_id=1314816
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
enable_capture=true
eventq_index=0
frame_format=Auto
gic=testsys.realview.gic
int_num=117
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=721420288
pio_latency=10000
pixel_buffer_size=2048
pixel_chunk=32
power_model=
pxl_clk=testsys.realview.dcc.osc_pxl
sid=0
ssid=0
system=testsys
virt_refresh_rate=50000000000
vnc=testsys.vncserver
workaround_dma_line_count=true
workaround_swap_rb=true
dma=testsys.membus.slave[0]
pio=testsys.membus.master[5]

[testsys.realview.ide]
type=IdeController
BAR0=1
BAR0LegacyIO=false
BAR0Size=8
BAR1=1
BAR1LegacyIO=false
BAR1Size=4
BAR2=1
BAR2LegacyIO=false
BAR2Size=8
BAR3=1
BAR3LegacyIO=false
BAR3Size=4
BAR4=1
BAR4LegacyIO=false
BAR4Size=16
BAR5=1
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=2
InterruptPin=2
LatencyTimer=0
LegacyIOBase=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=133
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
ctrl_offset=0
default_p_state=UNDEFINED
disks=testsys.cf0
eventq_index=0
host=testsys.realview.pci_host
io_shift=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_bus=0
pci_dev=1
pci_func=0
pio_latency=30000
power_model=
sid=0
ssid=0
system=testsys
dma=testsys.iobus.slave[3]
pio=testsys.iobus.master[21]

[testsys.realview.kmi0]
type=Pl050
children=ps2
amba_id=1314896
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=testsys.realview.gic
int_delay=100000
int_num=44
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470155264
pio_latency=100000
power_model=
ps2=testsys.realview.kmi0.ps2
system=testsys
pio=testsys.iobus.master[6]

[testsys.realview.kmi0.ps2]
type=PS2Keyboard
eventq_index=0
vnc=testsys.vncserver

[testsys.realview.kmi1]
type=Pl050
children=ps2
amba_id=1314896
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=testsys.realview.gic
int_delay=100000
int_num=45
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470220800
pio_latency=100000
power_model=
ps2=testsys.realview.kmi1.ps2
system=testsys
pio=testsys.iobus.master[7]

[testsys.realview.kmi1.ps2]
type=PS2TouchKit
eventq_index=0
vnc=testsys.vncserver

[testsys.realview.l2x0_fake]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=739246080
pio_latency=100000
pio_size=4095
power_model=
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[10]

[testsys.realview.lan_fake]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=436207616
pio_latency=100000
pio_size=65535
power_model=
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[17]

[testsys.realview.local_cpu_timer]
type=CpuLocalTimer
children=int_timer int_watchdog
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_timer=testsys.realview.local_cpu_timer.int_timer
int_watchdog=testsys.realview.local_cpu_timer.int_watchdog
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=738721792
pio_latency=100000
power_model=
system=testsys
pio=testsys.membus.master[4]

[testsys.realview.local_cpu_timer.int_timer]
type=ArmPPI
eventq_index=0
num=29
platform=testsys.realview

[testsys.realview.local_cpu_timer.int_watchdog]
type=ArmPPI
eventq_index=0
num=30
platform=testsys.realview

[testsys.realview.mcc]
type=SubSystem
children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl
eventq_index=0
thermal_domain=Null

[testsys.realview.mcc.osc_clcd]
type=RealViewOsc
dcc=0
device=1
eventq_index=0
freq=42105
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.osc_mcc]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=20000
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.osc_peripheral]
type=RealViewOsc
dcc=0
device=2
eventq_index=0
freq=41667
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.osc_system_bus]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=41667
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.temp_crtl]
type=RealViewTemperatureSensor
dcc=0
device=0
eventq_index=0
parent=testsys.realview.realview_io
position=0
site=0
system=testsys

[testsys.realview.mmc_fake]
type=AmbaFake
amba_id=0
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
ignore_access=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470089728
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[19]

[testsys.realview.pci_host]
type=GenericPciHost
clk_domain=testsys.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_dma_base=0
pci_mem_base=0
pci_pio_base=788529152
platform=testsys.realview
power_model=
system=testsys
pio=testsys.iobus.master[2]

[testsys.realview.realview_io]
type=RealViewCtrl
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
idreg=35979264
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=469827584
pio_latency=100000
power_model=
proc_id0=335544320
proc_id1=335544320
system=testsys
pio=testsys.iobus.master[1]

[testsys.realview.rtc]
type=PL031
amba_id=3412017
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=testsys.realview.gic
int_delay=100000
int_num=36
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=471269376
pio_latency=100000
power_model=
system=testsys
time=Thu Jan  1 00:00:00 2009
pio=testsys.iobus.master[9]

[testsys.realview.sp810_fake]
type=AmbaFake
amba_id=0
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
ignore_access=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=469893120
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[14]

[testsys.realview.timer0]
type=Sp804
amba_id=1316868
clk_domain=testsys.clk_domain
clock0=1000000
clock1=1000000
default_p_state=UNDEFINED
eventq_index=0
gic=testsys.realview.gic
int_num0=34
int_num1=34
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470876160
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[3]

[testsys.realview.timer1]
type=Sp804
amba_id=1316868
clk_domain=testsys.clk_domain
clock0=1000000
clock1=1000000
default_p_state=UNDEFINED
eventq_index=0
gic=testsys.realview.gic
int_num0=35
int_num1=35
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470941696
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[4]

[testsys.realview.uart]
type=Pl011
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
device=testsys.terminal
end_on_eot=false
eventq_index=0
gic=testsys.realview.gic
int_delay=100000
int_num=37
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470351872
pio_latency=100000
platform=testsys.realview
power_model=
system=testsys
pio=testsys.iobus.master[0]

[testsys.realview.uart1_fake]
type=AmbaFake
amba_id=0
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
ignore_access=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470417408
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[11]

[testsys.realview.uart2_fake]
type=AmbaFake
amba_id=0
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
ignore_access=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470482944
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[12]

[testsys.realview.uart3_fake]
type=AmbaFake
amba_id=0
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
ignore_access=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470548480
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[13]

[testsys.realview.usb_fake]
type=IsaFake
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=452984832
pio_latency=100000
pio_size=131071
power_model=
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[18]

[testsys.realview.vgic]
type=VGic
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=testsys.realview.gic
gicv_iidr=33690683
hv_addr=738213888
maint_int=25
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_delay=10000
platform=testsys.realview
power_model=
system=testsys
vcpu_addr=738222080
pio=testsys.membus.master[3]

[testsys.realview.vram]
type=SimpleMemory
bandwidth=73.000000
clk_domain=testsys.clk_domain
conf_table_reported=false
default_p_state=UNDEFINED
eventq_index=0
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
range=402653184:436207615

[testsys.realview.watchdog_fake]
type=AmbaFake
amba_id=0
clk_domain=testsys.clk_domain
default_p_state=UNDEFINED
eventq_index=0
ignore_access=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470745088
pio_latency=100000
power_model=
system=testsys
pio=testsys.iobus.master[15]

[testsys.terminal]
type=Terminal
eventq_index=0
number=0
output=true
port=3456

[testsys.tol3bus]
type=CoherentXBar
children=snoop_filter
clk_domain=testsys.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=testsys.tol3bus.snoop_filter
snoop_response_latency=1
system=testsys
use_default_range=false
width=32
master=testsys.l3.cpu_side
slave=testsys.cpu0.l2.mem_side testsys.cpu1.l2.mem_side testsys.cpu2.l2.mem_side testsys.cpu3.l2.mem_side

[testsys.tol3bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.vncserver]
type=VncServer
eventq_index=0
frame_capture=false
img_format=Auto
number=0
port=5900

[testsys.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

