Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 25 00:18:09 2022
| Host         : LAPTOP-CCIUAPNO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       101         
HPDR-1     Warning           Port pin direction inconsistency                                  1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1045)
5. checking no_input_delay (13)
6. checking no_output_delay (18)
7. checking multiple_clock (209)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1045)
---------------------------------------------------
 There are 1045 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (209)
--------------------------------
 There are 209 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.971        0.000                      0                  993        0.051        0.000                      0                  993        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100                  {0.000 5.000}      10.000          100.000         
  CLK_25_clk_wiz_0      {0.000 20.000}     40.000          25.000          
  CLK_50_clk_wiz_0      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  CLK_25_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
  CLK_50_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_25_clk_wiz_0           31.206        0.000                      0                  804        0.165        0.000                      0                  804       19.500        0.000                       0                   126  
  CLK_50_clk_wiz_0           14.971        0.000                      0                  180        0.135        0.000                      0                  180        9.500        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  CLK_25_clk_wiz_0_1         31.209        0.000                      0                  804        0.165        0.000                      0                  804       19.500        0.000                       0                   126  
  CLK_50_clk_wiz_0_1         14.973        0.000                      0                  180        0.135        0.000                      0                  180        9.500        0.000                       0                    87  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_25_clk_wiz_0_1  CLK_25_clk_wiz_0         31.206        0.000                      0                  804        0.070        0.000                      0                  804  
CLK_25_clk_wiz_0    CLK_50_clk_wiz_0         17.604        0.000                      0                    9        0.174        0.000                      0                    9  
CLK_25_clk_wiz_0_1  CLK_50_clk_wiz_0         17.607        0.000                      0                    9        0.177        0.000                      0                    9  
CLK_50_clk_wiz_0_1  CLK_50_clk_wiz_0         14.971        0.000                      0                  180        0.051        0.000                      0                  180  
CLK_25_clk_wiz_0    CLK_25_clk_wiz_0_1       31.206        0.000                      0                  804        0.070        0.000                      0                  804  
CLK_25_clk_wiz_0    CLK_50_clk_wiz_0_1       17.604        0.000                      0                    9        0.174        0.000                      0                    9  
CLK_50_clk_wiz_0    CLK_50_clk_wiz_0_1       14.971        0.000                      0                  180        0.051        0.000                      0                  180  
CLK_25_clk_wiz_0_1  CLK_50_clk_wiz_0_1       17.607        0.000                      0                    9        0.177        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0
  To Clock:  CLK_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.206ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 0.490ns (6.003%)  route 7.673ns (93.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          7.212     7.764    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.145    39.219    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.506    
                         clock uncertainty           -0.095    39.412    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.970    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 31.206    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 0.490ns (6.216%)  route 7.393ns (93.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.932     7.484    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.149    39.223    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.095    39.416    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.974    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.774ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 0.490ns (6.445%)  route 7.113ns (93.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 39.227 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.652     7.204    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.153    39.227    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.514    
                         clock uncertainty           -0.095    39.420    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.978    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 31.774    

Slack (MET) :             32.056ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.490ns (6.692%)  route 6.833ns (93.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.372     6.924    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.980    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                 32.056    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.490ns (6.958%)  route 6.553ns (93.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.092     6.644    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.980    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.637ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.490ns (7.246%)  route 6.273ns (92.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.812     6.364    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.095    39.443    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.001    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 32.637    

Slack (MET) :             32.916ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.490ns (7.559%)  route 5.993ns (92.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.532     6.084    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.171    39.245    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.537    
                         clock uncertainty           -0.095    39.442    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.000    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                 32.916    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.490ns (7.900%)  route 5.713ns (92.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.252     5.804    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.167    39.241    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.533    
                         clock uncertainty           -0.095    39.438    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.996    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.996    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 33.192    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.498ns (8.424%)  route 5.414ns (91.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y48         FDRE                                         r  Comp_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.835     0.829    Comp_Address_Generator/val_reg[6]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.105     0.934 r  Comp_Address_Generator/frame_buffer_IP_i_30/O
                         net (fo=44, routed)          4.579     5.513    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.095    39.443    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.592    38.851    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.490ns (8.274%)  route 5.433ns (91.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          4.972     5.524    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.163    39.237    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.529    
                         clock uncertainty           -0.095    39.434    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.992    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 33.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Comp_cam_reset/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_cam_reset/o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X10Y104        FDRE                                         r  Comp_cam_reset/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_cam_reset/count_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.311    Comp_cam_reset/count_reg[18]
    SLICE_X11Y104        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  Comp_cam_reset/o_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Comp_cam_reset/o_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.921    -0.768    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
                         clock pessimism              0.246    -0.522    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.091    -0.431    Comp_cam_reset/o_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.407ns (68.383%)  route 0.188ns (31.617%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.022 r  Comp_Address_Generator/val_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.022    Comp_Address_Generator/val_reg[12]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[12]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.131    -0.346    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.052    -0.550    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.420ns (69.059%)  route 0.188ns (30.941%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.009 r  Comp_Address_Generator/val_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.009    Comp_Address_Generator/val_reg[12]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.418%)  route 0.388ns (67.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.388    -0.091    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.046 r  Comp_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    Comp_VGA/Hcnt[5]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092    -0.255    Comp_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.229ns (38.097%)  route 0.372ns (61.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Comp_VGA/Hcnt_reg[1]/Q
                         net (fo=6, routed)           0.372    -0.119    Comp_VGA/Hcnt_reg[1]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.101    -0.018 r  Comp_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    Comp_VGA/plusOp[3]
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.107    -0.240    Comp_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.825%)  route 0.417ns (69.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.417    -0.061    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.016 r  Comp_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    Comp_VGA/Hcnt[4]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.104    -0.243    Comp_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.919%)  route 0.173ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y48         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.173    -0.303    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    -0.532    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.443ns (70.186%)  route 0.188ns (29.814%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.014 r  Comp_Address_Generator/val_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.014    Comp_Address_Generator/val_reg[12]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[13]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.445ns (70.281%)  route 0.188ns (29.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.016 r  Comp_Address_Generator/val_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.016    Comp_Address_Generator/val_reg[12]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[15]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y13     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y14     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y7      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y8      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y11     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y12     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz_0
  To Clock:  CLK_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.256    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.256    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.325ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.137ns (48.771%)  route 2.245ns (51.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.439     4.154    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X9Y106         FDRE (Setup_fdre_C_CE)      -0.150    19.479    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                 15.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.675    -0.506    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.282    Comp_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  Comp_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Comp_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.949    -0.740    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.247    -0.493    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121    -0.372    Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.320    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092    -0.430    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.351    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)        -0.001    -0.523    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.353%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.081    -0.290    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.048    -0.242 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.107    -0.415    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.969%)  route 0.274ns (66.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.274    -0.120    Comp_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.301    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.282    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.059    -0.463    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (38.006%)  route 0.268ns (61.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.268    -0.103    Comp_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.301    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.183%)  route 0.108ns (45.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.272    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.948    -0.741    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.017    -0.474    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.962%)  route 0.152ns (45.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.152    -0.241    Comp_ov7670_controller/Inst_ov7670_registers/address[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.120    -0.402    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.298    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[5]
    SLICE_X5Y107         LUT3 (Prop_lut3_I0_O)        0.098    -0.200 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.947    -0.742    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092    -0.416    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y42     Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    clock_divider_IP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y106     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider_IP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    clock_divider_IP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0_1
  To Clock:  CLK_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 0.490ns (6.003%)  route 7.673ns (93.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          7.212     7.764    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.145    39.219    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.506    
                         clock uncertainty           -0.091    39.415    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.973    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 31.209    

Slack (MET) :             31.493ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 0.490ns (6.216%)  route 7.393ns (93.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.932     7.484    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.149    39.223    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.091    39.419    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.977    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.977    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.493    

Slack (MET) :             31.777ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 0.490ns (6.445%)  route 7.113ns (93.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 39.227 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.652     7.204    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.153    39.227    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.514    
                         clock uncertainty           -0.091    39.423    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.981    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 31.777    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.490ns (6.692%)  route 6.833ns (93.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.372     6.924    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.983    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.490ns (6.958%)  route 6.553ns (93.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.092     6.644    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.983    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.641ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.490ns (7.246%)  route 6.273ns (92.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.812     6.364    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.091    39.447    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.005    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 32.641    

Slack (MET) :             32.920ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.490ns (7.559%)  route 5.993ns (92.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.532     6.084    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.171    39.245    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.537    
                         clock uncertainty           -0.091    39.446    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.004    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                 32.920    

Slack (MET) :             33.196ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.490ns (7.900%)  route 5.713ns (92.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.252     5.804    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.167    39.241    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.533    
                         clock uncertainty           -0.091    39.442    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.000    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 33.196    

Slack (MET) :             33.342ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.498ns (8.424%)  route 5.414ns (91.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y48         FDRE                                         r  Comp_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.835     0.829    Comp_Address_Generator/val_reg[6]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.105     0.934 r  Comp_Address_Generator/frame_buffer_IP_i_30/O
                         net (fo=44, routed)          4.579     5.513    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.091    39.447    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.592    38.855    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 33.342    

Slack (MET) :             33.472ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.490ns (8.274%)  route 5.433ns (91.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          4.972     5.524    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.163    39.237    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.529    
                         clock uncertainty           -0.091    39.438    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.996    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.996    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 33.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Comp_cam_reset/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_cam_reset/o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X10Y104        FDRE                                         r  Comp_cam_reset/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_cam_reset/count_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.311    Comp_cam_reset/count_reg[18]
    SLICE_X11Y104        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  Comp_cam_reset/o_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Comp_cam_reset/o_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.921    -0.768    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
                         clock pessimism              0.246    -0.522    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.091    -0.431    Comp_cam_reset/o_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.407ns (68.383%)  route 0.188ns (31.617%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.022 r  Comp_Address_Generator/val_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.022    Comp_Address_Generator/val_reg[12]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[12]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.131    -0.346    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.052    -0.550    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.420ns (69.059%)  route 0.188ns (30.941%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.009 r  Comp_Address_Generator/val_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.009    Comp_Address_Generator/val_reg[12]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.418%)  route 0.388ns (67.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.388    -0.091    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.046 r  Comp_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    Comp_VGA/Hcnt[5]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092    -0.255    Comp_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.229ns (38.097%)  route 0.372ns (61.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Comp_VGA/Hcnt_reg[1]/Q
                         net (fo=6, routed)           0.372    -0.119    Comp_VGA/Hcnt_reg[1]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.101    -0.018 r  Comp_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    Comp_VGA/plusOp[3]
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.107    -0.240    Comp_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.825%)  route 0.417ns (69.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.417    -0.061    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.016 r  Comp_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    Comp_VGA/Hcnt[4]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.104    -0.243    Comp_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.919%)  route 0.173ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y48         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.173    -0.303    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    -0.532    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.443ns (70.186%)  route 0.188ns (29.814%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.014 r  Comp_Address_Generator/val_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.014    Comp_Address_Generator/val_reg[12]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[13]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.445ns (70.281%)  route 0.188ns (29.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.016 r  Comp_Address_Generator/val_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.016    Comp_Address_Generator/val_reg[12]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.215    Comp_Address_Generator/val_reg[15]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y13     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y14     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y7      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y8      frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y11     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y12     frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     Comp_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     Comp_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y50     Comp_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz_0_1
  To Clock:  CLK_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.973ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.082    19.631    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.258    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.258    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.973    

Slack (MET) :             14.973ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.082    19.631    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.258    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.258    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.973    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.082    19.631    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.512    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.082    19.631    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.512    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.082    19.631    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.512    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.082    19.631    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.512    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.267ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.082    19.674    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.360    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.267    

Slack (MET) :             15.267ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.082    19.674    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.360    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.267    

Slack (MET) :             15.267ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.082    19.674    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.360    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.267    

Slack (MET) :             15.327ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.137ns (48.771%)  route 2.245ns (51.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.439     4.154    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.082    19.631    
    SLICE_X9Y106         FDRE (Setup_fdre_C_CE)      -0.150    19.481    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                 15.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.675    -0.506    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.282    Comp_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  Comp_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Comp_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.949    -0.740    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.247    -0.493    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121    -0.372    Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.320    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092    -0.430    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.351    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)        -0.001    -0.523    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.353%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.081    -0.290    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.048    -0.242 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.107    -0.415    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.969%)  route 0.274ns (66.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.274    -0.120    Comp_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.301    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.282    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.059    -0.463    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (38.006%)  route 0.268ns (61.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.268    -0.103    Comp_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.301    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.183%)  route 0.108ns (45.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.272    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.948    -0.741    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.017    -0.474    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.962%)  route 0.152ns (45.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.152    -0.241    Comp_ov7670_controller/Inst_ov7670_registers/address[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.246    -0.522    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.120    -0.402    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.298    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[5]
    SLICE_X5Y107         LUT3 (Prop_lut3_I0_O)        0.098    -0.200 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.947    -0.742    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092    -0.416    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y42     Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    clock_divider_IP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y106     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y83     Comp_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y105     Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider_IP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    clock_divider_IP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_divider_IP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0_1
  To Clock:  CLK_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.206ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 0.490ns (6.003%)  route 7.673ns (93.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          7.212     7.764    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.145    39.219    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.506    
                         clock uncertainty           -0.095    39.412    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.970    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 31.206    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 0.490ns (6.216%)  route 7.393ns (93.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.932     7.484    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.149    39.223    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.095    39.416    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.974    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.774ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 0.490ns (6.445%)  route 7.113ns (93.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 39.227 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.652     7.204    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.153    39.227    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.514    
                         clock uncertainty           -0.095    39.420    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.978    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 31.774    

Slack (MET) :             32.056ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.490ns (6.692%)  route 6.833ns (93.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.372     6.924    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.980    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                 32.056    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.490ns (6.958%)  route 6.553ns (93.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.092     6.644    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.980    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.637ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.490ns (7.246%)  route 6.273ns (92.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.812     6.364    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.095    39.443    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.001    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 32.637    

Slack (MET) :             32.916ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.490ns (7.559%)  route 5.993ns (92.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.532     6.084    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.171    39.245    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.537    
                         clock uncertainty           -0.095    39.442    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.000    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                 32.916    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.490ns (7.900%)  route 5.713ns (92.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.252     5.804    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.167    39.241    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.533    
                         clock uncertainty           -0.095    39.438    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.996    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.996    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 33.192    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.498ns (8.424%)  route 5.414ns (91.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y48         FDRE                                         r  Comp_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.835     0.829    Comp_Address_Generator/val_reg[6]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.105     0.934 r  Comp_Address_Generator/frame_buffer_IP_i_30/O
                         net (fo=44, routed)          4.579     5.513    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.095    39.443    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.592    38.851    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0 rise@40.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.490ns (8.274%)  route 5.433ns (91.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          4.972     5.524    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.163    39.237    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.529    
                         clock uncertainty           -0.095    39.434    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.992    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 33.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Comp_cam_reset/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_cam_reset/o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X10Y104        FDRE                                         r  Comp_cam_reset/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_cam_reset/count_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.311    Comp_cam_reset/count_reg[18]
    SLICE_X11Y104        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  Comp_cam_reset/o_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Comp_cam_reset/o_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.921    -0.768    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.095    -0.427    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.091    -0.336    Comp_cam_reset/o_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.407ns (68.383%)  route 0.188ns (31.617%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.022 r  Comp_Address_Generator/val_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.022    Comp_Address_Generator/val_reg[12]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[12]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.131    -0.346    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.095    -0.508    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.052    -0.456    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.420ns (69.059%)  route 0.188ns (30.941%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.009 r  Comp_Address_Generator/val_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.009    Comp_Address_Generator/val_reg[12]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.418%)  route 0.388ns (67.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.388    -0.091    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.046 r  Comp_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    Comp_VGA/Hcnt[5]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.095    -0.253    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092    -0.161    Comp_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.229ns (38.097%)  route 0.372ns (61.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Comp_VGA/Hcnt_reg[1]/Q
                         net (fo=6, routed)           0.372    -0.119    Comp_VGA/Hcnt_reg[1]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.101    -0.018 r  Comp_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    Comp_VGA/plusOp[3]
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.095    -0.253    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.107    -0.146    Comp_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.825%)  route 0.417ns (69.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.417    -0.061    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.016 r  Comp_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    Comp_VGA/Hcnt[4]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.095    -0.253    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.104    -0.149    Comp_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.919%)  route 0.173ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y48         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.173    -0.303    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.095    -0.508    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    -0.438    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.443ns (70.186%)  route 0.188ns (29.814%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.014 r  Comp_Address_Generator/val_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.014    Comp_Address_Generator/val_reg[12]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[13]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.445ns (70.281%)  route 0.188ns (29.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.016 r  Comp_Address_Generator/val_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.016    Comp_Address_Generator/val_reg[12]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[15]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0
  To Clock:  CLK_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.909ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.034    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.909    

Slack (MET) :             17.909ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.034    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.909    

Slack (MET) :             17.909ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.034    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.909    

Slack (MET) :             17.943ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.341ns (20.966%)  route 1.285ns (79.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.285     1.366    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y105         FDCE (Setup_fdce_C_D)       -0.039    19.309    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 17.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.017    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.017    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.017    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.669     0.276    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y105         FDCE (Hold_fdce_C_D)         0.070     0.071    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0_1
  To Clock:  CLK_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.037    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.912    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.037    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.912    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.037    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.912    

Slack (MET) :             17.947ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.341ns (20.966%)  route 1.285ns (79.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.285     1.366    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y105         FDCE (Setup_fdce_C_D)       -0.039    19.312    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 17.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.020    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.020    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.020    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.669     0.276    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y105         FDCE (Hold_fdce_C_D)         0.070     0.068    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz_0_1
  To Clock:  CLK_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.256    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.256    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.325ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0 rise@20.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.137ns (48.771%)  route 2.245ns (51.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.439     4.154    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X9Y106         FDRE (Setup_fdre_C_CE)      -0.150    19.479    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                 15.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.675    -0.506    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.282    Comp_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  Comp_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Comp_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.949    -0.740    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.247    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121    -0.288    Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.320    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092    -0.346    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.351    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)        -0.001    -0.439    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.353%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.081    -0.290    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.048    -0.242 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.107    -0.331    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.969%)  route 0.274ns (66.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.274    -0.120    Comp_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.084    -0.400    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.217    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.282    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.059    -0.379    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (38.006%)  route 0.268ns (61.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.268    -0.103    Comp_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.084    -0.400    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.217    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.183%)  route 0.108ns (45.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.272    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.948    -0.741    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.250    -0.491    
                         clock uncertainty            0.084    -0.407    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.017    -0.390    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.962%)  route 0.152ns (45.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.152    -0.241    Comp_ov7670_controller/Inst_ov7670_registers/address[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.120    -0.318    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0 rise@0.000ns - CLK_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.298    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[5]
    SLICE_X5Y107         LUT3 (Prop_lut3_I0_O)        0.098    -0.200 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.947    -0.742    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/C
                         clock pessimism              0.234    -0.508    
                         clock uncertainty            0.084    -0.424    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092    -0.332    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0
  To Clock:  CLK_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.206ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 0.490ns (6.003%)  route 7.673ns (93.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          7.212     7.764    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.145    39.219    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.506    
                         clock uncertainty           -0.095    39.412    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.970    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 31.206    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 0.490ns (6.216%)  route 7.393ns (93.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.932     7.484    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.149    39.223    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.095    39.416    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.974    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.774ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 0.490ns (6.445%)  route 7.113ns (93.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 39.227 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.652     7.204    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.153    39.227    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.514    
                         clock uncertainty           -0.095    39.420    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.978    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 31.774    

Slack (MET) :             32.056ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.490ns (6.692%)  route 6.833ns (93.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.372     6.924    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.980    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                 32.056    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.490ns (6.958%)  route 6.553ns (93.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          6.092     6.644    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.980    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.637ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.490ns (7.246%)  route 6.273ns (92.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.812     6.364    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.095    39.443    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.001    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 32.637    

Slack (MET) :             32.916ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.490ns (7.559%)  route 5.993ns (92.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 39.245 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.532     6.084    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.171    39.245    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.537    
                         clock uncertainty           -0.095    39.442    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    39.000    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                 32.916    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.490ns (7.900%)  route 5.713ns (92.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          5.252     5.804    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.167    39.241    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.533    
                         clock uncertainty           -0.095    39.438    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.996    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.996    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 33.192    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.498ns (8.424%)  route 5.414ns (91.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y48         FDRE                                         r  Comp_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.835     0.829    Comp_Address_Generator/val_reg[6]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.105     0.934 r  Comp_Address_Generator/frame_buffer_IP_i_30/O
                         net (fo=44, routed)          4.579     5.513    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.095    39.443    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.592    38.851    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 Comp_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clk_wiz_0_1 rise@40.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.490ns (8.274%)  route 5.433ns (91.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Comp_Address_Generator/CLK_25
    SLICE_X42Y47         FDRE                                         r  Comp_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.393    -0.006 r  Comp_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.461     0.455    Comp_Address_Generator/val_reg[2]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.097     0.552 r  Comp_Address_Generator/frame_buffer_IP_i_32/O
                         net (fo=44, routed)          4.972     5.524    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.163    39.237    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.529    
                         clock uncertainty           -0.095    39.434    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    38.992    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 33.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Comp_cam_reset/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_cam_reset/o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X10Y104        FDRE                                         r  Comp_cam_reset/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_cam_reset/count_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.311    Comp_cam_reset/count_reg[18]
    SLICE_X11Y104        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  Comp_cam_reset/o_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Comp_cam_reset/o_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.921    -0.768    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.095    -0.427    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.091    -0.336    Comp_cam_reset/o_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.407ns (68.383%)  route 0.188ns (31.617%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.022 r  Comp_Address_Generator/val_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.022    Comp_Address_Generator/val_reg[12]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[12]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[12]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.131    -0.346    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y45         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.095    -0.508    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.052    -0.456    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.420ns (69.059%)  route 0.188ns (30.941%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.009 r  Comp_Address_Generator/val_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.009    Comp_Address_Generator/val_reg[12]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[14]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.418%)  route 0.388ns (67.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.388    -0.091    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.046 r  Comp_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    Comp_VGA/Hcnt[5]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.095    -0.253    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092    -0.161    Comp_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.229ns (38.097%)  route 0.372ns (61.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Comp_VGA/Hcnt_reg[1]/Q
                         net (fo=6, routed)           0.372    -0.119    Comp_VGA/Hcnt_reg[1]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.101    -0.018 r  Comp_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    Comp_VGA/plusOp[3]
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.095    -0.253    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.107    -0.146    Comp_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Comp_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.825%)  route 0.417ns (69.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Comp_VGA/CLK
    SLICE_X43Y50         FDRE                                         r  Comp_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Comp_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.417    -0.061    Comp_VGA/Hcnt_reg[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.016 r  Comp_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    Comp_VGA/Hcnt[4]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Comp_VGA/CLK
    SLICE_X43Y49         FDRE                                         r  Comp_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.095    -0.253    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.104    -0.149    Comp_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.919%)  route 0.173ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y48         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.173    -0.303    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y46         FDRE                                         r  frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.095    -0.508    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    -0.438    frame_buffer_IP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.443ns (70.186%)  route 0.188ns (29.814%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.014 r  Comp_Address_Generator/val_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.014    Comp_Address_Generator/val_reg[12]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[13]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[13]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Comp_Address_Generator/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_Address_Generator/val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.445ns (70.281%)  route 0.188ns (29.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Comp_Address_Generator/CLK_25
    SLICE_X42Y49         FDRE                                         r  Comp_Address_Generator/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Comp_Address_Generator/val_reg[8]/Q
                         net (fo=5, routed)           0.187    -0.266    Comp_Address_Generator/val_reg[8]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.076 r  Comp_Address_Generator/val_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.075    Comp_Address_Generator/val_reg[8]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.016 r  Comp_Address_Generator/val_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.016    Comp_Address_Generator/val_reg[12]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Comp_Address_Generator/CLK_25
    SLICE_X42Y50         FDRE                                         r  Comp_Address_Generator/val_reg[15]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.121    Comp_Address_Generator/val_reg[15]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0
  To Clock:  CLK_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.975    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.909ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.034    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.909    

Slack (MET) :             17.909ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.034    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.909    

Slack (MET) :             17.909ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.034    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.909    

Slack (MET) :             17.943ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.341ns (20.966%)  route 1.285ns (79.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.285     1.366    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.215    19.348    
    SLICE_X9Y105         FDCE (Setup_fdce_C_D)       -0.039    19.309    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 17.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.017    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.017    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.017    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.669     0.276    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X9Y105         FDCE (Hold_fdce_C_D)         0.070     0.071    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.215     0.001    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.010    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clk_wiz_0
  To Clock:  CLK_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.256    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.137ns (47.359%)  route 2.375ns (52.641%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.562     4.285    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.373    19.256    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.137ns (47.657%)  route 2.347ns (52.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.542     4.256    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.119    19.510    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.137ns (49.465%)  route 2.183ns (50.535%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 19.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.544     3.626    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.097     3.723 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.370     4.092    Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.327    19.401    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.354    19.755    
                         clock uncertainty           -0.084    19.672    
    SLICE_X7Y106         FDRE (Setup_fdre_C_R)       -0.314    19.358    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 15.265    

Slack (MET) :             15.325ns  (required time - arrival time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.137ns (48.771%)  route 2.245ns (51.229%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.411    -0.228    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.618 f  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.768     2.386    Comp_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y106         LUT4 (Prop_lut4_I0_O)        0.097     2.483 r  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.501     2.985    Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_5_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.097     3.082 f  Comp_ov7670_controller/Inst_ov7670_registers/ready_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.536     3.617    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.097     3.714 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.439     4.154    Comp_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.370    19.712    
                         clock uncertainty           -0.084    19.629    
    SLICE_X9Y106         FDRE (Setup_fdre_C_CE)      -0.150    19.479    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                 15.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.675    -0.506    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.282    Comp_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  Comp_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Comp_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.949    -0.740    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y102         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.247    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121    -0.288    Comp_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.320    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Comp_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092    -0.346    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.351    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)        -0.001    -0.439    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.353%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.081    -0.290    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.048    -0.242 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Comp_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.107    -0.331    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.969%)  route 0.274ns (66.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.274    -0.120    Comp_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.084    -0.400    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.217    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.282    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.059    -0.379    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (38.006%)  route 0.268ns (61.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.268    -0.103    Comp_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.956    -0.733    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y42         RAMB18E1                                     r  Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.084    -0.400    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.217    Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.183%)  route 0.108ns (45.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.272    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.948    -0.741    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y106         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.250    -0.491    
                         clock uncertainty            0.084    -0.407    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.017    -0.390    Comp_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.962%)  route 0.152ns (45.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.646    -0.535    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.152    -0.241    Comp_ov7670_controller/Inst_ov7670_registers/address[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Comp_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.246    -0.522    
                         clock uncertainty            0.084    -0.438    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.120    -0.318    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.673    -0.508    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.298    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[5]
    SLICE_X5Y107         LUT3 (Prop_lut3_I0_O)        0.098    -0.200 r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Comp_ov7670_controller/Inst_i2c_sender/busy_sr[6]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.947    -0.742    Comp_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y107         FDRE                                         r  Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/C
                         clock pessimism              0.234    -0.508    
                         clock uncertainty            0.084    -0.424    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092    -0.332    Comp_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clk_wiz_0_1
  To Clock:  CLK_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.898%)  route 1.291ns (79.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.291     1.371    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X8Y104         FDRE (Setup_fdre_C_R)       -0.373    18.978    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.037    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.912    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.037    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.912    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.341ns (24.604%)  route 1.045ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.045     1.125    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y104         FDRE (Setup_fdre_C_R)       -0.314    19.037    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 17.912    

Slack (MET) :             17.947ns  (required time - arrival time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clk_wiz_0_1 rise@20.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.341ns (20.966%)  route 1.285ns (79.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 19.342 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         1.378    -0.261    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341     0.080 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           1.285     1.366    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    18.074 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          1.268    19.342    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.563    
                         clock uncertainty           -0.211    19.351    
    SLICE_X9Y105         FDCE (Setup_fdce_C_D)       -0.039    19.312    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 17.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.020    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.020    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.377%)  route 0.551ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.551     0.157    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.020    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.669     0.276    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y105         FDCE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X9Y105         FDCE (Hold_fdce_C_D)         0.070     0.068    Comp_ov7670_controller/Inst_ov7670_registers/Comp_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Comp_cam_reset/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clk_wiz_0_1 rise@0.000ns - CLK_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.327%)  route 0.673ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_divider_IP/inst/CLK_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider_IP/inst/clkout2_buf/O
                         net (fo=124, routed)         0.646    -0.535    Comp_cam_reset/CLK_25
    SLICE_X11Y104        FDRE                                         r  Comp_cam_reset/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Comp_cam_reset/o_reg/Q
                         net (fo=9, routed)           0.673     0.279    Comp_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clock_divider_IP/inst/CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider_IP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider_IP/inst/CLK_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider_IP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider_IP/inst/CLK_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider_IP/inst/clkout1_buf/O
                         net (fo=85, routed)          0.921    -0.768    Comp_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y104         FDRE                                         r  Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y104         FDRE (Hold_fdre_C_R)         0.009     0.007    Comp_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    





