# Procesador
Processor in FPGA VHDL
This project is a processor made with VHDL and Verilog (the memory). It was design for the DE10-Lite. The zip contain all the files except the . risc. The .risc are ssembly code to prove the processor. segundero.risc is a seconds counter display in the disply 7 segment. sumador_inDEc_outHex.risc sum the numbers all the number up to the one introduced in by the switches, input in decimals and outpu hexadecimal

Project made by:
Javier Piña Camacho
Gerardo Peña Pérez
Walter Humprhey 
