/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// RAMECC peripheral register templates
// Total unique registers: 10

// ramecc_ier_v1: IER (version 1)
// Used by: RAMECC1.IER@stm32h723, RAMECC2.IER@stm32h723, RAMECC3.IER@stm32h723, RAMECC1.IER@stm32h725, RAMECC2.IER@stm32h725, ... +31 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"geccdebwie", bool, 3, 3>,
             groov::field<"geccdeie", bool, 2, 2>,
             groov::field<"geccseie_", bool, 1, 1>,
             groov::field<"gie", bool, 0, 0>>;

// ramecc_m4far_v2: M4FAR (version 2)
// Used by: RAMECC2.M4FAR@stm32h723, RAMECC2.M4FAR@stm32h725, RAMECC2.M4FAR@stm32h73x, RAMECC2.M4FAR@stm32h745cm4, RAMECC2.M4FAR@stm32h745cm7, ... +6 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4far_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m4fdrl_v1: M4FDRL (version 1)
// Used by: RAMECC1.M4FDRL@stm32h723, RAMECC1.M4FDRL@stm32h725, RAMECC1.M4FDRL@stm32h73x, RAMECC1.M4FDRL@stm32h745cm4, RAMECC1.M4FDRL@stm32h745cm7, ... +9 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4fdrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m4fecr_v1: M4FECR (version 1)
// Used by: RAMECC1.M4FECR@stm32h723, RAMECC1.M4FECR@stm32h725, RAMECC1.M4FECR@stm32h73x, RAMECC1.M4FECR@stm32h745cm4, RAMECC1.M4FECR@stm32h745cm7, ... +9 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4fecr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m5cr_v2: M5CR (version 2)
// Used by: RAMECC2.M5CR@stm32h723, RAMECC2.M5CR@stm32h725, RAMECC2.M5CR@stm32h73x, RAMECC2.M5CR@stm32h745cm4, RAMECC2.M5CR@stm32h745cm7, ... +6 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5cr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
             groov::field<"eccelen", bool, 5, 5>,
             groov::field<"eccdebwie", bool, 4, 4>,
             groov::field<"eccdeie", bool, 3, 3>,
             groov::field<"eccseie", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m5far_v1: M5FAR (version 1)
// Used by: RAMECC1.M5FAR@stm32h723, RAMECC1.M5FAR@stm32h725, RAMECC1.M5FAR@stm32h73x, RAMECC1.M5FAR@stm32h745cm4, RAMECC1.M5FAR@stm32h745cm7, ... +9 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5far_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5far_v2: M5FAR (version 2)
// Used by: RAMECC2.M5FAR@stm32h723, RAMECC2.M5FAR@stm32h725, RAMECC2.M5FAR@stm32h73x, RAMECC2.M5FAR@stm32h745cm4, RAMECC2.M5FAR@stm32h745cm7, ... +6 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5far_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m5fdrl_v2: M5FDRL (version 2)
// Used by: RAMECC2.M5FDRL@stm32h723, RAMECC2.M5FDRL@stm32h725, RAMECC2.M5FDRL@stm32h73x, RAMECC2.M5FDRL@stm32h745cm4, RAMECC2.M5FDRL@stm32h745cm7, ... +6 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5fdrl_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m5fecr_v1: M5FECR (version 1)
// Used by: RAMECC1.M5FECR@stm32h723, RAMECC2.M5FECR@stm32h723, RAMECC1.M5FECR@stm32h725, RAMECC2.M5FECR@stm32h725, RAMECC1.M5FECR@stm32h73x, ... +20 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5fecr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5sr_v2: M5SR (version 2)
// Used by: RAMECC2.M5SR@stm32h723, RAMECC2.M5SR@stm32h725, RAMECC2.M5SR@stm32h73x, RAMECC2.M5SR@stm32h745cm4, RAMECC2.M5SR@stm32h745cm7, ... +6 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
             groov::field<"debwdf", bool, 2, 2>,
             groov::field<"dedf", bool, 1, 1>,
             groov::field<"sedcf", bool, 0, 0>>;

} // namespace stm32::registers
