Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/AMDXilinx/VitisVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cc113e147dcc4d1081a2e270ce940b06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Y1' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'A' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'A' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'A' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dividend' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dividend' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dividend' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dividend' [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:81]
WARNING: [VRFC 10-3283] element index 8 into 'Y1' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:73]
WARNING: [VRFC 10-3705] select index 8 into 'Y1' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:74]
WARNING: [VRFC 10-3283] element index 8 into 'Z1' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:74]
WARNING: [VRFC 10-3705] select index 8 into 'Y3' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:75]
WARNING: [VRFC 10-3283] element index 8 into 'Z2' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:75]
WARNING: [VRFC 10-3705] select index 8 into 'Z1' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:76]
WARNING: [VRFC 10-3283] element index 8 into 'W' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:76]
WARNING: [VRFC 10-3705] select index 8 into 'Y1' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:78]
WARNING: [VRFC 10-3283] element index 8 into 'C1' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:78]
WARNING: [VRFC 10-3705] select index 8 into 'Y2' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:79]
WARNING: [VRFC 10-3283] element index 8 into 'C2' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:79]
WARNING: [VRFC 10-3705] select index 8 into 'Y3' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:80]
WARNING: [VRFC 10-3283] element index 8 into 'C3' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:80]
WARNING: [VRFC 10-3705] select index 8 into 'Y4' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:81]
WARNING: [VRFC 10-3283] element index 8 into 'C4' is out of bounds [D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ymatrix
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.matrix_default
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
