// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+9075,"ysyxSoCFull mem axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+9076,"ysyxSoCFull mem axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+18873,"ysyxSoCFull mem axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+18882,"ysyxSoCFull mem axi4frag len", false,-1, 7,0);
        tracep->declBus(c+18872,"ysyxSoCFull mem axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18883,"ysyxSoCFull mem axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+9072,"ysyxSoCFull mem axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+9077,"ysyxSoCFull mem axi4frag fixed", false,-1);
        tracep->declBus(c+18874,"ysyxSoCFull mem axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBus(c+18884,"ysyxSoCFull mem axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+18885,"ysyxSoCFull mem axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4frag ar_last", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4frag irr_valid", false,-1);
        tracep->declBit(c+9078,"ysyxSoCFull mem axi4frag busy_1", false,-1);
        tracep->declBus(c+9079,"ysyxSoCFull mem axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+9080,"ysyxSoCFull mem axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+18878,"ysyxSoCFull mem axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+18886,"ysyxSoCFull mem axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+18877,"ysyxSoCFull mem axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18887,"ysyxSoCFull mem axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+9073,"ysyxSoCFull mem axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+9081,"ysyxSoCFull mem axi4frag fixed_1", false,-1);
        tracep->declBus(c+18879,"ysyxSoCFull mem axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBus(c+18888,"ysyxSoCFull mem axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+18889,"ysyxSoCFull mem axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4frag aw_last", false,-1);
        tracep->declBus(c+9082,"ysyxSoCFull mem axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+9083,"ysyxSoCFull mem axi4frag w_idle", false,-1);
        tracep->declBit(c+9084,"ysyxSoCFull mem axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+9085,"ysyxSoCFull mem axi4frag in_awready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull mem axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+18890,"ysyxSoCFull mem axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+15940,"ysyxSoCFull mem axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+15941,"ysyxSoCFull mem axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+15942,"ysyxSoCFull mem axi4frag w_last", false,-1);
        tracep->declBit(c+18881,"ysyxSoCFull mem axi4frag in_wvalid", false,-1);
        tracep->declBit(c+15943,"ysyxSoCFull mem axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+15939,"ysyxSoCFull mem axi4frag in_wlast", false,-1);
        tracep->declBit(c+8878,"ysyxSoCFull mem axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+9086,"ysyxSoCFull mem axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+9087,"ysyxSoCFull mem axi4frag error_1", false,-1, 1,0);
        tracep->declBus(c+9088,"ysyxSoCFull mem axi4frag error_2", false,-1, 1,0);
        tracep->declBus(c+9089,"ysyxSoCFull mem axi4frag error_3", false,-1, 1,0);
        tracep->declBus(c+9090,"ysyxSoCFull mem axi4frag error_4", false,-1, 1,0);
        tracep->declBus(c+9091,"ysyxSoCFull mem axi4frag error_5", false,-1, 1,0);
        tracep->declBus(c+9092,"ysyxSoCFull mem axi4frag error_6", false,-1, 1,0);
        tracep->declBus(c+9093,"ysyxSoCFull mem axi4frag error_7", false,-1, 1,0);
        tracep->declBus(c+9094,"ysyxSoCFull mem axi4frag error_8", false,-1, 1,0);
        tracep->declBus(c+9095,"ysyxSoCFull mem axi4frag error_9", false,-1, 1,0);
        tracep->declBus(c+9096,"ysyxSoCFull mem axi4frag error_10", false,-1, 1,0);
        tracep->declBus(c+9097,"ysyxSoCFull mem axi4frag error_11", false,-1, 1,0);
        tracep->declBus(c+9098,"ysyxSoCFull mem axi4frag error_12", false,-1, 1,0);
        tracep->declBus(c+9099,"ysyxSoCFull mem axi4frag error_13", false,-1, 1,0);
        tracep->declBus(c+9100,"ysyxSoCFull mem axi4frag error_14", false,-1, 1,0);
        tracep->declBus(c+9101,"ysyxSoCFull mem axi4frag error_15", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag deq reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4frag deq io_enq_valid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag deq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+18871,"ysyxSoCFull mem axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4frag deq io_deq_valid", false,-1);
        tracep->declBus(c+15935,"ysyxSoCFull mem axi4frag deq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull mem axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18873,"ysyxSoCFull mem axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18874,"ysyxSoCFull mem axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9072,"ysyxSoCFull mem axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9102+i*1,"ysyxSoCFull mem axi4frag deq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9103,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15944,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9104+i*1,"ysyxSoCFull mem axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9105,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+15944,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9106+i*1,"ysyxSoCFull mem axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+9107,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+15944,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9108+i*1,"ysyxSoCFull mem axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9109,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15944,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9110+i*1,"ysyxSoCFull mem axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+9111,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+15944,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+9112,"ysyxSoCFull mem axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq empty", false,-1);
        tracep->declBit(c+15944,"ysyxSoCFull mem axi4frag deq do_enq", false,-1);
        tracep->declBit(c+15945,"ysyxSoCFull mem axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+18875,"ysyxSoCFull mem axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull mem axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBus(c+15931,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18877,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18878,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18879,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9073,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9113+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9114,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15946,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9115+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9116,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+15946,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9117+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+9118,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+15946,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9119+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9120,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15946,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9121+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+9122,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+15946,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+9123,"ysyxSoCFull mem axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+15946,"ysyxSoCFull mem axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+15947,"ysyxSoCFull mem axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15407,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+18880,"ysyxSoCFull mem axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+18881,"ysyxSoCFull mem axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+15932,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15939,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+9124+i*2,"ysyxSoCFull mem axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+9126,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15948,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9128+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+9129,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+15948,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9130+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+9131,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+15407,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+15948,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+9132,"ysyxSoCFull mem axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+15948,"ysyxSoCFull mem axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+15949,"ysyxSoCFull mem axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull spiFlash cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull spiFlash mosi", false,-1);
        tracep->declBit(c+17018,"ysyxSoCFull spiFlash miso", false,-1);
        tracep->declBit(c+40,"ysyxSoCFull spiFlash reset", false,-1);
        tracep->declBus(c+17019,"ysyxSoCFull spiFlash state", false,-1, 2,0);
        tracep->declBus(c+17020,"ysyxSoCFull spiFlash counter", false,-1, 7,0);
        tracep->declBus(c+17021,"ysyxSoCFull spiFlash cmd", false,-1, 7,0);
        tracep->declBus(c+17022,"ysyxSoCFull spiFlash addr", false,-1, 21,0);
        tracep->declQuad(c+17023,"ysyxSoCFull spiFlash data", false,-1, 63,0);
        tracep->declBit(c+17025,"ysyxSoCFull spiFlash ren", false,-1);
        tracep->declQuad(c+19376,"ysyxSoCFull spiFlash rdata", false,-1, 63,0);
        tracep->declQuad(c+17026,"ysyxSoCFull spiFlash raddr", false,-1, 63,0);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash flashRead clock", false,-1);
        tracep->declBit(c+17025,"ysyxSoCFull spiFlash flashRead ren", false,-1);
        tracep->declQuad(c+17026,"ysyxSoCFull spiFlash flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+19376,"ysyxSoCFull spiFlash flashRead data", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar_1 reset", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17084,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17087,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+17092,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17094,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15037,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+17561,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17562,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17563,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17564,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17565,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17566,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17567,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17568,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+14905,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9133,"ysyxSoCFull asic chipMaster xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9134,"ysyxSoCFull asic chipMaster xbar_1 idle", false,-1);
        tracep->declBus(c+17569,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+9135,"ysyxSoCFull asic chipMaster xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+14906,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+17570,"ysyxSoCFull asic chipMaster xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+17571,"ysyxSoCFull asic chipMaster xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+17572,"ysyxSoCFull asic chipMaster xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+17573,"ysyxSoCFull asic chipMaster xbar_1 readys_0", false,-1);
        tracep->declBit(c+17574,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+9136,"ysyxSoCFull asic chipMaster xbar_1 state_0", false,-1);
        tracep->declBit(c+17575,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+17576,"ysyxSoCFull asic chipMaster xbar_1 readys_1", false,-1);
        tracep->declBit(c+17577,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull asic chipMaster xbar_1 state_1", false,-1);
        tracep->declBit(c+17578,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+17579,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+17580,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+17581,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+17582,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+17583,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+9138,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+9139,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+9140,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+17584,"ysyxSoCFull asic chipMaster xbar_1 latch", false,-1);
        tracep->declBus(c+17585,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+14907,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+14908,"ysyxSoCFull asic chipMaster xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+14909,"ysyxSoCFull asic chipMaster xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+14910,"ysyxSoCFull asic chipMaster xbar_1 allowed_0", false,-1);
        tracep->declBit(c+14911,"ysyxSoCFull asic chipMaster xbar_1 allowed_1", false,-1);
        tracep->declBus(c+15351,"ysyxSoCFull asic chipMaster xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar_1 monitor reset", false,-1);
        tracep->declBit(c+17561,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17562,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17563,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17564,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17565,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17566,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17567,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17568,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+14905,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17586,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+17587,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17588,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+17590,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+17591,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+17592,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+17593,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+17594,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+17595,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+17599,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+17603,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+17604,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+17605,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+17606,"ysyxSoCFull asic chipMaster xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+17607,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+17608,"ysyxSoCFull asic chipMaster xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+17609,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9141,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9142,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9143,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+9144,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9145,"ysyxSoCFull asic chipMaster xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+9146,"ysyxSoCFull asic chipMaster xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+9147,"ysyxSoCFull asic chipMaster xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+17611,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17612,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9148,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9149,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9150,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+9151,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9152,"ysyxSoCFull asic chipMaster xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9153,"ysyxSoCFull asic chipMaster xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9154,"ysyxSoCFull asic chipMaster xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9155,"ysyxSoCFull asic chipMaster xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+9156,"ysyxSoCFull asic chipMaster xbar_1 monitor denied", false,-1);
        tracep->declBus(c+9157,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9158,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9160,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9162,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9163,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9164,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9165,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9166,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9167,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+14912,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14913,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14914,"ysyxSoCFull asic chipMaster xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14915,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+14916,"ysyxSoCFull asic chipMaster xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+17613,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14917,"ysyxSoCFull asic chipMaster xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14918,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17614,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+14920,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9168,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9169,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9170,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9172,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9173,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9174,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+14922,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+14923,"ysyxSoCFull asic chipMaster xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14924,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9175,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar_1 reset", false,-1);
        tracep->declBit(c+18406,"ysyxSoCFull fpga xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+3517,"ysyxSoCFull fpga xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3526,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18417,"ysyxSoCFull fpga xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3527,"ysyxSoCFull fpga xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3528,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3529,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3530,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3531,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15409,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15410,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3517,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18893,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18894,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18895,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18896,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18898,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15950,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9176,"ysyxSoCFull fpga xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9177,"ysyxSoCFull fpga xbar_1 idle", false,-1);
        tracep->declBus(c+18899,"ysyxSoCFull fpga xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+9178,"ysyxSoCFull fpga xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+15951,"ysyxSoCFull fpga xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+18901,"ysyxSoCFull fpga xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+18902,"ysyxSoCFull fpga xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+18903,"ysyxSoCFull fpga xbar_1 readys_0", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull fpga xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+9179,"ysyxSoCFull fpga xbar_1 state_0", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga xbar_1 readys_1", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+9180,"ysyxSoCFull fpga xbar_1 state_1", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+9181,"ysyxSoCFull fpga xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+9182,"ysyxSoCFull fpga xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+18909,"ysyxSoCFull fpga xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+18910,"ysyxSoCFull fpga xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+18911,"ysyxSoCFull fpga xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+9183,"ysyxSoCFull fpga xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+9184,"ysyxSoCFull fpga xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+9185,"ysyxSoCFull fpga xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+18912,"ysyxSoCFull fpga xbar_1 latch", false,-1);
        tracep->declBus(c+18913,"ysyxSoCFull fpga xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+15952,"ysyxSoCFull fpga xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+15953,"ysyxSoCFull fpga xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+15954,"ysyxSoCFull fpga xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+15955,"ysyxSoCFull fpga xbar_1 allowed_0", false,-1);
        tracep->declBit(c+15956,"ysyxSoCFull fpga xbar_1 allowed_1", false,-1);
        tracep->declBus(c+15957,"ysyxSoCFull fpga xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar_1 monitor reset", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3517,"ysyxSoCFull fpga xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18893,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18894,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18895,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18896,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18898,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15950,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9186,"ysyxSoCFull fpga xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+9187,"ysyxSoCFull fpga xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9188,"ysyxSoCFull fpga xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+9189,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9190,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9191,"ysyxSoCFull fpga xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+9192,"ysyxSoCFull fpga xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+9193,"ysyxSoCFull fpga xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+9194,"ysyxSoCFull fpga xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+9195,"ysyxSoCFull fpga xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+9196,"ysyxSoCFull fpga xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+9197,"ysyxSoCFull fpga xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9198,"ysyxSoCFull fpga xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+9199,"ysyxSoCFull fpga xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9200,"ysyxSoCFull fpga xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+9201,"ysyxSoCFull fpga xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9202,"ysyxSoCFull fpga xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+9203,"ysyxSoCFull fpga xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9204,"ysyxSoCFull fpga xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+9205,"ysyxSoCFull fpga xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9206,"ysyxSoCFull fpga xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+18914,"ysyxSoCFull fpga xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+18915,"ysyxSoCFull fpga xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9209,"ysyxSoCFull fpga xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9210,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9211,"ysyxSoCFull fpga xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+9212,"ysyxSoCFull fpga xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9213,"ysyxSoCFull fpga xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+9214,"ysyxSoCFull fpga xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+9215,"ysyxSoCFull fpga xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+18916,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18917,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9216,"ysyxSoCFull fpga xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9217,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9218,"ysyxSoCFull fpga xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+9219,"ysyxSoCFull fpga xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9220,"ysyxSoCFull fpga xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9221,"ysyxSoCFull fpga xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9222,"ysyxSoCFull fpga xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9223,"ysyxSoCFull fpga xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+9224,"ysyxSoCFull fpga xbar_1 monitor denied", false,-1);
        tracep->declBus(c+9225,"ysyxSoCFull fpga xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9226,"ysyxSoCFull fpga xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9228,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9230,"ysyxSoCFull fpga xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9231,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9232,"ysyxSoCFull fpga xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9233,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9234,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9235,"ysyxSoCFull fpga xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+15958,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15959,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15960,"ysyxSoCFull fpga xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15961,"ysyxSoCFull fpga xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15962,"ysyxSoCFull fpga xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18918,"ysyxSoCFull fpga xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15963,"ysyxSoCFull fpga xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15964,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18919,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15966,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9236,"ysyxSoCFull fpga xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9237,"ysyxSoCFull fpga xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9238,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9240,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9241,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9242,"ysyxSoCFull fpga xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+15968,"ysyxSoCFull fpga xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15969,"ysyxSoCFull fpga xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15970,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9243,"ysyxSoCFull fpga xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster ferr clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster ferr reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17087,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster ferr monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster ferr monitor_reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17087,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9244,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+9245,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9246,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9247,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9248,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9249,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster ferr a_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster ferr a_reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+17616,"ysyxSoCFull asic chipMaster ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+9250,"ysyxSoCFull asic chipMaster ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+9251,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9252,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9253,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+9254,"ysyxSoCFull asic chipMaster ferr idle", false,-1);
        tracep->declBus(c+9255,"ysyxSoCFull asic chipMaster ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9256,"ysyxSoCFull asic chipMaster ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+9257,"ysyxSoCFull asic chipMaster ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+9258,"ysyxSoCFull asic chipMaster ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+9259,"ysyxSoCFull asic chipMaster ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+9260,"ysyxSoCFull asic chipMaster ferr a_last_first", false,-1);
        tracep->declBit(c+9261,"ysyxSoCFull asic chipMaster ferr a_last", false,-1);
        tracep->declBus(c+9262,"ysyxSoCFull asic chipMaster ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9263,"ysyxSoCFull asic chipMaster ferr idle_1", false,-1);
        tracep->declBit(c+9264,"ysyxSoCFull asic chipMaster ferr da_valid", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster ferr readys_1", false,-1);
        tracep->declBit(c+9265,"ysyxSoCFull asic chipMaster ferr state_1", false,-1);
        tracep->declBit(c+9266,"ysyxSoCFull asic chipMaster ferr allowed_1", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull asic chipMaster ferr out_1_ready", false,-1);
        tracep->declBus(c+9252,"ysyxSoCFull asic chipMaster ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+9255,"ysyxSoCFull asic chipMaster ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+9267,"ysyxSoCFull asic chipMaster ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9268,"ysyxSoCFull asic chipMaster ferr beats1_opdata", false,-1);
        tracep->declBus(c+9269,"ysyxSoCFull asic chipMaster ferr beats1", false,-1, 3,0);
        tracep->declBus(c+9270,"ysyxSoCFull asic chipMaster ferr counter", false,-1, 3,0);
        tracep->declBus(c+9271,"ysyxSoCFull asic chipMaster ferr counter1", false,-1, 3,0);
        tracep->declBit(c+9272,"ysyxSoCFull asic chipMaster ferr da_first", false,-1);
        tracep->declBit(c+9273,"ysyxSoCFull asic chipMaster ferr da_last", false,-1);
        tracep->declBit(c+14926,"ysyxSoCFull asic chipMaster ferr latch", false,-1);
        tracep->declBit(c+9264,"ysyxSoCFull asic chipMaster ferr earlyWinner_1", false,-1);
        tracep->declBit(c+9274,"ysyxSoCFull asic chipMaster ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+9275,"ysyxSoCFull asic chipMaster ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+9253,"ysyxSoCFull asic chipMaster ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster ferr monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster ferr monitor reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17087,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9244,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+9245,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9246,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9247,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9248,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9249,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17618,"ysyxSoCFull asic chipMaster ferr monitor source_ok", false,-1);
        tracep->declBus(c+17587,"ysyxSoCFull asic chipMaster ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17619,"ysyxSoCFull asic chipMaster ferr monitor is_aligned", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+17590,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+17591,"ysyxSoCFull asic chipMaster ferr monitor mask_size", false,-1);
        tracep->declBit(c+17620,"ysyxSoCFull asic chipMaster ferr monitor mask_bit", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+17622,"ysyxSoCFull asic chipMaster ferr monitor mask_acc", false,-1);
        tracep->declBit(c+17623,"ysyxSoCFull asic chipMaster ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+17624,"ysyxSoCFull asic chipMaster ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+17625,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17626,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+17627,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+17628,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+17629,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+17630,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+17631,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+17632,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+17633,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+17634,"ysyxSoCFull asic chipMaster ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+9276,"ysyxSoCFull asic chipMaster ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+17609,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9277,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9278,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9279,"ysyxSoCFull asic chipMaster ferr monitor a_first", false,-1);
        tracep->declBus(c+9280,"ysyxSoCFull asic chipMaster ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9281,"ysyxSoCFull asic chipMaster ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+9282,"ysyxSoCFull asic chipMaster ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+9283,"ysyxSoCFull asic chipMaster ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+9284,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9285,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9286,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9287,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9288,"ysyxSoCFull asic chipMaster ferr monitor d_first", false,-1);
        tracep->declBus(c+9289,"ysyxSoCFull asic chipMaster ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9290,"ysyxSoCFull asic chipMaster ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9291,"ysyxSoCFull asic chipMaster ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+9292,"ysyxSoCFull asic chipMaster ferr monitor denied", false,-1);
        tracep->declBus(c+9293,"ysyxSoCFull asic chipMaster ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9294,"ysyxSoCFull asic chipMaster ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9296,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9298,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9299,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9300,"ysyxSoCFull asic chipMaster ferr monitor a_first_1", false,-1);
        tracep->declBus(c+9301,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9302,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9303,"ysyxSoCFull asic chipMaster ferr monitor d_first_1", false,-1);
        tracep->declBus(c+17635,"ysyxSoCFull asic chipMaster ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+14927,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14928,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14929,"ysyxSoCFull asic chipMaster ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+9304,"ysyxSoCFull asic chipMaster ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+14930,"ysyxSoCFull asic chipMaster ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+14931,"ysyxSoCFull asic chipMaster ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9305,"ysyxSoCFull asic chipMaster ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9306,"ysyxSoCFull asic chipMaster ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14932,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17636,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+14934,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9307,"ysyxSoCFull asic chipMaster ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9308,"ysyxSoCFull asic chipMaster ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9309,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9311,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9312,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9313,"ysyxSoCFull asic chipMaster ferr monitor d_first_2", false,-1);
        tracep->declBus(c+14936,"ysyxSoCFull asic chipMaster ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+9314,"ysyxSoCFull asic chipMaster ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14937,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9315,"ysyxSoCFull asic chipMaster ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster ferr a clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster ferr a reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr a io_enq_ready", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster ferr a io_enq_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+17616,"ysyxSoCFull asic chipMaster ferr a io_deq_ready", false,-1);
        tracep->declBit(c+9250,"ysyxSoCFull asic chipMaster ferr a io_deq_valid", false,-1);
        tracep->declBus(c+9251,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9252,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9253,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9316+i*1,"ysyxSoCFull asic chipMaster ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+9251,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+14939,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9317+i*1,"ysyxSoCFull asic chipMaster ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9252,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14939,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9318+i*1,"ysyxSoCFull asic chipMaster ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+9253,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+14939,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+9250,"ysyxSoCFull asic chipMaster ferr a maybe_full", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr a empty", false,-1);
        tracep->declBit(c+17638,"ysyxSoCFull asic chipMaster ferr a do_enq", false,-1);
        tracep->declBit(c+14940,"ysyxSoCFull asic chipMaster ferr a do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga ferr clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga ferr reset", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3526,"ysyxSoCFull fpga ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18417,"ysyxSoCFull fpga ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+3527,"ysyxSoCFull fpga ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+3528,"ysyxSoCFull fpga ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3529,"ysyxSoCFull fpga ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3530,"ysyxSoCFull fpga ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3531,"ysyxSoCFull fpga ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull fpga ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga ferr monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga ferr monitor_reset", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3526,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18417,"ysyxSoCFull fpga ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9319,"ysyxSoCFull fpga ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+9320,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9321,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9322,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9323,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9324,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga ferr a_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga ferr a_reset", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18921,"ysyxSoCFull fpga ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+9325,"ysyxSoCFull fpga ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+9326,"ysyxSoCFull fpga ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9327,"ysyxSoCFull fpga ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9328,"ysyxSoCFull fpga ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+9329,"ysyxSoCFull fpga ferr idle", false,-1);
        tracep->declBus(c+9330,"ysyxSoCFull fpga ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9331,"ysyxSoCFull fpga ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+9332,"ysyxSoCFull fpga ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+9333,"ysyxSoCFull fpga ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+9334,"ysyxSoCFull fpga ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+9335,"ysyxSoCFull fpga ferr a_last_first", false,-1);
        tracep->declBit(c+9336,"ysyxSoCFull fpga ferr a_last", false,-1);
        tracep->declBus(c+9337,"ysyxSoCFull fpga ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9338,"ysyxSoCFull fpga ferr idle_1", false,-1);
        tracep->declBit(c+9339,"ysyxSoCFull fpga ferr da_valid", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga ferr readys_1", false,-1);
        tracep->declBit(c+9340,"ysyxSoCFull fpga ferr state_1", false,-1);
        tracep->declBit(c+9341,"ysyxSoCFull fpga ferr allowed_1", false,-1);
        tracep->declBit(c+18922,"ysyxSoCFull fpga ferr out_1_ready", false,-1);
        tracep->declBus(c+9327,"ysyxSoCFull fpga ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+9330,"ysyxSoCFull fpga ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+9342,"ysyxSoCFull fpga ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9343,"ysyxSoCFull fpga ferr beats1_opdata", false,-1);
        tracep->declBus(c+9344,"ysyxSoCFull fpga ferr beats1", false,-1, 3,0);
        tracep->declBus(c+9345,"ysyxSoCFull fpga ferr counter", false,-1, 3,0);
        tracep->declBus(c+9346,"ysyxSoCFull fpga ferr counter1", false,-1, 3,0);
        tracep->declBit(c+9347,"ysyxSoCFull fpga ferr da_first", false,-1);
        tracep->declBit(c+9348,"ysyxSoCFull fpga ferr da_last", false,-1);
        tracep->declBit(c+15972,"ysyxSoCFull fpga ferr latch", false,-1);
        tracep->declBit(c+9339,"ysyxSoCFull fpga ferr earlyWinner_1", false,-1);
        tracep->declBit(c+9349,"ysyxSoCFull fpga ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+9350,"ysyxSoCFull fpga ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+9328,"ysyxSoCFull fpga ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga ferr monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga ferr monitor reset", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3526,"ysyxSoCFull fpga ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18417,"ysyxSoCFull fpga ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9319,"ysyxSoCFull fpga ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+9320,"ysyxSoCFull fpga ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9321,"ysyxSoCFull fpga ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9322,"ysyxSoCFull fpga ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9323,"ysyxSoCFull fpga ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9324,"ysyxSoCFull fpga ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9351,"ysyxSoCFull fpga ferr monitor source_ok", false,-1);
        tracep->declBus(c+9187,"ysyxSoCFull fpga ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9352,"ysyxSoCFull fpga ferr monitor is_aligned", false,-1);
        tracep->declBit(c+9189,"ysyxSoCFull fpga ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9190,"ysyxSoCFull fpga ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9191,"ysyxSoCFull fpga ferr monitor mask_size", false,-1);
        tracep->declBit(c+9353,"ysyxSoCFull fpga ferr monitor mask_bit", false,-1);
        tracep->declBit(c+9354,"ysyxSoCFull fpga ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+9355,"ysyxSoCFull fpga ferr monitor mask_acc", false,-1);
        tracep->declBit(c+9356,"ysyxSoCFull fpga ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+9357,"ysyxSoCFull fpga ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+9358,"ysyxSoCFull fpga ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9359,"ysyxSoCFull fpga ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+9360,"ysyxSoCFull fpga ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9361,"ysyxSoCFull fpga ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+9362,"ysyxSoCFull fpga ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9363,"ysyxSoCFull fpga ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+9364,"ysyxSoCFull fpga ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9365,"ysyxSoCFull fpga ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+9366,"ysyxSoCFull fpga ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9367,"ysyxSoCFull fpga ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+9368,"ysyxSoCFull fpga ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9369,"ysyxSoCFull fpga ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9370,"ysyxSoCFull fpga ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9371,"ysyxSoCFull fpga ferr monitor a_first", false,-1);
        tracep->declBus(c+9372,"ysyxSoCFull fpga ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9373,"ysyxSoCFull fpga ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+9374,"ysyxSoCFull fpga ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+9375,"ysyxSoCFull fpga ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+9376,"ysyxSoCFull fpga ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9377,"ysyxSoCFull fpga ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9378,"ysyxSoCFull fpga ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9379,"ysyxSoCFull fpga ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9380,"ysyxSoCFull fpga ferr monitor d_first", false,-1);
        tracep->declBus(c+9381,"ysyxSoCFull fpga ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9382,"ysyxSoCFull fpga ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9383,"ysyxSoCFull fpga ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+9384,"ysyxSoCFull fpga ferr monitor denied", false,-1);
        tracep->declBus(c+9385,"ysyxSoCFull fpga ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9386,"ysyxSoCFull fpga ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9388,"ysyxSoCFull fpga ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9390,"ysyxSoCFull fpga ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9391,"ysyxSoCFull fpga ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9392,"ysyxSoCFull fpga ferr monitor a_first_1", false,-1);
        tracep->declBus(c+9393,"ysyxSoCFull fpga ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9394,"ysyxSoCFull fpga ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9395,"ysyxSoCFull fpga ferr monitor d_first_1", false,-1);
        tracep->declBus(c+9396,"ysyxSoCFull fpga ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+9397,"ysyxSoCFull fpga ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+9398,"ysyxSoCFull fpga ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+9399,"ysyxSoCFull fpga ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+9400,"ysyxSoCFull fpga ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15973,"ysyxSoCFull fpga ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+9401,"ysyxSoCFull fpga ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9402,"ysyxSoCFull fpga ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9403,"ysyxSoCFull fpga ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+9404,"ysyxSoCFull fpga ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18923,"ysyxSoCFull fpga ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+9406,"ysyxSoCFull fpga ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9408,"ysyxSoCFull fpga ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9409,"ysyxSoCFull fpga ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9410,"ysyxSoCFull fpga ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9412,"ysyxSoCFull fpga ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9413,"ysyxSoCFull fpga ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9414,"ysyxSoCFull fpga ferr monitor d_first_2", false,-1);
        tracep->declBus(c+15974,"ysyxSoCFull fpga ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+9415,"ysyxSoCFull fpga ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15975,"ysyxSoCFull fpga ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9416,"ysyxSoCFull fpga ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga ferr a clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga ferr a reset", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga ferr a io_enq_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga ferr a io_enq_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18921,"ysyxSoCFull fpga ferr a io_deq_ready", false,-1);
        tracep->declBit(c+9325,"ysyxSoCFull fpga ferr a io_deq_valid", false,-1);
        tracep->declBus(c+9326,"ysyxSoCFull fpga ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9327,"ysyxSoCFull fpga ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9328,"ysyxSoCFull fpga ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9417+i*1,"ysyxSoCFull fpga ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+9326,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+9418,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9419+i*1,"ysyxSoCFull fpga ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9327,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3519,"ysyxSoCFull fpga ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+9418,"ysyxSoCFull fpga ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9420+i*1,"ysyxSoCFull fpga ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+9328,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3520,"ysyxSoCFull fpga ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+9418,"ysyxSoCFull fpga ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+9325,"ysyxSoCFull fpga ferr a maybe_full", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga ferr a empty", false,-1);
        tracep->declBit(c+9421,"ysyxSoCFull fpga ferr a do_enq", false,-1);
        tracep->declBit(c+15977,"ysyxSoCFull fpga ferr a do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer reset", false,-1);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17084,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+17069,"ysyxSoCFull asic chipMaster fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17084,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer monitor_reset", false,-1);
        tracep->declBit(c+17639,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+17640,"ysyxSoCFull asic chipMaster fixer a_id", false,-1, 1,0);
        tracep->declBit(c+17641,"ysyxSoCFull asic chipMaster fixer a_noDomain", false,-1);
        tracep->declBit(c+17642,"ysyxSoCFull asic chipMaster fixer stalls_a_sel", false,-1);
        tracep->declBus(c+9422,"ysyxSoCFull asic chipMaster fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+9423,"ysyxSoCFull asic chipMaster fixer a_first", false,-1);
        tracep->declBit(c+9424,"ysyxSoCFull asic chipMaster fixer flight_0", false,-1);
        tracep->declBit(c+9425,"ysyxSoCFull asic chipMaster fixer flight_1", false,-1);
        tracep->declBit(c+9426,"ysyxSoCFull asic chipMaster fixer flight_2", false,-1);
        tracep->declBit(c+9427,"ysyxSoCFull asic chipMaster fixer flight_3", false,-1);
        tracep->declBit(c+9428,"ysyxSoCFull asic chipMaster fixer flight_4", false,-1);
        tracep->declBit(c+9429,"ysyxSoCFull asic chipMaster fixer flight_5", false,-1);
        tracep->declBit(c+9430,"ysyxSoCFull asic chipMaster fixer flight_6", false,-1);
        tracep->declBit(c+9431,"ysyxSoCFull asic chipMaster fixer flight_7", false,-1);
        tracep->declBus(c+9432,"ysyxSoCFull asic chipMaster fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+14941,"ysyxSoCFull asic chipMaster fixer stalls_0", false,-1);
        tracep->declBit(c+9433,"ysyxSoCFull asic chipMaster fixer flight_8", false,-1);
        tracep->declBit(c+9434,"ysyxSoCFull asic chipMaster fixer flight_9", false,-1);
        tracep->declBit(c+9435,"ysyxSoCFull asic chipMaster fixer flight_10", false,-1);
        tracep->declBit(c+9436,"ysyxSoCFull asic chipMaster fixer flight_11", false,-1);
        tracep->declBit(c+9437,"ysyxSoCFull asic chipMaster fixer flight_12", false,-1);
        tracep->declBit(c+9438,"ysyxSoCFull asic chipMaster fixer flight_13", false,-1);
        tracep->declBit(c+9439,"ysyxSoCFull asic chipMaster fixer flight_14", false,-1);
        tracep->declBit(c+9440,"ysyxSoCFull asic chipMaster fixer flight_15", false,-1);
        tracep->declBus(c+9441,"ysyxSoCFull asic chipMaster fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+14942,"ysyxSoCFull asic chipMaster fixer stalls_1", false,-1);
        tracep->declBit(c+17643,"ysyxSoCFull asic chipMaster fixer stall", false,-1);
        tracep->declBit(c+17644,"ysyxSoCFull asic chipMaster fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+17609,"ysyxSoCFull asic chipMaster fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9442,"ysyxSoCFull asic chipMaster fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+17645,"ysyxSoCFull asic chipMaster fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17285,"ysyxSoCFull asic chipMaster fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9443,"ysyxSoCFull asic chipMaster fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9444,"ysyxSoCFull asic chipMaster fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9445,"ysyxSoCFull asic chipMaster fixer d_first_first", false,-1);
        tracep->declBit(c+17646,"ysyxSoCFull asic chipMaster fixer d_first", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer monitor reset", false,-1);
        tracep->declBit(c+17639,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17647,"ysyxSoCFull asic chipMaster fixer monitor source_ok", false,-1);
        tracep->declBus(c+17587,"ysyxSoCFull asic chipMaster fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17588,"ysyxSoCFull asic chipMaster fixer monitor is_aligned", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+17590,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+17591,"ysyxSoCFull asic chipMaster fixer monitor mask_size", false,-1);
        tracep->declBit(c+17592,"ysyxSoCFull asic chipMaster fixer monitor mask_bit", false,-1);
        tracep->declBit(c+17593,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+17648,"ysyxSoCFull asic chipMaster fixer monitor mask_acc", false,-1);
        tracep->declBit(c+17649,"ysyxSoCFull asic chipMaster fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull asic chipMaster fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+17650,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+17651,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+17652,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+17604,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+17653,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+17654,"ysyxSoCFull asic chipMaster fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+17655,"ysyxSoCFull asic chipMaster fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+17656,"ysyxSoCFull asic chipMaster fixer monitor sink_ok", false,-1);
        tracep->declBus(c+17609,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9446,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9447,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9448,"ysyxSoCFull asic chipMaster fixer monitor a_first", false,-1);
        tracep->declBus(c+9449,"ysyxSoCFull asic chipMaster fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9450,"ysyxSoCFull asic chipMaster fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+9451,"ysyxSoCFull asic chipMaster fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+9452,"ysyxSoCFull asic chipMaster fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+17645,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17285,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9453,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9454,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9455,"ysyxSoCFull asic chipMaster fixer monitor d_first", false,-1);
        tracep->declBus(c+9456,"ysyxSoCFull asic chipMaster fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9457,"ysyxSoCFull asic chipMaster fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9458,"ysyxSoCFull asic chipMaster fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9459,"ysyxSoCFull asic chipMaster fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9460,"ysyxSoCFull asic chipMaster fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+9461,"ysyxSoCFull asic chipMaster fixer monitor denied", false,-1);
        tracep->declBus(c+9462,"ysyxSoCFull asic chipMaster fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9463,"ysyxSoCFull asic chipMaster fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9465,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9467,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9468,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9469,"ysyxSoCFull asic chipMaster fixer monitor a_first_1", false,-1);
        tracep->declBus(c+9470,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9471,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9472,"ysyxSoCFull asic chipMaster fixer monitor d_first_1", false,-1);
        tracep->declBus(c+14943,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14944,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14945,"ysyxSoCFull asic chipMaster fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14946,"ysyxSoCFull asic chipMaster fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+14947,"ysyxSoCFull asic chipMaster fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+17657,"ysyxSoCFull asic chipMaster fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14948,"ysyxSoCFull asic chipMaster fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14949,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17658,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+14951,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9473,"ysyxSoCFull asic chipMaster fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9474,"ysyxSoCFull asic chipMaster fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9475,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9477,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9478,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9479,"ysyxSoCFull asic chipMaster fixer monitor d_first_2", false,-1);
        tracep->declBus(c+14953,"ysyxSoCFull asic chipMaster fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+14954,"ysyxSoCFull asic chipMaster fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14955,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9480,"ysyxSoCFull asic chipMaster fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer reset", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18406,"ysyxSoCFull fpga fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+3517,"ysyxSoCFull fpga fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer monitor_reset", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull fpga fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18416,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9481,"ysyxSoCFull fpga fixer a_id", false,-1, 1,0);
        tracep->declBit(c+9482,"ysyxSoCFull fpga fixer a_noDomain", false,-1);
        tracep->declBit(c+9483,"ysyxSoCFull fpga fixer stalls_a_sel", false,-1);
        tracep->declBus(c+9484,"ysyxSoCFull fpga fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+9485,"ysyxSoCFull fpga fixer a_first", false,-1);
        tracep->declBit(c+9486,"ysyxSoCFull fpga fixer flight_0", false,-1);
        tracep->declBit(c+9487,"ysyxSoCFull fpga fixer flight_1", false,-1);
        tracep->declBit(c+9488,"ysyxSoCFull fpga fixer flight_2", false,-1);
        tracep->declBit(c+9489,"ysyxSoCFull fpga fixer flight_3", false,-1);
        tracep->declBit(c+9490,"ysyxSoCFull fpga fixer flight_4", false,-1);
        tracep->declBit(c+9491,"ysyxSoCFull fpga fixer flight_5", false,-1);
        tracep->declBit(c+9492,"ysyxSoCFull fpga fixer flight_6", false,-1);
        tracep->declBit(c+9493,"ysyxSoCFull fpga fixer flight_7", false,-1);
        tracep->declBus(c+9494,"ysyxSoCFull fpga fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+9495,"ysyxSoCFull fpga fixer stalls_0", false,-1);
        tracep->declBit(c+9496,"ysyxSoCFull fpga fixer flight_8", false,-1);
        tracep->declBit(c+9497,"ysyxSoCFull fpga fixer flight_9", false,-1);
        tracep->declBit(c+9498,"ysyxSoCFull fpga fixer flight_10", false,-1);
        tracep->declBit(c+9499,"ysyxSoCFull fpga fixer flight_11", false,-1);
        tracep->declBit(c+9500,"ysyxSoCFull fpga fixer flight_12", false,-1);
        tracep->declBit(c+9501,"ysyxSoCFull fpga fixer flight_13", false,-1);
        tracep->declBit(c+9502,"ysyxSoCFull fpga fixer flight_14", false,-1);
        tracep->declBit(c+9503,"ysyxSoCFull fpga fixer flight_15", false,-1);
        tracep->declBus(c+9504,"ysyxSoCFull fpga fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+9505,"ysyxSoCFull fpga fixer stalls_1", false,-1);
        tracep->declBit(c+9506,"ysyxSoCFull fpga fixer stall", false,-1);
        tracep->declBit(c+15978,"ysyxSoCFull fpga fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9507,"ysyxSoCFull fpga fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+18926,"ysyxSoCFull fpga fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18744,"ysyxSoCFull fpga fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9508,"ysyxSoCFull fpga fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9509,"ysyxSoCFull fpga fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9510,"ysyxSoCFull fpga fixer d_first_first", false,-1);
        tracep->declBit(c+18927,"ysyxSoCFull fpga fixer d_first", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer monitor reset", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull fpga fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18416,"ysyxSoCFull fpga fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9511,"ysyxSoCFull fpga fixer monitor source_ok", false,-1);
        tracep->declBus(c+9187,"ysyxSoCFull fpga fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9188,"ysyxSoCFull fpga fixer monitor is_aligned", false,-1);
        tracep->declBit(c+9189,"ysyxSoCFull fpga fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9190,"ysyxSoCFull fpga fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9191,"ysyxSoCFull fpga fixer monitor mask_size", false,-1);
        tracep->declBit(c+9192,"ysyxSoCFull fpga fixer monitor mask_bit", false,-1);
        tracep->declBit(c+9193,"ysyxSoCFull fpga fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+9512,"ysyxSoCFull fpga fixer monitor mask_acc", false,-1);
        tracep->declBit(c+9513,"ysyxSoCFull fpga fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+9196,"ysyxSoCFull fpga fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+9197,"ysyxSoCFull fpga fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9198,"ysyxSoCFull fpga fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+9514,"ysyxSoCFull fpga fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9200,"ysyxSoCFull fpga fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+9515,"ysyxSoCFull fpga fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9202,"ysyxSoCFull fpga fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+9516,"ysyxSoCFull fpga fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9204,"ysyxSoCFull fpga fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+9517,"ysyxSoCFull fpga fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9518,"ysyxSoCFull fpga fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+18928,"ysyxSoCFull fpga fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+18929,"ysyxSoCFull fpga fixer monitor sink_ok", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9519,"ysyxSoCFull fpga fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9520,"ysyxSoCFull fpga fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9521,"ysyxSoCFull fpga fixer monitor a_first", false,-1);
        tracep->declBus(c+9522,"ysyxSoCFull fpga fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9523,"ysyxSoCFull fpga fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+9524,"ysyxSoCFull fpga fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+9525,"ysyxSoCFull fpga fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+18926,"ysyxSoCFull fpga fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18744,"ysyxSoCFull fpga fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9526,"ysyxSoCFull fpga fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9527,"ysyxSoCFull fpga fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9528,"ysyxSoCFull fpga fixer monitor d_first", false,-1);
        tracep->declBus(c+9529,"ysyxSoCFull fpga fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9530,"ysyxSoCFull fpga fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9531,"ysyxSoCFull fpga fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9532,"ysyxSoCFull fpga fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9533,"ysyxSoCFull fpga fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+9534,"ysyxSoCFull fpga fixer monitor denied", false,-1);
        tracep->declBus(c+9535,"ysyxSoCFull fpga fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9536,"ysyxSoCFull fpga fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9538,"ysyxSoCFull fpga fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9540,"ysyxSoCFull fpga fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9541,"ysyxSoCFull fpga fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9542,"ysyxSoCFull fpga fixer monitor a_first_1", false,-1);
        tracep->declBus(c+9543,"ysyxSoCFull fpga fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9544,"ysyxSoCFull fpga fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9545,"ysyxSoCFull fpga fixer monitor d_first_1", false,-1);
        tracep->declBus(c+15979,"ysyxSoCFull fpga fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15980,"ysyxSoCFull fpga fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15981,"ysyxSoCFull fpga fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15982,"ysyxSoCFull fpga fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15983,"ysyxSoCFull fpga fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18930,"ysyxSoCFull fpga fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15984,"ysyxSoCFull fpga fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15985,"ysyxSoCFull fpga fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18931,"ysyxSoCFull fpga fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15987,"ysyxSoCFull fpga fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9546,"ysyxSoCFull fpga fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9547,"ysyxSoCFull fpga fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9548,"ysyxSoCFull fpga fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9550,"ysyxSoCFull fpga fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9551,"ysyxSoCFull fpga fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9552,"ysyxSoCFull fpga fixer monitor d_first_2", false,-1);
        tracep->declBus(c+15989,"ysyxSoCFull fpga fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15990,"ysyxSoCFull fpga fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15991,"ysyxSoCFull fpga fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9553,"ysyxSoCFull fpga fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget reset", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster widget auto_in_a_ready", false,-1);
        tracep->declBit(c+17100,"ysyxSoCFull asic chipMaster widget auto_in_a_valid", false,-1);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17106,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster widget auto_in_d_ready", false,-1);
        tracep->declBit(c+17109,"ysyxSoCFull asic chipMaster widget auto_in_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+17110,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster widget auto_out_a_ready", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster widget auto_out_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster widget auto_out_d_ready", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster widget auto_out_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17084,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget monitor_reset", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17100,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17660,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+14957,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+17661,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+17100,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17106,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17662,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+14958,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+17663,"ysyxSoCFull asic chipMaster widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+17664,"ysyxSoCFull asic chipMaster widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster widget repeat_hasData", false,-1);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+17666,"ysyxSoCFull asic chipMaster widget repeat_limit", false,-1);
        tracep->declBit(c+9554,"ysyxSoCFull asic chipMaster widget repeat_count", false,-1);
        tracep->declBit(c+17667,"ysyxSoCFull asic chipMaster widget repeat_last", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster widget cated_valid", false,-1);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+17668,"ysyxSoCFull asic chipMaster widget repeat_sel", false,-1);
        tracep->declBit(c+17669,"ysyxSoCFull asic chipMaster widget repeat_index", false,-1);
        tracep->declBus(c+17670,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+17671,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+17662,"ysyxSoCFull asic chipMaster widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+17672,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+17673,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+17285,"ysyxSoCFull asic chipMaster widget hasData", false,-1);
        tracep->declBit(c+17674,"ysyxSoCFull asic chipMaster widget limit", false,-1);
        tracep->declBit(c+9555,"ysyxSoCFull asic chipMaster widget count", false,-1);
        tracep->declBit(c+17675,"ysyxSoCFull asic chipMaster widget last", false,-1);
        tracep->declBit(c+14961,"ysyxSoCFull asic chipMaster widget enable_0", false,-1);
        tracep->declBit(c+9556,"ysyxSoCFull asic chipMaster widget corrupt_reg", false,-1);
        tracep->declBit(c+14957,"ysyxSoCFull asic chipMaster widget corrupt_out", false,-1);
        tracep->declBit(c+17676,"ysyxSoCFull asic chipMaster widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+9557,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+17677,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+9558,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+14962,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget monitor reset", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17100,"ysyxSoCFull asic chipMaster widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17660,"ysyxSoCFull asic chipMaster widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17082,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+14957,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17678,"ysyxSoCFull asic chipMaster widget monitor source_ok", false,-1);
        tracep->declBus(c+17679,"ysyxSoCFull asic chipMaster widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17680,"ysyxSoCFull asic chipMaster widget monitor is_aligned", false,-1);
        tracep->declBus(c+17681,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17682,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17683,"ysyxSoCFull asic chipMaster widget monitor mask_size", false,-1);
        tracep->declBit(c+17684,"ysyxSoCFull asic chipMaster widget monitor mask_bit", false,-1);
        tracep->declBit(c+17685,"ysyxSoCFull asic chipMaster widget monitor mask_nbit", false,-1);
        tracep->declBit(c+17686,"ysyxSoCFull asic chipMaster widget monitor mask_acc", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull asic chipMaster widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+17688,"ysyxSoCFull asic chipMaster widget monitor mask_size_1", false,-1);
        tracep->declBit(c+17689,"ysyxSoCFull asic chipMaster widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+17690,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17691,"ysyxSoCFull asic chipMaster widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull asic chipMaster widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull asic chipMaster widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull asic chipMaster widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+17695,"ysyxSoCFull asic chipMaster widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+17696,"ysyxSoCFull asic chipMaster widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+17697,"ysyxSoCFull asic chipMaster widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+17698,"ysyxSoCFull asic chipMaster widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster widget monitor mask_size_2", false,-1);
        tracep->declBit(c+17699,"ysyxSoCFull asic chipMaster widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+17700,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+17701,"ysyxSoCFull asic chipMaster widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+17702,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+17703,"ysyxSoCFull asic chipMaster widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+17704,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+17705,"ysyxSoCFull asic chipMaster widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+17706,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+17707,"ysyxSoCFull asic chipMaster widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+17708,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+17709,"ysyxSoCFull asic chipMaster widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+17710,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+17711,"ysyxSoCFull asic chipMaster widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+17712,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+17713,"ysyxSoCFull asic chipMaster widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+17715,"ysyxSoCFull asic chipMaster widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+17716,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+17717,"ysyxSoCFull asic chipMaster widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+17655,"ysyxSoCFull asic chipMaster widget monitor source_ok_1", false,-1);
        tracep->declBit(c+17656,"ysyxSoCFull asic chipMaster widget monitor sink_ok", false,-1);
        tracep->declBus(c+17718,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+17719,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9559,"ysyxSoCFull asic chipMaster widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+9560,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9561,"ysyxSoCFull asic chipMaster widget monitor a_first", false,-1);
        tracep->declBus(c+9562,"ysyxSoCFull asic chipMaster widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9563,"ysyxSoCFull asic chipMaster widget monitor size", false,-1, 2,0);
        tracep->declBus(c+9564,"ysyxSoCFull asic chipMaster widget monitor source", false,-1, 3,0);
        tracep->declBus(c+9565,"ysyxSoCFull asic chipMaster widget monitor address", false,-1, 31,0);
        tracep->declBus(c+17286,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+17285,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9566,"ysyxSoCFull asic chipMaster widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+9567,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9568,"ysyxSoCFull asic chipMaster widget monitor d_first", false,-1);
        tracep->declBus(c+9569,"ysyxSoCFull asic chipMaster widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9570,"ysyxSoCFull asic chipMaster widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9571,"ysyxSoCFull asic chipMaster widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9572,"ysyxSoCFull asic chipMaster widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9573,"ysyxSoCFull asic chipMaster widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+9574,"ysyxSoCFull asic chipMaster widget monitor denied", false,-1);
        tracep->declBus(c+9575,"ysyxSoCFull asic chipMaster widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9576,"ysyxSoCFull asic chipMaster widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9578,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9580,"ysyxSoCFull asic chipMaster widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9581,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9582,"ysyxSoCFull asic chipMaster widget monitor a_first_1", false,-1);
        tracep->declBus(c+9583,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9584,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9585,"ysyxSoCFull asic chipMaster widget monitor d_first_1", false,-1);
        tracep->declBus(c+14963,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14965,"ysyxSoCFull asic chipMaster widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14966,"ysyxSoCFull asic chipMaster widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+14967,"ysyxSoCFull asic chipMaster widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+17720,"ysyxSoCFull asic chipMaster widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14968,"ysyxSoCFull asic chipMaster widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14969,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17721,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+14971,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9586,"ysyxSoCFull asic chipMaster widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9587,"ysyxSoCFull asic chipMaster widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9588,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9590,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9591,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9592,"ysyxSoCFull asic chipMaster widget monitor d_first_2", false,-1);
        tracep->declBus(c+14973,"ysyxSoCFull asic chipMaster widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14975,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9593,"ysyxSoCFull asic chipMaster widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget repeated_repeater reset", false,-1);
        tracep->declBit(c+17661,"ysyxSoCFull asic chipMaster widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+17100,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17106,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17662,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+14958,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+9594,"ysyxSoCFull asic chipMaster widget repeated_repeater full", false,-1);
        tracep->declBus(c+9595,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9596,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+9597,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+9598,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+9599,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+9600,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget reset", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga widget auto_in_a_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga widget auto_in_a_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3597,"ysyxSoCFull fpga widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18446,"ysyxSoCFull fpga widget auto_in_d_ready", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull fpga widget auto_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18448,"ysyxSoCFull fpga widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18450,"ysyxSoCFull fpga widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga widget auto_out_a_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga widget auto_out_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga widget auto_out_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga widget auto_out_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget monitor_reset", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18446,"ysyxSoCFull fpga widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15993,"ysyxSoCFull fpga widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+9602,"ysyxSoCFull fpga widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3597,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18444,"ysyxSoCFull fpga widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+9603,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+9604,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9606,"ysyxSoCFull fpga widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+9607,"ysyxSoCFull fpga widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+9608,"ysyxSoCFull fpga widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+3518,"ysyxSoCFull fpga widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga widget repeat_hasData", false,-1);
        tracep->declBus(c+3519,"ysyxSoCFull fpga widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+9610,"ysyxSoCFull fpga widget repeat_limit", false,-1);
        tracep->declBit(c+9611,"ysyxSoCFull fpga widget repeat_count", false,-1);
        tracep->declBit(c+9612,"ysyxSoCFull fpga widget repeat_last", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga widget cated_valid", false,-1);
        tracep->declBus(c+3521,"ysyxSoCFull fpga widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+9613,"ysyxSoCFull fpga widget repeat_sel", false,-1);
        tracep->declBit(c+9614,"ysyxSoCFull fpga widget repeat_index", false,-1);
        tracep->declBus(c+9615,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+9616,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+9603,"ysyxSoCFull fpga widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+9617,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+9618,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+18744,"ysyxSoCFull fpga widget hasData", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull fpga widget limit", false,-1);
        tracep->declBit(c+9619,"ysyxSoCFull fpga widget count", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull fpga widget last", false,-1);
        tracep->declBit(c+15994,"ysyxSoCFull fpga widget enable_0", false,-1);
        tracep->declBit(c+9620,"ysyxSoCFull fpga widget corrupt_reg", false,-1);
        tracep->declBit(c+15993,"ysyxSoCFull fpga widget corrupt_out", false,-1);
        tracep->declBit(c+18936,"ysyxSoCFull fpga widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+9621,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+9622,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+15995,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget monitor reset", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18446,"ysyxSoCFull fpga widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15993,"ysyxSoCFull fpga widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9623,"ysyxSoCFull fpga widget monitor source_ok", false,-1);
        tracep->declBus(c+9624,"ysyxSoCFull fpga widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9625,"ysyxSoCFull fpga widget monitor is_aligned", false,-1);
        tracep->declBus(c+9626,"ysyxSoCFull fpga widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9627,"ysyxSoCFull fpga widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9628,"ysyxSoCFull fpga widget monitor mask_size", false,-1);
        tracep->declBit(c+9629,"ysyxSoCFull fpga widget monitor mask_bit", false,-1);
        tracep->declBit(c+9630,"ysyxSoCFull fpga widget monitor mask_nbit", false,-1);
        tracep->declBit(c+9631,"ysyxSoCFull fpga widget monitor mask_acc", false,-1);
        tracep->declBit(c+9632,"ysyxSoCFull fpga widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+9633,"ysyxSoCFull fpga widget monitor mask_size_1", false,-1);
        tracep->declBit(c+9634,"ysyxSoCFull fpga widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+9635,"ysyxSoCFull fpga widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9636,"ysyxSoCFull fpga widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+9637,"ysyxSoCFull fpga widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+9638,"ysyxSoCFull fpga widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+9639,"ysyxSoCFull fpga widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+9640,"ysyxSoCFull fpga widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+9641,"ysyxSoCFull fpga widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+9642,"ysyxSoCFull fpga widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+9643,"ysyxSoCFull fpga widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga widget monitor mask_size_2", false,-1);
        tracep->declBit(c+9644,"ysyxSoCFull fpga widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+9645,"ysyxSoCFull fpga widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+9646,"ysyxSoCFull fpga widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+9647,"ysyxSoCFull fpga widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9648,"ysyxSoCFull fpga widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+9649,"ysyxSoCFull fpga widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9650,"ysyxSoCFull fpga widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+9651,"ysyxSoCFull fpga widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9652,"ysyxSoCFull fpga widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+9653,"ysyxSoCFull fpga widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9654,"ysyxSoCFull fpga widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+9655,"ysyxSoCFull fpga widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9656,"ysyxSoCFull fpga widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+9657,"ysyxSoCFull fpga widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9658,"ysyxSoCFull fpga widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+9659,"ysyxSoCFull fpga widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9660,"ysyxSoCFull fpga widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+9661,"ysyxSoCFull fpga widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9662,"ysyxSoCFull fpga widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+18928,"ysyxSoCFull fpga widget monitor source_ok_1", false,-1);
        tracep->declBit(c+18929,"ysyxSoCFull fpga widget monitor sink_ok", false,-1);
        tracep->declBus(c+9663,"ysyxSoCFull fpga widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+9664,"ysyxSoCFull fpga widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9665,"ysyxSoCFull fpga widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+9666,"ysyxSoCFull fpga widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9667,"ysyxSoCFull fpga widget monitor a_first", false,-1);
        tracep->declBus(c+9668,"ysyxSoCFull fpga widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9669,"ysyxSoCFull fpga widget monitor size", false,-1, 2,0);
        tracep->declBus(c+9670,"ysyxSoCFull fpga widget monitor source", false,-1, 3,0);
        tracep->declBus(c+9671,"ysyxSoCFull fpga widget monitor address", false,-1, 31,0);
        tracep->declBus(c+18745,"ysyxSoCFull fpga widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18744,"ysyxSoCFull fpga widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9672,"ysyxSoCFull fpga widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+9673,"ysyxSoCFull fpga widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9674,"ysyxSoCFull fpga widget monitor d_first", false,-1);
        tracep->declBus(c+9675,"ysyxSoCFull fpga widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9676,"ysyxSoCFull fpga widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9677,"ysyxSoCFull fpga widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9678,"ysyxSoCFull fpga widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9679,"ysyxSoCFull fpga widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+9680,"ysyxSoCFull fpga widget monitor denied", false,-1);
        tracep->declBus(c+9681,"ysyxSoCFull fpga widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9682,"ysyxSoCFull fpga widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9684,"ysyxSoCFull fpga widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9686,"ysyxSoCFull fpga widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9687,"ysyxSoCFull fpga widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9688,"ysyxSoCFull fpga widget monitor a_first_1", false,-1);
        tracep->declBus(c+9689,"ysyxSoCFull fpga widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9690,"ysyxSoCFull fpga widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9691,"ysyxSoCFull fpga widget monitor d_first_1", false,-1);
        tracep->declBus(c+15996,"ysyxSoCFull fpga widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15997,"ysyxSoCFull fpga widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15998,"ysyxSoCFull fpga widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15999,"ysyxSoCFull fpga widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16000,"ysyxSoCFull fpga widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18938,"ysyxSoCFull fpga widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16001,"ysyxSoCFull fpga widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16002,"ysyxSoCFull fpga widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18939,"ysyxSoCFull fpga widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16004,"ysyxSoCFull fpga widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9692,"ysyxSoCFull fpga widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9693,"ysyxSoCFull fpga widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9694,"ysyxSoCFull fpga widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9696,"ysyxSoCFull fpga widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9697,"ysyxSoCFull fpga widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9698,"ysyxSoCFull fpga widget monitor d_first_2", false,-1);
        tracep->declBus(c+16006,"ysyxSoCFull fpga widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16007,"ysyxSoCFull fpga widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16008,"ysyxSoCFull fpga widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9699,"ysyxSoCFull fpga widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget repeated_repeater reset", false,-1);
        tracep->declBit(c+9602,"ysyxSoCFull fpga widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3597,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18444,"ysyxSoCFull fpga widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+9603,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+9604,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+9700,"ysyxSoCFull fpga widget repeated_repeater full", false,-1);
        tracep->declBus(c+9701,"ysyxSoCFull fpga widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9702,"ysyxSoCFull fpga widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+9703,"ysyxSoCFull fpga widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+9704,"ysyxSoCFull fpga widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+9705,"ysyxSoCFull fpga widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+9706,"ysyxSoCFull fpga widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 reset", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+15038,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+15042,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15043,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15045,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+15047,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+15048,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+15042,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15043,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15045,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+15049,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+9708,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+9709,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+9710,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+9711,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+9712,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9713,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9714,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+9715,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+9716,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+9717,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9718,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9719,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+9720,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+9721,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+9722,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9723,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9724,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+9725,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+9726,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+9727,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9728,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9729,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+9730,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+9731,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+9732,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9733,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9734,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+9735,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+9736,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+9737,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9738,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9739,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+9740,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+9741,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+19493,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19494,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19495,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+9742,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+9743,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+19496,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19497,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19498,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+9744,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+9745,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+19499,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19500,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19501,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+9746,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+9747,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+19502,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19503,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19504,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+9748,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+9749,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+19505,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19506,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19507,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+9750,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+9751,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+19508,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19509,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19510,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+9753,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+19511,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19512,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19513,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+9754,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+9755,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+19514,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19515,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+9756,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+9757,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+19517,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19518,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19519,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+9758,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+9759,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+9760,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+9761,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+9762,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9763,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9764,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+9765,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+9766,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+9767,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9768,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9769,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+9770,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+9771,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+9772,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9773,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9774,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+9775,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+9776,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+9777,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9778,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9779,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+9781,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+9782,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9783,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+9785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+9786,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+9787,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9788,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9789,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+9790,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+9791,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+19520,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19521,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+9792,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+9793,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+19523,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19524,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19525,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+9794,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+9795,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+19526,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+9796,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+9797,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+19529,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19530,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19531,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+9798,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+9799,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+19532,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19533,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19534,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+9800,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+9801,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+19535,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19536,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19537,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+9802,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+19538,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19539,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19540,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+9804,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+9805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+19541,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19542,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19543,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+9806,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+9807,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+19544,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19545,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19546,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18092,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+18095,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+18096,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+18097,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+18098,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+18099,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+18100,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+18101,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+18102,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+18104,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+18092,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+18095,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+18096,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+18097,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+18098,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+18099,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+18100,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+18101,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+18102,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+18104,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+9708,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+9709,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19547+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19564+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19581+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+9811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+9812,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+9813,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+9814,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+9815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+9710,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+9711,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+9712,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9713,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9714,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19598+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9712,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19615+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9713,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19632+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9714,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9818,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+9819,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+9820,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+9821,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+9822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+9823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+9715,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+9716,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+9717,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9718,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9719,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19649+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9717,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19666+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9718,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19683+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9719,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9826,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+9827,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+9828,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+9829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+9830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+9831,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+9720,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+9721,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+9722,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9723,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9724,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19700+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9722,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9832,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9833,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19717+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9723,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9832,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9833,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19734+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9724,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9832,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9833,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9833,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9832,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9834,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+9835,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+9836,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+9837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+9838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+9839,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+9725,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+9726,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+9727,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9728,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9729,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19751+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9727,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19768+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9728,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19785+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9729,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9842,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+9843,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+9844,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+9845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+9846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+9847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+9730,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+9731,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+9732,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9733,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9734,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19802+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9732,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19819+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9733,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19836+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9734,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9850,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+9851,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+9852,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+9853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+9854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+9855,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+9735,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+9736,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+9737,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9738,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9739,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19853+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9737,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9856,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9857,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19870+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9738,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9856,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9857,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19887+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9739,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9856,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9857,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9857,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9856,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+9859,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+9860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+9861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+9863,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+9740,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+9741,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+19493,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19494,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19495,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19904+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19493,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19905+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19494,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19906+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19495,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9741,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+9740,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+9742,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+9743,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+19496,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19497,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19498,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19907+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19496,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19908+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19497,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19909+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19498,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9743,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+9742,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+9744,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+9745,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+19499,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19500,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19501,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19910+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19499,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19911+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19500,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19912+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19501,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9745,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+9744,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+9746,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+9747,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+19502,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19503,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19504,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19913+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19502,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19914+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19503,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19915+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19504,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9747,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+9746,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+9748,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+9749,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+19505,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19506,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19507,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19916+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19505,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19917+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19506,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19918+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19507,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9749,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+9748,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+9750,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+9751,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+19508,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19509,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19510,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19919+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19508,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19920+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19509,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19921+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19510,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9751,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+9750,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+9753,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+19511,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19512,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19513,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19922+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19511,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19923+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19512,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19924+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19513,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9753,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+9754,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+9755,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+19514,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19515,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19925+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19514,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19926+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19515,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19927+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9755,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+9754,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+9756,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+9757,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+19517,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19518,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19519,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19928+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19517,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19929+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19518,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19930+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19519,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9757,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+9756,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+9758,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+9759,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19931+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19948+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19965+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9866,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+9867,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+9868,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+9869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+9870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+9871,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+9760,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+9761,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+9762,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9763,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9764,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19982+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9762,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9872,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9873,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19999+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9763,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9872,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9873,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20016+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9764,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9872,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9873,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9873,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9872,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9874,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+9875,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+9876,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+9877,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+9878,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+9879,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+9765,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+9766,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+9767,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9768,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9769,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20033+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9767,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20050+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9768,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20067+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9769,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9882,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+9883,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+9884,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+9885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+9886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+9887,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+9770,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+9771,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+9772,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9773,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9774,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20084+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9772,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20101+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9773,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20118+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9774,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9890,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+9891,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+9892,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+9893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+9894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+9895,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+9775,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+9776,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+9777,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9778,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9779,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20135+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9777,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20152+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9778,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20169+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9779,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9898,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+9899,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+9900,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+9901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+9902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+9903,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+9780,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+9781,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+9782,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9783,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20186+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9782,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20203+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9783,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20220+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9784,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9906,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+9907,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+9908,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+9909,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+9910,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+9911,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+9785,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+9786,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+9787,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9788,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9789,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20237+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9787,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9912,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20254+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9788,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9912,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20271+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9789,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9912,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9912,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9914,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+9915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+9916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+9917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+9918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+9919,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+9790,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+9791,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+19520,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19521,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20288+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19520,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20289+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19521,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20290+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9791,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+9790,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+9792,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+9793,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+19523,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19524,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19525,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20291+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19523,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20292+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19524,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20293+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19525,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9793,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+9792,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+9794,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+9795,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+19526,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20294+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19526,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20295+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20296+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9795,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+9794,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+9796,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+9797,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+19529,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19530,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19531,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20297+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19529,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20298+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19530,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20299+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19531,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9797,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+9796,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+9798,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+9799,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+19532,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19533,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19534,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20300+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19532,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20301+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19533,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20302+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19534,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9799,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+9798,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+9800,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+9801,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+19535,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19536,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19537,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20303+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19535,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20304+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19536,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20305+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19537,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9801,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+9800,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+9802,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+19538,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19539,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19540,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20306+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19538,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20307+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19539,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20308+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19540,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+9802,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+9804,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+9805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+19541,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19542,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19543,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20309+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19541,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20310+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19542,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20311+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19543,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+9804,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+9806,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+9807,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+19544,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19545,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19546,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20312+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19544,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20313+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19545,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20314+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19546,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9807,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+9806,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank reset", false,-1);
        tracep->declBit(c+15411,"ysyxSoCFull fpga axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga axi4yank auto_in_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15407,"ysyxSoCFull fpga axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3554,"ysyxSoCFull fpga axi4yank auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15412,"ysyxSoCFull fpga axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga axi4yank auto_in_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3557,"ysyxSoCFull fpga axi4yank auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull fpga axi4yank auto_out_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15407,"ysyxSoCFull fpga axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull fpga axi4yank auto_out_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+9920,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+18941,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9921,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+9922,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+9923,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9924,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9925,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+9926,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+18942,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9927,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+9928,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+9929,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9930,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9931,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+9932,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+18943,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9933,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+9934,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+9935,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9936,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9937,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+9938,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+18944,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9939,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+9940,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+9941,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9942,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9943,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+9944,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+18945,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9945,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+9946,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+9947,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9948,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9949,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+9950,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+18946,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9951,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+9952,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+9953,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9954,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9955,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+9956,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+18947,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9957,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+9958,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+9959,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9960,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9961,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+9962,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9963,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+9964,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+9965,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9966,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9967,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+9968,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+18949,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9969,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+9970,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+9971,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9972,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9973,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+9974,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+18950,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9975,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+9976,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+9977,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9978,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9979,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+9980,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9981,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+9982,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+9983,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9984,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9985,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+9986,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9987,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+9988,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+9989,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9990,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9991,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+9992,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+18953,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9993,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+9994,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+9995,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9996,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9997,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+9998,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9999,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+10000,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+10001,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10002,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10003,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+10004,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+18955,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10005,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+10006,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+10007,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10008,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10009,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+10010,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+18956,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10011,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+10012,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+10013,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10014,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10015,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+10016,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+18957,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10017,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+10018,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+10019,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10020,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10021,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+10022,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10023,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+10024,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+10025,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10026,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10027,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+10028,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+18959,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10029,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+10030,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+10031,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10032,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10033,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+10034,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10035,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+10036,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+10037,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10038,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10039,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+10040,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10041,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+10043,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10044,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10045,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+10046,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+10049,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10050,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10051,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+10052,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+10054,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+10055,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10056,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10057,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10059,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+10060,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+10061,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10062,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10063,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+10064,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+18965,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10065,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+10066,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+10067,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10068,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10069,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+18966,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+10073,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10074,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10075,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+10076,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+18967,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+10079,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10080,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10081,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+10082,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10083,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+10084,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+10085,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10086,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10087,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+10088,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+18969,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10089,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+10090,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+10091,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10092,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10093,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+10094,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10095,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+10096,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+10097,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10098,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10099,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+10100,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+10103,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10104,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10105,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+10106,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10107,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+10108,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+10109,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10110,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull fpga axi4yank arsel_0", false,-1);
        tracep->declBit(c+18974,"ysyxSoCFull fpga axi4yank arsel_1", false,-1);
        tracep->declBit(c+18975,"ysyxSoCFull fpga axi4yank arsel_2", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga axi4yank arsel_3", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga axi4yank arsel_4", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga axi4yank arsel_5", false,-1);
        tracep->declBit(c+18979,"ysyxSoCFull fpga axi4yank arsel_6", false,-1);
        tracep->declBit(c+18980,"ysyxSoCFull fpga axi4yank arsel_7", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4yank arsel_8", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4yank arsel_9", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull fpga axi4yank arsel_10", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4yank arsel_11", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank arsel_12", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4yank arsel_13", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4yank arsel_14", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull fpga axi4yank arsel_15", false,-1);
        tracep->declBit(c+10112,"ysyxSoCFull fpga axi4yank rsel_0", false,-1);
        tracep->declBit(c+10113,"ysyxSoCFull fpga axi4yank rsel_1", false,-1);
        tracep->declBit(c+10114,"ysyxSoCFull fpga axi4yank rsel_2", false,-1);
        tracep->declBit(c+10115,"ysyxSoCFull fpga axi4yank rsel_3", false,-1);
        tracep->declBit(c+10116,"ysyxSoCFull fpga axi4yank rsel_4", false,-1);
        tracep->declBit(c+10117,"ysyxSoCFull fpga axi4yank rsel_5", false,-1);
        tracep->declBit(c+10118,"ysyxSoCFull fpga axi4yank rsel_6", false,-1);
        tracep->declBit(c+10119,"ysyxSoCFull fpga axi4yank rsel_7", false,-1);
        tracep->declBit(c+10120,"ysyxSoCFull fpga axi4yank rsel_8", false,-1);
        tracep->declBit(c+10121,"ysyxSoCFull fpga axi4yank rsel_9", false,-1);
        tracep->declBit(c+10122,"ysyxSoCFull fpga axi4yank rsel_10", false,-1);
        tracep->declBit(c+10123,"ysyxSoCFull fpga axi4yank rsel_11", false,-1);
        tracep->declBit(c+10124,"ysyxSoCFull fpga axi4yank rsel_12", false,-1);
        tracep->declBit(c+10125,"ysyxSoCFull fpga axi4yank rsel_13", false,-1);
        tracep->declBit(c+10126,"ysyxSoCFull fpga axi4yank rsel_14", false,-1);
        tracep->declBit(c+10127,"ysyxSoCFull fpga axi4yank rsel_15", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull fpga axi4yank awsel_0", false,-1);
        tracep->declBit(c+18974,"ysyxSoCFull fpga axi4yank awsel_1", false,-1);
        tracep->declBit(c+18975,"ysyxSoCFull fpga axi4yank awsel_2", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga axi4yank awsel_3", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga axi4yank awsel_4", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga axi4yank awsel_5", false,-1);
        tracep->declBit(c+18979,"ysyxSoCFull fpga axi4yank awsel_6", false,-1);
        tracep->declBit(c+18980,"ysyxSoCFull fpga axi4yank awsel_7", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4yank awsel_8", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4yank awsel_9", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull fpga axi4yank awsel_10", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4yank awsel_11", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank awsel_12", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4yank awsel_13", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4yank awsel_14", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull fpga axi4yank awsel_15", false,-1);
        tracep->declBit(c+10128,"ysyxSoCFull fpga axi4yank bsel_0", false,-1);
        tracep->declBit(c+10129,"ysyxSoCFull fpga axi4yank bsel_1", false,-1);
        tracep->declBit(c+10130,"ysyxSoCFull fpga axi4yank bsel_2", false,-1);
        tracep->declBit(c+10131,"ysyxSoCFull fpga axi4yank bsel_3", false,-1);
        tracep->declBit(c+10132,"ysyxSoCFull fpga axi4yank bsel_4", false,-1);
        tracep->declBit(c+10133,"ysyxSoCFull fpga axi4yank bsel_5", false,-1);
        tracep->declBit(c+10134,"ysyxSoCFull fpga axi4yank bsel_6", false,-1);
        tracep->declBit(c+10135,"ysyxSoCFull fpga axi4yank bsel_7", false,-1);
        tracep->declBit(c+10136,"ysyxSoCFull fpga axi4yank bsel_8", false,-1);
        tracep->declBit(c+10137,"ysyxSoCFull fpga axi4yank bsel_9", false,-1);
        tracep->declBit(c+10138,"ysyxSoCFull fpga axi4yank bsel_10", false,-1);
        tracep->declBit(c+10139,"ysyxSoCFull fpga axi4yank bsel_11", false,-1);
        tracep->declBit(c+10140,"ysyxSoCFull fpga axi4yank bsel_12", false,-1);
        tracep->declBit(c+10141,"ysyxSoCFull fpga axi4yank bsel_13", false,-1);
        tracep->declBit(c+10142,"ysyxSoCFull fpga axi4yank bsel_14", false,-1);
        tracep->declBit(c+10143,"ysyxSoCFull fpga axi4yank bsel_15", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+9920,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+18941,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9921,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+9922,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+9923,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9924,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9925,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10144+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9923,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10161,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10162,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16010,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10163+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9924,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10161,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10162,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16010,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10180+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9925,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10161,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10162,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16010,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10162,"ysyxSoCFull fpga axi4yank QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10161,"ysyxSoCFull fpga axi4yank QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10197,"ysyxSoCFull fpga axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+10198,"ysyxSoCFull fpga axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+10199,"ysyxSoCFull fpga axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+10200,"ysyxSoCFull fpga axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull fpga axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+10201,"ysyxSoCFull fpga axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+10202,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap", false,-1);
        tracep->declBit(c+10203,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+9926,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+18942,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9927,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+9928,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+9929,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9930,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9931,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10204+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9929,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10221,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10222,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10223+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9930,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10221,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10222,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10240+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9931,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10221,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10222,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10222,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10221,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10257,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+10258,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+10259,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+10260,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+18990,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+10261,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+10262,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+10263,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+9932,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+18943,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9933,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+9934,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+9935,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9936,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9937,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10264+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9935,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10281,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10282,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16012,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10283+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9936,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10281,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10282,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16012,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10300+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9937,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10281,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10282,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16012,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10282,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10281,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10317,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+10318,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+10319,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+10320,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+10321,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+10322,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+10323,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+9938,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+18944,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9939,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+9940,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+9941,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9942,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9943,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10324+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9941,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10341,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10342,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10343+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9942,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10341,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10342,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10360+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9943,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10341,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10342,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10342,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10341,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10377,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+10378,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+10379,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+10380,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+10381,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+10382,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+10383,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+9944,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+18945,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9945,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+9946,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+9947,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9948,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9949,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10384+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9947,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10401,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10402,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10403+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9948,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10401,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10402,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10420+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9949,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10401,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10402,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10402,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10401,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10437,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+10438,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+10439,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+10440,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+10441,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+10442,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+10443,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+9950,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+18946,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9951,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+9952,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+9953,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9954,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9955,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10444+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9953,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10461,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10462,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16015,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10463+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9954,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10461,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10462,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16015,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10480+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9955,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10461,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10462,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16015,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10462,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10461,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10497,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+10498,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+10499,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+10500,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+10501,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+10502,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+10503,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+9956,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+18947,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9957,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+9958,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+9959,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9960,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9961,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10504+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9959,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10521,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10522,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16016,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10523+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9960,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10521,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10522,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16016,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10540+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9961,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10521,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10522,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16016,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10522,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10521,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10557,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+10558,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+10559,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+10560,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+10561,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+10562,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+10563,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+9962,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9963,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+9964,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+9965,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9966,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9967,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10564+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9965,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16017,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10565+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9966,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16017,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10566+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9967,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16017,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9964,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+9962,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+10567,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+9968,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+18949,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9969,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+9970,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+9971,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9972,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9973,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10568+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9971,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10569+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9972,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10570+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9973,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9970,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+9968,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+10571,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+9974,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+18950,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9975,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+9976,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+9977,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9978,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9979,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10572+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9977,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10573+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9978,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10574+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9979,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9976,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+9974,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+10575,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+9980,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9981,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+9982,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+9983,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9984,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9985,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10576+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9983,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16020,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10577+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9984,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16020,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10578+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9985,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16020,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9982,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+9980,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+10579,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+9986,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9987,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+9988,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+9989,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9990,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9991,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10580+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9989,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10581+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9990,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10582+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9991,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9988,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+9986,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+10583,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+9992,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+18953,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9993,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+9994,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+9995,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9996,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9997,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10584+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9995,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16022,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10585+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9996,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16022,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10586+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9997,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16022,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9994,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+9992,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+10587,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+9998,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9999,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+10000,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+10001,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10002,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10003,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10588+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10001,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10589+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10002,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10590+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10003,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10000,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+9998,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+10591,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+10004,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+18955,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10005,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+10006,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+10007,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10008,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10009,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10592+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10007,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16024,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10593+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10008,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16024,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10594+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10009,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16024,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10006,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+10004,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+10595,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+10010,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+18956,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10011,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+10012,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+10013,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10014,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10015,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10596+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10013,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16025,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10597+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10014,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16025,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10598+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10015,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16025,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10012,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+10010,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+10599,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+10016,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+18957,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10017,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+10018,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+10019,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10020,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10021,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10600+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10019,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10617,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16026,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10619+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10020,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10617,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16026,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10636+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10021,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10617,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16026,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10617,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10653,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+10654,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+10655,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+10656,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+10657,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+10658,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+10659,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+10022,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10023,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+10024,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+10025,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10026,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10027,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10660+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10025,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10677,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10678,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16027,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10679+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10026,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10677,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10678,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16027,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10696+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10027,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10677,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10678,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16027,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10678,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10677,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10713,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+10716,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+10717,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+10718,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+10719,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+10028,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+18959,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10029,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+10030,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+10031,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10032,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10033,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10720+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10031,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10737,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10738,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16028,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10739+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10032,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10737,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10738,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16028,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10756+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10033,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10737,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10738,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16028,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10738,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10737,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10773,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+10776,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+10777,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+10778,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+10779,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+10034,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10035,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+10036,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+10037,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10038,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10039,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10780+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10037,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10797,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10798,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16029,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10799+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10038,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10797,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10798,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16029,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10816+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10039,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10797,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10798,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16029,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10798,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10797,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10833,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+10836,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+10837,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+10838,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+10839,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+10040,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10041,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+10043,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10044,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10045,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10840+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10043,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10857,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10858,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16030,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10859+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10044,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10857,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10858,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16030,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10876+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10045,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10857,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10858,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16030,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10858,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10857,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10893,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+10894,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+10895,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+10896,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+10897,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+10898,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+10899,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+10046,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+10049,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10050,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10051,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10900+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10049,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10917,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10918,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16031,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10919+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10050,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10917,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10918,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16031,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10936+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10051,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10917,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10918,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16031,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10918,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10917,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10953,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+10954,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+10955,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+10956,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+10957,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+10958,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+10959,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+10052,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+10054,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+10055,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10056,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10057,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10960+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10055,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10977,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10978,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16032,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10979+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10056,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10977,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10978,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16032,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10996+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10057,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10977,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10978,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16032,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10978,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10977,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11013,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+11014,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+11015,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+11016,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+11017,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+11018,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+11019,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10059,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+10060,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+10061,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10062,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10063,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11020+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10061,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16033,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11021+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10062,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16033,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11022+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10063,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16033,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10060,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+11023,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+10064,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+18965,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10065,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+10066,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+10067,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10068,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10069,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11024+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10067,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16034,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11025+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10068,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16034,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11026+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10069,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16034,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10066,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+10064,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+11027,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+18966,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+10073,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10074,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10075,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11028+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10073,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16035,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11029+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10074,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16035,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11030+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10075,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16035,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+11031,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+10076,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+18967,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+10079,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10080,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10081,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11032+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10079,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16036,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11033+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10080,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16036,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11034+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10081,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16036,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+10076,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+11035,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+10082,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10083,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+10084,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+10085,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10086,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10087,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11036+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10085,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16037,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11037+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10086,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16037,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11038+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10087,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16037,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10084,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+10082,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+11039,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+10088,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+18969,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10089,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+10090,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+10091,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10092,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10093,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11040+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10091,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16038,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11041+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10092,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16038,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11042+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10093,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16038,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10090,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+10088,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+11043,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+10094,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10095,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+10096,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+10097,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10098,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10099,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11044+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10097,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16039,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11045+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10098,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16039,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11046+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10099,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16039,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10096,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+10094,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+11047,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+10100,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+10103,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10104,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10105,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11048+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10103,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16040,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11049+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10104,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16040,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11050+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10105,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16040,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+10100,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+11051,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+10106,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10107,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+10108,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+10109,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10110,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11052+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10109,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16041,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11053+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10110,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16041,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11054+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16041,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10108,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+10106,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+11055,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4 reset", false,-1);
        tracep->declBit(c+17909,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+15038,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+15042,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15043,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15045,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+15047,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+18108,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11056,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11057,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11058,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11059,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+11060,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18110,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+15042,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+15043,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15045,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+18111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18114,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18115,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17975,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+15352,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15353,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+17975,"ysyxSoCFull asic chipMaster tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+11062,"ysyxSoCFull asic chipMaster tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+11063,"ysyxSoCFull asic chipMaster tl2axi4 idle_6", false,-1);
        tracep->declBit(c+11064,"ysyxSoCFull asic chipMaster tl2axi4 write_6", false,-1);
        tracep->declBit(c+15354,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+11065,"ysyxSoCFull asic chipMaster tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+11066,"ysyxSoCFull asic chipMaster tl2axi4 idle_5", false,-1);
        tracep->declBit(c+11067,"ysyxSoCFull asic chipMaster tl2axi4 write_5", false,-1);
        tracep->declBit(c+15355,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+11068,"ysyxSoCFull asic chipMaster tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+11069,"ysyxSoCFull asic chipMaster tl2axi4 idle_4", false,-1);
        tracep->declBit(c+11070,"ysyxSoCFull asic chipMaster tl2axi4 write_4", false,-1);
        tracep->declBit(c+15356,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+11071,"ysyxSoCFull asic chipMaster tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+11072,"ysyxSoCFull asic chipMaster tl2axi4 idle_3", false,-1);
        tracep->declBit(c+11073,"ysyxSoCFull asic chipMaster tl2axi4 write_3", false,-1);
        tracep->declBit(c+15357,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+11074,"ysyxSoCFull asic chipMaster tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+11075,"ysyxSoCFull asic chipMaster tl2axi4 idle_2", false,-1);
        tracep->declBit(c+11076,"ysyxSoCFull asic chipMaster tl2axi4 write_2", false,-1);
        tracep->declBit(c+15358,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+11077,"ysyxSoCFull asic chipMaster tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+11078,"ysyxSoCFull asic chipMaster tl2axi4 idle_1", false,-1);
        tracep->declBit(c+11079,"ysyxSoCFull asic chipMaster tl2axi4 write_1", false,-1);
        tracep->declBit(c+15359,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+11080,"ysyxSoCFull asic chipMaster tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+11081,"ysyxSoCFull asic chipMaster tl2axi4 idle", false,-1);
        tracep->declBit(c+11082,"ysyxSoCFull asic chipMaster tl2axi4 write", false,-1);
        tracep->declBit(c+15360,"ysyxSoCFull asic chipMaster tl2axi4 mismatch", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+11083,"ysyxSoCFull asic chipMaster tl2axi4 count_23", false,-1);
        tracep->declBit(c+11084,"ysyxSoCFull asic chipMaster tl2axi4 idle_22", false,-1);
        tracep->declBit(c+11085,"ysyxSoCFull asic chipMaster tl2axi4 count_22", false,-1);
        tracep->declBit(c+11086,"ysyxSoCFull asic chipMaster tl2axi4 idle_21", false,-1);
        tracep->declBit(c+11087,"ysyxSoCFull asic chipMaster tl2axi4 count_21", false,-1);
        tracep->declBit(c+11088,"ysyxSoCFull asic chipMaster tl2axi4 idle_20", false,-1);
        tracep->declBit(c+11089,"ysyxSoCFull asic chipMaster tl2axi4 count_20", false,-1);
        tracep->declBit(c+11090,"ysyxSoCFull asic chipMaster tl2axi4 idle_19", false,-1);
        tracep->declBit(c+11091,"ysyxSoCFull asic chipMaster tl2axi4 count_19", false,-1);
        tracep->declBit(c+11092,"ysyxSoCFull asic chipMaster tl2axi4 idle_18", false,-1);
        tracep->declBit(c+11093,"ysyxSoCFull asic chipMaster tl2axi4 count_18", false,-1);
        tracep->declBit(c+11094,"ysyxSoCFull asic chipMaster tl2axi4 idle_17", false,-1);
        tracep->declBit(c+11095,"ysyxSoCFull asic chipMaster tl2axi4 count_17", false,-1);
        tracep->declBit(c+11096,"ysyxSoCFull asic chipMaster tl2axi4 idle_16", false,-1);
        tracep->declBit(c+11097,"ysyxSoCFull asic chipMaster tl2axi4 count_16", false,-1);
        tracep->declBit(c+11098,"ysyxSoCFull asic chipMaster tl2axi4 idle_15", false,-1);
        tracep->declBit(c+11099,"ysyxSoCFull asic chipMaster tl2axi4 count_15", false,-1);
        tracep->declBit(c+11100,"ysyxSoCFull asic chipMaster tl2axi4 idle_14", false,-1);
        tracep->declBit(c+11101,"ysyxSoCFull asic chipMaster tl2axi4 count_14", false,-1);
        tracep->declBit(c+11102,"ysyxSoCFull asic chipMaster tl2axi4 idle_13", false,-1);
        tracep->declBit(c+11103,"ysyxSoCFull asic chipMaster tl2axi4 count_13", false,-1);
        tracep->declBit(c+11104,"ysyxSoCFull asic chipMaster tl2axi4 idle_12", false,-1);
        tracep->declBit(c+11105,"ysyxSoCFull asic chipMaster tl2axi4 count_12", false,-1);
        tracep->declBit(c+11106,"ysyxSoCFull asic chipMaster tl2axi4 idle_11", false,-1);
        tracep->declBit(c+11107,"ysyxSoCFull asic chipMaster tl2axi4 count_11", false,-1);
        tracep->declBit(c+11108,"ysyxSoCFull asic chipMaster tl2axi4 idle_10", false,-1);
        tracep->declBit(c+11109,"ysyxSoCFull asic chipMaster tl2axi4 count_10", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull asic chipMaster tl2axi4 idle_9", false,-1);
        tracep->declBit(c+11111,"ysyxSoCFull asic chipMaster tl2axi4 count_9", false,-1);
        tracep->declBit(c+11112,"ysyxSoCFull asic chipMaster tl2axi4 idle_8", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull asic chipMaster tl2axi4 count_8", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull asic chipMaster tl2axi4 idle_7", false,-1);
        tracep->declBus(c+11115,"ysyxSoCFull asic chipMaster tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+11116,"ysyxSoCFull asic chipMaster tl2axi4 a_first", false,-1);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster tl2axi4 stall", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull asic chipMaster tl2axi4 doneAW", false,-1);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+11060,"ysyxSoCFull asic chipMaster tl2axi4 out_wready", false,-1);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+17974,"ysyxSoCFull asic chipMaster tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+18125,"ysyxSoCFull asic chipMaster tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+11118,"ysyxSoCFull asic chipMaster tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+15361,"ysyxSoCFull asic chipMaster tl2axi4 a_last", false,-1);
        tracep->declBit(c+15353,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+15352,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+18126,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull asic chipMaster tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+11120,"ysyxSoCFull asic chipMaster tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+11119,"ysyxSoCFull asic chipMaster tl2axi4 r_wins", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull asic chipMaster tl2axi4 r_first", false,-1);
        tracep->declBit(c+11122,"ysyxSoCFull asic chipMaster tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 b_denied", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull asic chipMaster tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+11124,"ysyxSoCFull asic chipMaster tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+11125,"ysyxSoCFull asic chipMaster tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+18129,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+18130,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+18131,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+18132,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+18133,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+18134,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+18135,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+18141,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+18142,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+18145,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+18146,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+18147,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+18148,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+18149,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+18150,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+11126,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+11127,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+11128,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+11129,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+11130,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+11131,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+11132,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+11133,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+11134,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+11135,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+11136,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+11137,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+11138,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+11139,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+11140,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+11141,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+11142,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+11143,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+11144,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+11145,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+11146,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+11147,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+11148,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+11149,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+11150,"ysyxSoCFull asic chipMaster tl2axi4 d_last", false,-1);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster tl2axi4 inc", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec", false,-1);
        tracep->declBit(c+18152,"ysyxSoCFull asic chipMaster tl2axi4 inc_1", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_1", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster tl2axi4 inc_2", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_2", false,-1);
        tracep->declBit(c+18154,"ysyxSoCFull asic chipMaster tl2axi4 inc_3", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_3", false,-1);
        tracep->declBit(c+18155,"ysyxSoCFull asic chipMaster tl2axi4 inc_4", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_4", false,-1);
        tracep->declBit(c+18156,"ysyxSoCFull asic chipMaster tl2axi4 inc_5", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_5", false,-1);
        tracep->declBit(c+18157,"ysyxSoCFull asic chipMaster tl2axi4 inc_6", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_6", false,-1);
        tracep->declBit(c+18158,"ysyxSoCFull asic chipMaster tl2axi4 inc_7", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_7", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic chipMaster tl2axi4 inc_8", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_8", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster tl2axi4 inc_9", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_9", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster tl2axi4 inc_10", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_10", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster tl2axi4 inc_11", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_11", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster tl2axi4 inc_12", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_12", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster tl2axi4 inc_13", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_13", false,-1);
        tracep->declBit(c+18165,"ysyxSoCFull asic chipMaster tl2axi4 inc_14", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_14", false,-1);
        tracep->declBit(c+18166,"ysyxSoCFull asic chipMaster tl2axi4 inc_15", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_15", false,-1);
        tracep->declBit(c+18167,"ysyxSoCFull asic chipMaster tl2axi4 inc_16", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_16", false,-1);
        tracep->declBit(c+18168,"ysyxSoCFull asic chipMaster tl2axi4 inc_17", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_17", false,-1);
        tracep->declBit(c+18169,"ysyxSoCFull asic chipMaster tl2axi4 inc_18", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_18", false,-1);
        tracep->declBit(c+18170,"ysyxSoCFull asic chipMaster tl2axi4 inc_19", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_19", false,-1);
        tracep->declBit(c+18171,"ysyxSoCFull asic chipMaster tl2axi4 inc_20", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_20", false,-1);
        tracep->declBit(c+18172,"ysyxSoCFull asic chipMaster tl2axi4 inc_21", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_21", false,-1);
        tracep->declBit(c+18173,"ysyxSoCFull asic chipMaster tl2axi4 inc_22", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+18108,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11056,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11057,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11058,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11059,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18053,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+17935,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17936,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+17937,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17938,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17939,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+17940,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+17941,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+18174,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+18175,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+17944,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+17945,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+17946,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18176,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18177,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18178,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18180,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18181,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18182,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18183,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+17955,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+17956,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18184,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18186,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18187,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18188,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18189,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18190,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18192,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18193,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18194,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18195,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18196,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18198,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18199,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18200,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+11151,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+17974,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+17975,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11152,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+11153,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11154,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+11155,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11156,"ysyxSoCFull asic chipMaster tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+11157,"ysyxSoCFull asic chipMaster tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+11158,"ysyxSoCFull asic chipMaster tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+11159,"ysyxSoCFull asic chipMaster tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+11160,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11161,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+11162,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11163,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+20315,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+20316,"ysyxSoCFull asic chipMaster tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+20317,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+20318,"ysyxSoCFull asic chipMaster tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+11164,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+11168,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+11184,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+11200,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11201,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11202,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+11203,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11204,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11205,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+18201,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15362,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15363,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15364,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15368,"ysyxSoCFull asic chipMaster tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+11206,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+11207,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15369,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+20319,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15385,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+11208,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+11209,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+11213,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+11229,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11230,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11231,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+11232,"ysyxSoCFull asic chipMaster tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+20319,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+11233,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4 deq reset", false,-1);
        tracep->declBit(c+11060,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18110,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+15042,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+15043,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15045,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+11234+i*2,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11236,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11238+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+11239,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11240+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+11241,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18110,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+11242,"ysyxSoCFull asic chipMaster tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+11060,"ysyxSoCFull asic chipMaster tl2axi4 deq empty", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic chipMaster tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+18111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18114,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18115,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17975,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+15352,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15353,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11243+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+11244,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11245+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+11246,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11247+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+11248,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11249+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11250,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18114,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11251+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+11252,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19415,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11253+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11254,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18115,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11255+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11256,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11257+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+11258,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17975,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+11259,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4 reset", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull fpga tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull fpga tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull fpga tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+3511,"ysyxSoCFull fpga tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+3512,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3513,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3514,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3515,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3516,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15411,"ysyxSoCFull fpga tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15407,"ysyxSoCFull fpga tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+3558,"ysyxSoCFull fpga tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15412,"ysyxSoCFull fpga tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull fpga tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+11260,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3512,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11261,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11262,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11263,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11264,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+11265,"ysyxSoCFull fpga tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19023,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15407,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+11266,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+19025,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19026,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19027,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19028,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19029,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+19030,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19031,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+11267,"ysyxSoCFull fpga tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+11268,"ysyxSoCFull fpga tl2axi4 idle_6", false,-1);
        tracep->declBit(c+11269,"ysyxSoCFull fpga tl2axi4 write_6", false,-1);
        tracep->declBit(c+16042,"ysyxSoCFull fpga tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+19032,"ysyxSoCFull fpga tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+11270,"ysyxSoCFull fpga tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+11271,"ysyxSoCFull fpga tl2axi4 idle_5", false,-1);
        tracep->declBit(c+11272,"ysyxSoCFull fpga tl2axi4 write_5", false,-1);
        tracep->declBit(c+16043,"ysyxSoCFull fpga tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull fpga tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+11273,"ysyxSoCFull fpga tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+11274,"ysyxSoCFull fpga tl2axi4 idle_4", false,-1);
        tracep->declBit(c+11275,"ysyxSoCFull fpga tl2axi4 write_4", false,-1);
        tracep->declBit(c+16044,"ysyxSoCFull fpga tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+19034,"ysyxSoCFull fpga tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+11276,"ysyxSoCFull fpga tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+11277,"ysyxSoCFull fpga tl2axi4 idle_3", false,-1);
        tracep->declBit(c+11278,"ysyxSoCFull fpga tl2axi4 write_3", false,-1);
        tracep->declBit(c+16045,"ysyxSoCFull fpga tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+19035,"ysyxSoCFull fpga tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+11279,"ysyxSoCFull fpga tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+11280,"ysyxSoCFull fpga tl2axi4 idle_2", false,-1);
        tracep->declBit(c+11281,"ysyxSoCFull fpga tl2axi4 write_2", false,-1);
        tracep->declBit(c+16046,"ysyxSoCFull fpga tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+19036,"ysyxSoCFull fpga tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+11282,"ysyxSoCFull fpga tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+11283,"ysyxSoCFull fpga tl2axi4 idle_1", false,-1);
        tracep->declBit(c+11284,"ysyxSoCFull fpga tl2axi4 write_1", false,-1);
        tracep->declBit(c+16047,"ysyxSoCFull fpga tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+19037,"ysyxSoCFull fpga tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+11285,"ysyxSoCFull fpga tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+11286,"ysyxSoCFull fpga tl2axi4 idle", false,-1);
        tracep->declBit(c+11287,"ysyxSoCFull fpga tl2axi4 write", false,-1);
        tracep->declBit(c+16048,"ysyxSoCFull fpga tl2axi4 mismatch", false,-1);
        tracep->declBit(c+19038,"ysyxSoCFull fpga tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+11288,"ysyxSoCFull fpga tl2axi4 count_23", false,-1);
        tracep->declBit(c+11289,"ysyxSoCFull fpga tl2axi4 idle_22", false,-1);
        tracep->declBit(c+11290,"ysyxSoCFull fpga tl2axi4 count_22", false,-1);
        tracep->declBit(c+11291,"ysyxSoCFull fpga tl2axi4 idle_21", false,-1);
        tracep->declBit(c+11292,"ysyxSoCFull fpga tl2axi4 count_21", false,-1);
        tracep->declBit(c+11293,"ysyxSoCFull fpga tl2axi4 idle_20", false,-1);
        tracep->declBit(c+11294,"ysyxSoCFull fpga tl2axi4 count_20", false,-1);
        tracep->declBit(c+11295,"ysyxSoCFull fpga tl2axi4 idle_19", false,-1);
        tracep->declBit(c+11296,"ysyxSoCFull fpga tl2axi4 count_19", false,-1);
        tracep->declBit(c+11297,"ysyxSoCFull fpga tl2axi4 idle_18", false,-1);
        tracep->declBit(c+11298,"ysyxSoCFull fpga tl2axi4 count_18", false,-1);
        tracep->declBit(c+11299,"ysyxSoCFull fpga tl2axi4 idle_17", false,-1);
        tracep->declBit(c+11300,"ysyxSoCFull fpga tl2axi4 count_17", false,-1);
        tracep->declBit(c+11301,"ysyxSoCFull fpga tl2axi4 idle_16", false,-1);
        tracep->declBit(c+11302,"ysyxSoCFull fpga tl2axi4 count_16", false,-1);
        tracep->declBit(c+11303,"ysyxSoCFull fpga tl2axi4 idle_15", false,-1);
        tracep->declBit(c+11304,"ysyxSoCFull fpga tl2axi4 count_15", false,-1);
        tracep->declBit(c+11305,"ysyxSoCFull fpga tl2axi4 idle_14", false,-1);
        tracep->declBit(c+11306,"ysyxSoCFull fpga tl2axi4 count_14", false,-1);
        tracep->declBit(c+11307,"ysyxSoCFull fpga tl2axi4 idle_13", false,-1);
        tracep->declBit(c+11308,"ysyxSoCFull fpga tl2axi4 count_13", false,-1);
        tracep->declBit(c+11309,"ysyxSoCFull fpga tl2axi4 idle_12", false,-1);
        tracep->declBit(c+11310,"ysyxSoCFull fpga tl2axi4 count_12", false,-1);
        tracep->declBit(c+11311,"ysyxSoCFull fpga tl2axi4 idle_11", false,-1);
        tracep->declBit(c+11312,"ysyxSoCFull fpga tl2axi4 count_11", false,-1);
        tracep->declBit(c+11313,"ysyxSoCFull fpga tl2axi4 idle_10", false,-1);
        tracep->declBit(c+11314,"ysyxSoCFull fpga tl2axi4 count_10", false,-1);
        tracep->declBit(c+11315,"ysyxSoCFull fpga tl2axi4 idle_9", false,-1);
        tracep->declBit(c+11316,"ysyxSoCFull fpga tl2axi4 count_9", false,-1);
        tracep->declBit(c+11317,"ysyxSoCFull fpga tl2axi4 idle_8", false,-1);
        tracep->declBit(c+11318,"ysyxSoCFull fpga tl2axi4 count_8", false,-1);
        tracep->declBit(c+11319,"ysyxSoCFull fpga tl2axi4 idle_7", false,-1);
        tracep->declBus(c+11320,"ysyxSoCFull fpga tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+11321,"ysyxSoCFull fpga tl2axi4 a_first", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull fpga tl2axi4 stall", false,-1);
        tracep->declBit(c+11322,"ysyxSoCFull fpga tl2axi4 doneAW", false,-1);
        tracep->declBit(c+11266,"ysyxSoCFull fpga tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+11265,"ysyxSoCFull fpga tl2axi4 out_wready", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull fpga tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18856,"ysyxSoCFull fpga tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19041,"ysyxSoCFull fpga tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+11323,"ysyxSoCFull fpga tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+16049,"ysyxSoCFull fpga tl2axi4 a_last", false,-1);
        tracep->declBit(c+19031,"ysyxSoCFull fpga tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+19030,"ysyxSoCFull fpga tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+19042,"ysyxSoCFull fpga tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+19043,"ysyxSoCFull fpga tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+11324,"ysyxSoCFull fpga tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+11325,"ysyxSoCFull fpga tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+11326,"ysyxSoCFull fpga tl2axi4 r_wins", false,-1);
        tracep->declBit(c+11327,"ysyxSoCFull fpga tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+11328,"ysyxSoCFull fpga tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+11329,"ysyxSoCFull fpga tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+11330,"ysyxSoCFull fpga tl2axi4 r_first", false,-1);
        tracep->declBit(c+11331,"ysyxSoCFull fpga tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+11332,"ysyxSoCFull fpga tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+11333,"ysyxSoCFull fpga tl2axi4 b_denied", false,-1);
        tracep->declBit(c+11334,"ysyxSoCFull fpga tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+11335,"ysyxSoCFull fpga tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+11336,"ysyxSoCFull fpga tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+19044,"ysyxSoCFull fpga tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull fpga tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+19046,"ysyxSoCFull fpga tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+19047,"ysyxSoCFull fpga tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull fpga tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+19049,"ysyxSoCFull fpga tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+19050,"ysyxSoCFull fpga tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull fpga tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+19052,"ysyxSoCFull fpga tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+19053,"ysyxSoCFull fpga tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+19055,"ysyxSoCFull fpga tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull fpga tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+19058,"ysyxSoCFull fpga tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+19059,"ysyxSoCFull fpga tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+19061,"ysyxSoCFull fpga tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull fpga tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull fpga tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull fpga tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+11337,"ysyxSoCFull fpga tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+11338,"ysyxSoCFull fpga tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+11339,"ysyxSoCFull fpga tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+11340,"ysyxSoCFull fpga tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+11341,"ysyxSoCFull fpga tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+11342,"ysyxSoCFull fpga tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+11343,"ysyxSoCFull fpga tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+11344,"ysyxSoCFull fpga tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+11345,"ysyxSoCFull fpga tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+11346,"ysyxSoCFull fpga tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+11347,"ysyxSoCFull fpga tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+11348,"ysyxSoCFull fpga tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+11349,"ysyxSoCFull fpga tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+11350,"ysyxSoCFull fpga tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+11351,"ysyxSoCFull fpga tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+11352,"ysyxSoCFull fpga tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+11353,"ysyxSoCFull fpga tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+11354,"ysyxSoCFull fpga tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+11355,"ysyxSoCFull fpga tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+11356,"ysyxSoCFull fpga tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+11357,"ysyxSoCFull fpga tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+11358,"ysyxSoCFull fpga tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+11359,"ysyxSoCFull fpga tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+11360,"ysyxSoCFull fpga tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+11361,"ysyxSoCFull fpga tl2axi4 d_last", false,-1);
        tracep->declBit(c+19067,"ysyxSoCFull fpga tl2axi4 inc", false,-1);
        tracep->declBit(c+11362,"ysyxSoCFull fpga tl2axi4 dec", false,-1);
        tracep->declBit(c+19068,"ysyxSoCFull fpga tl2axi4 inc_1", false,-1);
        tracep->declBit(c+11363,"ysyxSoCFull fpga tl2axi4 dec_1", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull fpga tl2axi4 inc_2", false,-1);
        tracep->declBit(c+11364,"ysyxSoCFull fpga tl2axi4 dec_2", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4 inc_3", false,-1);
        tracep->declBit(c+11365,"ysyxSoCFull fpga tl2axi4 dec_3", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull fpga tl2axi4 inc_4", false,-1);
        tracep->declBit(c+11366,"ysyxSoCFull fpga tl2axi4 dec_4", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull fpga tl2axi4 inc_5", false,-1);
        tracep->declBit(c+11367,"ysyxSoCFull fpga tl2axi4 dec_5", false,-1);
        tracep->declBit(c+19073,"ysyxSoCFull fpga tl2axi4 inc_6", false,-1);
        tracep->declBit(c+11368,"ysyxSoCFull fpga tl2axi4 dec_6", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull fpga tl2axi4 inc_7", false,-1);
        tracep->declBit(c+11369,"ysyxSoCFull fpga tl2axi4 dec_7", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga tl2axi4 inc_8", false,-1);
        tracep->declBit(c+11370,"ysyxSoCFull fpga tl2axi4 dec_8", false,-1);
        tracep->declBit(c+19076,"ysyxSoCFull fpga tl2axi4 inc_9", false,-1);
        tracep->declBit(c+11371,"ysyxSoCFull fpga tl2axi4 dec_9", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull fpga tl2axi4 inc_10", false,-1);
        tracep->declBit(c+11372,"ysyxSoCFull fpga tl2axi4 dec_10", false,-1);
        tracep->declBit(c+19078,"ysyxSoCFull fpga tl2axi4 inc_11", false,-1);
        tracep->declBit(c+11373,"ysyxSoCFull fpga tl2axi4 dec_11", false,-1);
        tracep->declBit(c+19079,"ysyxSoCFull fpga tl2axi4 inc_12", false,-1);
        tracep->declBit(c+11374,"ysyxSoCFull fpga tl2axi4 dec_12", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga tl2axi4 inc_13", false,-1);
        tracep->declBit(c+11375,"ysyxSoCFull fpga tl2axi4 dec_13", false,-1);
        tracep->declBit(c+19081,"ysyxSoCFull fpga tl2axi4 inc_14", false,-1);
        tracep->declBit(c+11376,"ysyxSoCFull fpga tl2axi4 dec_14", false,-1);
        tracep->declBit(c+19082,"ysyxSoCFull fpga tl2axi4 inc_15", false,-1);
        tracep->declBit(c+11377,"ysyxSoCFull fpga tl2axi4 dec_15", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga tl2axi4 inc_16", false,-1);
        tracep->declBit(c+11378,"ysyxSoCFull fpga tl2axi4 dec_16", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga tl2axi4 inc_17", false,-1);
        tracep->declBit(c+11379,"ysyxSoCFull fpga tl2axi4 dec_17", false,-1);
        tracep->declBit(c+19085,"ysyxSoCFull fpga tl2axi4 inc_18", false,-1);
        tracep->declBit(c+11380,"ysyxSoCFull fpga tl2axi4 dec_18", false,-1);
        tracep->declBit(c+19086,"ysyxSoCFull fpga tl2axi4 inc_19", false,-1);
        tracep->declBit(c+11381,"ysyxSoCFull fpga tl2axi4 dec_19", false,-1);
        tracep->declBit(c+19087,"ysyxSoCFull fpga tl2axi4 inc_20", false,-1);
        tracep->declBit(c+11382,"ysyxSoCFull fpga tl2axi4 dec_20", false,-1);
        tracep->declBit(c+19088,"ysyxSoCFull fpga tl2axi4 inc_21", false,-1);
        tracep->declBit(c+11383,"ysyxSoCFull fpga tl2axi4 dec_21", false,-1);
        tracep->declBit(c+19089,"ysyxSoCFull fpga tl2axi4 inc_22", false,-1);
        tracep->declBit(c+11384,"ysyxSoCFull fpga tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+11260,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3512,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11261,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11262,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11263,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11264,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18479,"ysyxSoCFull fpga tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19090,"ysyxSoCFull fpga tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18827,"ysyxSoCFull fpga tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+18485,"ysyxSoCFull fpga tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+18486,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+19091,"ysyxSoCFull fpga tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+19092,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18830,"ysyxSoCFull fpga tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+18490,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18491,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19094,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19098,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19100,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+18500,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18501,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19101,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19102,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19103,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19104,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19105,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19106,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19107,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19108,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19110,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19112,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19113,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19114,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19115,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19116,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19117,"ysyxSoCFull fpga tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+11385,"ysyxSoCFull fpga tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+18856,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11386,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+11387,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11388,"ysyxSoCFull fpga tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+11389,"ysyxSoCFull fpga tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11390,"ysyxSoCFull fpga tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+11391,"ysyxSoCFull fpga tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+11392,"ysyxSoCFull fpga tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+11393,"ysyxSoCFull fpga tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+11394,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+3681,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11395,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+11396,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11397,"ysyxSoCFull fpga tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+11398,"ysyxSoCFull fpga tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11399,"ysyxSoCFull fpga tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11400,"ysyxSoCFull fpga tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+11401,"ysyxSoCFull fpga tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+11402,"ysyxSoCFull fpga tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+11406,"ysyxSoCFull fpga tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+11422,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+11438,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11439,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11440,"ysyxSoCFull fpga tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+11441,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11442,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11443,"ysyxSoCFull fpga tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+19118,"ysyxSoCFull fpga tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16050,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16051,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16052,"ysyxSoCFull fpga tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+11444,"ysyxSoCFull fpga tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+11448,"ysyxSoCFull fpga tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16056,"ysyxSoCFull fpga tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+11452,"ysyxSoCFull fpga tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+11453,"ysyxSoCFull fpga tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16057,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+11454,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16073,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+11470,"ysyxSoCFull fpga tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+11471,"ysyxSoCFull fpga tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+11475,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+11491,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11492,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11493,"ysyxSoCFull fpga tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+11494,"ysyxSoCFull fpga tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+11498,"ysyxSoCFull fpga tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+11499,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+11515,"ysyxSoCFull fpga tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4 deq reset", false,-1);
        tracep->declBit(c+11265,"ysyxSoCFull fpga tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19023,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15407,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+11516+i*2,"ysyxSoCFull fpga tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11518,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16089,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11520+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+11521,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16089,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11522+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+11523,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16089,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+11524,"ysyxSoCFull fpga tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+11265,"ysyxSoCFull fpga tl2axi4 deq empty", false,-1);
        tracep->declBit(c+16089,"ysyxSoCFull fpga tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+16090,"ysyxSoCFull fpga tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+11266,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+19025,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19026,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19027,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19028,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19029,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+19030,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19031,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11525+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+11526,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19025,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11527+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+11528,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18394,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11529+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+11530,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19026,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11531+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11532,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19027,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11533+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+11534,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19415,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11535+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11536,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19028,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11537+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11538,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11539+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+11540,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+11541,"ysyxSoCFull fpga tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+11266,"ysyxSoCFull fpga tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+16092,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_0 reset", false,-1);
        tracep->declBit(c+5978,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_ready", false,-1);
        tracep->declBit(c+5979,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_last", false,-1);
        tracep->declBit(c+5980,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_ready", false,-1);
        tracep->declBit(c+5981,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_valid", false,-1);
        tracep->declBus(c+5982,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5983,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5985,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5986,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5987,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5988,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5989,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11542+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+5982,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11553+i*2,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+5983,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11569+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+5985,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11577+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5986,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11585+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5987,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11593+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+5988,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11601+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last", true,(i+0));}}
        tracep->declBit(c+5989,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11552,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11551,"ysyxSoCFull fpga axi4deint qs_queue_0 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11550,"ysyxSoCFull fpga axi4deint qs_queue_0 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11609,"ysyxSoCFull fpga axi4deint qs_queue_0 maybe_full", false,-1);
        tracep->declBit(c+11610,"ysyxSoCFull fpga axi4deint qs_queue_0 ptr_match", false,-1);
        tracep->declBit(c+11611,"ysyxSoCFull fpga axi4deint qs_queue_0 empty", false,-1);
        tracep->declBit(c+11612,"ysyxSoCFull fpga axi4deint qs_queue_0 full", false,-1);
        tracep->declBit(c+11613,"ysyxSoCFull fpga axi4deint qs_queue_0 do_enq", false,-1);
        tracep->declBit(c+11614,"ysyxSoCFull fpga axi4deint qs_queue_0 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_1 reset", false,-1);
        tracep->declBit(c+5990,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_ready", false,-1);
        tracep->declBit(c+5991,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_last", false,-1);
        tracep->declBit(c+5992,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_ready", false,-1);
        tracep->declBit(c+5993,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_valid", false,-1);
        tracep->declBus(c+5994,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5995,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5997,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5998,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5999,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6000,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6001,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11615+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+5994,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11625,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11626+i*2,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+5995,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11625,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11642+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+5997,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11625,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11650+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5998,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11625,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11658+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5999,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11625,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11666+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6000,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11625,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11674+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last", true,(i+0));}}
        tracep->declBit(c+6001,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11625,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11624,"ysyxSoCFull fpga axi4deint qs_queue_1 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11623,"ysyxSoCFull fpga axi4deint qs_queue_1 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11682,"ysyxSoCFull fpga axi4deint qs_queue_1 maybe_full", false,-1);
        tracep->declBit(c+11683,"ysyxSoCFull fpga axi4deint qs_queue_1 ptr_match", false,-1);
        tracep->declBit(c+11684,"ysyxSoCFull fpga axi4deint qs_queue_1 empty", false,-1);
        tracep->declBit(c+11685,"ysyxSoCFull fpga axi4deint qs_queue_1 full", false,-1);
        tracep->declBit(c+11686,"ysyxSoCFull fpga axi4deint qs_queue_1 do_enq", false,-1);
        tracep->declBit(c+11687,"ysyxSoCFull fpga axi4deint qs_queue_1 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_2 reset", false,-1);
        tracep->declBit(c+6002,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_ready", false,-1);
        tracep->declBit(c+6003,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_last", false,-1);
        tracep->declBit(c+6004,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_ready", false,-1);
        tracep->declBit(c+6005,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_valid", false,-1);
        tracep->declBus(c+6006,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6007,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6009,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6010,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6011,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6012,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6013,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11688+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6006,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11699+i*2,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6007,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11715+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6009,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11723+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6010,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11731+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6011,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11739+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6012,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11747+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last", true,(i+0));}}
        tracep->declBit(c+6013,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11697,"ysyxSoCFull fpga axi4deint qs_queue_2 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11696,"ysyxSoCFull fpga axi4deint qs_queue_2 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11755,"ysyxSoCFull fpga axi4deint qs_queue_2 maybe_full", false,-1);
        tracep->declBit(c+11756,"ysyxSoCFull fpga axi4deint qs_queue_2 ptr_match", false,-1);
        tracep->declBit(c+11757,"ysyxSoCFull fpga axi4deint qs_queue_2 empty", false,-1);
        tracep->declBit(c+11758,"ysyxSoCFull fpga axi4deint qs_queue_2 full", false,-1);
        tracep->declBit(c+11759,"ysyxSoCFull fpga axi4deint qs_queue_2 do_enq", false,-1);
        tracep->declBit(c+11760,"ysyxSoCFull fpga axi4deint qs_queue_2 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_3 reset", false,-1);
        tracep->declBit(c+6014,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_ready", false,-1);
        tracep->declBit(c+6015,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_last", false,-1);
        tracep->declBit(c+6016,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_ready", false,-1);
        tracep->declBit(c+6017,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_valid", false,-1);
        tracep->declBus(c+6018,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6019,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6021,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6022,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6023,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6024,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6025,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11761+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6018,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11772+i*2,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6019,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11788+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6021,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11796+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6022,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11804+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6023,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11812+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6024,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11820+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last", true,(i+0));}}
        tracep->declBit(c+6025,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11770,"ysyxSoCFull fpga axi4deint qs_queue_3 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11769,"ysyxSoCFull fpga axi4deint qs_queue_3 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11828,"ysyxSoCFull fpga axi4deint qs_queue_3 maybe_full", false,-1);
        tracep->declBit(c+11829,"ysyxSoCFull fpga axi4deint qs_queue_3 ptr_match", false,-1);
        tracep->declBit(c+11830,"ysyxSoCFull fpga axi4deint qs_queue_3 empty", false,-1);
        tracep->declBit(c+11831,"ysyxSoCFull fpga axi4deint qs_queue_3 full", false,-1);
        tracep->declBit(c+11832,"ysyxSoCFull fpga axi4deint qs_queue_3 do_enq", false,-1);
        tracep->declBit(c+11833,"ysyxSoCFull fpga axi4deint qs_queue_3 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_4 reset", false,-1);
        tracep->declBit(c+6026,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_ready", false,-1);
        tracep->declBit(c+6027,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_last", false,-1);
        tracep->declBit(c+6028,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_ready", false,-1);
        tracep->declBit(c+6029,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_valid", false,-1);
        tracep->declBus(c+6030,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6031,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6033,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6034,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6035,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6036,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6037,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11834+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6030,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11845+i*2,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6031,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11861+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6033,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11869+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6034,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11877+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6035,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11885+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6036,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11893+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last", true,(i+0));}}
        tracep->declBit(c+6037,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11844,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11843,"ysyxSoCFull fpga axi4deint qs_queue_4 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11842,"ysyxSoCFull fpga axi4deint qs_queue_4 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11901,"ysyxSoCFull fpga axi4deint qs_queue_4 maybe_full", false,-1);
        tracep->declBit(c+11902,"ysyxSoCFull fpga axi4deint qs_queue_4 ptr_match", false,-1);
        tracep->declBit(c+11903,"ysyxSoCFull fpga axi4deint qs_queue_4 empty", false,-1);
        tracep->declBit(c+11904,"ysyxSoCFull fpga axi4deint qs_queue_4 full", false,-1);
        tracep->declBit(c+11905,"ysyxSoCFull fpga axi4deint qs_queue_4 do_enq", false,-1);
        tracep->declBit(c+11906,"ysyxSoCFull fpga axi4deint qs_queue_4 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_5 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_5 reset", false,-1);
        tracep->declBit(c+6038,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_ready", false,-1);
        tracep->declBit(c+6039,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_last", false,-1);
        tracep->declBit(c+6040,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_ready", false,-1);
        tracep->declBit(c+6041,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_valid", false,-1);
        tracep->declBus(c+6042,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6043,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6045,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6046,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6047,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6048,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6049,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11907+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6042,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11918+i*2,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6043,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11934+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6045,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11942+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6046,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11950+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6047,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11958+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6048,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11966+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last", true,(i+0));}}
        tracep->declBit(c+6049,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11916,"ysyxSoCFull fpga axi4deint qs_queue_5 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11915,"ysyxSoCFull fpga axi4deint qs_queue_5 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11974,"ysyxSoCFull fpga axi4deint qs_queue_5 maybe_full", false,-1);
        tracep->declBit(c+11975,"ysyxSoCFull fpga axi4deint qs_queue_5 ptr_match", false,-1);
        tracep->declBit(c+11976,"ysyxSoCFull fpga axi4deint qs_queue_5 empty", false,-1);
        tracep->declBit(c+11977,"ysyxSoCFull fpga axi4deint qs_queue_5 full", false,-1);
        tracep->declBit(c+11978,"ysyxSoCFull fpga axi4deint qs_queue_5 do_enq", false,-1);
        tracep->declBit(c+11979,"ysyxSoCFull fpga axi4deint qs_queue_5 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_6 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_6 reset", false,-1);
        tracep->declBit(c+6050,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_ready", false,-1);
        tracep->declBit(c+6051,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_last", false,-1);
        tracep->declBit(c+6052,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_ready", false,-1);
        tracep->declBit(c+6053,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_valid", false,-1);
        tracep->declBus(c+6054,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6055,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6057,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6058,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6059,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6060,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6061,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11980+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6054,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11991+i*2,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6055,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12007+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6057,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12015+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6058,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12023+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6059,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12031+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6060,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12039+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last", true,(i+0));}}
        tracep->declBit(c+6061,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11990,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11989,"ysyxSoCFull fpga axi4deint qs_queue_6 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11988,"ysyxSoCFull fpga axi4deint qs_queue_6 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12047,"ysyxSoCFull fpga axi4deint qs_queue_6 maybe_full", false,-1);
        tracep->declBit(c+12048,"ysyxSoCFull fpga axi4deint qs_queue_6 ptr_match", false,-1);
        tracep->declBit(c+12049,"ysyxSoCFull fpga axi4deint qs_queue_6 empty", false,-1);
        tracep->declBit(c+12050,"ysyxSoCFull fpga axi4deint qs_queue_6 full", false,-1);
        tracep->declBit(c+12051,"ysyxSoCFull fpga axi4deint qs_queue_6 do_enq", false,-1);
        tracep->declBit(c+12052,"ysyxSoCFull fpga axi4deint qs_queue_6 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_7 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_7 reset", false,-1);
        tracep->declBit(c+6062,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_ready", false,-1);
        tracep->declBit(c+6063,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_last", false,-1);
        tracep->declBit(c+6064,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_ready", false,-1);
        tracep->declBit(c+6065,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_valid", false,-1);
        tracep->declBus(c+6066,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6067,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6069,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6070,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6071,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6072,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6073,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12053+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6066,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12064+i*2,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6067,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12080+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6069,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12088+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6070,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12096+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6071,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12104+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6072,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12112+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last", true,(i+0));}}
        tracep->declBit(c+6073,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12063,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12062,"ysyxSoCFull fpga axi4deint qs_queue_7 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12061,"ysyxSoCFull fpga axi4deint qs_queue_7 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12120,"ysyxSoCFull fpga axi4deint qs_queue_7 maybe_full", false,-1);
        tracep->declBit(c+12121,"ysyxSoCFull fpga axi4deint qs_queue_7 ptr_match", false,-1);
        tracep->declBit(c+12122,"ysyxSoCFull fpga axi4deint qs_queue_7 empty", false,-1);
        tracep->declBit(c+12123,"ysyxSoCFull fpga axi4deint qs_queue_7 full", false,-1);
        tracep->declBit(c+12124,"ysyxSoCFull fpga axi4deint qs_queue_7 do_enq", false,-1);
        tracep->declBit(c+12125,"ysyxSoCFull fpga axi4deint qs_queue_7 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_8 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_8 reset", false,-1);
        tracep->declBit(c+6074,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_ready", false,-1);
        tracep->declBit(c+6075,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_last", false,-1);
        tracep->declBit(c+6076,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_ready", false,-1);
        tracep->declBit(c+6077,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_valid", false,-1);
        tracep->declBus(c+6078,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6079,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6081,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6082,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6083,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6084,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12126+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6078,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12137+i*2,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6079,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12153+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6081,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12161+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6082,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12169+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6083,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12177+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6084,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12185+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last", true,(i+0));}}
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12136,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12135,"ysyxSoCFull fpga axi4deint qs_queue_8 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12134,"ysyxSoCFull fpga axi4deint qs_queue_8 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12193,"ysyxSoCFull fpga axi4deint qs_queue_8 maybe_full", false,-1);
        tracep->declBit(c+12194,"ysyxSoCFull fpga axi4deint qs_queue_8 ptr_match", false,-1);
        tracep->declBit(c+12195,"ysyxSoCFull fpga axi4deint qs_queue_8 empty", false,-1);
        tracep->declBit(c+12196,"ysyxSoCFull fpga axi4deint qs_queue_8 full", false,-1);
        tracep->declBit(c+12197,"ysyxSoCFull fpga axi4deint qs_queue_8 do_enq", false,-1);
        tracep->declBit(c+12198,"ysyxSoCFull fpga axi4deint qs_queue_8 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_9 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_9 reset", false,-1);
        tracep->declBit(c+6086,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_ready", false,-1);
        tracep->declBit(c+6087,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_last", false,-1);
        tracep->declBit(c+6088,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_ready", false,-1);
        tracep->declBit(c+6089,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_valid", false,-1);
        tracep->declBus(c+6090,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6091,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6093,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6094,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6095,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6096,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12199+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6090,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12209,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12210+i*2,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6091,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12209,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12226+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6093,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12209,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12234+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6094,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12209,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12242+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6095,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12209,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12250+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6096,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12209,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12258+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last", true,(i+0));}}
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12209,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12208,"ysyxSoCFull fpga axi4deint qs_queue_9 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12207,"ysyxSoCFull fpga axi4deint qs_queue_9 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12266,"ysyxSoCFull fpga axi4deint qs_queue_9 maybe_full", false,-1);
        tracep->declBit(c+12267,"ysyxSoCFull fpga axi4deint qs_queue_9 ptr_match", false,-1);
        tracep->declBit(c+12268,"ysyxSoCFull fpga axi4deint qs_queue_9 empty", false,-1);
        tracep->declBit(c+12269,"ysyxSoCFull fpga axi4deint qs_queue_9 full", false,-1);
        tracep->declBit(c+12270,"ysyxSoCFull fpga axi4deint qs_queue_9 do_enq", false,-1);
        tracep->declBit(c+12271,"ysyxSoCFull fpga axi4deint qs_queue_9 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_10 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_10 reset", false,-1);
        tracep->declBit(c+6098,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_ready", false,-1);
        tracep->declBit(c+6099,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_last", false,-1);
        tracep->declBit(c+6100,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_ready", false,-1);
        tracep->declBit(c+6101,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_valid", false,-1);
        tracep->declBus(c+6102,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6103,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6105,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6106,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6107,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6108,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12272+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6102,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12283+i*2,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6103,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12299+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6105,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12307+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6106,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12315+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6107,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12323+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6108,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12331+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last", true,(i+0));}}
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12282,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12281,"ysyxSoCFull fpga axi4deint qs_queue_10 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12280,"ysyxSoCFull fpga axi4deint qs_queue_10 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12339,"ysyxSoCFull fpga axi4deint qs_queue_10 maybe_full", false,-1);
        tracep->declBit(c+12340,"ysyxSoCFull fpga axi4deint qs_queue_10 ptr_match", false,-1);
        tracep->declBit(c+12341,"ysyxSoCFull fpga axi4deint qs_queue_10 empty", false,-1);
        tracep->declBit(c+12342,"ysyxSoCFull fpga axi4deint qs_queue_10 full", false,-1);
        tracep->declBit(c+12343,"ysyxSoCFull fpga axi4deint qs_queue_10 do_enq", false,-1);
        tracep->declBit(c+12344,"ysyxSoCFull fpga axi4deint qs_queue_10 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_11 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_11 reset", false,-1);
        tracep->declBit(c+6110,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_ready", false,-1);
        tracep->declBit(c+6111,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_last", false,-1);
        tracep->declBit(c+6112,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_ready", false,-1);
        tracep->declBit(c+6113,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_valid", false,-1);
        tracep->declBus(c+6114,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6115,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6117,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6118,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6120,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12345+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6114,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12355,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12356+i*2,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6115,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12355,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12372+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6117,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12355,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12380+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6118,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12355,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12388+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6119,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12355,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12396+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6120,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12355,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12404+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last", true,(i+0));}}
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12355,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12354,"ysyxSoCFull fpga axi4deint qs_queue_11 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12353,"ysyxSoCFull fpga axi4deint qs_queue_11 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12412,"ysyxSoCFull fpga axi4deint qs_queue_11 maybe_full", false,-1);
        tracep->declBit(c+12413,"ysyxSoCFull fpga axi4deint qs_queue_11 ptr_match", false,-1);
        tracep->declBit(c+12414,"ysyxSoCFull fpga axi4deint qs_queue_11 empty", false,-1);
        tracep->declBit(c+12415,"ysyxSoCFull fpga axi4deint qs_queue_11 full", false,-1);
        tracep->declBit(c+12416,"ysyxSoCFull fpga axi4deint qs_queue_11 do_enq", false,-1);
        tracep->declBit(c+12417,"ysyxSoCFull fpga axi4deint qs_queue_11 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_12 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_12 reset", false,-1);
        tracep->declBit(c+6122,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_ready", false,-1);
        tracep->declBit(c+6123,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_last", false,-1);
        tracep->declBit(c+6124,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_ready", false,-1);
        tracep->declBit(c+6125,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_valid", false,-1);
        tracep->declBus(c+6126,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6127,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6129,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6130,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6131,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6132,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12418+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6126,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12429+i*2,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6127,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12445+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6129,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12453+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6130,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12461+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6131,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12469+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6132,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12477+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last", true,(i+0));}}
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12427,"ysyxSoCFull fpga axi4deint qs_queue_12 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12426,"ysyxSoCFull fpga axi4deint qs_queue_12 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12485,"ysyxSoCFull fpga axi4deint qs_queue_12 maybe_full", false,-1);
        tracep->declBit(c+12486,"ysyxSoCFull fpga axi4deint qs_queue_12 ptr_match", false,-1);
        tracep->declBit(c+12487,"ysyxSoCFull fpga axi4deint qs_queue_12 empty", false,-1);
        tracep->declBit(c+12488,"ysyxSoCFull fpga axi4deint qs_queue_12 full", false,-1);
        tracep->declBit(c+12489,"ysyxSoCFull fpga axi4deint qs_queue_12 do_enq", false,-1);
        tracep->declBit(c+12490,"ysyxSoCFull fpga axi4deint qs_queue_12 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_13 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_13 reset", false,-1);
        tracep->declBit(c+6134,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_ready", false,-1);
        tracep->declBit(c+6135,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_last", false,-1);
        tracep->declBit(c+6136,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_ready", false,-1);
        tracep->declBit(c+6137,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_valid", false,-1);
        tracep->declBus(c+6138,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6139,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6141,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6142,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6143,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6144,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12491+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6138,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12501,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12502+i*2,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6139,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12501,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12518+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6141,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12501,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12526+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6142,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12501,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12534+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6143,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12501,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12542+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6144,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12501,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12550+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last", true,(i+0));}}
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12501,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12500,"ysyxSoCFull fpga axi4deint qs_queue_13 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12499,"ysyxSoCFull fpga axi4deint qs_queue_13 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12558,"ysyxSoCFull fpga axi4deint qs_queue_13 maybe_full", false,-1);
        tracep->declBit(c+12559,"ysyxSoCFull fpga axi4deint qs_queue_13 ptr_match", false,-1);
        tracep->declBit(c+12560,"ysyxSoCFull fpga axi4deint qs_queue_13 empty", false,-1);
        tracep->declBit(c+12561,"ysyxSoCFull fpga axi4deint qs_queue_13 full", false,-1);
        tracep->declBit(c+12562,"ysyxSoCFull fpga axi4deint qs_queue_13 do_enq", false,-1);
        tracep->declBit(c+12563,"ysyxSoCFull fpga axi4deint qs_queue_13 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_14 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_14 reset", false,-1);
        tracep->declBit(c+6146,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_ready", false,-1);
        tracep->declBit(c+6147,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_last", false,-1);
        tracep->declBit(c+6148,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_ready", false,-1);
        tracep->declBit(c+6149,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_valid", false,-1);
        tracep->declBus(c+6150,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6151,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6153,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6154,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6155,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6156,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12564+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6150,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12574,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12575+i*2,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6151,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12574,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12591+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6153,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12574,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12599+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6154,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12574,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12607+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6155,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12574,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12615+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6156,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12574,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12623+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last", true,(i+0));}}
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12574,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12573,"ysyxSoCFull fpga axi4deint qs_queue_14 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12572,"ysyxSoCFull fpga axi4deint qs_queue_14 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12631,"ysyxSoCFull fpga axi4deint qs_queue_14 maybe_full", false,-1);
        tracep->declBit(c+12632,"ysyxSoCFull fpga axi4deint qs_queue_14 ptr_match", false,-1);
        tracep->declBit(c+12633,"ysyxSoCFull fpga axi4deint qs_queue_14 empty", false,-1);
        tracep->declBit(c+12634,"ysyxSoCFull fpga axi4deint qs_queue_14 full", false,-1);
        tracep->declBit(c+12635,"ysyxSoCFull fpga axi4deint qs_queue_14 do_enq", false,-1);
        tracep->declBit(c+12636,"ysyxSoCFull fpga axi4deint qs_queue_14 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_15 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_15 reset", false,-1);
        tracep->declBit(c+6158,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_ready", false,-1);
        tracep->declBit(c+6159,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_last", false,-1);
        tracep->declBit(c+6160,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_ready", false,-1);
        tracep->declBit(c+6161,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_valid", false,-1);
        tracep->declBus(c+6162,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6163,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6165,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6166,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6167,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6168,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12637+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6162,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12648+i*2,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6163,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12664+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6165,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12672+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6166,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12680+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6167,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12688+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6168,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12696+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last", true,(i+0));}}
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12646,"ysyxSoCFull fpga axi4deint qs_queue_15 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12645,"ysyxSoCFull fpga axi4deint qs_queue_15 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12704,"ysyxSoCFull fpga axi4deint qs_queue_15 maybe_full", false,-1);
        tracep->declBit(c+12705,"ysyxSoCFull fpga axi4deint qs_queue_15 ptr_match", false,-1);
        tracep->declBit(c+12706,"ysyxSoCFull fpga axi4deint qs_queue_15 empty", false,-1);
        tracep->declBit(c+12707,"ysyxSoCFull fpga axi4deint qs_queue_15 full", false,-1);
        tracep->declBit(c+12708,"ysyxSoCFull fpga axi4deint qs_queue_15 do_enq", false,-1);
        tracep->declBit(c+12709,"ysyxSoCFull fpga axi4deint qs_queue_15 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17092,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17094,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15037,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17980,"ysyxSoCFull asic chipMaster chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+17092,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17094,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15037,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+17725,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+17730,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17732,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+17733,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+17980,"ysyxSoCFull asic chipMaster chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+17725,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+17730,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17732,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+17733,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+17092,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17094,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15037,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17075,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+17725,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+17730,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17732,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+17733,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+17980,"ysyxSoCFull asic chipMaster chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+17736,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17737,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17738,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18207,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17740,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18208,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17741,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12710,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+12711,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+18209,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+12712,"ysyxSoCFull asic chipMaster chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+12713,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+12714,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+18210,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19379,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+17609,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+12715,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+12716,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+12717,"ysyxSoCFull asic chipMaster chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19380,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+17742,"ysyxSoCFull asic chipMaster chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+17743,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17744,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+17745,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+17746,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+17747,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+12718,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+12719,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+12720,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+14978,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+17748,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+14979,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+14980,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+17749,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+14982,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+17750,"ysyxSoCFull asic chipMaster chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+12721,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+17736,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17737,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17738,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18207,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17740,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18208,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17741,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17751,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+17587,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17588,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+17590,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+17591,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+17592,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+17593,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+17752,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+17753,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+17754,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+17755,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+17756,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+17604,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+17757,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+17758,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+17759,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+17609,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12722,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+12723,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12724,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+12725,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12726,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+12727,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+12728,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+17760,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17761,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12729,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+12730,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12731,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+12732,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12733,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+12734,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12735,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+12736,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+12737,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+12738,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12739,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+12741,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+12743,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12744,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12745,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+12746,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12747,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12748,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+14983,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14984,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+14985,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14986,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+14987,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+17762,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14988,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14989,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17763,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+14991,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+12749,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12750,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+12751,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+12753,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+12754,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+12755,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+14993,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+14994,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+14995,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+12756,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass error reset", false,-1);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+17725,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+17730,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+17731,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17732,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+17733,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17734,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+17735,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+17765,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+17725,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17766,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17767,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17768,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+17769,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17770,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17771,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12757,"ysyxSoCFull asic chipMaster chiplink sbypass error idle", false,-1);
        tracep->declBus(c+12758,"ysyxSoCFull asic chipMaster chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+12759,"ysyxSoCFull asic chipMaster chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+12760,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+17772,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+17773,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+17774,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+17775,"ysyxSoCFull asic chipMaster chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+12761,"ysyxSoCFull asic chipMaster chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+12762,"ysyxSoCFull asic chipMaster chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+17776,"ysyxSoCFull asic chipMaster chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+12763,"ysyxSoCFull asic chipMaster chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+17777,"ysyxSoCFull asic chipMaster chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+17778,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+17779,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+17780,"ysyxSoCFull asic chipMaster chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+12764,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+12765,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+12766,"ysyxSoCFull asic chipMaster chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+12767,"ysyxSoCFull asic chipMaster chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+14997,"ysyxSoCFull asic chipMaster chiplink sbypass error latch", false,-1);
        tracep->declBit(c+17775,"ysyxSoCFull asic chipMaster chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+17781,"ysyxSoCFull asic chipMaster chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+14998,"ysyxSoCFull asic chipMaster chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+17765,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17723,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+17725,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17729,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17766,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17767,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17768,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+17769,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17770,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17771,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17782,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+17783,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+17784,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+17785,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+17786,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+17787,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+17788,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+17789,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+17790,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+17791,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+17792,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+17793,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17794,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+17796,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+17797,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+17798,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+17799,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+17800,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+17801,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+17802,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+17803,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+17772,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12768,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+12769,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+12770,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+12771,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12772,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+12773,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+12774,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+17804,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+17805,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12778,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+12779,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+12780,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+12781,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12782,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+12783,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+12784,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+12785,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12786,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+12788,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+12792,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+12793,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+12794,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+12795,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+12796,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+12797,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+14999,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15000,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+15001,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15002,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15003,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+17806,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15004,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+15005,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+15007,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+15009,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+15013,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+12798,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12799,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+12800,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+12804,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+12805,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+12806,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+15017,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15018,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15019,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+12807,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15409,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15410,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18527,"ysyxSoCFull fpga chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15409,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15410,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12808,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12809,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19125,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19126,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19127,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19128,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18527,"ysyxSoCFull fpga chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12808,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12809,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+19125,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19126,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19127,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19128,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15409,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15410,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12808,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12809,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19125,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19126,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19127,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19128,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18527,"ysyxSoCFull fpga chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19131,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19132,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19133,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19134,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19135,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19136,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19137,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16094,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12813,"ysyxSoCFull fpga chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+12814,"ysyxSoCFull fpga chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+19138,"ysyxSoCFull fpga chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+12815,"ysyxSoCFull fpga chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+12816,"ysyxSoCFull fpga chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+12817,"ysyxSoCFull fpga chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+19139,"ysyxSoCFull fpga chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19140,"ysyxSoCFull fpga chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+12818,"ysyxSoCFull fpga chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+12819,"ysyxSoCFull fpga chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+12820,"ysyxSoCFull fpga chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+19141,"ysyxSoCFull fpga chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+19142,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19143,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+19144,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19145,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+19146,"ysyxSoCFull fpga chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+12821,"ysyxSoCFull fpga chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+12822,"ysyxSoCFull fpga chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+12823,"ysyxSoCFull fpga chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+16095,"ysyxSoCFull fpga chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+19147,"ysyxSoCFull fpga chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+16096,"ysyxSoCFull fpga chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+16097,"ysyxSoCFull fpga chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+19148,"ysyxSoCFull fpga chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+16098,"ysyxSoCFull fpga chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+16099,"ysyxSoCFull fpga chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+19149,"ysyxSoCFull fpga chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+12824,"ysyxSoCFull fpga chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19131,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19132,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19133,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19134,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19135,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19136,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19137,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16094,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+12825,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+9187,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9188,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+9189,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9190,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9191,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+9192,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+9193,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+12826,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+12827,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+9196,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+9197,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9198,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+12828,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9200,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+12829,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9202,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+12830,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9204,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+12831,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+12832,"ysyxSoCFull fpga chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+19150,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12833,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+12834,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12835,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+12836,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12837,"ysyxSoCFull fpga chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+12838,"ysyxSoCFull fpga chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+12839,"ysyxSoCFull fpga chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+19151,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19152,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12840,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+12841,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12842,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+12843,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12844,"ysyxSoCFull fpga chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+12845,"ysyxSoCFull fpga chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12846,"ysyxSoCFull fpga chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+12847,"ysyxSoCFull fpga chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+12848,"ysyxSoCFull fpga chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+12849,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12850,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+12852,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+12854,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12855,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12856,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+12857,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12858,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12859,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+16100,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16101,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16102,"ysyxSoCFull fpga chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16103,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16104,"ysyxSoCFull fpga chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19153,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16105,"ysyxSoCFull fpga chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16106,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19154,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16108,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+12860,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12861,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+12862,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+12864,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+12865,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+12866,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+16110,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16111,"ysyxSoCFull fpga chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16112,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+12867,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass error reset", false,-1);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12808,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12809,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+19125,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19126,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19127,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19128,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+19156,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12808,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12809,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19157,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19158,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19159,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19160,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19161,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16114,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12868,"ysyxSoCFull fpga chiplink sbypass error idle", false,-1);
        tracep->declBus(c+12869,"ysyxSoCFull fpga chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+12870,"ysyxSoCFull fpga chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+12871,"ysyxSoCFull fpga chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+12872,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+12873,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+12874,"ysyxSoCFull fpga chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+19162,"ysyxSoCFull fpga chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+12875,"ysyxSoCFull fpga chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+12876,"ysyxSoCFull fpga chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+19163,"ysyxSoCFull fpga chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+12877,"ysyxSoCFull fpga chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+12878,"ysyxSoCFull fpga chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+12879,"ysyxSoCFull fpga chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+12880,"ysyxSoCFull fpga chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+12881,"ysyxSoCFull fpga chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+16093,"ysyxSoCFull fpga chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+12882,"ysyxSoCFull fpga chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+12883,"ysyxSoCFull fpga chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+12884,"ysyxSoCFull fpga chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+12885,"ysyxSoCFull fpga chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+16115,"ysyxSoCFull fpga chiplink sbypass error latch", false,-1);
        tracep->declBit(c+19162,"ysyxSoCFull fpga chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+19164,"ysyxSoCFull fpga chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+16116,"ysyxSoCFull fpga chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+19156,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12808,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12809,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19157,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19158,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19159,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19160,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19161,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16114,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+12886,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+12887,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+12888,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+12889,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+12890,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+12891,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+12892,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+12893,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+12894,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+12895,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+12896,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+12897,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+12898,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+12899,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+12900,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+12901,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+12902,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+12903,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+12904,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+12905,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+12906,"ysyxSoCFull fpga chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+19165,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+12872,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12907,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+12908,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+12909,"ysyxSoCFull fpga chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+12910,"ysyxSoCFull fpga chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12911,"ysyxSoCFull fpga chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+12912,"ysyxSoCFull fpga chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+12913,"ysyxSoCFull fpga chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+19166,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+19167,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12917,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+12918,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+12919,"ysyxSoCFull fpga chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+12920,"ysyxSoCFull fpga chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12921,"ysyxSoCFull fpga chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+12922,"ysyxSoCFull fpga chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+12923,"ysyxSoCFull fpga chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+12924,"ysyxSoCFull fpga chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12925,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+12927,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+12931,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+12932,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+12933,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+12934,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+12935,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+12936,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+16117,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16118,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+16119,"ysyxSoCFull fpga chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16120,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16121,"ysyxSoCFull fpga chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19168,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16122,"ysyxSoCFull fpga chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+16123,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+16125,"ysyxSoCFull fpga chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+16127,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+16131,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+12937,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12938,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+12939,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+12943,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+12944,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+12945,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+16135,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16136,"ysyxSoCFull fpga chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16137,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+12946,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink monitor reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17807,"ysyxSoCFull asic chipMaster chiplink monitor source_ok", false,-1);
        tracep->declBus(c+17587,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17588,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+17590,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+17591,"ysyxSoCFull asic chipMaster chiplink monitor mask_size", false,-1);
        tracep->declBit(c+17592,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+17593,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+17808,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+17809,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+17810,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+17811,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+17812,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+17604,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+17813,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+17814,"ysyxSoCFull asic chipMaster chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+12947,"ysyxSoCFull asic chipMaster chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+17609,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12948,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+12949,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12950,"ysyxSoCFull asic chipMaster chiplink monitor a_first", false,-1);
        tracep->declBus(c+12951,"ysyxSoCFull asic chipMaster chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12952,"ysyxSoCFull asic chipMaster chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+12953,"ysyxSoCFull asic chipMaster chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+12954,"ysyxSoCFull asic chipMaster chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+12955,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1139,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12956,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+12957,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12958,"ysyxSoCFull asic chipMaster chiplink monitor d_first", false,-1);
        tracep->declBus(c+12959,"ysyxSoCFull asic chipMaster chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12960,"ysyxSoCFull asic chipMaster chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+12961,"ysyxSoCFull asic chipMaster chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12962,"ysyxSoCFull asic chipMaster chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+12963,"ysyxSoCFull asic chipMaster chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+12964,"ysyxSoCFull asic chipMaster chiplink monitor denied", false,-1);
        tracep->declBus(c+12965,"ysyxSoCFull asic chipMaster chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12966,"ysyxSoCFull asic chipMaster chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+12968,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+12970,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12971,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12972,"ysyxSoCFull asic chipMaster chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+12973,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12974,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12975,"ysyxSoCFull asic chipMaster chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+17815,"ysyxSoCFull asic chipMaster chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15023,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15024,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15025,"ysyxSoCFull asic chipMaster chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14694,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15026,"ysyxSoCFull asic chipMaster chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15027,"ysyxSoCFull asic chipMaster chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+12976,"ysyxSoCFull asic chipMaster chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+12977,"ysyxSoCFull asic chipMaster chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15028,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17816,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15030,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+12978,"ysyxSoCFull asic chipMaster chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12979,"ysyxSoCFull asic chipMaster chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+12980,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+12982,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+12983,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+12984,"ysyxSoCFull asic chipMaster chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+15032,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+12985,"ysyxSoCFull asic chipMaster chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15033,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+12986,"ysyxSoCFull asic chipMaster chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink monitor reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+12987,"ysyxSoCFull fpga chiplink monitor source_ok", false,-1);
        tracep->declBus(c+9187,"ysyxSoCFull fpga chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9188,"ysyxSoCFull fpga chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+9189,"ysyxSoCFull fpga chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9190,"ysyxSoCFull fpga chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9191,"ysyxSoCFull fpga chiplink monitor mask_size", false,-1);
        tracep->declBit(c+9192,"ysyxSoCFull fpga chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+9193,"ysyxSoCFull fpga chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+12988,"ysyxSoCFull fpga chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+12989,"ysyxSoCFull fpga chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+9196,"ysyxSoCFull fpga chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+9197,"ysyxSoCFull fpga chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9198,"ysyxSoCFull fpga chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+12990,"ysyxSoCFull fpga chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9200,"ysyxSoCFull fpga chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+12991,"ysyxSoCFull fpga chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9202,"ysyxSoCFull fpga chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+12992,"ysyxSoCFull fpga chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9204,"ysyxSoCFull fpga chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+12993,"ysyxSoCFull fpga chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+12994,"ysyxSoCFull fpga chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+12995,"ysyxSoCFull fpga chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12996,"ysyxSoCFull fpga chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+12997,"ysyxSoCFull fpga chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12998,"ysyxSoCFull fpga chiplink monitor a_first", false,-1);
        tracep->declBus(c+12999,"ysyxSoCFull fpga chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13000,"ysyxSoCFull fpga chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+13001,"ysyxSoCFull fpga chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+13002,"ysyxSoCFull fpga chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+13003,"ysyxSoCFull fpga chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+4762,"ysyxSoCFull fpga chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13004,"ysyxSoCFull fpga chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13006,"ysyxSoCFull fpga chiplink monitor d_first", false,-1);
        tracep->declBus(c+13007,"ysyxSoCFull fpga chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13008,"ysyxSoCFull fpga chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13009,"ysyxSoCFull fpga chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13010,"ysyxSoCFull fpga chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+13011,"ysyxSoCFull fpga chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+13012,"ysyxSoCFull fpga chiplink monitor denied", false,-1);
        tracep->declBus(c+13013,"ysyxSoCFull fpga chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13014,"ysyxSoCFull fpga chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+13016,"ysyxSoCFull fpga chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+13018,"ysyxSoCFull fpga chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13019,"ysyxSoCFull fpga chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13020,"ysyxSoCFull fpga chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+13021,"ysyxSoCFull fpga chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13022,"ysyxSoCFull fpga chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13023,"ysyxSoCFull fpga chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+19169,"ysyxSoCFull fpga chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16141,"ysyxSoCFull fpga chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16142,"ysyxSoCFull fpga chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16143,"ysyxSoCFull fpga chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14695,"ysyxSoCFull fpga chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16144,"ysyxSoCFull fpga chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16145,"ysyxSoCFull fpga chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13024,"ysyxSoCFull fpga chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13025,"ysyxSoCFull fpga chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16146,"ysyxSoCFull fpga chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19170,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16148,"ysyxSoCFull fpga chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+13026,"ysyxSoCFull fpga chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13027,"ysyxSoCFull fpga chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+13028,"ysyxSoCFull fpga chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+13030,"ysyxSoCFull fpga chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13031,"ysyxSoCFull fpga chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13032,"ysyxSoCFull fpga chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+16150,"ysyxSoCFull fpga chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+13033,"ysyxSoCFull fpga chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16151,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+13034,"ysyxSoCFull fpga chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+16590,"ysyxSoCFull asic chipMaster chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+13035,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+13036,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16597,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+13039,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+13040,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+13041,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16598,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+13042,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+13043,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+13044,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+13045,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16599,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+13046,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+13047,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+13048,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+13049,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16600,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+13050,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+13052,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+13053,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16601,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+13054,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+13055,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+16597,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+13039,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+16598,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+13042,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+13043,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+16599,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+13046,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+13047,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+16600,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+13050,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+16601,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+13054,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+13055,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16590,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+16602,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13056,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13059,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13060,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+16603,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13061,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13062,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13064,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13065,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+13066,"ysyxSoCFull asic chipMaster chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+13067,"ysyxSoCFull asic chipMaster chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+13068,"ysyxSoCFull asic chipMaster chiplink rx b2c_send", false,-1);
        tracep->declBus(c+13069,"ysyxSoCFull asic chipMaster chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+13070,"ysyxSoCFull asic chipMaster chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+13071,"ysyxSoCFull asic chipMaster chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+13072,"ysyxSoCFull asic chipMaster chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+13073,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+13074,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+13075,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+13076,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+13077,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+13078,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+13079,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+13080,"ysyxSoCFull asic chipMaster chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+13081,"ysyxSoCFull asic chipMaster chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+13082,"ysyxSoCFull asic chipMaster chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+13083,"ysyxSoCFull asic chipMaster chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+13084,"ysyxSoCFull asic chipMaster chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+13085,"ysyxSoCFull asic chipMaster chiplink rx first", false,-1);
        tracep->declBit(c+13086,"ysyxSoCFull asic chipMaster chiplink rx formatValid", false,-1);
        tracep->declBus(c+13087,"ysyxSoCFull asic chipMaster chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+13088,"ysyxSoCFull asic chipMaster chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+13056,"ysyxSoCFull asic chipMaster chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+13057,"ysyxSoCFull asic chipMaster chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+13058,"ysyxSoCFull asic chipMaster chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+13059,"ysyxSoCFull asic chipMaster chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+13060,"ysyxSoCFull asic chipMaster chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+13061,"ysyxSoCFull asic chipMaster chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+13062,"ysyxSoCFull asic chipMaster chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+13063,"ysyxSoCFull asic chipMaster chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+13064,"ysyxSoCFull asic chipMaster chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+13065,"ysyxSoCFull asic chipMaster chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+13089,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13090,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+13091,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+13092,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+13093,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13094,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+13095,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13096,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+13097,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13098,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+13099,"ysyxSoCFull asic chipMaster chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+13100,"ysyxSoCFull asic chipMaster chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+13101,"ysyxSoCFull asic chipMaster chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+13102,"ysyxSoCFull asic chipMaster chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+13103,"ysyxSoCFull asic chipMaster chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+13104,"ysyxSoCFull asic chipMaster chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+13105,"ysyxSoCFull asic chipMaster chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+13106,"ysyxSoCFull asic chipMaster chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+13107,"ysyxSoCFull asic chipMaster chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+13108,"ysyxSoCFull asic chipMaster chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+16604,"ysyxSoCFull asic chipMaster chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+16605,"ysyxSoCFull asic chipMaster chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+16606,"ysyxSoCFull asic chipMaster chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+16607,"ysyxSoCFull asic chipMaster chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+16608,"ysyxSoCFull asic chipMaster chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+16609,"ysyxSoCFull asic chipMaster chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+16610,"ysyxSoCFull asic chipMaster chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+16611,"ysyxSoCFull asic chipMaster chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+16612,"ysyxSoCFull asic chipMaster chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+16613,"ysyxSoCFull asic chipMaster chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+16602,"ysyxSoCFull asic chipMaster chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+13109,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+13110,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+13111,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+13112,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+13113,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+16603,"ysyxSoCFull asic chipMaster chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+16614,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+16615,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+16616,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+16617,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+16618,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqa reset", false,-1);
        tracep->declBit(c+13035,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+13036,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16597,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+13039,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+13035,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+13036,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16619,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+13114,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+13115,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+16619,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13114,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13115,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16597,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13039,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+13035,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+13036,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16619,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+13114,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+13115,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14696,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16620,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+13116,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13117,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14697,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13117,"ysyxSoCFull asic chipMaster chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13118,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13119,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+13120,"ysyxSoCFull asic chipMaster chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+13121,"ysyxSoCFull asic chipMaster chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+16621,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+16622,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+16623,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+13122,"ysyxSoCFull asic chipMaster chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+14698,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+13123,"ysyxSoCFull asic chipMaster chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+13124,"ysyxSoCFull asic chipMaster chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+13125,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+14696,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16620,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+13116,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13117,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14697,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14696,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16620,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13116,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13117,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14697,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13117,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14697,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14696,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16620,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13116,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13126,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13127,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13128+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20335,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+16619,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13114,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13115,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16597,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13039,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13160+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13039,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13115,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14699,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13161,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+16624,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+14700,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqb reset", false,-1);
        tracep->declBit(c+13040,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+13041,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16598,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+13042,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+13043,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+13040,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+13041,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16625,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+13163,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+16625,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13163,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16598,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13042,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13043,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+13040,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+13041,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16625,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+13163,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14701,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16626,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+13164,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13165,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14702,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13165,"ysyxSoCFull asic chipMaster chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13166,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13167,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+13168,"ysyxSoCFull asic chipMaster chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+13169,"ysyxSoCFull asic chipMaster chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+16627,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+16628,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+16629,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+13170,"ysyxSoCFull asic chipMaster chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+14703,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+13171,"ysyxSoCFull asic chipMaster chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+13172,"ysyxSoCFull asic chipMaster chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+13173,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+14701,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16626,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+13164,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13165,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14702,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14701,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16626,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13164,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13165,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14702,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13165,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14702,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14701,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16626,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13164,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13174,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13175,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13176+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20336,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+16625,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13163,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16598,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13042,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13043,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13208+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13043,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13163,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14704,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13042,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13209,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+16630,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+14705,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqc reset", false,-1);
        tracep->declBit(c+13044,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+13045,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16599,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+13046,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+13047,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+13044,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+13045,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16631,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+13210,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+16631,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13210,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16599,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13046,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13047,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+13044,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+13045,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16631,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+13210,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14706,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16632,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14707,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13214,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13215,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+13216,"ysyxSoCFull asic chipMaster chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+13217,"ysyxSoCFull asic chipMaster chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+16633,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+16634,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+16635,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+13218,"ysyxSoCFull asic chipMaster chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+14708,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+13219,"ysyxSoCFull asic chipMaster chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+13220,"ysyxSoCFull asic chipMaster chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+13221,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+14706,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16632,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14707,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14706,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16632,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14707,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14707,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14706,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16632,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13222,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13223,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13224+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20337,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+16631,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13210,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16599,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13046,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13047,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13256+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13047,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14709,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13046,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13257,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+16636,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+14710,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqd reset", false,-1);
        tracep->declBit(c+13048,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+13049,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16600,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+13050,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+13048,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+13049,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16637,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+13258,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+16637,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13258,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16600,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13050,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+13048,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+13049,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16637,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+13258,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14711,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16638,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14712,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13262,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13263,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+13264,"ysyxSoCFull asic chipMaster chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+13265,"ysyxSoCFull asic chipMaster chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+13266,"ysyxSoCFull asic chipMaster chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+14713,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+13267,"ysyxSoCFull asic chipMaster chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+13268,"ysyxSoCFull asic chipMaster chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+13269,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+14711,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16638,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14712,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14711,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16638,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14712,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14712,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14711,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16638,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13270,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13271,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13272+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20338,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+16637,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13258,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16600,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13050,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13304+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14714,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13050,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13305,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+14715,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqe reset", false,-1);
        tracep->declBit(c+13052,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+13053,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16601,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+13054,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+13055,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+13052,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+13053,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16643,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+13306,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13306,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16601,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13054,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13055,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+13052,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+13053,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16643,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+13306,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14716,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16644,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14717,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13310,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13311,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+13312,"ysyxSoCFull asic chipMaster chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+13313,"ysyxSoCFull asic chipMaster chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+16646,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+13314,"ysyxSoCFull asic chipMaster chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+14718,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+13315,"ysyxSoCFull asic chipMaster chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+13316,"ysyxSoCFull asic chipMaster chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+13317,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+14716,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16644,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14717,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14716,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16644,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14717,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14717,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13037,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14716,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16644,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13318,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13319,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13320+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20339,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13306,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16601,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13054,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13055,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13352+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13055,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14719,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13054,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13353,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+16648,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+14720,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+16602,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+13056,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13059,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13060,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+16651,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+16652,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+16653,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16654,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16655,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18374,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16656,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16657,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+16603,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+13061,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13062,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13064,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13065,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
    }
}

void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+16660,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+16661,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+16662,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16663,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16664,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19338,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19339,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19340,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18376,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18377,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18375,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16665,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16666,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+3989,"ysyxSoCFull fpga chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+3990,"ysyxSoCFull fpga chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+3991,"ysyxSoCFull fpga chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+3992,"ysyxSoCFull fpga chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+3993,"ysyxSoCFull fpga chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+3994,"ysyxSoCFull fpga chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+3995,"ysyxSoCFull fpga chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+3996,"ysyxSoCFull fpga chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+3997,"ysyxSoCFull fpga chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+3998,"ysyxSoCFull fpga chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+4001,"ysyxSoCFull fpga chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+4002,"ysyxSoCFull fpga chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+4004,"ysyxSoCFull fpga chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+4005,"ysyxSoCFull fpga chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+4006,"ysyxSoCFull fpga chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+4007,"ysyxSoCFull fpga chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+4008,"ysyxSoCFull fpga chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+4009,"ysyxSoCFull fpga chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+4010,"ysyxSoCFull fpga chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+4011,"ysyxSoCFull fpga chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+4012,"ysyxSoCFull fpga chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4013,"ysyxSoCFull fpga chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+4015,"ysyxSoCFull fpga chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+4016,"ysyxSoCFull fpga chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+4017,"ysyxSoCFull fpga chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+4018,"ysyxSoCFull fpga chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+4019,"ysyxSoCFull fpga chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+4020,"ysyxSoCFull fpga chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4021,"ysyxSoCFull fpga chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+4022,"ysyxSoCFull fpga chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+4023,"ysyxSoCFull fpga chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+4024,"ysyxSoCFull fpga chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+4025,"ysyxSoCFull fpga chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+4026,"ysyxSoCFull fpga chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+4027,"ysyxSoCFull fpga chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+4028,"ysyxSoCFull fpga chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+13354,"ysyxSoCFull fpga chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull fpga chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull fpga chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+13359,"ysyxSoCFull fpga chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+13360,"ysyxSoCFull fpga chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+13362,"ysyxSoCFull fpga chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+13363,"ysyxSoCFull fpga chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+13364,"ysyxSoCFull fpga chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+13366,"ysyxSoCFull fpga chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+13367,"ysyxSoCFull fpga chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+13368,"ysyxSoCFull fpga chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16816,"ysyxSoCFull fpga chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+13371,"ysyxSoCFull fpga chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16817,"ysyxSoCFull fpga chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+13374,"ysyxSoCFull fpga chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+3989,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3990,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3991,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+3992,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+3993,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+3994,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+3995,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+3996,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+13362,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+3997,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3998,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4001,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4002,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4004,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+13366,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4005,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4006,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4007,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4008,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4009,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4010,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4011,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4012,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+16816,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4013,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4015,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4016,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4017,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4018,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4019,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4020,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+16817,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+13374,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4021,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4022,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4023,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4024,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4025,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4026,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4027,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4028,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+16818,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13375,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13376,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13377,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13378,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+16819,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13380,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13381,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13382,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13383,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13384,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+13385,"ysyxSoCFull fpga chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+13386,"ysyxSoCFull fpga chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+13387,"ysyxSoCFull fpga chiplink rx b2c_send", false,-1);
        tracep->declBus(c+13388,"ysyxSoCFull fpga chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+13389,"ysyxSoCFull fpga chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+13390,"ysyxSoCFull fpga chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+13391,"ysyxSoCFull fpga chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+13392,"ysyxSoCFull fpga chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+13393,"ysyxSoCFull fpga chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+13394,"ysyxSoCFull fpga chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+13395,"ysyxSoCFull fpga chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+13396,"ysyxSoCFull fpga chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+13397,"ysyxSoCFull fpga chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+13398,"ysyxSoCFull fpga chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+13399,"ysyxSoCFull fpga chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+13400,"ysyxSoCFull fpga chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+13401,"ysyxSoCFull fpga chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+13402,"ysyxSoCFull fpga chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+13403,"ysyxSoCFull fpga chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+13404,"ysyxSoCFull fpga chiplink rx first", false,-1);
        tracep->declBit(c+13405,"ysyxSoCFull fpga chiplink rx formatValid", false,-1);
        tracep->declBus(c+13406,"ysyxSoCFull fpga chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+13407,"ysyxSoCFull fpga chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+13375,"ysyxSoCFull fpga chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+13376,"ysyxSoCFull fpga chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+13377,"ysyxSoCFull fpga chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+13378,"ysyxSoCFull fpga chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+13380,"ysyxSoCFull fpga chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+13381,"ysyxSoCFull fpga chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+13382,"ysyxSoCFull fpga chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+13383,"ysyxSoCFull fpga chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+13384,"ysyxSoCFull fpga chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+13408,"ysyxSoCFull fpga chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13409,"ysyxSoCFull fpga chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+13410,"ysyxSoCFull fpga chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+13411,"ysyxSoCFull fpga chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+13412,"ysyxSoCFull fpga chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13413,"ysyxSoCFull fpga chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+13414,"ysyxSoCFull fpga chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13415,"ysyxSoCFull fpga chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+13416,"ysyxSoCFull fpga chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13417,"ysyxSoCFull fpga chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+13418,"ysyxSoCFull fpga chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+13419,"ysyxSoCFull fpga chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+13420,"ysyxSoCFull fpga chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+13421,"ysyxSoCFull fpga chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+13422,"ysyxSoCFull fpga chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+13423,"ysyxSoCFull fpga chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+13424,"ysyxSoCFull fpga chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+13425,"ysyxSoCFull fpga chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+13426,"ysyxSoCFull fpga chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+13427,"ysyxSoCFull fpga chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+16820,"ysyxSoCFull fpga chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+16821,"ysyxSoCFull fpga chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+16822,"ysyxSoCFull fpga chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+16823,"ysyxSoCFull fpga chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+16824,"ysyxSoCFull fpga chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+16825,"ysyxSoCFull fpga chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+16826,"ysyxSoCFull fpga chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+16827,"ysyxSoCFull fpga chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+16828,"ysyxSoCFull fpga chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+16829,"ysyxSoCFull fpga chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+16818,"ysyxSoCFull fpga chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+13428,"ysyxSoCFull fpga chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+13429,"ysyxSoCFull fpga chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+13430,"ysyxSoCFull fpga chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+13431,"ysyxSoCFull fpga chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+13432,"ysyxSoCFull fpga chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+16819,"ysyxSoCFull fpga chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+16830,"ysyxSoCFull fpga chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+16831,"ysyxSoCFull fpga chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+16832,"ysyxSoCFull fpga chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+16833,"ysyxSoCFull fpga chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+16834,"ysyxSoCFull fpga chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqa reset", false,-1);
        tracep->declBit(c+13354,"ysyxSoCFull fpga chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull fpga chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull fpga chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+13354,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+13433,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+13434,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13433,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13434,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+13354,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+13433,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+13434,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16836,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+13435,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13436,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13436,"ysyxSoCFull fpga chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13437,"ysyxSoCFull fpga chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13438,"ysyxSoCFull fpga chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+13439,"ysyxSoCFull fpga chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+13440,"ysyxSoCFull fpga chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+16837,"ysyxSoCFull fpga chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+16838,"ysyxSoCFull fpga chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull fpga chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+13441,"ysyxSoCFull fpga chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+14723,"ysyxSoCFull fpga chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+13442,"ysyxSoCFull fpga chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+13443,"ysyxSoCFull fpga chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+13444,"ysyxSoCFull fpga chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16836,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+13435,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13436,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16836,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13435,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13436,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13436,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14721,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16836,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13435,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13445,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13446,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13447+i*1,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20340,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13433,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13434,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13479+i*1,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13358,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13434,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13480,"ysyxSoCFull fpga chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+16840,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+14725,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqb reset", false,-1);
        tracep->declBit(c+13359,"ysyxSoCFull fpga chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+13360,"ysyxSoCFull fpga chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+13362,"ysyxSoCFull fpga chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+13359,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+13360,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16841,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+13481,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+13482,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+16841,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13481,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13482,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13362,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+13359,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+13360,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16841,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+13481,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+13482,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14726,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16842,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+13483,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13484,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13484,"ysyxSoCFull fpga chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13485,"ysyxSoCFull fpga chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13486,"ysyxSoCFull fpga chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+13487,"ysyxSoCFull fpga chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+13488,"ysyxSoCFull fpga chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+16843,"ysyxSoCFull fpga chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+16844,"ysyxSoCFull fpga chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+16845,"ysyxSoCFull fpga chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+13489,"ysyxSoCFull fpga chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+13490,"ysyxSoCFull fpga chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+13491,"ysyxSoCFull fpga chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+13492,"ysyxSoCFull fpga chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+14726,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16842,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+13483,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13484,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14726,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16842,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13483,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13484,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13484,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14726,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16842,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13483,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13493,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13494,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13495+i*1,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20341,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+16841,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13481,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13482,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13362,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13527+i*1,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13362,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13482,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14729,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13528,"ysyxSoCFull fpga chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+16846,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqc reset", false,-1);
        tracep->declBit(c+13363,"ysyxSoCFull fpga chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+13364,"ysyxSoCFull fpga chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+13366,"ysyxSoCFull fpga chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+13363,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+13364,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16847,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+13529,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+13530,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+16847,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13529,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13530,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13366,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+13363,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+13364,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16847,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+13529,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+13530,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14731,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16848,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13534,"ysyxSoCFull fpga chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+13535,"ysyxSoCFull fpga chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+13536,"ysyxSoCFull fpga chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+16849,"ysyxSoCFull fpga chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+16850,"ysyxSoCFull fpga chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+16851,"ysyxSoCFull fpga chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+13537,"ysyxSoCFull fpga chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+14733,"ysyxSoCFull fpga chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+13538,"ysyxSoCFull fpga chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+13539,"ysyxSoCFull fpga chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+13540,"ysyxSoCFull fpga chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+14731,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16848,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14731,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16848,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14731,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16848,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13541,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13542,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13543+i*1,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20342,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+16847,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13529,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13530,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13366,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13575+i*1,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13366,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13530,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13576,"ysyxSoCFull fpga chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+16852,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+14735,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqd reset", false,-1);
        tracep->declBit(c+13367,"ysyxSoCFull fpga chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+13368,"ysyxSoCFull fpga chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16816,"ysyxSoCFull fpga chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+13367,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+13368,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16853,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+13577,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+13578,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+16853,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13577,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13578,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16816,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+13367,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+13368,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16853,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+13577,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+13578,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14736,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16854,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14737,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13581,"ysyxSoCFull fpga chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13582,"ysyxSoCFull fpga chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+13583,"ysyxSoCFull fpga chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+13584,"ysyxSoCFull fpga chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+16855,"ysyxSoCFull fpga chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+16856,"ysyxSoCFull fpga chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+16857,"ysyxSoCFull fpga chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+13585,"ysyxSoCFull fpga chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+14738,"ysyxSoCFull fpga chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+13586,"ysyxSoCFull fpga chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+13587,"ysyxSoCFull fpga chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+13588,"ysyxSoCFull fpga chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+14736,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16854,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14737,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14736,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16854,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14737,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14737,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14736,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16854,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13589,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13590,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13591+i*1,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20343,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+16853,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13577,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13578,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16816,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13623+i*1,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13370,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13578,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13624,"ysyxSoCFull fpga chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+16858,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqe reset", false,-1);
        tracep->declBit(c+13371,"ysyxSoCFull fpga chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16817,"ysyxSoCFull fpga chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+13374,"ysyxSoCFull fpga chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+13371,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16859,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+13625,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+13626,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+16859,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13625,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13626,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16817,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13374,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+13371,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+13372,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16859,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+13625,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+13626,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14742,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13629,"ysyxSoCFull fpga chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13630,"ysyxSoCFull fpga chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+13631,"ysyxSoCFull fpga chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+13632,"ysyxSoCFull fpga chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+16861,"ysyxSoCFull fpga chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+16862,"ysyxSoCFull fpga chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+16863,"ysyxSoCFull fpga chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+13633,"ysyxSoCFull fpga chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+14743,"ysyxSoCFull fpga chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+13634,"ysyxSoCFull fpga chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+13635,"ysyxSoCFull fpga chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+13636,"ysyxSoCFull fpga chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14742,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14742,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14742,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13637,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13638,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13639+i*1,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20344,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+16859,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13625,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13626,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16817,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13374,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13671+i*1,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13374,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13626,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14744,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13672,"ysyxSoCFull fpga chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+16864,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+14745,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+16818,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+13375,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13376,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13377,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13378,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+16865,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+16867,"ysyxSoCFull fpga chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+16868,"ysyxSoCFull fpga chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+16865,"ysyxSoCFull fpga chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+16869,"ysyxSoCFull fpga chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+16865,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16865,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16865,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16865,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16870,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16871,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19346,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19347,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19227,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16866,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16872,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16873,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+16819,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+13380,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13381,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13382,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13383,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13384,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+16874,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+16876,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+16877,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+16874,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+16878,"ysyxSoCFull fpga chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+16874,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16874,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16874,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16874,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19350,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19351,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19352,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19353,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19229,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19230,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16875,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16881,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16882,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+17984,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16165,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16360,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+19382,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19383,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16362,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19237,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19238,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16360,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19239,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16363,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16360,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16364,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16668,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16365,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16366,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16670,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16367,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16365,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16364,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16368,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16367,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16366,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16369,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16364,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16364,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16370,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16371,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16668,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16365,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16365,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16372,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16373,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16366,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16366,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16374,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16375,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16670,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16367,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16367,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16376,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16377,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+19382,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19383,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19233,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19235,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19236,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17820,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17868,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17869,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17867,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16378,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+440,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16166,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16380,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15401,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16576,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16382,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18234,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18235,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16380,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18236,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16383,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16380,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16671,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16384,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16385,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16386,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16387,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16385,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16384,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16388,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16387,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16386,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16389,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16671,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16384,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16384,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16390,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16391,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16385,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16385,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16392,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16393,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16386,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16386,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16394,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16395,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16387,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16387,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16396,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16397,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15401,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16576,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19280,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19281,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17871,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17872,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16398,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16399,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16167,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16400,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15402,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16577,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16402,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18237,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18238,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16400,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18239,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16403,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16400,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16404,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16405,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16406,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16678,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16407,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16405,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16404,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16408,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16407,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16406,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16409,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16404,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16404,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16410,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16411,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16405,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16405,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16412,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16413,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16406,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16406,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16414,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16415,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16678,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16407,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16407,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16416,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16417,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15402,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16577,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19284,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19285,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19287,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17874,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17875,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16419,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16168,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16420,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15035,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19384,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16422,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+17824,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+17825,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16420,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+17826,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16423,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16420,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16679,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16681,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16426,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16682,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16427,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16428,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16427,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16426,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16429,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16679,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16430,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16431,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16432,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16433,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16681,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16426,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16426,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16434,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16435,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16682,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16427,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16427,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16436,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16437,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15035,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19384,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19290,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19291,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19292,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19293,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17877,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17878,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17876,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16438,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16439,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16164,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16590,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16590,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16440,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15403,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16578,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16442,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18240,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18241,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16440,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18242,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16443,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16590,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16440,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16683,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16684,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16445,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16685,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16446,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16686,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16447,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16445,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16448,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16447,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16446,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16449,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16683,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16450,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16451,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16684,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16445,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16445,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16452,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16453,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16685,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16446,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16446,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16454,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16455,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16686,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16447,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16447,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16456,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16457,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15403,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16578,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19296,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19297,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19295,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19298,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19299,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17880,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17881,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+18532,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+3989,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3990,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3991,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+3992,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+3993,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+3994,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+3995,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+3996,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16460,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16153,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19385,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16462,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19172,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19173,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16460,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19174,"ysyxSoCFull fpga chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16463,"ysyxSoCFull fpga chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16460,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16883,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16884,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16885,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16886,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16468,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16467,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16469,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16883,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16470,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16471,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16884,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16472,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16473,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16885,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16474,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16475,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16886,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16476,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16477,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16153,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19385,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19302,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19303,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19305,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17883,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17884,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17882,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16478,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16479,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+3984,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16346,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+3985,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+3997,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3998,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4001,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4002,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4004,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16480,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15404,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+3985,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16579,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16482,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18243,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18244,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16480,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18245,"ysyxSoCFull fpga chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16483,"ysyxSoCFull fpga chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16480,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16887,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16484,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16888,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16485,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16889,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16486,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16890,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16487,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16485,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16484,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16488,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16487,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16486,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16489,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16887,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16484,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16484,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16490,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16491,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16888,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16485,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16485,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16492,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16493,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16889,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16486,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16486,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16494,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16495,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16890,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16487,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16487,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16496,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16497,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15404,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+3985,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16579,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+3985,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19308,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19309,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19310,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19311,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17829,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17886,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17887,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17885,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16498,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16499,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+3986,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16347,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+3987,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4005,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4006,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4007,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4008,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4009,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4010,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4011,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4012,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16500,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15405,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+3987,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16580,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16502,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18246,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18247,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16500,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18248,"ysyxSoCFull fpga chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16503,"ysyxSoCFull fpga chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16500,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16891,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16504,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16892,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16505,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16893,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16506,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16894,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16507,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16505,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16504,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16508,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16507,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16506,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16509,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16891,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16504,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16504,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16510,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16511,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16892,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16505,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16505,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16512,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16513,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16893,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16506,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16506,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16514,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16515,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16894,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16507,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16507,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16516,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16517,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15405,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+3987,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16580,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+3987,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17889,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17890,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17888,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16518,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16519,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+18533,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16348,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4013,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4015,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4016,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4017,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4018,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4019,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4020,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16520,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16154,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19386,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16522,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19175,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19176,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16520,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19177,"ysyxSoCFull fpga chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16523,"ysyxSoCFull fpga chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16520,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16895,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16524,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16896,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16525,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16897,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16898,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16527,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16525,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16524,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16528,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16527,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16529,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16895,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16524,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16524,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16530,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16531,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16896,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16525,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16525,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16532,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16533,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16897,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16534,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16535,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16898,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16527,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16527,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16536,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16537,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16154,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19386,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17892,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17893,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17891,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16538,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16539,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16344,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+3988,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4021,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4022,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4023,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4024,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4025,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4026,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4027,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4028,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16540,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15406,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+3988,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16581,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16542,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18249,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18250,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16540,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18251,"ysyxSoCFull fpga chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16543,"ysyxSoCFull fpga chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16540,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16899,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16544,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16900,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16545,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16901,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16902,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16547,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16545,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16544,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16548,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16547,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16549,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16899,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16544,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16544,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16550,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16551,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16900,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16545,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16545,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16552,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16553,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16901,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16554,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16555,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16902,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16547,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16547,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16556,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16557,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15406,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+3988,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16581,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+3988,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17895,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17896,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17894,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16558,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16559,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+17149,"ysyxSoCFull asic chipMaster chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+17151,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+17152,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+17983,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+14764,"ysyxSoCFull asic chipMaster chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18252,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+13673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13674,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13675,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13676,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13677,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+13678,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13679,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13682,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+17149,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17151,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+17152,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13683,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+13684,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+13685,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13686,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13687,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13688,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+13689,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+13690,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13691,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13692,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13693,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+13694,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+13695,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13696,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13697,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+17983,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13698,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+13699,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+13700,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13701,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13702,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+13703,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+14764,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13704,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+13705,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+13706,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13707,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13708,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+13709,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+13710,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+13685,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13686,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+13687,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13711,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+13712,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+13713,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13714,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+13715,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+13716,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+13717,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+13690,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13691,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+13692,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13718,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+13720,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13721,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+13722,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+13723,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+13724,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+13695,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13696,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+13697,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13725,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+13726,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+13727,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13728,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+13729,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+13730,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+13731,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+13700,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13701,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+13702,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13732,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+13733,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+13734,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13735,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+13736,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+13737,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+13738,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+13706,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13707,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+13708,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13739,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+13740,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+13741,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13742,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+13743,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+13744,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+13745,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13746,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+13747,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+13748,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13749,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+13750,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+13751,"ysyxSoCFull asic chipMaster chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+13752,"ysyxSoCFull asic chipMaster chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+13753,"ysyxSoCFull asic chipMaster chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+13754,"ysyxSoCFull asic chipMaster chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+13755,"ysyxSoCFull asic chipMaster chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+13756,"ysyxSoCFull asic chipMaster chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+13757,"ysyxSoCFull asic chipMaster chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+13758,"ysyxSoCFull asic chipMaster chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+13759,"ysyxSoCFull asic chipMaster chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+13760,"ysyxSoCFull asic chipMaster chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+13761,"ysyxSoCFull asic chipMaster chiplink tx ioX_first", false,-1);
        tracep->declBus(c+13762,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+13763,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+13764,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+13765,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+13766,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+13767,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+13768,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+13769,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+13770,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+13771,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+13772,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+13773,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+13774,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+13775,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+13777,"ysyxSoCFull asic chipMaster chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+13778,"ysyxSoCFull asic chipMaster chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+13779,"ysyxSoCFull asic chipMaster chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+13780,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+13781,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+13783,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+13785,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+13786,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+13788,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+13789,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+13790,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+13791,"ysyxSoCFull asic chipMaster chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+13792,"ysyxSoCFull asic chipMaster chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+13793,"ysyxSoCFull asic chipMaster chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+13794,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+13795,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+13796,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+13797,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+13798,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+13799,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+13800,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+13801,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+13802,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+13803,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+13804,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+13805,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+13806,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+13807,"ysyxSoCFull asic chipMaster chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+13808,"ysyxSoCFull asic chipMaster chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+13809,"ysyxSoCFull asic chipMaster chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+13810,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+13811,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+13812,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+13813,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+13814,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+13815,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+13816,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+13817,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+13818,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+13819,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+13820,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+13821,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+13822,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+13823,"ysyxSoCFull asic chipMaster chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+13824,"ysyxSoCFull asic chipMaster chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+13825,"ysyxSoCFull asic chipMaster chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+13826,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+13827,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+13828,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+13829,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+13830,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+13831,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+13832,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+13833,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+13834,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+13835,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+13836,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+13837,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+13838,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+13839,"ysyxSoCFull asic chipMaster chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+13841,"ysyxSoCFull asic chipMaster chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+13843,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+13844,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+13845,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+13846,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+13847,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+13848,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+13849,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+13850,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+13851,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+13852,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+13853,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+13854,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+13855,"ysyxSoCFull asic chipMaster chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+13856,"ysyxSoCFull asic chipMaster chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+13857,"ysyxSoCFull asic chipMaster chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+13858,"ysyxSoCFull asic chipMaster chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+13859,"ysyxSoCFull asic chipMaster chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18254,"ysyxSoCFull asic chipMaster chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18255,"ysyxSoCFull asic chipMaster chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18256,"ysyxSoCFull asic chipMaster chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18257,"ysyxSoCFull asic chipMaster chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18258,"ysyxSoCFull asic chipMaster chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+13860,"ysyxSoCFull asic chipMaster chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+13861,"ysyxSoCFull asic chipMaster chiplink tx forceXmit", false,-1);
        tracep->declBit(c+13862,"ysyxSoCFull asic chipMaster chiplink tx allowReturn", false,-1);
        tracep->declBit(c+13863,"ysyxSoCFull asic chipMaster chiplink tx f_valid", false,-1);
        tracep->declBus(c+13864,"ysyxSoCFull asic chipMaster chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+13749,"ysyxSoCFull asic chipMaster chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+13865,"ysyxSoCFull asic chipMaster chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+13866,"ysyxSoCFull asic chipMaster chiplink tx first", false,-1);
        tracep->declBus(c+13867,"ysyxSoCFull asic chipMaster chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+13868,"ysyxSoCFull asic chipMaster chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+13869,"ysyxSoCFull asic chipMaster chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+13870,"ysyxSoCFull asic chipMaster chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+13871,"ysyxSoCFull asic chipMaster chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+13872,"ysyxSoCFull asic chipMaster chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+13873,"ysyxSoCFull asic chipMaster chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+13874,"ysyxSoCFull asic chipMaster chiplink tx f_ready", false,-1);
        tracep->declBus(c+13875,"ysyxSoCFull asic chipMaster chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+13876,"ysyxSoCFull asic chipMaster chiplink tx send", false,-1);
        tracep->declBit(c+13877,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+13878,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+13879,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+13880,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+13881,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+13882,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+13883,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+13884,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18259,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18260,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18261,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18262,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18263,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18252,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+13673,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13674,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13675,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13676,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13677,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+13885,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+13889,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16582,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18265,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18266,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+13893,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+13895,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16561,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16562,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16563,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+13885,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+13889,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16582,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+13889,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19244,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19245,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19246,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19247,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19248,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18267,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18268,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+13678,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13679,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13680,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13681,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13682,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+13897,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+13901,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16583,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18270,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18271,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+13905,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+13907,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16565,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16566,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16567,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+13897,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+13901,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16583,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+13901,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19252,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19253,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19254,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19255,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17833,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19256,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19257,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18272,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18273,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+17149,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17151,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+17152,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13683,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+13684,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+13685,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13686,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13687,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13684,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+13909,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+13685,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13686,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+13687,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13910,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13911,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+13912,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+17834,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+17835,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13688,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+13689,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+13690,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13691,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13692,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13689,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+13913,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+13690,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13691,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+13692,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20347,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20348,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+20349,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13914,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13693,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+13694,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+13695,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13696,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13697,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13694,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+13915,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+13695,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13696,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+13697,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20350,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20351,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+20352,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13916,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+17983,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13698,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+13699,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+13700,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13701,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13702,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13699,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+13917,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+13700,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13701,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+13702,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13918,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13919,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+13920,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13921,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+13922,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+13703,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+14764,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13704,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+13705,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+13706,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13707,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13708,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13705,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+13923,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+13706,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13707,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+13708,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20353,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20354,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+20355,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13924,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+13709,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+13710,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+13685,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13686,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+13687,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13711,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+13712,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+13713,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13714,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+13715,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13712,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+13925,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+13713,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13714,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+13715,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13926,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13927,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+13928,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13929,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+13930,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+13716,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+13717,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+13690,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13691,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+13692,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13718,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+13719,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+13720,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13721,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+13722,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13719,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+13931,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+13720,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13721,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+13722,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13932,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13933,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+13934,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13935,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+13936,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+13723,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+13724,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+13695,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13696,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+13697,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13725,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+13726,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+13727,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13728,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+13729,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13726,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+13937,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+13727,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13728,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+13729,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13938,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13939,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+13940,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13941,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+13942,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+13730,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+13731,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+13700,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13701,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+13702,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13732,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+13733,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+13734,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13735,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+13736,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13733,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+13943,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+13734,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13735,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+13736,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13944,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13945,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+13946,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13947,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+13948,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+13737,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+13738,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+13706,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13707,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+13708,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13739,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+13740,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+13741,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13742,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+13743,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13740,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+13949,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+13741,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13742,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+13743,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13950,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13951,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+13952,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13953,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+13954,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+13744,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+13745,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13746,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+13747,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+13748,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13749,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+13750,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13747,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+13955,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+13748,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13749,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+13750,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+13956,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+13957,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+13958,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+13959,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+13960,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+3966,"ysyxSoCFull fpga chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+3967,"ysyxSoCFull fpga chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+3968,"ysyxSoCFull fpga chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+3969,"ysyxSoCFull fpga chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+3970,"ysyxSoCFull fpga chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+3971,"ysyxSoCFull fpga chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+3972,"ysyxSoCFull fpga chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+3973,"ysyxSoCFull fpga chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+3974,"ysyxSoCFull fpga chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+3975,"ysyxSoCFull fpga chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+3976,"ysyxSoCFull fpga chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+18531,"ysyxSoCFull fpga chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+3978,"ysyxSoCFull fpga chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+3979,"ysyxSoCFull fpga chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+13961,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13962,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13964,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13965,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+13966,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13967,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13968,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13969,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13970,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+3966,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+3967,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3968,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+3969,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13971,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+13972,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+13973,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13974,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13975,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+3970,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+3971,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3972,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13976,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+13977,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+13978,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13979,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13980,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+3973,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+3974,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3975,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13981,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+13982,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+13983,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13984,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+3976,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+18531,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3978,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+3979,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13986,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+13987,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+13988,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13989,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13990,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+13991,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13992,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+13993,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+13994,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13995,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13996,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+13997,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+13998,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+13973,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13974,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+13975,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13999,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+14000,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+14001,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14002,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+14003,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+14004,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+14005,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+13978,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13979,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+13980,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14006,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+14007,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+14008,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14009,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+14010,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+14012,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+13983,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13984,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14013,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+14014,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+14015,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14016,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+14017,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+14018,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+14019,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+13988,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13989,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+13990,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14020,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+14021,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+14022,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14023,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+14024,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+14025,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+14026,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+13994,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13995,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+13996,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14027,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+14028,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+14029,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14030,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+14031,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+14032,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+14033,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14034,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+14035,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+14036,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14037,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+14038,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19357,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+14039,"ysyxSoCFull fpga chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+14040,"ysyxSoCFull fpga chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+14041,"ysyxSoCFull fpga chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+14042,"ysyxSoCFull fpga chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+14043,"ysyxSoCFull fpga chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+14044,"ysyxSoCFull fpga chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+14045,"ysyxSoCFull fpga chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+14046,"ysyxSoCFull fpga chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+14047,"ysyxSoCFull fpga chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+14048,"ysyxSoCFull fpga chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+14049,"ysyxSoCFull fpga chiplink tx ioX_first", false,-1);
        tracep->declBus(c+14050,"ysyxSoCFull fpga chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+14051,"ysyxSoCFull fpga chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+14052,"ysyxSoCFull fpga chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+14053,"ysyxSoCFull fpga chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+14054,"ysyxSoCFull fpga chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+14055,"ysyxSoCFull fpga chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+14056,"ysyxSoCFull fpga chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+14057,"ysyxSoCFull fpga chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+14058,"ysyxSoCFull fpga chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+14059,"ysyxSoCFull fpga chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+14060,"ysyxSoCFull fpga chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+14061,"ysyxSoCFull fpga chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+14062,"ysyxSoCFull fpga chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+14063,"ysyxSoCFull fpga chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+14064,"ysyxSoCFull fpga chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+14065,"ysyxSoCFull fpga chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+14066,"ysyxSoCFull fpga chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+14067,"ysyxSoCFull fpga chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+14068,"ysyxSoCFull fpga chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+14069,"ysyxSoCFull fpga chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+14070,"ysyxSoCFull fpga chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+14071,"ysyxSoCFull fpga chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+14072,"ysyxSoCFull fpga chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+14073,"ysyxSoCFull fpga chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+14074,"ysyxSoCFull fpga chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+14075,"ysyxSoCFull fpga chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+14076,"ysyxSoCFull fpga chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+14077,"ysyxSoCFull fpga chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+14078,"ysyxSoCFull fpga chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+14079,"ysyxSoCFull fpga chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+14080,"ysyxSoCFull fpga chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+14081,"ysyxSoCFull fpga chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+14082,"ysyxSoCFull fpga chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+14083,"ysyxSoCFull fpga chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+14085,"ysyxSoCFull fpga chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+14086,"ysyxSoCFull fpga chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+14087,"ysyxSoCFull fpga chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+14088,"ysyxSoCFull fpga chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+14089,"ysyxSoCFull fpga chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+14092,"ysyxSoCFull fpga chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+14093,"ysyxSoCFull fpga chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+14095,"ysyxSoCFull fpga chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+14096,"ysyxSoCFull fpga chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+14097,"ysyxSoCFull fpga chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+14098,"ysyxSoCFull fpga chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+14099,"ysyxSoCFull fpga chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+14100,"ysyxSoCFull fpga chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+14101,"ysyxSoCFull fpga chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+14102,"ysyxSoCFull fpga chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+14103,"ysyxSoCFull fpga chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+14104,"ysyxSoCFull fpga chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+14105,"ysyxSoCFull fpga chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+14106,"ysyxSoCFull fpga chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+14107,"ysyxSoCFull fpga chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+14108,"ysyxSoCFull fpga chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+14109,"ysyxSoCFull fpga chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+14110,"ysyxSoCFull fpga chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+14111,"ysyxSoCFull fpga chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+14112,"ysyxSoCFull fpga chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+14113,"ysyxSoCFull fpga chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+14114,"ysyxSoCFull fpga chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+14115,"ysyxSoCFull fpga chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+14116,"ysyxSoCFull fpga chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+14117,"ysyxSoCFull fpga chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+14118,"ysyxSoCFull fpga chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+14119,"ysyxSoCFull fpga chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+14120,"ysyxSoCFull fpga chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+14121,"ysyxSoCFull fpga chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+14122,"ysyxSoCFull fpga chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+14123,"ysyxSoCFull fpga chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+14124,"ysyxSoCFull fpga chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+14125,"ysyxSoCFull fpga chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+14126,"ysyxSoCFull fpga chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+14127,"ysyxSoCFull fpga chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+14128,"ysyxSoCFull fpga chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+14129,"ysyxSoCFull fpga chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+14130,"ysyxSoCFull fpga chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+14131,"ysyxSoCFull fpga chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+14132,"ysyxSoCFull fpga chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+14133,"ysyxSoCFull fpga chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+14134,"ysyxSoCFull fpga chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+14135,"ysyxSoCFull fpga chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+14136,"ysyxSoCFull fpga chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+14137,"ysyxSoCFull fpga chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+14138,"ysyxSoCFull fpga chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+14139,"ysyxSoCFull fpga chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+14140,"ysyxSoCFull fpga chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+14141,"ysyxSoCFull fpga chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+14142,"ysyxSoCFull fpga chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+14143,"ysyxSoCFull fpga chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+14144,"ysyxSoCFull fpga chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+14145,"ysyxSoCFull fpga chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+14146,"ysyxSoCFull fpga chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+14147,"ysyxSoCFull fpga chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18276,"ysyxSoCFull fpga chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18277,"ysyxSoCFull fpga chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18278,"ysyxSoCFull fpga chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18279,"ysyxSoCFull fpga chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18280,"ysyxSoCFull fpga chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+14148,"ysyxSoCFull fpga chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+14149,"ysyxSoCFull fpga chiplink tx forceXmit", false,-1);
        tracep->declBit(c+14150,"ysyxSoCFull fpga chiplink tx allowReturn", false,-1);
        tracep->declBit(c+14151,"ysyxSoCFull fpga chiplink tx f_valid", false,-1);
        tracep->declBus(c+14152,"ysyxSoCFull fpga chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+14037,"ysyxSoCFull fpga chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+14153,"ysyxSoCFull fpga chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+14154,"ysyxSoCFull fpga chiplink tx first", false,-1);
        tracep->declBus(c+14155,"ysyxSoCFull fpga chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+14156,"ysyxSoCFull fpga chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+14157,"ysyxSoCFull fpga chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+14158,"ysyxSoCFull fpga chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+14159,"ysyxSoCFull fpga chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+14160,"ysyxSoCFull fpga chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+14161,"ysyxSoCFull fpga chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+14162,"ysyxSoCFull fpga chiplink tx f_ready", false,-1);
        tracep->declBus(c+14163,"ysyxSoCFull fpga chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+14164,"ysyxSoCFull fpga chiplink tx send", false,-1);
        tracep->declBit(c+14165,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+14166,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+14168,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+14169,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+14170,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+14171,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+14172,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18281,"ysyxSoCFull fpga chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18282,"ysyxSoCFull fpga chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18283,"ysyxSoCFull fpga chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18284,"ysyxSoCFull fpga chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18285,"ysyxSoCFull fpga chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+13961,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13962,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13964,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13965,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14173,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14177,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16584,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+14181,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14183,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16569,"ysyxSoCFull fpga chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16570,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16571,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14173,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14177,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16584,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14177,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19262,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19263,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19264,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19265,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19266,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19267,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+13966,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13967,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13968,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13969,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13970,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14185,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14189,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16585,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+14193,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14195,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16573,"ysyxSoCFull fpga chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16574,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16575,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14185,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14189,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16585,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14189,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19270,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19271,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19273,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19274,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19275,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+3966,"ysyxSoCFull fpga chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+3967,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3968,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+3969,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13971,"ysyxSoCFull fpga chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+13972,"ysyxSoCFull fpga chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+13973,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13974,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13975,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13972,"ysyxSoCFull fpga chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+14197,"ysyxSoCFull fpga chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+13973,"ysyxSoCFull fpga chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13974,"ysyxSoCFull fpga chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+13975,"ysyxSoCFull fpga chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14198,"ysyxSoCFull fpga chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14199,"ysyxSoCFull fpga chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+14200,"ysyxSoCFull fpga chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+19178,"ysyxSoCFull fpga chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+19179,"ysyxSoCFull fpga chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+3970,"ysyxSoCFull fpga chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+3971,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3972,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13976,"ysyxSoCFull fpga chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+13977,"ysyxSoCFull fpga chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+13978,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13979,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13980,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13977,"ysyxSoCFull fpga chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+14201,"ysyxSoCFull fpga chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+13978,"ysyxSoCFull fpga chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13979,"ysyxSoCFull fpga chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+13980,"ysyxSoCFull fpga chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20356,"ysyxSoCFull fpga chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20357,"ysyxSoCFull fpga chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+20358,"ysyxSoCFull fpga chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14202,"ysyxSoCFull fpga chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+3973,"ysyxSoCFull fpga chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+3974,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3975,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20345,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13981,"ysyxSoCFull fpga chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+13982,"ysyxSoCFull fpga chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+13983,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13984,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13982,"ysyxSoCFull fpga chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+14203,"ysyxSoCFull fpga chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+13983,"ysyxSoCFull fpga chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13984,"ysyxSoCFull fpga chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull fpga chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20359,"ysyxSoCFull fpga chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20360,"ysyxSoCFull fpga chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+20361,"ysyxSoCFull fpga chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14204,"ysyxSoCFull fpga chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+3976,"ysyxSoCFull fpga chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+18531,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+3978,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+3979,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13986,"ysyxSoCFull fpga chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+13987,"ysyxSoCFull fpga chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+13988,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13989,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13990,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13987,"ysyxSoCFull fpga chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+14205,"ysyxSoCFull fpga chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+13988,"ysyxSoCFull fpga chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13989,"ysyxSoCFull fpga chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+13990,"ysyxSoCFull fpga chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14206,"ysyxSoCFull fpga chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14207,"ysyxSoCFull fpga chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+14208,"ysyxSoCFull fpga chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14209,"ysyxSoCFull fpga chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+14210,"ysyxSoCFull fpga chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+13991,"ysyxSoCFull fpga chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13992,"ysyxSoCFull fpga chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+13993,"ysyxSoCFull fpga chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+13994,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13995,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13996,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13993,"ysyxSoCFull fpga chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+14211,"ysyxSoCFull fpga chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+13994,"ysyxSoCFull fpga chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13995,"ysyxSoCFull fpga chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+13996,"ysyxSoCFull fpga chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20362,"ysyxSoCFull fpga chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20363,"ysyxSoCFull fpga chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+20364,"ysyxSoCFull fpga chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14212,"ysyxSoCFull fpga chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+13997,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+13998,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+13973,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13974,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+13975,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13999,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+14000,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+14001,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14002,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+14003,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14000,"ysyxSoCFull fpga chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+14213,"ysyxSoCFull fpga chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+14001,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14002,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+14003,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14214,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14215,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+14216,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14217,"ysyxSoCFull fpga chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+14218,"ysyxSoCFull fpga chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+14004,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+14005,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+13978,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13979,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+13980,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14006,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+14007,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+14008,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14009,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+14010,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14007,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+14219,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+14008,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14009,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+14010,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14220,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14221,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+14222,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14223,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+14224,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+14011,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+14012,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+13983,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13984,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+13985,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14013,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+14014,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+14015,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14016,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+14017,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14014,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+14225,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+14015,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14016,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+14017,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14226,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14227,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+14228,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14229,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+14230,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+14018,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+14019,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+13988,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13989,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+13990,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14020,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+14021,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+14022,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14023,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+14024,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14021,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+14231,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+14022,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14023,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+14024,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14232,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14233,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+14234,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14235,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+14236,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+14025,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+14026,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+13994,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13995,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+13996,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14027,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+14028,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+14029,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14030,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+14031,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14028,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+14237,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+14029,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14030,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+14031,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14238,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14239,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+14240,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14241,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+14242,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+14032,"ysyxSoCFull fpga chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+14033,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+20346,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14034,"ysyxSoCFull fpga chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+14035,"ysyxSoCFull fpga chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+14036,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14037,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+14038,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14035,"ysyxSoCFull fpga chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+14243,"ysyxSoCFull fpga chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+14036,"ysyxSoCFull fpga chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14037,"ysyxSoCFull fpga chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+14038,"ysyxSoCFull fpga chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14244,"ysyxSoCFull fpga chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14245,"ysyxSoCFull fpga chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+14246,"ysyxSoCFull fpga chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14247,"ysyxSoCFull fpga chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+14248,"ysyxSoCFull fpga chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+16597,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+13038,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+13039,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+16689,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16690,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16691,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+16687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+16692,"ysyxSoCFull asic chipMaster chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+16693,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16698,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16697,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16699,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16700,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16701,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16702,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16703,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16704,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16705,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16706,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16707,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18215,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18216,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18218,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16688,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16708,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+16598,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+13042,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+13043,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16710,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+16712,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16713,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16714,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+16710,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+16715,"ysyxSoCFull asic chipMaster chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+16716,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16710,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16717,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16718,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16719,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16720,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16718,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16717,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16721,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16720,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16719,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16722,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16717,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16717,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16723,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16724,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16718,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16718,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16725,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16726,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16719,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16719,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16727,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16728,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16720,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16720,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16730,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18340,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16731,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+16599,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+13046,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+13047,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16733,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+16735,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16736,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16737,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+16733,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+16738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+16739,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16733,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16740,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16741,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16742,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16743,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16741,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16740,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16744,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16743,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16742,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16745,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16740,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16740,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16746,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16747,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16741,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16741,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16748,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16742,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16742,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16750,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16751,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16743,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16743,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16752,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18348,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18349,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18351,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18352,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16754,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+16600,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+13050,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+16758,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16759,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16760,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+16756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+16761,"ysyxSoCFull asic chipMaster chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+16762,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16756,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16763,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16764,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16765,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16766,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16764,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16763,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16767,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16766,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16765,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16768,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16763,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16763,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16770,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16764,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16764,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16771,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16772,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16765,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16765,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16773,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16774,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16766,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16766,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16775,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16776,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18357,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18358,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18360,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18361,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16757,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16777,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16778,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+16601,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+13054,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+13055,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16590,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16779,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+16781,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16782,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16783,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+16779,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+16784,"ysyxSoCFull asic chipMaster chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+16785,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+16590,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16779,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16786,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16788,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18315,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16786,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16790,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16789,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16788,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16791,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16786,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16786,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16792,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16793,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16787,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16794,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16795,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16788,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16788,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16796,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16797,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18315,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16798,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16799,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18366,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18368,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18370,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18371,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16800,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16801,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+13357,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+3989,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3990,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3991,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+3992,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+3993,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+3994,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+3995,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+3996,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16903,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+3989,"ysyxSoCFull fpga chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+3990,"ysyxSoCFull fpga chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+3991,"ysyxSoCFull fpga chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+3992,"ysyxSoCFull fpga chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+3993,"ysyxSoCFull fpga chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+3994,"ysyxSoCFull fpga chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+3995,"ysyxSoCFull fpga chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+3996,"ysyxSoCFull fpga chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+16905,"ysyxSoCFull fpga chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16906,"ysyxSoCFull fpga chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16907,"ysyxSoCFull fpga chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+16903,"ysyxSoCFull fpga chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+16908,"ysyxSoCFull fpga chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+16909,"ysyxSoCFull fpga chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16903,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18316,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16910,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18317,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16911,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18318,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16912,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16913,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16911,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16910,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16914,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16913,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16912,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16915,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18316,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16910,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16910,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16916,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16917,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18317,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16911,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16911,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16918,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16919,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18318,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16912,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16912,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16920,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16921,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16913,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16913,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16922,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16923,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19184,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19185,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16904,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16924,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16925,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+13362,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+3997,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3998,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4001,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4002,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4004,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16926,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+3997,"ysyxSoCFull fpga chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+3998,"ysyxSoCFull fpga chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+4001,"ysyxSoCFull fpga chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+4002,"ysyxSoCFull fpga chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+4004,"ysyxSoCFull fpga chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+16928,"ysyxSoCFull fpga chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16929,"ysyxSoCFull fpga chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16930,"ysyxSoCFull fpga chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+16926,"ysyxSoCFull fpga chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+16931,"ysyxSoCFull fpga chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+16932,"ysyxSoCFull fpga chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16926,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18320,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16933,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18321,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16934,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18322,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16935,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16936,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16934,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16933,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16937,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16936,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16935,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16938,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18320,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16933,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16933,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16939,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16940,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18321,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16934,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16934,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16941,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16942,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18322,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16935,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16935,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16943,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16944,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16936,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16936,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16945,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19192,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19193,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19194,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19195,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19196,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19197,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16948,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+13366,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4005,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4006,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4007,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4008,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4009,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4010,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4011,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4012,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16949,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+4005,"ysyxSoCFull fpga chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4006,"ysyxSoCFull fpga chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4007,"ysyxSoCFull fpga chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4008,"ysyxSoCFull fpga chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4009,"ysyxSoCFull fpga chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4010,"ysyxSoCFull fpga chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4011,"ysyxSoCFull fpga chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4012,"ysyxSoCFull fpga chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+16951,"ysyxSoCFull fpga chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16952,"ysyxSoCFull fpga chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16953,"ysyxSoCFull fpga chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+16949,"ysyxSoCFull fpga chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+16954,"ysyxSoCFull fpga chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+16955,"ysyxSoCFull fpga chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16949,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18325,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16958,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18327,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16960,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16959,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16958,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16961,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16962,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16963,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18325,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16964,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16965,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16958,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16958,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16966,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16967,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18327,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16968,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16969,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19201,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19202,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19205,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19206,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16970,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16971,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+16816,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+13370,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4013,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4015,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4016,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4017,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4018,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4019,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4020,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16972,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+4013,"ysyxSoCFull fpga chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4015,"ysyxSoCFull fpga chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4016,"ysyxSoCFull fpga chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4017,"ysyxSoCFull fpga chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4018,"ysyxSoCFull fpga chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4019,"ysyxSoCFull fpga chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4020,"ysyxSoCFull fpga chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+16974,"ysyxSoCFull fpga chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16975,"ysyxSoCFull fpga chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16976,"ysyxSoCFull fpga chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+16972,"ysyxSoCFull fpga chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+16977,"ysyxSoCFull fpga chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+16978,"ysyxSoCFull fpga chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16972,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18328,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16979,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16980,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18330,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16981,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18331,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16982,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16980,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16979,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16983,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16982,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16981,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16984,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18328,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16979,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16979,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16985,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16986,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16980,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16980,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16987,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16988,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18330,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16981,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16981,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16989,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16990,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18331,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16982,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16982,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16991,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16992,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19210,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19213,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19214,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19215,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16993,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16994,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+16817,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+13373,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+13374,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4021,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4022,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4023,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4024,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4025,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4026,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4027,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4028,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16995,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+4021,"ysyxSoCFull fpga chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4022,"ysyxSoCFull fpga chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4023,"ysyxSoCFull fpga chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4024,"ysyxSoCFull fpga chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4025,"ysyxSoCFull fpga chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4026,"ysyxSoCFull fpga chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4027,"ysyxSoCFull fpga chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4028,"ysyxSoCFull fpga chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+16997,"ysyxSoCFull fpga chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16998,"ysyxSoCFull fpga chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16999,"ysyxSoCFull fpga chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+16995,"ysyxSoCFull fpga chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+17000,"ysyxSoCFull fpga chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+17001,"ysyxSoCFull fpga chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+16806,"ysyxSoCFull fpga chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16995,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17002,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18333,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18334,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17004,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17002,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17006,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17005,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17004,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17007,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17002,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17002,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17008,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17009,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18333,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17010,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17011,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18334,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17004,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17004,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17012,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17013,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17014,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17015,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19219,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19220,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19221,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19222,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19223,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19224,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17016,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
    }
}
