Implementation of 16*8 synchronous FIFO in verilog 
