wb_dma_ch_pri_enc/wire_pri27_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.535769 -3.395635 1.617713 1.067648 1.759246 -0.372576 0.854705 -0.155221 -0.803676 0.524351 2.778780 1.018494 -3.453021 2.075723 -0.686751 -2.128248 -2.087586 0.949174 1.112483 2.203770
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.315058 3.077898 2.498992 2.406564 1.524132 -0.362767 -2.857133 -0.474489 0.222220 -0.876007 -2.090755 2.054796 -3.812114 0.538081 -1.336388 -1.564748 -1.494376 1.914539 -0.345486 1.869871
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.838263 -1.898051 -1.790941 1.057256 -2.589628 2.398222 -3.197718 -1.888280 0.425656 -1.433924 1.983280 2.120626 -0.408975 1.483597 3.758417 -1.276041 0.694712 -0.011761 -0.433355 -2.000031
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_rf/assign_1_ch_adr0 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_rf/reg_ch_busy -2.337964 2.383771 -1.003603 2.306191 2.857901 1.496065 -0.462605 -2.690745 2.817306 -1.317088 -0.798676 -1.153436 0.724806 -0.403688 -1.023548 3.005297 4.117378 -0.442296 -2.414728 -0.505225
wb_dma_wb_slv/always_5 -0.454240 -0.638409 2.053453 2.862703 -1.279690 2.293143 1.796931 -0.994151 -1.191021 3.147576 -0.873785 -1.614307 -1.774300 -4.434477 -0.306827 2.366266 -1.013009 -1.123900 1.216994 2.381089
wb_dma_wb_slv/always_4 1.854824 -1.925544 5.868657 -1.469838 -2.895739 1.805358 3.691957 -1.067265 -1.296445 4.618587 -0.471303 0.202144 0.475843 -2.199421 0.110073 1.488308 -1.909961 -1.414285 4.505993 3.874599
wb_dma_wb_slv/always_3 2.904381 -1.192321 0.740244 0.894897 -4.409040 1.759356 -0.418703 2.439453 -1.589610 0.089184 -2.841847 0.852719 2.325957 -0.830943 3.810590 -3.378644 0.982407 -3.114856 0.093642 0.754619
wb_dma_wb_slv/always_1 3.213634 4.359383 3.579751 -0.558065 -4.466105 2.151424 1.527081 -4.086078 -1.766732 1.591897 -1.601738 0.164643 1.393658 -1.162463 1.885861 0.675433 -0.702189 -3.611618 3.967399 5.214422
wb_dma_ch_sel/always_44/case_1/cond -0.314617 -1.767471 0.460944 2.002479 -1.056048 1.393513 -0.585968 0.426072 2.676078 4.693025 0.741482 1.423507 1.889903 0.175563 3.123610 1.103667 -0.193095 -2.582881 3.053022 -1.249398
wb_dma_rf/wire_ch0_csr 0.644515 3.759584 0.787041 -3.329167 3.395085 3.566508 -0.970971 -0.508541 -2.441438 -2.776942 -5.563371 -1.429042 0.603693 -3.674907 -3.529801 -0.963256 1.096116 -1.137682 -0.767821 3.461291
wb_dma_de/wire_done 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_pri_enc/wire_pri11_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.153056 1.727598 -2.183263 0.148218 1.745422 1.249416 -1.132770 -1.066601 -1.775799 -5.546380 0.991914 -0.190974 -1.893915 -1.792324 -1.767834 0.742312 1.348496 3.640145 -2.136815 -0.043178
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.527987 -2.781076 -2.332954 2.169164 1.142930 2.669738 -1.349202 -0.083089 0.638699 -2.848917 3.135875 1.071187 -0.130452 0.003278 0.419194 -0.050488 1.212854 1.774521 -1.178237 -1.965722
wb_dma_de/always_13/stmt_1 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma_de/always_4/if_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_arb/input_req 0.360318 -5.301865 -1.041095 -1.238433 -2.515133 2.486963 -2.259104 0.191697 -0.864630 -0.784449 -0.568728 3.521099 1.559832 -3.326862 1.174871 -2.646013 1.242379 0.431589 -0.684245 -2.269903
wb_dma_wb_mast/input_mast_din 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma_ch_pri_enc/wire_pri20_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_rf/always_26/if_1/if_1 0.977740 -0.059631 -0.212847 2.648258 -1.153835 0.030652 -0.472732 0.335393 -1.728526 -0.095939 -3.062253 1.604999 -2.575611 0.475576 0.475962 -4.790662 -1.014778 -2.252534 -3.429214 3.265193
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.005314 0.208741 -0.355499 -0.434062 1.746623 0.329259 1.389141 -2.422433 1.955700 1.161377 3.043710 -1.445256 -1.313755 1.918370 -0.314141 3.132969 -1.201233 -0.418370 1.964974 0.710092
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma_ch_sel/wire_ch_sel -0.159525 0.778163 0.448572 0.773367 0.516994 3.020465 -3.498051 0.579162 -0.280495 0.204965 -4.196181 5.107985 2.749118 -2.104448 1.188105 -1.640341 2.948936 0.126977 -2.462466 -0.288971
wb_dma_rf/inst_u19 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u18 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u17 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u16 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u15 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u14 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u13 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u12 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u11 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u10 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -2.885323 2.359586 1.739220 -0.923285 -2.282614 4.505427 1.318390 1.684391 -0.426627 -3.855585 -0.759424 0.620998 0.460471 0.478060 0.971107 5.267728 -1.471504 2.440362 -3.309688 1.131354
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.510688 -5.680030 4.435165 -1.978177 -0.733671 2.287316 0.611943 1.836212 4.323360 1.203015 -0.742127 -0.241778 -1.868688 1.234804 -1.698992 -0.522865 -3.220307 -0.680520 2.184528 -1.382153
wb_dma/input_wb1_ack_i -1.032531 0.305375 -1.140178 -0.465493 -3.050066 0.118360 -0.085347 -2.382184 -0.361054 -1.503826 -1.032803 -0.508824 -2.605301 -2.044442 0.218915 -0.360669 -0.805053 -1.178866 -0.011315 -0.370532
wb_dma/wire_slv0_we 1.583761 -0.339560 0.403805 1.090838 -3.550713 1.977439 -0.330091 3.110733 -2.878990 -0.139995 -3.508691 1.922964 1.964487 -2.418576 3.277475 -2.032210 1.523579 -1.283588 -1.744143 1.305444
wb_dma_ch_rf/reg_ch_sz_inf -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_ch_rf 0.110633 2.756992 2.337338 0.203576 -0.177025 1.127039 -1.064633 2.460643 -1.484397 1.126413 -3.397128 2.180869 1.152830 -1.382749 0.461999 0.005171 0.431532 1.004007 -0.829338 1.080412
wb_dma_ch_sel/wire_gnt_p1_d -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.102873 -1.727016 0.928071 0.695513 3.844654 0.610402 0.219190 0.624340 -1.305623 -1.425864 2.344822 3.236537 -2.266132 0.299060 -1.545851 -0.120546 0.887274 4.131426 -1.322975 1.228005
wb_dma_ch_sel/input_ch1_txsz 2.418913 -0.690375 -0.264150 -1.022938 -0.317875 -0.236860 0.188152 -3.129536 -0.256926 -2.008651 1.739334 -1.325855 -2.783323 2.365174 -0.177570 -1.820201 -2.763062 -1.326017 2.281985 2.531468
wb_dma/wire_ch3_txsz 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_sel/assign_7_pri2 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_pri_enc/inst_u30 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/assign_3_dma_nd -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_rf/assign_6_pointer 0.136250 -1.725738 1.230044 -2.324794 0.997541 3.424578 1.988374 -1.804651 2.665325 -0.557335 4.192410 5.087512 1.674855 3.401242 -0.069395 1.665364 0.281875 1.225729 0.801633 0.408450
wb_dma_ch_rf/wire_ch_adr0_dewe -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_pri_enc/always_2/if_1/cond 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_sel/input_ch0_txsz 0.782414 -1.734810 1.014361 0.246299 4.134388 0.473386 0.819261 0.644112 -1.319422 -1.186905 1.019501 1.664576 -3.380625 -0.004070 -2.695377 -0.558186 -0.980787 2.714086 -0.897915 2.766980
wb_dma_ch_sel/always_2 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/always_3 1.654025 -4.638261 -1.851511 0.452189 1.261917 3.222828 -1.195293 1.851485 -1.805671 -2.631493 2.057558 2.213772 -0.645927 -1.873919 0.014860 -1.406476 -0.494711 2.318398 -0.431757 -0.335145
wb_dma_rf/input_de_txsz_we 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/assign_145_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_de/always_3/if_1/if_1/cond 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_rf/always_1/case_1 -0.989237 5.271185 -1.608500 1.883275 0.333635 -0.980041 1.647935 0.012001 1.729027 -0.491027 3.014667 1.344164 -1.637173 -0.185976 1.285838 3.802114 0.218371 0.492692 2.016203 0.463349
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.033925 1.316126 2.814930 3.522118 -0.645532 0.030949 1.914850 -3.018524 3.220169 0.860558 -0.420182 -1.360656 -2.511065 0.628504 -1.241320 1.439502 -0.178964 -2.081898 0.628450 2.307325
wb_dma_ch_sel/assign_99_valid/expr_1 -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_wb_slv/reg_slv_adr 3.213634 4.359383 3.579751 -0.558065 -4.466105 2.151424 1.527081 -4.086078 -1.766732 1.591897 -1.601738 0.164643 1.393658 -1.162463 1.885861 0.675433 -0.702189 -3.611618 3.967399 5.214422
wb_dma_ch_sel/assign_8_pri2 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_wb_mast/wire_wb_cyc_o -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/wire_paused -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.337964 2.383771 -1.003603 2.306191 2.857901 1.496065 -0.462605 -2.690745 2.817306 -1.317088 -0.798676 -1.153436 0.724806 -0.403688 -1.023548 3.005297 4.117378 -0.442296 -2.414728 -0.505225
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma/wire_ch1_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.732973 -0.149573 2.170483 -0.007611 -0.287007 0.318043 -3.429152 2.527437 -0.520708 -1.656773 -2.353263 3.326808 0.934001 -3.631849 -1.712510 -2.052528 -0.101709 3.317892 0.761611 -2.137361
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.214261 -4.340189 -1.489394 1.848481 -0.691507 3.295093 -2.385171 0.511912 0.531731 -0.360764 2.737134 2.522649 0.499958 1.006930 3.113232 -1.050142 0.243123 0.346623 0.049516 -2.016843
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.759362 -4.693550 -0.437638 1.246940 -2.155176 3.536287 -0.480070 1.407362 -2.645296 1.384099 0.768958 1.748389 0.780706 -4.047669 1.690199 -0.452986 0.595832 0.957838 -0.552229 -1.221462
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_pri_enc/wire_pri14_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_rf/wire_ch6_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.453077 0.579693 0.085994 0.461493 -0.578269 3.512882 0.977719 -2.134940 -1.594201 -0.191103 -0.289155 -1.236385 -2.338339 -4.424708 -0.191724 3.322544 -0.999439 -0.270080 1.508349 3.038133
wb_dma_wb_if/input_wb_we_i -1.293189 0.551617 1.942613 -0.266406 -3.792904 1.933982 1.430574 -0.035969 -0.832416 -1.151222 -3.565431 -5.221227 -2.265521 -1.696136 -0.922468 1.352862 -5.671223 -2.642617 0.489110 3.083876
wb_dma_ch_sel/assign_141_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.341762 -0.597926 -3.182920 0.149552 0.874297 3.865941 -2.236448 1.168027 -0.711569 0.191524 -2.369942 -1.715982 1.280508 -5.443007 0.249851 1.005118 -1.225417 -1.990185 2.409186 0.043757
wb_dma_ch_sel_checker 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_ch_rf/reg_ch_dis 0.371567 -1.130269 1.617552 1.569096 0.565863 1.273441 -1.532255 1.195056 -1.106178 -0.037892 -3.902779 3.058117 -2.383413 -0.849478 -1.052614 -3.986336 -1.406823 -0.305231 -2.499198 2.680997
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_wb_slv/always_3/stmt_1 2.904381 -1.192321 0.740244 0.894897 -4.409040 1.759356 -0.418703 2.439453 -1.589610 0.089184 -2.841847 0.852719 2.325957 -0.830943 3.810590 -3.378644 0.982407 -3.114856 0.093642 0.754619
wb_dma_ch_rf/always_2/if_1/if_1 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_pri_enc_sub/assign_1_pri_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/input_ch0_adr0 1.157593 0.497434 0.730896 2.786636 1.105922 1.620079 1.177913 1.040414 1.712327 3.449395 0.231897 -0.114795 0.994035 0.141016 0.332448 0.220694 -1.567655 -2.657417 3.127135 1.305332
wb_dma_ch_sel/input_ch0_adr1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_wb_slv/assign_4 0.255596 -1.103547 -0.155719 1.926438 -1.584212 -0.193983 2.102987 -2.206545 1.543527 0.082875 2.942261 -3.895279 -0.213369 -3.110043 -0.167163 2.591383 1.759849 -1.761973 3.744421 -3.554340
wb_dma_wb_mast/input_wb_data_i 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.214261 -4.340189 -1.489394 1.848481 -0.691507 3.295093 -2.385171 0.511912 0.531731 -0.360764 2.737134 2.522649 0.499958 1.006930 3.113232 -1.050142 0.243123 0.346623 0.049516 -2.016843
wb_dma_de/wire_adr1_cnt_next1 2.769004 1.168504 -2.711553 3.412719 0.909938 1.782387 -0.352323 2.050357 -1.986950 -3.119917 2.869570 -3.753525 0.913060 -0.450239 -0.085579 0.328541 -0.595086 1.466834 0.476603 -1.025070
wb_dma_ch_sel/inst_u2 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/inst_u1 2.249809 -4.381151 -2.255602 1.704571 -0.037335 3.350291 -1.250876 3.692146 -1.588233 -0.661801 0.383916 2.385105 3.828132 -2.248909 1.040755 -2.726154 0.293006 -0.023908 -0.570508 -1.389667
wb_dma_ch_sel/inst_u0 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/wire_adr0 -0.314617 -1.767471 0.460944 2.002479 -1.056048 1.393513 -0.585968 0.426072 2.676078 4.693025 0.741482 1.423507 1.889903 0.175563 3.123610 1.103667 -0.193095 -2.582881 3.053022 -1.249398
wb_dma/wire_adr1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_sel/wire_req_p0 0.409743 -6.381935 -1.688124 -0.215088 0.026967 2.309040 -1.111580 1.684964 -0.420931 -0.085787 0.382750 3.246077 2.729468 -3.554873 0.042154 -2.096460 1.646463 0.486730 -0.663735 -2.368527
wb_dma_ch_sel/wire_req_p1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma/wire_ndnr 1.654025 -4.638261 -1.851511 0.452189 1.261917 3.222828 -1.195293 1.851485 -1.805671 -2.631493 2.057558 2.213772 -0.645927 -1.873919 0.014860 -1.406476 -0.494711 2.318398 -0.431757 -0.335145
wb_dma_de/reg_mast0_drdy_r 2.043093 -5.482985 -0.365933 -0.091744 1.133180 0.857600 -0.379558 0.745461 -0.968088 1.799498 0.483218 0.195948 -1.664500 -0.760958 0.127772 -2.649225 -3.684657 -1.819533 2.780560 2.057331
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_sel/assign_137_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_rf/wire_pointer2 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_rf/wire_pointer3 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_rf/wire_pointer0 -0.221711 -1.639624 0.765458 -1.915923 0.590554 2.351258 0.804245 -2.810690 0.974021 0.471350 4.536741 5.650283 0.286186 1.505984 0.873703 2.360140 0.714845 2.665087 0.943702 0.013514
wb_dma_rf/wire_pointer1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_rf/wire_sw_pointer0 0.550344 1.039361 -1.892684 3.170554 -0.363851 0.028343 0.253227 -1.275506 1.626328 -0.256493 1.980608 -2.079350 -0.457066 2.662772 1.741809 0.243212 -0.020978 -2.486998 0.149919 0.234608
wb_dma_de/always_21/stmt_1 2.043093 -5.482985 -0.365933 -0.091744 1.133180 0.857600 -0.379558 0.745461 -0.968088 1.799498 0.483218 0.195948 -1.664500 -0.760958 0.127772 -2.649225 -3.684657 -1.819533 2.780560 2.057331
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.853108 -4.513468 0.761877 0.624022 1.347794 1.264701 -0.494349 2.153022 -2.649452 -1.339546 3.582106 3.447802 -2.785056 -0.249154 0.425086 -2.446461 -1.226795 3.394589 1.574406 0.921021
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.153866 0.027144 2.015687 -0.261222 1.105375 2.825997 2.200392 -2.289515 -1.108635 0.077495 -0.334284 0.360158 -2.365450 -0.814720 -1.023718 2.098352 -1.429933 -0.345146 0.370278 4.980946
wb_dma_ch_arb/input_advance -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_de/always_7/stmt_1 -0.579376 -1.021063 -1.671252 -0.012281 4.342019 1.330206 -0.185858 0.782508 -1.218069 -2.689431 0.310342 -0.261278 -2.224656 -2.585875 -3.171679 0.782643 -0.342658 2.650859 -1.235652 1.156212
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_de/always_3/if_1/cond 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.341762 -0.597926 -3.182920 0.149552 0.874297 3.865941 -2.236448 1.168027 -0.711569 0.191524 -2.369942 -1.715982 1.280508 -5.443007 0.249851 1.005118 -1.225417 -1.990185 2.409186 0.043757
wb_dma_ch_sel/assign_101_valid -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_ch_sel/assign_98_valid -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_rf/wire_ch7_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_sel/reg_csr -0.706751 0.842140 -1.597588 -5.907437 2.247800 4.991057 -0.802876 1.058389 -1.529940 -2.014723 -3.503241 0.555493 1.442775 -1.185934 -1.126277 0.762594 -2.883637 -1.202988 0.313759 3.019093
wb_dma_de/reg_next_state -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -0.544245 -0.676279 1.052606 -4.171205 -0.291311 7.572539 2.289612 3.591592 1.956746 -4.322891 0.611711 3.436360 2.894381 1.273871 1.038732 3.968332 -1.779611 0.041948 1.274639 1.673052
wb_dma_de/always_11/stmt_1/expr_1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_rf/input_ptr_set 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/assign_12_pri3 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_de/assign_65_done/expr_1/expr_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.341762 -0.597926 -3.182920 0.149552 0.874297 3.865941 -2.236448 1.168027 -0.711569 0.191524 -2.369942 -1.715982 1.280508 -5.443007 0.249851 1.005118 -1.225417 -1.990185 2.409186 0.043757
assert_wb_dma_ch_sel/input_valid -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma/input_wb0_stb_i -0.454240 -0.638409 2.053453 2.862703 -1.279690 2.293143 1.796931 -0.994151 -1.191021 3.147576 -0.873785 -1.614307 -1.774300 -4.434477 -0.306827 2.366266 -1.013009 -1.123900 1.216994 2.381089
wb_dma/wire_ch1_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_rf/assign_5_pause_req -2.514765 0.958756 1.884654 0.080467 -0.522534 1.513351 -1.150521 -3.708065 4.137429 -0.771995 -3.441572 3.352489 -0.062878 -0.646213 -1.781275 -0.610235 1.628991 -1.780844 -1.200096 0.458745
wb_dma_de/always_12/stmt_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_wb_if/wire_wb_ack_o -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_arb/assign_1_gnt 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_rf/input_dma_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma/wire_wb0_addr_o 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/assign_73_dma_busy/expr_1 -1.900471 0.352829 0.260435 2.005467 3.660507 1.348088 -1.302621 -3.952394 4.343659 -0.598845 -0.794649 2.330907 0.383720 0.554917 -0.600467 1.469850 5.589584 -0.877823 -2.167874 -0.235806
wb_dma/input_dma_nd_i -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -2.101511 0.162257 1.634590 3.321361 4.256455 0.936030 0.228549 0.147075 2.493863 3.693363 -1.865366 -0.491619 -1.334416 0.799439 -1.315339 1.612702 -0.782309 -1.693039 -0.687131 2.074383
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -2.101511 0.162257 1.634590 3.321361 4.256455 0.936030 0.228549 0.147075 2.493863 3.693363 -1.865366 -0.491619 -1.334416 0.799439 -1.315339 1.612702 -0.782309 -1.693039 -0.687131 2.074383
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_3_pri0 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_de/always_23/block_1/stmt_8 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_arb/always_2/block_1/stmt_1 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_de/always_23/block_1/stmt_1 -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_de/always_23/block_1/stmt_2 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_de/always_23/block_1/stmt_4 0.147344 -2.992659 1.417081 0.324042 3.945776 1.212888 0.440164 1.069178 1.190106 0.670257 -0.938810 3.276262 -0.740834 0.324561 -2.362418 -1.732854 -0.754871 -0.208148 -0.434642 2.284114
wb_dma_de/always_23/block_1/stmt_5 -1.166603 -3.058057 -1.293159 -5.117041 -0.399065 5.214880 1.909279 1.003189 -1.107096 -2.574353 0.038446 1.378298 0.264738 -2.241922 0.404016 3.042088 -2.477762 -0.331388 1.208249 2.781740
wb_dma_de/always_23/block_1/stmt_6 -0.453077 0.579693 0.085994 0.461493 -0.578269 3.512882 0.977719 -2.134940 -1.594201 -0.191103 -0.289155 -1.236385 -2.338339 -4.424708 -0.191724 3.322544 -0.999439 -0.270080 1.508349 3.038133
wb_dma_rf/inst_u25 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_wb_mast/input_mast_go -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.172893 1.694878 -0.000550 0.927067 2.033938 1.344106 0.942291 -1.493088 -0.465805 -0.111933 -0.099751 -1.368230 -1.898109 -1.758595 -1.373655 2.959486 0.090305 0.584708 -0.407019 2.106541
wb_dma_ch_sel/assign_125_de_start/expr_1 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.719599 1.784202 1.793844 3.254830 0.100609 0.021279 -0.676074 -3.050650 4.521029 0.318299 -0.096434 -0.946781 -0.166213 -0.098756 -1.387784 1.841671 1.810012 -0.757540 0.725916 -1.677025
wb_dma_ch_sel/assign_151_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.534542 -3.662291 -0.261981 -0.193036 -1.084097 2.687082 -2.108142 -0.076612 -1.653911 -0.911533 -0.971837 2.089121 -2.459869 -1.830320 0.776290 -3.031858 -2.526233 -0.423703 0.740976 1.642928
wb_dma_wb_mast/reg_mast_dout 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/assign_100_valid -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_ch_sel/assign_131_req_p0 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_rf/input_dma_done_all 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma_pri_enc_sub/wire_pri_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/input_wb_rf_din 2.177771 -2.320919 4.374453 -1.542408 0.598727 2.339563 3.008787 1.241462 -3.778829 2.774513 0.984355 0.138466 -0.519543 0.527604 3.555854 3.832770 0.170071 1.249434 1.532296 4.385881
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/assign_139_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/always_38/case_1 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.376773 -1.514475 3.089498 1.365716 -2.294649 -0.556328 -4.111690 1.521337 1.972001 1.095794 -0.783389 2.488092 1.026251 -0.678090 0.154121 -3.322557 -0.824456 1.155341 2.761595 -4.280332
wb_dma/constraint_wb0_cyc_o -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma/input_wb0_addr_i 2.573443 4.811781 2.275705 -1.066297 -5.309067 0.648898 2.373772 -5.226522 -2.022695 1.372581 -1.938562 0.471418 0.261528 -2.117282 1.707461 0.135141 -0.404245 -4.488998 3.450269 3.927901
wb_dma_de/input_mast1_drdy -0.275326 1.732869 -0.631474 -0.228044 -2.737920 1.195167 -1.546510 -1.677427 -0.531534 -1.436927 -0.895959 -0.691205 -1.714674 -0.744922 1.366913 0.186193 -1.050172 -0.504895 0.394196 0.252285
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_wb_if/input_wb_ack_i 0.477593 -6.411025 1.464796 -4.397942 -0.898524 -0.546528 1.106797 0.729061 1.005013 -1.846551 -1.426805 2.022874 -2.803677 -0.585361 -1.874670 -3.992754 -2.932347 -1.401479 2.092547 0.238473
wb_dma_ch_sel/wire_pri_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_3_ch_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_rf/input_ch_sel 1.440947 -2.093611 0.614565 -0.594546 6.107780 1.840765 -0.535354 -2.841807 3.997656 0.490054 -2.285770 0.892787 2.952024 0.298626 -2.876086 -2.208385 3.655468 -3.729705 0.600215 1.814970
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -3.944603 0.726927 0.475050 1.245543 1.467835 0.607077 -2.946766 1.478733 4.793752 2.253556 -2.425329 0.337853 -1.072430 0.836371 1.722572 2.604819 -0.865349 -1.847310 0.885436 -1.463409
wb_dma_de/always_23/block_1/case_1 -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma/wire_pause_req -2.514765 0.958756 1.884654 0.080467 -0.522534 1.513351 -1.150521 -3.708065 4.137429 -0.771995 -3.441572 3.352489 -0.062878 -0.646213 -1.781275 -0.610235 1.628991 -1.780844 -1.200096 0.458745
wb_dma_wb_if/input_mast_go -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/input_de_csr 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/input_mast0_din 2.506995 -4.651554 0.040481 -2.867702 1.002261 2.814821 0.826055 1.029473 0.551546 -0.080349 -0.137836 0.077402 1.132837 0.058062 -0.639831 -2.186937 -3.658945 -3.265129 3.830646 2.732693
wb_dma_pri_enc_sub/always_3 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_pri_enc_sub/always_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/reg_adr0 -0.314617 -1.767471 0.460944 2.002479 -1.056048 1.393513 -0.585968 0.426072 2.676078 4.693025 0.741482 1.423507 1.889903 0.175563 3.123610 1.103667 -0.193095 -2.582881 3.053022 -1.249398
wb_dma_ch_sel/reg_adr1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/assign_1_pri0 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_pri_enc/wire_pri26_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 1.806340 -0.447669 3.013394 0.544711 0.692038 4.359688 1.301146 -0.862398 -1.071441 -0.222464 -1.195273 -1.527304 4.174890 0.114376 -1.643628 1.597286 -2.704615 -0.438579 0.655749 3.349002
wb_dma/wire_ptr_set 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.062278 0.025685 -1.190132 2.256873 -0.102275 4.585774 -1.179165 -0.184916 -1.170859 -1.116925 -0.582506 -1.149029 -1.974566 -5.160985 0.099119 2.932774 -0.549588 0.779785 0.260971 0.737765
wb_dma_de/reg_ptr_set 2.594050 -0.337905 2.658463 5.047903 4.748577 -0.445947 -1.532184 1.575456 0.262880 2.572658 0.106932 0.889988 -2.446103 3.711522 -0.272463 -2.384326 -2.378557 0.189337 0.441596 2.930892
wb_dma/wire_dma_nd -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_rf/assign_3_csr -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma_rf/assign_4_dma_abort 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_123_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.320654 0.298048 -3.761797 -0.589113 0.660404 3.872591 -2.096807 1.217215 -1.949459 -2.067487 -0.653536 -2.195723 0.542328 -4.838669 0.400248 2.215972 -0.717963 0.456130 1.259701 -0.501220
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_rf/wire_ch4_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_rf/always_1/stmt_1/expr_1 -2.101511 0.162257 1.634590 3.321361 4.256455 0.936030 0.228549 0.147075 2.493863 3.693363 -1.865366 -0.491619 -1.334416 0.799439 -1.315339 1.612702 -0.782309 -1.693039 -0.687131 2.074383
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_pri_enc/wire_pri0_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_10_ch_enable 1.376773 -1.514475 3.089498 1.365716 -2.294649 -0.556328 -4.111690 1.521337 1.972001 1.095794 -0.783389 2.488092 1.026251 -0.678090 0.154121 -3.322557 -0.824456 1.155341 2.761595 -4.280332
wb_dma_wb_slv/reg_slv_we 2.904381 -1.192321 0.740244 0.894897 -4.409040 1.759356 -0.418703 2.439453 -1.589610 0.089184 -2.841847 0.852719 2.325957 -0.830943 3.810590 -3.378644 0.982407 -3.114856 0.093642 0.754619
wb_dma_de/input_txsz 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_wb_if/wire_mast_dout 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_ch_rf/wire_ch_enable 1.376773 -1.514475 3.089498 1.365716 -2.294649 -0.556328 -4.111690 1.521337 1.972001 1.095794 -0.783389 2.488092 1.026251 -0.678090 0.154121 -3.322557 -0.824456 1.155341 2.761595 -4.280332
wb_dma_rf/wire_csr_we -2.026185 -0.405677 0.344171 -0.866651 -0.806174 3.048875 0.791112 -2.026893 1.889061 0.057461 -3.211494 3.633939 0.028042 0.216767 0.519980 -0.319699 0.427255 -3.175910 -2.087463 3.061231
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel_checker/input_dma_busy 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_9_ch_txsz 2.661884 -0.499278 1.235948 -0.911167 -1.055780 1.364849 0.260095 -1.710421 -3.355191 -2.963231 1.914423 3.176723 -3.233071 1.459827 2.489303 -0.453609 1.556214 2.699018 -1.191780 3.252647
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_de/assign_65_done 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.808930 -2.923080 1.836904 3.135228 -2.202147 0.587477 -0.108553 0.880275 -0.548435 -0.170111 -1.317194 0.780937 -1.535062 -0.136253 -0.909095 -5.604418 -2.893806 -1.896122 0.075587 1.623698
wb_dma_de/always_2/if_1/if_1 0.822759 0.900506 -1.130270 3.738718 0.615590 2.019043 -3.029911 3.039973 1.783544 -0.278894 0.152636 -3.897606 1.255808 2.596942 1.968780 0.451244 -2.541873 -1.508544 1.540452 -1.803669
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_112_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_de/always_23/block_1/case_1/block_8 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_de/always_23/block_1/case_1/block_9 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_rf/assign_28_this_ptr_set -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_rf/always_22 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_de/always_23/block_1/case_1/block_1 0.504147 1.332228 1.736238 -0.416802 0.269031 1.072056 -1.964092 3.424385 -2.093067 -3.312722 -3.779214 4.775825 -0.942251 -3.700726 -2.091616 -2.092524 -1.915709 3.452579 -0.705626 1.978989
wb_dma_de/always_23/block_1/case_1/block_2 -1.719599 1.784202 1.793844 3.254830 0.100609 0.021279 -0.676074 -3.050650 4.521029 0.318299 -0.096434 -0.946781 -0.166213 -0.098756 -1.387784 1.841671 1.810012 -0.757540 0.725916 -1.677025
wb_dma_de/always_23/block_1/case_1/block_3 1.454999 3.387197 -1.411171 -0.871383 -0.721215 3.949247 -1.650190 2.650695 -3.310460 -6.055528 -0.483580 0.882388 1.573657 -2.102436 1.059362 1.890364 -0.512161 3.487999 -0.592490 0.850805
wb_dma_de/always_23/block_1/case_1/block_4 1.664203 4.108366 -1.474816 -1.338826 0.322126 3.337386 -3.170185 2.220285 -1.918126 -5.998575 -0.907394 1.168705 0.855986 -0.831181 1.841649 1.685202 -1.054889 2.630157 1.170425 1.231845
wb_dma_ch_rf/always_27 0.371567 -1.130269 1.617552 1.569096 0.565863 1.273441 -1.532255 1.195056 -1.106178 -0.037892 -3.902779 3.058117 -2.383413 -0.849478 -1.052614 -3.986336 -1.406823 -0.305231 -2.499198 2.680997
wb_dma_de/always_23/block_1/case_1/block_7 1.764540 -5.265766 3.965853 -0.205096 1.401838 0.233157 0.248478 1.999575 1.845438 1.892193 0.742369 0.552387 -2.510954 2.377628 -1.239414 -2.795089 -3.089439 -0.104771 2.569575 0.519105
wb_dma/assign_4_dma_rest 0.795228 -1.348115 0.015194 0.618740 2.057669 1.425320 -0.356532 -0.513120 4.340512 -1.041303 1.557436 -1.188765 0.796675 3.419974 -1.238853 -1.006046 -0.678718 -1.921151 1.601327 -1.022024
wb_dma_ch_rf/always_23/if_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/reg_ndr_r -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_de/assign_66_dma_done/expr_1 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma_ch_sel/reg_req_r 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_rf/reg_pointer_r -1.005314 0.208741 -0.355499 -0.434062 1.746623 0.329259 1.389141 -2.422433 1.955700 1.161377 3.043710 -1.445256 -1.313755 1.918370 -0.314141 3.132969 -1.201233 -0.418370 1.964974 0.710092
wb_dma_ch_sel/assign_105_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_pri_enc/wire_pri5_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_39/case_1 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/always_6 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_sel/always_7 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/always_4 0.498700 0.790044 1.737414 3.137457 0.533213 1.368732 -1.910153 1.321489 -1.844177 -0.076059 -2.964435 1.908971 -3.126635 -1.239195 -0.275634 -2.124036 -1.123055 1.075319 -2.206338 2.445400
wb_dma_ch_sel/always_5 0.315058 3.077898 2.498992 2.406564 1.524132 -0.362767 -2.857133 -0.474489 0.222220 -0.876007 -2.090755 2.054796 -3.812114 0.538081 -1.336388 -1.564748 -1.494376 1.914539 -0.345486 1.869871
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.159525 0.778163 0.448572 0.773367 0.516994 3.020465 -3.498051 0.579162 -0.280495 0.204965 -4.196181 5.107985 2.749118 -2.104448 1.188105 -1.640341 2.948936 0.126977 -2.462466 -0.288971
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_sel/always_1 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_sel/always_8 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_sel/always_9 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/assign_67_dma_done_all 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_ch_rf/wire_ch_txsz 2.661884 -0.499278 1.235948 -0.911167 -1.055780 1.364849 0.260095 -1.710421 -3.355191 -2.963231 1.914423 3.176723 -3.233071 1.459827 2.489303 -0.453609 1.556214 2.699018 -1.191780 3.252647
wb_dma_ch_sel/assign_99_valid -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.613297 -0.884719 0.498482 -0.688107 -1.804069 2.560107 -2.417858 3.764670 -3.071714 -0.215918 -3.233664 1.947330 2.676104 -5.109791 1.686390 -1.510357 0.884329 0.519003 0.831240 -1.083325
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.676314 -0.472500 2.412850 1.303181 -1.591486 1.826425 0.714560 -3.502592 -1.993175 2.199957 -2.110238 -2.724542 -2.093279 0.013304 -0.607528 -0.017946 -2.166735 -1.150255 -2.549217 2.679831
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.214261 -4.340189 -1.489394 1.848481 -0.691507 3.295093 -2.385171 0.511912 0.531731 -0.360764 2.737134 2.522649 0.499958 1.006930 3.113232 -1.050142 0.243123 0.346623 0.049516 -2.016843
wb_dma/wire_ch2_txsz 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.664203 4.108366 -1.474816 -1.338826 0.322126 3.337386 -3.170185 2.220285 -1.918126 -5.998575 -0.907394 1.168705 0.855986 -0.831181 1.841649 1.685202 -1.054889 2.630157 1.170425 1.231845
wb_dma_de/always_23/block_1 -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_ch_rf/always_22/if_1 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_de/wire_mast1_dout 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma_de/always_8/stmt_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_rf/wire_ch_done_we 0.001349 -1.792550 0.040495 -0.107905 0.604654 3.225460 -2.295434 -0.330904 -1.039219 -1.769574 -2.285047 3.030236 -2.456085 -2.324569 -0.536589 -1.785856 -1.267056 0.624190 -1.008162 2.035947
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_wb_slv/wire_wb_ack_o -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.214261 -4.340189 -1.489394 1.848481 -0.691507 3.295093 -2.385171 0.511912 0.531731 -0.360764 2.737134 2.522649 0.499958 1.006930 3.113232 -1.050142 0.243123 0.346623 0.049516 -2.016843
wb_dma_de/reg_ld_desc_sel -4.029045 1.231883 0.340927 1.179211 3.776621 3.431642 -1.304159 3.645442 3.224403 -1.701467 -2.170552 3.466869 1.105806 -2.680290 -0.644146 4.692922 1.692948 2.454768 -1.472339 -0.924852
wb_dma_wb_mast/assign_2_mast_pt_out -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_de/assign_83_wr_ack 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma/wire_dma_done_all 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
assert_wb_dma_rf/input_ch0_am1 0.550344 1.039361 -1.892684 3.170554 -0.363851 0.028343 0.253227 -1.275506 1.626328 -0.256493 1.980608 -2.079350 -0.457066 2.662772 1.741809 0.243212 -0.020978 -2.486998 0.149919 0.234608
wb_dma_ch_arb/reg_state 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_sel/input_ch0_csr 0.415820 4.182303 -0.753640 -1.803671 2.687563 2.022841 -2.433331 0.313988 -3.489385 -1.102655 -4.058485 2.598013 0.025581 -2.137712 -3.243390 -2.076754 -4.045727 0.670359 -0.809815 4.255430
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.454999 3.387197 -1.411171 -0.871383 -0.721215 3.949247 -1.650190 2.650695 -3.310460 -6.055528 -0.483580 0.882388 1.573657 -2.102436 1.059362 1.890364 -0.512161 3.487999 -0.592490 0.850805
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_wb_mast 1.159222 -5.842023 1.191559 -2.101926 -2.632972 -0.040387 2.084617 0.980231 -1.328361 -1.028186 -1.461943 0.120026 -1.388834 -2.795557 -2.364158 -3.964176 -3.265522 -1.479383 1.329987 0.555410
wb_dma_ch_sel/assign_124_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_de/always_18/stmt_1 -0.070396 -4.234043 2.176062 2.123432 0.245954 -0.357262 2.062049 2.336468 -0.003958 2.158369 2.844589 -3.300383 -2.164343 -1.036208 -1.417947 1.401700 -1.547145 1.910836 1.266409 -1.656111
wb_dma_ch_rf/wire_ch_csr_dewe 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma_ch_pri_enc/input_pri2 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_pri_enc/input_pri3 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_pri_enc/input_pri0 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_pri_enc/input_pri1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_if/input_slv_pt_in -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma/wire_de_adr1_we 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_sel/assign_6_pri1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.746579 -0.804264 -2.080877 -0.565559 0.268109 3.934021 -0.697979 0.638374 -3.942844 -1.774148 -0.606940 -1.246261 -1.109570 -5.723170 -1.013319 1.934528 -0.115232 2.487875 -1.453046 0.444566
wb_dma_rf/wire_csr -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.516445 -2.476834 1.925825 0.771960 -0.739706 -0.726186 -0.944086 -1.358516 -1.040066 1.964957 0.100381 0.329761 -3.986715 1.563297 0.922373 -3.510562 -3.410487 -1.404279 2.109179 2.567557
wb_dma_ch_sel/always_37/if_1 0.801384 0.957343 0.319604 -0.335843 1.802614 2.991872 -4.698490 0.160624 1.438184 -0.471041 -3.430430 5.644650 3.274561 0.446385 1.822688 -2.084365 2.788611 -0.294357 -0.591062 -0.660983
wb_dma_de/always_6/if_1/cond 1.798672 -2.047192 1.914104 -0.076526 2.903854 0.818868 2.448269 -1.209280 -2.046058 -0.127527 1.281512 0.913755 -3.557880 -0.098051 -2.267511 -0.372015 -1.553774 1.069068 0.259115 4.766903
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.454999 3.387197 -1.411171 -0.871383 -0.721215 3.949247 -1.650190 2.650695 -3.310460 -6.055528 -0.483580 0.882388 1.573657 -2.102436 1.059362 1.890364 -0.512161 3.487999 -0.592490 0.850805
wb_dma_ch_rf/always_8/stmt_1 -2.337964 2.383771 -1.003603 2.306191 2.857901 1.496065 -0.462605 -2.690745 2.817306 -1.317088 -0.798676 -1.153436 0.724806 -0.403688 -1.023548 3.005297 4.117378 -0.442296 -2.414728 -0.505225
wb_dma_ch_sel/assign_108_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_pri_enc/wire_pri9_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/wire_pri2 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_sel/wire_pri3 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_sel/wire_pri0 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/wire_pri1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_rf/input_ptr_set 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_rf/always_2/if_1/if_1 -3.107417 -0.050503 2.285872 -1.158406 -1.914835 1.886498 0.677989 -2.420176 3.599061 0.064635 -3.099505 3.915132 -1.256729 -0.169425 -1.655877 -0.206595 -1.899003 -2.198913 -0.331294 2.394613
wb_dma_de/assign_77_read_hold -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_pri_enc_sub/input_valid -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.018340 -1.586450 -3.924696 -1.439825 0.898040 4.649049 -2.764387 2.003367 -2.335407 -2.229918 -0.841618 -1.406466 0.490093 -4.565198 0.395623 0.920206 -1.488340 0.546513 0.984197 -0.562267
wb_dma_ch_rf/always_27/stmt_1 0.371567 -1.130269 1.617552 1.569096 0.565863 1.273441 -1.532255 1.195056 -1.106178 -0.037892 -3.902779 3.058117 -2.383413 -0.849478 -1.052614 -3.986336 -1.406823 -0.305231 -2.499198 2.680997
wb_dma_wb_slv/assign_2_pt_sel/expr_1 2.553474 0.204668 -3.407833 -3.940110 -0.149698 -0.803962 -1.835785 -3.770249 -2.252394 -3.505106 1.072745 -4.453084 -0.732196 -4.366550 -1.594852 -1.087798 0.126508 0.073668 3.795084 -1.044441
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_sel/wire_valid 1.376773 -1.514475 3.089498 1.365716 -2.294649 -0.556328 -4.111690 1.521337 1.972001 1.095794 -0.783389 2.488092 1.026251 -0.678090 0.154121 -3.322557 -0.824456 1.155341 2.761595 -4.280332
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_de/wire_chunk_cnt_is_0_d -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/assign_109_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.488627 0.469313 1.780427 4.361018 -2.538337 2.743466 2.170520 -2.505250 0.754992 2.954673 -2.144405 -0.849261 0.101111 -4.042640 0.221889 2.426171 1.503047 -2.853477 -0.705854 2.092915
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_de/assign_75_mast1_dout 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma/constraint_csr -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_ch_pri_enc/wire_pri21_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_157_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_wb_mast/assign_1/expr_1 3.825321 -1.283621 0.118970 0.131344 -3.829576 1.662761 1.284202 -0.618017 -3.720400 -3.748085 1.363783 -5.117174 -0.905668 -1.729376 -1.470805 -1.910364 -4.095590 -0.125740 2.134223 0.949332
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_de/reg_mast1_adr 1.705171 0.127098 -2.419391 4.806915 0.688890 0.105792 -1.986235 1.476321 1.747934 -1.088085 -2.244941 -4.025423 1.728477 -3.337782 -1.788531 -2.824538 -1.617704 -3.479361 2.726951 -0.942453
wb_dma_ch_pri_enc/wire_pri17_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/input_ch2_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_ch_rf/assign_13_ch_txsz_we 1.102873 -1.727016 0.928071 0.695513 3.844654 0.610402 0.219190 0.624340 -1.305623 -1.425864 2.344822 3.236537 -2.266132 0.299060 -1.545851 -0.120546 0.887274 4.131426 -1.322975 1.228005
wb_dma_ch_sel/assign_130_req_p0 -0.746579 -0.804264 -2.080877 -0.565559 0.268109 3.934021 -0.697979 0.638374 -3.942844 -1.774148 -0.606940 -1.246261 -1.109570 -5.723170 -1.013319 1.934528 -0.115232 2.487875 -1.453046 0.444566
wb_dma_ch_arb/always_1/if_1/stmt_2 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_sel/assign_106_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_pri_enc/wire_pri28_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_rf/always_11/if_1/if_1 -0.717526 0.363447 -2.252758 1.359190 -2.076379 3.486368 -2.690927 -1.893393 -1.289018 -3.110910 -0.781233 -0.631943 -2.438936 -4.249427 0.692477 0.618483 0.076144 0.771017 -0.836668 -0.448360
wb_dma_wb_if/wire_slv_adr 3.213634 4.359383 3.579751 -0.558065 -4.466105 2.151424 1.527081 -4.086078 -1.766732 1.591897 -1.601738 0.164643 1.393658 -1.162463 1.885861 0.675433 -0.702189 -3.611618 3.967399 5.214422
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_sel/input_ch1_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma/wire_pt1_sel_i 3.609905 -1.867044 -2.077370 -0.677159 1.467270 1.998684 1.379507 1.837577 -2.283434 -2.905747 1.966638 -2.819301 1.036216 -1.614168 -1.082641 -0.297792 -2.618102 -0.565542 3.454378 1.857636
wb_dma_ch_sel/always_47/case_1/stmt_1 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma/wire_pt1_sel_o -0.226130 0.846353 -2.765589 -1.590090 -0.924792 0.553501 -2.408996 -2.620960 0.191047 -1.955635 1.685237 -2.173849 -1.688673 1.807482 1.834528 0.646750 -1.311887 -0.064214 0.662036 -0.208231
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_pri_enc/inst_u16 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/always_48/case_1 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_sel/input_ch7_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
assert_wb_dma_rf/input_ch0_txsz 1.398648 -1.457802 -0.116331 1.554930 -2.091832 1.002327 2.214956 -1.076015 -1.304222 0.234001 2.874813 -1.932425 -1.540070 1.034728 2.598875 1.545910 -0.044490 -0.910651 0.618870 1.864805
assert_wb_dma_rf 1.579125 0.180545 -0.806463 3.159749 -1.770426 0.274756 1.680376 -0.726802 -0.297632 0.470027 2.379979 -2.148738 -0.984124 2.408056 2.692688 0.406734 -0.411473 -2.251000 0.283428 1.773829
wb_dma_ch_rf/reg_ch_am0_r -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_rf/always_4/if_1 -1.005314 0.208741 -0.355499 -0.434062 1.746623 0.329259 1.389141 -2.422433 1.955700 1.161377 3.043710 -1.445256 -1.313755 1.918370 -0.314141 3.132969 -1.201233 -0.418370 1.964974 0.710092
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_de/always_14/stmt_1/expr_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/wire_use_ed -0.850336 -0.274141 0.139365 -4.773384 0.784659 6.929163 1.172449 3.488052 2.564876 -4.332210 -0.943998 2.510818 2.678631 0.270706 0.490635 3.819116 -2.537469 -1.175898 2.697361 2.464477
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.719599 1.784202 1.793844 3.254830 0.100609 0.021279 -0.676074 -3.050650 4.521029 0.318299 -0.096434 -0.946781 -0.166213 -0.098756 -1.387784 1.841671 1.810012 -0.757540 0.725916 -1.677025
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/input_nd_i -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
assert_wb_dma_ch_sel/input_req_i -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_rf/reg_ch_rl -2.101511 0.162257 1.634590 3.321361 4.256455 0.936030 0.228549 0.147075 2.493863 3.693363 -1.865366 -0.491619 -1.334416 0.799439 -1.315339 1.612702 -0.782309 -1.693039 -0.687131 2.074383
wb_dma_de/reg_paused -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_wb_if/wire_mast_drdy -1.884952 -4.377415 1.776738 -3.757111 -1.596106 0.203193 -3.005271 1.832943 0.318877 -0.104660 -1.573946 -0.386480 -5.441540 -1.239052 0.206712 -0.806592 -3.991561 2.118957 1.998899 -2.000256
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.736126 -3.784844 0.182137 3.566434 1.263872 3.054966 -1.431572 0.986734 2.417372 2.165437 -0.617597 0.671967 -0.484426 -1.338449 0.207897 -0.398172 -1.036559 -1.849923 0.665458 -0.472123
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/assign_100_valid/expr_1 -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_wb_if/inst_u1 3.229863 0.267926 1.358663 -0.433080 -4.622662 -0.115262 -1.651421 -0.668844 -1.761466 0.464790 -0.091493 1.236284 1.074304 -1.304853 2.505003 -2.675214 0.751922 -0.042969 2.031039 -0.903394
wb_dma_wb_if/inst_u0 1.159222 -5.842023 1.191559 -2.101926 -2.632972 -0.040387 2.084617 0.980231 -1.328361 -1.028186 -1.461943 0.120026 -1.388834 -2.795557 -2.364158 -3.964176 -3.265522 -1.479383 1.329987 0.555410
wb_dma_ch_sel -1.078237 1.056541 1.790480 -0.838954 1.558892 1.427996 -2.460236 2.091356 0.108269 -0.495387 -4.088533 3.477464 0.936614 -1.513259 -1.504177 -1.051459 0.475193 1.806910 -1.787412 -0.140894
wb_dma_rf/input_de_csr_we 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma_rf/wire_ch0_adr0 -0.871216 2.153053 1.996043 1.573830 1.062244 3.603501 -0.247371 2.183088 2.165831 2.335561 -2.048465 -2.005061 0.493692 0.237406 1.133771 3.656893 -3.096188 -2.557727 3.103752 1.991091
wb_dma_rf/wire_ch0_adr1 1.253417 -1.567583 0.466276 3.424134 -2.223829 0.618195 2.978940 -0.387278 -2.630964 1.329314 2.954409 -1.761774 -1.901448 -0.477447 1.542572 1.315864 0.127338 0.364217 -0.854862 1.802565
wb_dma_de/always_9/stmt_1/expr_1 -0.322130 0.606619 -1.646212 0.428094 4.651986 0.336365 0.383029 0.536832 -1.742318 -2.400603 0.356158 -1.745040 -2.571217 -2.925788 -3.507352 1.507460 -0.383456 2.632652 -0.660153 1.770390
wb_dma_ch_sel/always_42/case_1/cond -1.328792 -1.591278 -0.447626 -0.841679 2.921901 1.083045 -2.222499 -1.196794 3.153607 -0.273696 -2.650360 2.170172 -0.426496 1.728882 -1.292306 -2.284062 -0.969554 -2.226108 -0.801736 0.988916
wb_dma_wb_slv/input_wb_cyc_i 2.366197 -2.375432 -2.882151 -1.739660 0.792776 -1.120668 -0.710206 -1.870567 -3.479168 2.152665 -0.398995 -3.887988 0.284322 -6.497672 -1.644371 -2.048875 -0.975413 -1.866373 3.380035 1.228679
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_de/reg_tsz_cnt 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_sel/reg_ndr -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_de/assign_83_wr_ack/expr_1 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_de/reg_de_txsz_we 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_rf/input_de_adr1_we 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.664203 4.108366 -1.474816 -1.338826 0.322126 3.337386 -3.170185 2.220285 -1.918126 -5.998575 -0.907394 1.168705 0.855986 -0.831181 1.841649 1.685202 -1.054889 2.630157 1.170425 1.231845
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_43/case_1/cond 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_rf/reg_ch_adr0_r -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_pri_enc/input_valid -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_pri_enc/reg_pri_out1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.198750 -4.029444 2.130394 0.501338 0.555880 -0.358984 0.788960 2.025411 1.815318 1.111199 2.484550 -2.656472 -2.065149 0.564858 -0.925145 0.833368 -2.215582 1.064213 2.995835 -1.878369
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.795228 -1.348115 0.015194 0.618740 2.057669 1.425320 -0.356532 -0.513120 4.340512 -1.041303 1.557436 -1.188765 0.796675 3.419974 -1.238853 -1.006046 -0.678718 -1.921151 1.601327 -1.022024
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.838263 -1.898051 -1.790941 1.057256 -2.589628 2.398222 -3.197718 -1.888280 0.425656 -1.433924 1.983280 2.120626 -0.408975 1.483597 3.758417 -1.276041 0.694712 -0.011761 -0.433355 -2.000031
wb_dma_ch_sel/input_req_i 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_rf/assign_4_dma_abort/expr_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/always_1/case_1/stmt_8 -1.015205 2.722692 -0.810073 1.203547 1.862774 1.172541 -0.089885 1.272213 2.668104 -0.285706 1.263854 1.241627 -0.557268 0.778251 1.005714 2.685999 0.038098 -0.000703 1.415465 -0.113134
wb_dma_ch_rf/wire_ptr_inv 0.527987 -2.781076 -2.332954 2.169164 1.142930 2.669738 -1.349202 -0.083089 0.638699 -2.848917 3.135875 1.071187 -0.130452 0.003278 0.419194 -0.050488 1.212854 1.774521 -1.178237 -1.965722
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.496750 0.921399 0.639194 -0.827755 -2.728362 1.881388 -0.060247 -2.788458 -1.219446 -0.985551 -0.619089 -0.875192 -2.296563 -1.056760 0.797830 0.552814 -2.053620 -0.935970 1.373763 2.381407
wb_dma_ch_sel/assign_138_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_rf/always_1/case_1/stmt_1 -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma_rf/always_1/case_1/stmt_6 -1.511961 1.771927 -0.779826 1.538673 -1.354826 1.727714 0.301965 -2.666371 1.538133 0.878652 0.171384 -4.282435 0.219066 -3.482898 1.512083 4.510221 2.433583 -2.201525 2.150848 -0.812917
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_sel/always_43/case_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_sel/assign_9_pri2 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_pri_enc_sub/always_1/case_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_rf/always_2/if_1 -3.107417 -0.050503 2.285872 -1.158406 -1.914835 1.886498 0.677989 -2.420176 3.599061 0.064635 -3.099505 3.915132 -1.256729 -0.169425 -1.655877 -0.206595 -1.899003 -2.198913 -0.331294 2.394613
wb_dma/wire_dma_abort 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_wb_if/input_wb_stb_i -0.454240 -0.638409 2.053453 2.862703 -1.279690 2.293143 1.796931 -0.994151 -1.191021 3.147576 -0.873785 -1.614307 -1.774300 -4.434477 -0.306827 2.366266 -1.013009 -1.123900 1.216994 2.381089
wb_dma_rf/input_de_txsz -0.579376 -1.021063 -1.671252 -0.012281 4.342019 1.330206 -0.185858 0.782508 -1.218069 -2.689431 0.310342 -0.261278 -2.224656 -2.585875 -3.171679 0.782643 -0.342658 2.650859 -1.235652 1.156212
wb_dma_ch_pri_enc/wire_pri3_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/wire_gnt_p1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/wire_gnt_p0 2.249809 -4.381151 -2.255602 1.704571 -0.037335 3.350291 -1.250876 3.692146 -1.588233 -0.661801 0.383916 2.385105 3.828132 -2.248909 1.040755 -2.726154 0.293006 -0.023908 -0.570508 -1.389667
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma/input_wb0_err_i 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.782366 -1.274207 -2.406595 2.210314 -0.427290 1.669125 -2.415919 0.093520 3.513991 0.071954 0.651497 -1.407256 1.874805 0.330959 1.928136 0.632779 0.015635 -2.464767 1.628477 -3.001533
wb_dma_ch_sel/always_44/case_1/stmt_1 1.157593 0.497434 0.730896 2.786636 1.105922 1.620079 1.177913 1.040414 1.712327 3.449395 0.231897 -0.114795 0.994035 0.141016 0.332448 0.220694 -1.567655 -2.657417 3.127135 1.305332
wb_dma_wb_mast/wire_wb_data_o 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma_de/always_6/if_1/if_1/stmt_1 0.153056 1.727598 -2.183263 0.148218 1.745422 1.249416 -1.132770 -1.066601 -1.775799 -5.546380 0.991914 -0.190974 -1.893915 -1.792324 -1.767834 0.742312 1.348496 3.640145 -2.136815 -0.043178
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_sel/always_38/case_1/cond 0.498700 0.790044 1.737414 3.137457 0.533213 1.368732 -1.910153 1.321489 -1.844177 -0.076059 -2.964435 1.908971 -3.126635 -1.239195 -0.275634 -2.124036 -1.123055 1.075319 -2.206338 2.445400
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.535769 -3.395635 1.617713 1.067648 1.759246 -0.372576 0.854705 -0.155221 -0.803676 0.524351 2.778780 1.018494 -3.453021 2.075723 -0.686751 -2.128248 -2.087586 0.949174 1.112483 2.203770
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.579376 -1.021063 -1.671252 -0.012281 4.342019 1.330206 -0.185858 0.782508 -1.218069 -2.689431 0.310342 -0.261278 -2.224656 -2.585875 -3.171679 0.782643 -0.342658 2.650859 -1.235652 1.156212
wb_dma_de/assign_4_use_ed -0.850336 -0.274141 0.139365 -4.773384 0.784659 6.929163 1.172449 3.488052 2.564876 -4.332210 -0.943998 2.510818 2.678631 0.270706 0.490635 3.819116 -2.537469 -1.175898 2.697361 2.464477
assert_wb_dma_wb_if/assert_a_wb_stb 0.202604 -0.968737 -2.779875 -0.273353 0.112432 0.280673 -0.717806 -1.146704 0.572763 -0.344011 3.318812 -2.884099 -0.593330 1.829962 1.623470 1.239647 -1.075377 -0.445821 1.352603 -0.750900
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.429570 -0.173390 -0.547737 2.055784 2.740985 3.363972 -1.135122 -0.405361 -0.233044 -1.833148 -0.458255 0.744341 -2.551878 -3.112494 -1.736872 1.866715 0.358656 2.131068 -1.646267 1.058813
wb_dma_ch_sel/assign_132_req_p0 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma_ch_rf/always_25/if_1 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_de/wire_rd_ack 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma/wire_slv0_adr 3.021263 4.514362 3.461306 -0.429033 -2.431643 2.285676 2.125090 -4.233784 -2.229934 1.351458 -0.752489 0.909356 2.122653 -0.011197 1.750414 1.931601 0.555155 -2.126280 2.370668 5.939983
wb_dma_rf/input_dma_busy -2.337964 2.383771 -1.003603 2.306191 2.857901 1.496065 -0.462605 -2.690745 2.817306 -1.317088 -0.798676 -1.153436 0.724806 -0.403688 -1.023548 3.005297 4.117378 -0.442296 -2.414728 -0.505225
wb_dma_ch_sel/assign_96_valid/expr_1 -1.675752 -0.068680 4.634270 1.756286 -2.659777 4.761193 1.414788 3.814751 0.329551 1.278192 -5.405460 -0.936433 -1.657432 -0.432067 -0.885408 -1.028525 -2.230034 -1.614399 -3.251379 1.211176
wb_dma_ch_sel/always_4/stmt_1 0.498700 0.790044 1.737414 3.137457 0.533213 1.368732 -1.910153 1.321489 -1.844177 -0.076059 -2.964435 1.908971 -3.126635 -1.239195 -0.275634 -2.124036 -1.123055 1.075319 -2.206338 2.445400
wb_dma_de/reg_chunk_dec -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_de/reg_chunk_cnt_is_0_r -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma/wire_wb0_cyc_o -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 2.507349 -2.720518 0.950693 -0.289003 -1.400789 1.689201 -3.106282 2.187540 1.278026 -1.687379 -1.401790 2.523585 4.020482 -1.101630 0.242828 -3.793701 0.468641 -0.258669 1.839171 -3.483753
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.004016 -3.413752 -1.910195 -3.211872 1.042056 3.934197 -3.708714 -0.033275 -0.867417 0.395360 -1.553652 5.388363 2.777423 -1.430313 1.821279 -1.618658 1.485594 0.517948 -0.604293 -1.036239
wb_dma_ch_rf/always_23/if_1/block_1/if_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_rf/reg_ch_adr1_r 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma/input_wb0_cyc_i 3.454012 -2.151042 -0.329182 -0.036637 0.851701 0.610733 2.950095 -0.770160 -2.095738 -0.821825 -0.581044 -2.766862 0.843252 -6.523782 -3.118308 -1.674316 0.226587 -3.221970 4.071110 1.070793
wb_dma_ch_sel/always_8/stmt_1 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_wb_slv 3.229863 0.267926 1.358663 -0.433080 -4.622662 -0.115262 -1.651421 -0.668844 -1.761466 0.464790 -0.091493 1.236284 1.074304 -1.304853 2.505003 -2.675214 0.751922 -0.042969 2.031039 -0.903394
wb_dma_de/inst_u0 0.822759 0.900506 -1.130270 3.738718 0.615590 2.019043 -3.029911 3.039973 1.783544 -0.278894 0.152636 -3.897606 1.255808 2.596942 1.968780 0.451244 -2.541873 -1.508544 1.540452 -1.803669
wb_dma_de/inst_u1 2.769004 1.168504 -2.711553 3.412719 0.909938 1.782387 -0.352323 2.050357 -1.986950 -3.119917 2.869570 -3.753525 0.913060 -0.450239 -0.085579 0.328541 -0.595086 1.466834 0.476603 -1.025070
wb_dma_pri_enc_sub/input_pri_in 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/assign_101_valid/expr_1 -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_de/reg_de_adr1_we 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.808930 -2.923080 1.836904 3.135228 -2.202147 0.587477 -0.108553 0.880275 -0.548435 -0.170111 -1.317194 0.780937 -1.535062 -0.136253 -0.909095 -5.604418 -2.893806 -1.896122 0.075587 1.623698
wb_dma_ch_sel/always_46/case_1 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_rf/assign_11_ch_csr_we 1.613297 -0.884719 0.498482 -0.688107 -1.804069 2.560107 -2.417858 3.764670 -3.071714 -0.215918 -3.233664 1.947330 2.676104 -5.109791 1.686390 -1.510357 0.884329 0.519003 0.831240 -1.083325
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -0.289586 -1.504179 -1.638896 0.014597 5.348002 0.440942 -0.073337 -0.807678 0.734125 -3.158552 2.114629 0.341154 -2.629311 1.148974 -3.048148 0.131545 -0.170109 2.229053 -1.373433 1.105600
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma/wire_de_adr0_we -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_wb_slv/wire_rf_sel -3.014884 -2.459685 -0.190848 2.330338 -1.948135 0.233588 2.174196 -4.260288 1.185753 2.991059 -1.496049 -0.510133 -0.321199 -6.094515 -2.309861 1.077129 2.037914 -2.091260 -1.366777 -0.808527
assert_wb_dma_wb_if 0.202604 -0.968737 -2.779875 -0.273353 0.112432 0.280673 -0.717806 -1.146704 0.572763 -0.344011 3.318812 -2.884099 -0.593330 1.829962 1.623470 1.239647 -1.075377 -0.445821 1.352603 -0.750900
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_sel/assign_120_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma/wire_wb1s_data_o 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma_de/wire_adr0_cnt_next1 0.822759 0.900506 -1.130270 3.738718 0.615590 2.019043 -3.029911 3.039973 1.783544 -0.278894 0.152636 -3.897606 1.255808 2.596942 1.968780 0.451244 -2.541873 -1.508544 1.540452 -1.803669
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma/wire_pt0_sel_o 3.609905 -1.867044 -2.077370 -0.677159 1.467270 1.998684 1.379507 1.837577 -2.283434 -2.905747 1.966638 -2.819301 1.036216 -1.614168 -1.082641 -0.297792 -2.618102 -0.565542 3.454378 1.857636
wb_dma/wire_pt0_sel_i -0.226130 0.846353 -2.765589 -1.590090 -0.924792 0.553501 -2.408996 -2.620960 0.191047 -1.955635 1.685237 -2.173849 -1.688673 1.807482 1.834528 0.646750 -1.311887 -0.064214 0.662036 -0.208231
wb_dma_ch_rf/always_11 -0.717526 0.363447 -2.252758 1.359190 -2.076379 3.486368 -2.690927 -1.893393 -1.289018 -3.110910 -0.781233 -0.631943 -2.438936 -4.249427 0.692477 0.618483 0.076144 0.771017 -0.836668 -0.448360
wb_dma_ch_rf/always_10 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_rf/always_17 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_rf/always_19 -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_ch_rf/input_de_csr_we 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma_ch_sel/assign_147_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.566830 0.406635 -0.403266 0.932561 -0.166942 2.443816 0.385553 -1.484356 -0.749493 -0.161663 0.059110 -1.063343 -1.521988 -3.082612 -0.135777 2.409923 -0.299850 -0.130722 0.732702 1.459968
wb_dma_wb_if/wire_slv_dout 1.854824 -1.925544 5.868657 -1.469838 -2.895739 1.805358 3.691957 -1.067265 -1.296445 4.618587 -0.471303 0.202144 0.475843 -2.199421 0.110073 1.488308 -1.909961 -1.414285 4.505993 3.874599
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.537034 0.981633 2.733419 -0.329556 1.170705 -0.026013 -1.007391 -2.061402 -0.017713 -0.461479 -2.106507 2.421199 -4.467580 -0.757390 -2.264379 -0.983247 -1.683821 1.210963 -0.013227 3.020557
wb_dma/wire_pointer 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_de/assign_75_mast1_dout/expr_1 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma/wire_ch3_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_ch_rf/assign_27_ptr_inv 0.527987 -2.781076 -2.332954 2.169164 1.142930 2.669738 -1.349202 -0.083089 0.638699 -2.848917 3.135875 1.071187 -0.130452 0.003278 0.419194 -0.050488 1.212854 1.774521 -1.178237 -1.965722
wb_dma_de/reg_adr1_inc 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_sel/input_ch6_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_de/input_mast0_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/assign_68_de_txsz/expr_1 0.245722 -0.063784 0.223499 1.257037 5.599538 -0.260526 0.509016 1.167561 -1.437926 -1.515547 0.764111 -0.077945 -3.745000 -0.845410 -3.458852 0.405012 -0.249447 3.389747 -1.346197 2.215748
wb_dma/wire_ch2_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_rf/input_ndnr 1.654025 -4.638261 -1.851511 0.452189 1.261917 3.222828 -1.195293 1.851485 -1.805671 -2.631493 2.057558 2.213772 -0.645927 -1.873919 0.014860 -1.406476 -0.494711 2.318398 -0.431757 -0.335145
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_de/always_19/stmt_1 1.705171 0.127098 -2.419391 4.806915 0.688890 0.105792 -1.986235 1.476321 1.747934 -1.088085 -2.244941 -4.025423 1.728477 -3.337782 -1.788531 -2.824538 -1.617704 -3.479361 2.726951 -0.942453
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.227648 0.192520 1.781783 -0.098496 1.437920 2.350289 1.522038 -1.433584 -0.151971 0.200932 -0.355820 0.416947 -1.718523 0.602757 -0.546109 1.904227 -1.301665 -0.382769 0.055855 3.906782
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.600123 1.574558 2.935217 1.151808 -1.361252 4.126638 0.645994 -0.617180 -0.896656 -3.119200 0.257751 -1.087718 2.495864 3.064770 -0.018702 1.714417 -2.960044 2.038432 -0.467661 2.019372
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_de/assign_78_mast0_go/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma/assign_6_pt1_sel_i 3.609905 -1.867044 -2.077370 -0.677159 1.467270 1.998684 1.379507 1.837577 -2.283434 -2.905747 1.966638 -2.819301 1.036216 -1.614168 -1.082641 -0.297792 -2.618102 -0.565542 3.454378 1.857636
wb_dma/wire_mast1_adr 1.705171 0.127098 -2.419391 4.806915 0.688890 0.105792 -1.986235 1.476321 1.747934 -1.088085 -2.244941 -4.025423 1.728477 -3.337782 -1.788531 -2.824538 -1.617704 -3.479361 2.726951 -0.942453
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_wb_slv/input_wb_stb_i -0.454240 -0.638409 2.053453 2.862703 -1.279690 2.293143 1.796931 -0.994151 -1.191021 3.147576 -0.873785 -1.614307 -1.774300 -4.434477 -0.306827 2.366266 -1.013009 -1.123900 1.216994 2.381089
wb_dma_de/reg_adr1_cnt 2.513638 -0.079937 -1.062790 5.066317 0.058609 0.747779 0.838597 1.960324 -2.316081 -1.099190 3.134375 -3.418317 0.530911 -1.374137 -0.532819 0.150375 0.089007 1.929148 -0.385932 -1.228333
wb_dma_ch_sel/always_42/case_1/stmt_4 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_ch_sel/always_42/case_1/stmt_2 1.320271 -2.168836 -1.220160 -0.839805 0.326025 0.470802 -0.842795 -2.774688 -0.331596 -2.913170 1.837578 0.888802 -3.370749 1.446777 -0.341857 -2.232790 -1.413971 0.311651 0.029332 1.433027
wb_dma_ch_sel/always_42/case_1/stmt_3 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.883569 0.956530 -2.453371 -4.642305 5.028269 4.828463 -1.639495 3.197861 -2.774513 -0.606030 -2.586153 0.874374 1.151889 -2.153062 -0.346800 2.754068 -3.126686 0.639718 0.842426 3.332810
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.005314 0.208741 -0.355499 -0.434062 1.746623 0.329259 1.389141 -2.422433 1.955700 1.161377 3.043710 -1.445256 -1.313755 1.918370 -0.314141 3.132969 -1.201233 -0.418370 1.964974 0.710092
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.324394 -0.806279 -0.138889 3.382057 3.292065 2.947845 2.320795 0.395321 -1.517684 2.583380 0.318139 -0.993242 4.523703 -1.981805 -2.278673 1.357547 0.172854 -0.405143 -0.544790 2.141529
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.600546 1.810461 2.410897 0.606601 -0.703256 4.799329 -0.269871 -1.932831 -2.015839 -2.148411 0.315714 -1.815556 3.520943 2.519647 -0.546441 0.987224 -2.521916 2.075795 -0.049372 1.559353
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.654025 -4.638261 -1.851511 0.452189 1.261917 3.222828 -1.195293 1.851485 -1.805671 -2.631493 2.057558 2.213772 -0.645927 -1.873919 0.014860 -1.406476 -0.494711 2.318398 -0.431757 -0.335145
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.320654 0.298048 -3.761797 -0.589113 0.660404 3.872591 -2.096807 1.217215 -1.949459 -2.067487 -0.653536 -2.195723 0.542328 -4.838669 0.400248 2.215972 -0.717963 0.456130 1.259701 -0.501220
wb_dma/wire_txsz 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_de/always_14/stmt_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_wb_slv/reg_rf_ack -0.454240 -0.638409 2.053453 2.862703 -1.279690 2.293143 1.796931 -0.994151 -1.191021 3.147576 -0.873785 -1.614307 -1.774300 -4.434477 -0.306827 2.366266 -1.013009 -1.123900 1.216994 2.381089
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.498700 0.790044 1.737414 3.137457 0.533213 1.368732 -1.910153 1.321489 -1.844177 -0.076059 -2.964435 1.908971 -3.126635 -1.239195 -0.275634 -2.124036 -1.123055 1.075319 -2.206338 2.445400
wb_dma/wire_de_csr_we 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -3.014884 -2.459685 -0.190848 2.330338 -1.948135 0.233588 2.174196 -4.260288 1.185753 2.991059 -1.496049 -0.510133 -0.321199 -6.094515 -2.309861 1.077129 2.037914 -2.091260 -1.366777 -0.808527
wb_dma/wire_ch1_txsz 2.418913 -0.690375 -0.264150 -1.022938 -0.317875 -0.236860 0.188152 -3.129536 -0.256926 -2.008651 1.739334 -1.325855 -2.783323 2.365174 -0.177570 -1.820201 -2.763062 -1.326017 2.281985 2.531468
wb_dma_rf/inst_u9 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u8 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u7 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_rf/inst_u6 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_rf/inst_u5 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_rf/inst_u4 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_rf/inst_u3 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_rf/inst_u1 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_rf/inst_u0 0.110633 2.756992 2.337338 0.203576 -0.177025 1.127039 -1.064633 2.460643 -1.484397 1.126413 -3.397128 2.180869 1.152830 -1.382749 0.461999 0.005171 0.431532 1.004007 -0.829338 1.080412
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.454999 3.387197 -1.411171 -0.871383 -0.721215 3.949247 -1.650190 2.650695 -3.310460 -6.055528 -0.483580 0.882388 1.573657 -2.102436 1.059362 1.890364 -0.512161 3.487999 -0.592490 0.850805
wb_dma_inc30r/assign_2_out 1.522680 4.114991 -2.494673 3.600897 2.039093 1.616118 0.013067 2.152189 -1.156479 -3.089859 3.160953 -3.769890 0.537175 -0.661887 -0.801893 2.458650 0.303268 2.407364 0.191985 -1.667828
wb_dma/wire_mast1_din 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma_ch_sel/assign_2_pri0 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_rf/input_de_adr0_we -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_wb_mast/always_1/if_1/stmt_1 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_ch_sel/always_48/case_1/cond 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_rf/input_wb_rf_we 1.583761 -0.339560 0.403805 1.090838 -3.550713 1.977439 -0.330091 3.110733 -2.878990 -0.139995 -3.508691 1.922964 1.964487 -2.418576 3.277475 -2.032210 1.523579 -1.283588 -1.744143 1.305444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/assign_7_pt0_sel_i -0.226130 0.846353 -2.765589 -1.590090 -0.924792 0.553501 -2.408996 -2.620960 0.191047 -1.955635 1.685237 -2.173849 -1.688673 1.807482 1.834528 0.646750 -1.311887 -0.064214 0.662036 -0.208231
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.527987 -2.781076 -2.332954 2.169164 1.142930 2.669738 -1.349202 -0.083089 0.638699 -2.848917 3.135875 1.071187 -0.130452 0.003278 0.419194 -0.050488 1.212854 1.774521 -1.178237 -1.965722
wb_dma_wb_mast/wire_mast_pt_out -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
assert_wb_dma_ch_arb/input_state -1.062278 0.025685 -1.190132 2.256873 -0.102275 4.585774 -1.179165 -0.184916 -1.170859 -1.116925 -0.582506 -1.149029 -1.974566 -5.160985 0.099119 2.932774 -0.549588 0.779785 0.260971 0.737765
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma/wire_ch0_csr 2.019122 3.467582 0.848777 -1.207455 2.505626 2.458338 -3.124945 -0.489149 -3.206317 -2.457282 -4.448736 -1.204109 0.563260 -1.253042 -3.996837 -2.974153 -2.436311 -0.059712 -0.777343 3.195337
wb_dma_de/assign_69_de_adr0/expr_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_wb_slv/wire_pt_sel 2.553474 0.204668 -3.407833 -3.940110 -0.149698 -0.803962 -1.835785 -3.770249 -2.252394 -3.505106 1.072745 -4.453084 -0.732196 -4.366550 -1.594852 -1.087798 0.126508 0.073668 3.795084 -1.044441
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -3.387239 -0.419810 2.735972 -0.959873 -1.217518 1.464582 -1.465770 -1.255039 4.240238 -0.104879 -2.256788 3.722640 -1.616644 -0.319899 -2.824474 -0.416679 -3.338039 -0.085904 0.778006 -0.338919
wb_dma_ch_sel/wire_de_start 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_wb_mast/assign_3_mast_drdy -1.884952 -4.377415 1.776738 -3.757111 -1.596106 0.203193 -3.005271 1.832943 0.318877 -0.104660 -1.573946 -0.386480 -5.441540 -1.239052 0.206712 -0.806592 -3.991561 2.118957 1.998899 -2.000256
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_de/always_5/stmt_1 -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/input_mast1_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/reg_mast0_adr -0.070396 -4.234043 2.176062 2.123432 0.245954 -0.357262 2.062049 2.336468 -0.003958 2.158369 2.844589 -3.300383 -2.164343 -1.036208 -1.417947 1.401700 -1.547145 1.910836 1.266409 -1.656111
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.043093 -5.482985 -0.365933 -0.091744 1.133180 0.857600 -0.379558 0.745461 -0.968088 1.799498 0.483218 0.195948 -1.664500 -0.760958 0.127772 -2.649225 -3.684657 -1.819533 2.780560 2.057331
wb_dma_ch_rf/assign_15_ch_am0_we -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_rf/inst_u2 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_rf/wire_ch_adr1_dewe 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_rf/always_17/if_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_de/assign_71_de_csr 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/always_42/case_1 -0.706751 0.842140 -1.597588 -5.907437 2.247800 4.991057 -0.802876 1.058389 -1.529940 -2.014723 -3.503241 0.555493 1.442775 -1.185934 -1.126277 0.762594 -2.883637 -1.202988 0.313759 3.019093
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_sel/always_6/stmt_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_rf/reg_ch_chk_sz_r -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_sel/always_3/stmt_1 1.654025 -4.638261 -1.851511 0.452189 1.261917 3.222828 -1.195293 1.851485 -1.805671 -2.631493 2.057558 2.213772 -0.645927 -1.873919 0.014860 -1.406476 -0.494711 2.318398 -0.431757 -0.335145
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.120636 -1.258208 -1.003886 1.510085 0.150195 -0.710365 0.552260 -3.855989 2.659393 -0.885443 2.672767 -1.383671 -1.055729 -1.469730 -1.978760 1.097718 1.637451 -0.100142 0.865343 -3.138398
wb_dma_ch_rf/input_de_txsz -0.579376 -1.021063 -1.671252 -0.012281 4.342019 1.330206 -0.185858 0.782508 -1.218069 -2.689431 0.310342 -0.261278 -2.224656 -2.585875 -3.171679 0.782643 -0.342658 2.650859 -1.235652 1.156212
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_wb_if/input_pt_sel_i 2.899949 -0.310544 -3.646244 -2.247994 -1.564809 0.823149 -1.968211 0.097245 -3.688827 -3.374302 1.722844 -4.312583 -0.992700 -0.981623 1.255496 -0.775733 -3.717196 0.590668 2.684414 1.630800
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.016135 -6.332155 1.723852 -3.046069 -0.206036 0.341557 -0.908135 2.397295 0.045583 -0.090480 2.207912 -0.588750 -4.179725 0.785673 0.134156 -0.358649 -3.671388 2.837737 2.436138 -1.748210
wb_dma/wire_mast0_go -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_1/stmt_1 -2.101511 0.162257 1.634590 3.321361 4.256455 0.936030 0.228549 0.147075 2.493863 3.693363 -1.865366 -0.491619 -1.334416 0.799439 -1.315339 1.612702 -0.782309 -1.693039 -0.687131 2.074383
wb_dma_ch_rf/always_10/if_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_165_req_p1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.834496 -3.485225 -2.369019 0.078443 3.442668 0.805229 -0.267946 0.126092 -0.382075 -2.721322 2.642236 -0.473141 -2.364430 -0.116111 -1.989163 -0.959997 -1.163850 1.546407 -0.120118 0.338563
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/always_2/stmt_1 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/assign_115_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.643771 2.620176 -1.232515 -1.835240 1.202817 1.077652 -2.524945 2.202310 2.355096 -6.861465 -1.246260 2.974323 -0.530046 1.214616 0.887298 1.034644 -1.059958 1.420073 0.653593 0.925067
wb_dma/wire_de_txsz 0.245722 -0.063784 0.223499 1.257037 5.599538 -0.260526 0.509016 1.167561 -1.437926 -1.515547 0.764111 -0.077945 -3.745000 -0.845410 -3.458852 0.405012 -0.249447 3.389747 -1.346197 2.215748
wb_dma_wb_slv/input_slv_pt_in -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
assert_wb_dma_ch_sel/input_ch0_csr -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.739383 -4.615509 3.123968 -0.545004 0.906130 -0.884848 -0.241962 1.908422 -0.451364 0.512839 2.786344 -0.178847 -4.876698 2.291018 -0.274788 -1.413064 -3.083751 2.987663 2.055531 -0.126248
wb_dma_ch_sel/assign_149_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_de/wire_adr0_cnt_next 0.822759 0.900506 -1.130270 3.738718 0.615590 2.019043 -3.029911 3.039973 1.783544 -0.278894 0.152636 -3.897606 1.255808 2.596942 1.968780 0.451244 -2.541873 -1.508544 1.540452 -1.803669
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.504147 1.332228 1.736238 -0.416802 0.269031 1.072056 -1.964092 3.424385 -2.093067 -3.312722 -3.779214 4.775825 -0.942251 -3.700726 -2.091616 -2.092524 -1.915709 3.452579 -0.705626 1.978989
wb_dma_ch_rf/always_23/if_1/block_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_rf/wire_ch0_txsz 1.897079 -0.789824 0.048730 0.573327 3.106940 1.127418 3.013016 0.870821 -3.227456 -1.202900 1.252873 2.314528 -3.394160 0.991882 1.358414 0.876128 1.673329 0.751566 -1.889226 6.436562
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.581490 -2.709880 3.517703 2.743406 0.965326 1.099418 1.252711 -0.012915 3.163711 2.972194 -0.341218 2.072987 -0.922104 3.232198 -0.315233 -2.022487 -1.240993 -2.783817 0.378528 1.923622
wb_dma_de/always_6/if_1/if_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_sel/assign_128_req_p0 -0.746579 -0.804264 -2.080877 -0.565559 0.268109 3.934021 -0.697979 0.638374 -3.942844 -1.774148 -0.606940 -1.246261 -1.109570 -5.723170 -1.013319 1.934528 -0.115232 2.487875 -1.453046 0.444566
wb_dma_de/assign_77_read_hold/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/wire_de_adr0 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_de/wire_de_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_wb_mast/always_4 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_wb_mast/always_1 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_rf/wire_ch3_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_ch_rf/reg_ptr_valid 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_de/input_mast0_drdy -2.507808 -3.478673 2.446952 -2.418394 1.202953 -1.235303 -3.186317 0.645693 2.125307 -0.010770 -2.641507 -1.031005 -4.798185 0.702295 0.008526 0.136174 -2.240626 1.621022 0.850554 -0.889204
wb_dma_rf/assign_6_csr_we/expr_1 -2.026185 -0.405677 0.344171 -0.866651 -0.806174 3.048875 0.791112 -2.026893 1.889061 0.057461 -3.211494 3.633939 0.028042 0.216767 0.519980 -0.319699 0.427255 -3.175910 -2.087463 3.061231
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.454240 -0.638409 2.053453 2.862703 -1.279690 2.293143 1.796931 -0.994151 -1.191021 3.147576 -0.873785 -1.614307 -1.774300 -4.434477 -0.306827 2.366266 -1.013009 -1.123900 1.216994 2.381089
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
wb_dma/wire_ch5_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_pri_enc/wire_pri10_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_20_ch_done_we 0.001349 -1.792550 0.040495 -0.107905 0.604654 3.225460 -2.295434 -0.330904 -1.039219 -1.769574 -2.285047 3.030236 -2.456085 -2.324569 -0.536589 -1.785856 -1.267056 0.624190 -1.008162 2.035947
wb_dma_wb_mast/input_wb_ack_i 0.477593 -6.411025 1.464796 -4.397942 -0.898524 -0.546528 1.106797 0.729061 1.005013 -1.846551 -1.426805 2.022874 -2.803677 -0.585361 -1.874670 -3.992754 -2.932347 -1.401479 2.092547 0.238473
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_rf/input_dma_rest 0.795228 -1.348115 0.015194 0.618740 2.057669 1.425320 -0.356532 -0.513120 4.340512 -1.041303 1.557436 -1.188765 0.796675 3.419974 -1.238853 -1.006046 -0.678718 -1.921151 1.601327 -1.022024
wb_dma_ch_sel/always_5/stmt_1 0.315058 3.077898 2.498992 2.406564 1.524132 -0.362767 -2.857133 -0.474489 0.222220 -0.876007 -2.090755 2.054796 -3.812114 0.538081 -1.336388 -1.564748 -1.494376 1.914539 -0.345486 1.869871
wb_dma_ch_sel/always_40/case_1 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma/wire_de_csr 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.504147 1.332228 1.736238 -0.416802 0.269031 1.072056 -1.964092 3.424385 -2.093067 -3.312722 -3.779214 4.775825 -0.942251 -3.700726 -2.091616 -2.092524 -1.915709 3.452579 -0.705626 1.978989
wb_dma_ch_sel/always_37/if_1/if_1 0.801384 0.957343 0.319604 -0.335843 1.802614 2.991872 -4.698490 0.160624 1.438184 -0.471041 -3.430430 5.644650 3.274561 0.446385 1.822688 -2.084365 2.788611 -0.294357 -0.591062 -0.660983
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_rf/always_10/if_1/if_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/input_ch3_adr0 -0.782366 -1.274207 -2.406595 2.210314 -0.427290 1.669125 -2.415919 0.093520 3.513991 0.071954 0.651497 -1.407256 1.874805 0.330959 1.928136 0.632779 0.015635 -2.464767 1.628477 -3.001533
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_de/wire_de_txsz 0.245722 -0.063784 0.223499 1.257037 5.599538 -0.260526 0.509016 1.167561 -1.437926 -1.515547 0.764111 -0.077945 -3.745000 -0.845410 -3.458852 0.405012 -0.249447 3.389747 -1.346197 2.215748
wb_dma_rf/input_de_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_rf/input_de_adr0 -3.944603 0.726927 0.475050 1.245543 1.467835 0.607077 -2.946766 1.478733 4.793752 2.253556 -2.425329 0.337853 -1.072430 0.836371 1.722572 2.604819 -0.865349 -1.847310 0.885436 -1.463409
wb_dma_de/always_2/if_1 -0.434923 1.907897 0.707457 4.038259 0.906528 2.270298 -2.536599 2.831357 2.947701 2.206789 -1.578949 -0.738051 1.332762 1.818342 2.368705 1.288639 -1.728023 -2.207066 1.589308 -0.455688
wb_dma_ch_sel/assign_102_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.726052 -1.947905 1.112820 -1.124761 -2.169936 2.111714 -2.510697 2.978173 -1.603587 0.436072 -2.426498 1.305889 2.791771 -3.543597 2.000070 -2.719922 0.005433 -1.220507 3.172113 -1.819690
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_wb_mast/assign_4_mast_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.043093 -5.482985 -0.365933 -0.091744 1.133180 0.857600 -0.379558 0.745461 -0.968088 1.799498 0.483218 0.195948 -1.664500 -0.760958 0.127772 -2.649225 -3.684657 -1.819533 2.780560 2.057331
wb_dma_ch_rf/always_2/if_1 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma/input_wb1_err_i 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_sel/assign_121_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_sel/assign_4_pri1 -0.704848 -0.046663 -2.308642 0.945757 0.047031 1.709287 -2.268557 -3.306007 1.008860 -3.619047 0.965735 -0.018216 -2.878246 -0.049328 -0.059745 -0.228243 0.335470 0.503051 -1.228536 -0.469035
wb_dma_de/always_2/if_1/cond 0.986283 0.599804 0.669519 6.526143 0.922860 1.059751 -1.379025 1.986024 1.807164 1.234008 -1.238597 -1.993283 -0.569543 0.409449 -0.197381 -1.554457 -2.055539 -2.142738 0.614658 0.362378
wb_dma_ch_rf/reg_ch_csr_r 1.814081 -1.485164 2.859270 -0.157946 -2.372298 0.197736 -3.104107 1.487754 2.129566 -1.236741 -0.988730 1.736781 2.065617 -1.234671 -1.319067 -3.073484 -1.810341 0.882825 3.565279 -3.303479
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_wb_if/wire_slv_we 2.904381 -1.192321 0.740244 0.894897 -4.409040 1.759356 -0.418703 2.439453 -1.589610 0.089184 -2.841847 0.852719 2.325957 -0.830943 3.810590 -3.378644 0.982407 -3.114856 0.093642 0.754619
wb_dma_de/assign_70_de_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_ch_sel/always_38/case_1/stmt_4 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/reg_ch_sel_r 0.801384 0.957343 0.319604 -0.335843 1.802614 2.991872 -4.698490 0.160624 1.438184 -0.471041 -3.430430 5.644650 3.274561 0.446385 1.822688 -2.084365 2.788611 -0.294357 -0.591062 -0.660983
wb_dma_ch_sel/always_38/case_1/stmt_1 0.936400 1.394323 2.639343 5.035839 3.268507 -0.508437 0.160112 0.775112 -0.460250 1.062022 -0.882963 2.300246 -1.764572 -1.447716 -3.231389 -1.310451 -0.094841 1.768248 -1.112016 2.579403
wb_dma_ch_sel/always_38/case_1/stmt_3 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/always_38/case_1/stmt_2 1.320271 -2.168836 -1.220160 -0.839805 0.326025 0.470802 -0.842795 -2.774688 -0.331596 -2.913170 1.837578 0.888802 -3.370749 1.446777 -0.341857 -2.232790 -1.413971 0.311651 0.029332 1.433027
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_pri_enc/wire_pri30_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/reg_ch_sel_d 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_rf/assign_14_ch_adr0_we -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_rf/wire_ch1_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_inc30r/always_1/stmt_1/expr_1 3.900197 0.856120 1.249937 4.955420 1.567368 3.265450 1.112947 2.627120 -0.750162 1.098776 4.633973 -1.409443 1.891798 3.903768 1.565005 1.340165 -1.716756 1.379823 1.712463 0.300002
wb_dma_rf/wire_pause_req -2.514765 0.958756 1.884654 0.080467 -0.522534 1.513351 -1.150521 -3.708065 4.137429 -0.771995 -3.441572 3.352489 -0.062878 -0.646213 -1.781275 -0.610235 1.628991 -1.780844 -1.200096 0.458745
wb_dma_ch_sel/assign_95_valid -0.574444 1.079126 3.860865 1.116948 0.252836 2.529774 -2.125857 4.498231 -2.845736 2.068090 -4.604623 0.858531 -4.070827 -1.770621 1.239425 0.243206 -2.273728 2.085422 -1.338211 2.191303
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.527987 -2.781076 -2.332954 2.169164 1.142930 2.669738 -1.349202 -0.083089 0.638699 -2.848917 3.135875 1.071187 -0.130452 0.003278 0.419194 -0.050488 1.212854 1.774521 -1.178237 -1.965722
wb_dma_ch_rf/reg_ch_stop 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_146_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/always_45/case_1/stmt_1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/input_dma_abort 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/input_adr1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/input_adr0 -0.314617 -1.767471 0.460944 2.002479 -1.056048 1.393513 -0.585968 0.426072 2.676078 4.693025 0.741482 1.423507 1.889903 0.175563 3.123610 1.103667 -0.193095 -2.582881 3.053022 -1.249398
wb_dma_ch_arb/reg_next_state 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_wb_mast/input_wb_err_i 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_wb_if/wire_wbs_data_o 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma_de/assign_73_dma_busy -1.900471 0.352829 0.260435 2.005467 3.660507 1.348088 -1.302621 -3.952394 4.343659 -0.598845 -0.794649 2.330907 0.383720 0.554917 -0.600467 1.469850 5.589584 -0.877823 -2.167874 -0.235806
wb_dma_de/always_22/if_1 -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_rf/wire_ch2_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_de/input_de_start 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_pri_enc_sub/always_3/if_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.172893 1.694878 -0.000550 0.927067 2.033938 1.344106 0.942291 -1.493088 -0.465805 -0.111933 -0.099751 -1.368230 -1.898109 -1.758595 -1.373655 2.959486 0.090305 0.584708 -0.407019 2.106541
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma_ch_rf/always_25/if_1/if_1 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_ch_sel/assign_98_valid/expr_1 -0.210241 -0.534943 2.937659 3.551486 -0.534999 2.436333 -1.380455 4.505711 -1.470110 3.580230 -2.080149 1.886350 0.622789 -2.703978 1.557915 0.754046 0.063727 1.793141 -0.727609 -0.803825
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.732973 -0.149573 2.170483 -0.007611 -0.287007 0.318043 -3.429152 2.527437 -0.520708 -1.656773 -2.353263 3.326808 0.934001 -3.631849 -1.712510 -2.052528 -0.101709 3.317892 0.761611 -2.137361
wb_dma_ch_sel/reg_pointer 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_wb_if/input_wb_err_i 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/input_de_csr 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/input_de_adr0_we -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_sel/assign_161_req_p1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.814081 -1.485164 2.859270 -0.157946 -2.372298 0.197736 -3.104107 1.487754 2.129566 -1.236741 -0.988730 1.736781 2.065617 -1.234671 -1.319067 -3.073484 -1.810341 0.882825 3.565279 -3.303479
wb_dma_ch_sel/assign_129_req_p0 -0.746579 -0.804264 -2.080877 -0.565559 0.268109 3.934021 -0.697979 0.638374 -3.942844 -1.774148 -0.606940 -1.246261 -1.109570 -5.723170 -1.013319 1.934528 -0.115232 2.487875 -1.453046 0.444566
wb_dma_de/wire_de_ack 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_arb 0.501495 -3.146426 -1.531773 0.491850 -1.470401 3.773942 -2.764436 2.177538 -2.072109 -0.698975 -2.139020 3.792904 2.488560 -3.348010 1.393907 -2.665406 0.959366 0.663461 -2.271110 -1.317751
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_pri_enc_sub/always_3/if_1/cond -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.527987 -2.781076 -2.332954 2.169164 1.142930 2.669738 -1.349202 -0.083089 0.638699 -2.848917 3.135875 1.071187 -0.130452 0.003278 0.419194 -0.050488 1.212854 1.774521 -1.178237 -1.965722
wb_dma/wire_de_txsz_we 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
wb_dma_ch_pri_enc/wire_pri16_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.717526 0.363447 -2.252758 1.359190 -2.076379 3.486368 -2.690927 -1.893393 -1.289018 -3.110910 -0.781233 -0.631943 -2.438936 -4.249427 0.692477 0.618483 0.076144 0.771017 -0.836668 -0.448360
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_pri_enc/wire_pri7_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_wb_if/wire_mast_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.102873 -1.727016 0.928071 0.695513 3.844654 0.610402 0.219190 0.624340 -1.305623 -1.425864 2.344822 3.236537 -2.266132 0.299060 -1.545851 -0.120546 0.887274 4.131426 -1.322975 1.228005
wb_dma_wb_if/input_wb_cyc_i 2.366197 -2.375432 -2.882151 -1.739660 0.792776 -1.120668 -0.710206 -1.870567 -3.479168 2.152665 -0.398995 -3.887988 0.284322 -6.497672 -1.644371 -2.048875 -0.975413 -1.866373 3.380035 1.228679
wb_dma_ch_sel/assign_97_valid -1.167961 0.701311 4.495131 2.458589 0.464409 3.413068 -0.260211 5.214544 -1.611274 3.099942 -3.938587 0.066733 -2.406594 -2.182188 0.256268 1.804111 -2.506780 1.360432 -0.829021 2.031368
wb_dma/wire_mast0_drdy -2.507808 -3.478673 2.446952 -2.418394 1.202953 -1.235303 -3.186317 0.645693 2.125307 -0.010770 -2.641507 -1.031005 -4.798185 0.702295 0.008526 0.136174 -2.240626 1.621022 0.850554 -0.889204
wb_dma_ch_pri_enc/wire_pri8_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_if/wire_pt_sel_o 2.899949 -0.310544 -3.646244 -2.247994 -1.564809 0.823149 -1.968211 0.097245 -3.688827 -3.374302 1.722844 -4.312583 -0.992700 -0.981623 1.255496 -0.775733 -3.717196 0.590668 2.684414 1.630800
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_pri_enc/wire_pri22_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/assign_135_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/wire_gnt_p0_d 2.249809 -4.381151 -2.255602 1.704571 -0.037335 3.350291 -1.250876 3.692146 -1.588233 -0.661801 0.383916 2.385105 3.828132 -2.248909 1.040755 -2.726154 0.293006 -0.023908 -0.570508 -1.389667
wb_dma_de/assign_20_adr0_cnt_next -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.202604 -0.968737 -2.779875 -0.273353 0.112432 0.280673 -0.717806 -1.146704 0.572763 -0.344011 3.318812 -2.884099 -0.593330 1.829962 1.623470 1.239647 -1.075377 -0.445821 1.352603 -0.750900
wb_dma_ch_sel/assign_153_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_de/assign_82_rd_ack/expr_1 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.001349 -1.792550 0.040495 -0.107905 0.604654 3.225460 -2.295434 -0.330904 -1.039219 -1.769574 -2.285047 3.030236 -2.456085 -2.324569 -0.536589 -1.785856 -1.267056 0.624190 -1.008162 2.035947
wb_dma_de/reg_de_csr_we 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma/wire_wb0_ack_o -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_pri_enc/wire_pri23_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_103_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -2.101511 0.162257 1.634590 3.321361 4.256455 0.936030 0.228549 0.147075 2.493863 3.693363 -1.865366 -0.491619 -1.334416 0.799439 -1.315339 1.612702 -0.782309 -1.693039 -0.687131 2.074383
wb_dma_rf/wire_ch1_txsz 2.418913 -0.690375 -0.264150 -1.022938 -0.317875 -0.236860 0.188152 -3.129536 -0.256926 -2.008651 1.739334 -1.325855 -2.783323 2.365174 -0.177570 -1.820201 -2.763062 -1.326017 2.281985 2.531468
wb_dma_de/always_23/block_1/stmt_13 3.191419 0.363816 2.445441 4.682343 4.739923 -0.142460 -0.213847 1.260024 -0.159115 2.034497 -0.550521 -0.694840 -1.277235 2.606359 -0.955621 -1.793161 -2.598136 -1.007575 1.368918 4.204989
wb_dma_de/always_23/block_1/stmt_14 -3.340729 2.190969 -0.932080 -1.077601 3.823797 3.404919 -2.578320 2.731472 2.857735 -3.446046 -0.813758 2.817972 0.702002 -0.501413 0.521204 5.029846 1.259790 3.064305 -0.665211 -1.126020
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.409156 -0.774240 -1.356535 -0.003107 0.665884 2.020640 -2.015118 -0.962804 -1.388581 -3.525050 0.602580 2.587766 -1.641445 -0.934878 -0.081238 -0.922586 0.917089 2.668096 -2.089418 0.081552
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_ch_rf/input_ch_sel 1.440947 -2.093611 0.614565 -0.594546 6.107780 1.840765 -0.535354 -2.841807 3.997656 0.490054 -2.285770 0.892787 2.952024 0.298626 -2.876086 -2.208385 3.655468 -3.729705 0.600215 1.814970
wb_dma_ch_sel/always_45/case_1/stmt_2 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_wb_if/wire_wb_addr_o 0.636658 -1.832426 -1.367247 2.354187 -0.494954 1.595204 1.199483 1.402111 -2.013871 1.075684 2.010502 -3.856973 0.487549 -3.361184 -0.107728 1.890342 -0.789245 0.359764 1.061931 -0.907884
wb_dma_ch_rf/wire_ch_txsz_we 1.102873 -1.727016 0.928071 0.695513 3.844654 0.610402 0.219190 0.624340 -1.305623 -1.425864 2.344822 3.236537 -2.266132 0.299060 -1.545851 -0.120546 0.887274 4.131426 -1.322975 1.228005
wb_dma_de/assign_70_de_adr1/expr_1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_ch_sel/assign_116_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.245844 -2.417253 3.715781 3.202946 0.453165 0.519092 0.175887 -0.178360 1.105173 3.761168 0.484348 1.939829 -2.811925 2.370258 0.937087 -1.534989 -1.765373 -1.153953 1.119335 2.106513
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_wb_mast/wire_wb_addr_o 0.636658 -1.832426 -1.367247 2.354187 -0.494954 1.595204 1.199483 1.402111 -2.013871 1.075684 2.010502 -3.856973 0.487549 -3.361184 -0.107728 1.890342 -0.789245 0.359764 1.061931 -0.907884
wb_dma_ch_rf/reg_ch_csr_r2 -0.717526 0.363447 -2.252758 1.359190 -2.076379 3.486368 -2.690927 -1.893393 -1.289018 -3.110910 -0.781233 -0.631943 -2.438936 -4.249427 0.692477 0.618483 0.076144 0.771017 -0.836668 -0.448360
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_ch_sel/assign_11_pri3 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_de -0.358885 0.443656 2.449814 -0.113592 -0.417940 1.440194 -1.936755 1.871127 -0.111047 -1.316763 -4.397407 4.343637 1.153902 -3.037431 -1.263984 -1.621743 0.753864 1.551584 -1.274180 0.279785
wb_dma_wb_slv/wire_wb_data_o 0.247495 1.462632 -0.201348 1.916493 -0.954548 0.995260 -0.241932 -1.975232 1.289030 0.100467 2.761346 -4.950623 0.390159 -2.433775 1.132390 4.188944 1.898243 -0.547030 3.875443 -2.573760
wb_dma_inc30r/always_1/stmt_1 3.529159 3.207535 -1.218230 3.902436 2.682217 2.374082 -0.103618 2.181652 -2.243262 0.982677 4.613877 -2.413620 1.098958 1.344619 1.075020 1.934015 -0.439690 2.204388 1.924156 -0.784898
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/assign_127_req_p0 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_94_valid 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_pri_enc/wire_pri12_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/always_20/if_1/block_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.224780 -1.989657 -0.881508 0.958253 -1.422231 4.345993 -2.565754 -2.063886 -0.578158 -2.782922 -0.458980 2.208894 -2.971951 -2.087451 0.852614 -1.159251 -0.892097 0.285967 -0.708234 1.068908
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_wb_if/input_slv_din 0.247495 1.462632 -0.201348 1.916493 -0.954548 0.995260 -0.241932 -1.975232 1.289030 0.100467 2.761346 -4.950623 0.390159 -2.433775 1.132390 4.188944 1.898243 -0.547030 3.875443 -2.573760
wb_dma_ch_sel/assign_94_valid/expr_1 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.153866 0.027144 2.015687 -0.261222 1.105375 2.825997 2.200392 -2.289515 -1.108635 0.077495 -0.334284 0.360158 -2.365450 -0.814720 -1.023718 2.098352 -1.429933 -0.345146 0.370278 4.980946
wb_dma_de/always_21 2.043093 -5.482985 -0.365933 -0.091744 1.133180 0.857600 -0.379558 0.745461 -0.968088 1.799498 0.483218 0.195948 -1.664500 -0.760958 0.127772 -2.649225 -3.684657 -1.819533 2.780560 2.057331
wb_dma_de/always_22 -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_de/always_23 -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_ch_pri_enc/wire_pri1_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/assign_78_mast0_go -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/wire_dma_done 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_rf/input_wb_rf_adr 3.021263 4.514362 3.461306 -0.429033 -2.431643 2.285676 2.125090 -4.233784 -2.229934 1.351458 -0.752489 0.909356 2.122653 -0.011197 1.750414 1.931601 0.555155 -2.126280 2.370668 5.939983
wb_dma_wb_if 2.195287 -1.117752 0.855365 0.203054 -4.836022 -0.821732 -0.026730 -0.068550 -0.819961 -0.102349 -0.527727 1.992193 1.902634 -1.488989 2.083622 -2.650162 0.939173 -1.161800 1.221797 -0.530072
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma_ch_pri_enc/wire_pri25_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_mast/reg_mast_cyc -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/input_wb_rf_we 3.223266 -0.065305 0.433281 1.695988 -2.984575 1.396821 -1.557202 3.868707 -3.857725 -0.862212 -1.328575 1.844759 2.134984 -2.492194 2.941519 -2.354956 1.108417 0.804730 -0.255206 -0.473473
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_rf/always_20 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_de/always_6/if_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_wb_slv/always_4/stmt_1 1.854824 -1.925544 5.868657 -1.469838 -2.895739 1.805358 3.691957 -1.067265 -1.296445 4.618587 -0.471303 0.202144 0.475843 -2.199421 0.110073 1.488308 -1.909961 -1.414285 4.505993 3.874599
wb_dma_de/assign_3_ptr_valid 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_wb_mast/input_pt_sel 4.064252 0.177634 -1.361263 -0.947128 -1.858978 2.225075 0.604061 -0.460073 -2.789219 -5.034830 1.025515 -3.958971 -0.068083 -1.372737 -0.882819 -1.248092 -3.176921 -0.825395 3.338706 1.371811
wb_dma_ch_pri_enc/wire_pri15_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_slv/input_wb_we_i -1.293189 0.551617 1.942613 -0.266406 -3.792904 1.933982 1.430574 -0.035969 -0.832416 -1.151222 -3.565431 -5.221227 -2.265521 -1.696136 -0.922468 1.352862 -5.671223 -2.642617 0.489110 3.083876
wb_dma_de/reg_tsz_cnt_is_0_r -0.579376 -1.021063 -1.671252 -0.012281 4.342019 1.330206 -0.185858 0.782508 -1.218069 -2.689431 0.310342 -0.261278 -2.224656 -2.585875 -3.171679 0.782643 -0.342658 2.650859 -1.235652 1.156212
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.217259 5.006814 -0.219063 -1.550679 1.148468 2.626519 -1.859353 1.522810 -0.340481 -6.835807 -0.582662 1.730223 -1.408410 1.417329 1.164110 2.685905 -1.071453 3.027354 -0.209532 2.424465
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/wire_mast1_drdy -0.275326 1.732869 -0.631474 -0.228044 -2.737920 1.195167 -1.546510 -1.677427 -0.531534 -1.436927 -0.895959 -0.691205 -1.714674 -0.744922 1.366913 0.186193 -1.050172 -0.504895 0.394196 0.252285
wb_dma_ch_rf/wire_ch_csr_we 1.613297 -0.884719 0.498482 -0.688107 -1.804069 2.560107 -2.417858 3.764670 -3.071714 -0.215918 -3.233664 1.947330 2.676104 -5.109791 1.686390 -1.510357 0.884329 0.519003 0.831240 -1.083325
wb_dma_ch_pri_enc/inst_u9 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_8_ch_csr -0.886389 1.330045 1.653680 -0.614530 0.438579 1.762062 -2.611282 2.852670 -0.712659 0.104877 -4.424359 1.878334 2.034132 -3.866279 -0.783231 -0.099465 1.065737 1.509951 -0.598497 -1.332080
wb_dma_ch_rf/wire_this_ptr_set -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_pri_enc/inst_u5 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u4 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u7 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u6 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u0 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u3 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u2 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/wire_de_start 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.746579 -0.804264 -2.080877 -0.565559 0.268109 3.934021 -0.697979 0.638374 -3.942844 -1.774148 -0.606940 -1.246261 -1.109570 -5.723170 -1.013319 1.934528 -0.115232 2.487875 -1.453046 0.444566
wb_dma_rf/wire_ch_stop 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_rf/input_de_adr0 -3.944603 0.726927 0.475050 1.245543 1.467835 0.607077 -2.946766 1.478733 4.793752 2.253556 -2.425329 0.337853 -1.072430 0.836371 1.722572 2.604819 -0.865349 -1.847310 0.885436 -1.463409
wb_dma_ch_rf/input_de_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_wb_if/input_wbs_data_i 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_de/reg_tsz_dec -0.322130 0.606619 -1.646212 0.428094 4.651986 0.336365 0.383029 0.536832 -1.742318 -2.400603 0.356158 -1.745040 -2.571217 -2.925788 -3.507352 1.507460 -0.383456 2.632652 -0.660153 1.770390
wb_dma_ch_sel/input_ch0_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_sel/input_ch0_am1 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma_ch_sel/assign_162_req_p1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.834496 -3.485225 -2.369019 0.078443 3.442668 0.805229 -0.267946 0.126092 -0.382075 -2.721322 2.642236 -0.473141 -2.364430 -0.116111 -1.989163 -0.959997 -1.163850 1.546407 -0.120118 0.338563
wb_dma_rf/wire_ch5_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_rf/wire_ch_am1_we 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_inc30r/wire_out 1.460860 0.078535 -2.519685 2.928996 -0.061041 2.810324 -2.309586 3.504119 -0.244682 -1.348265 1.552045 -3.934030 2.706992 0.920054 2.341768 1.086164 -1.253219 -0.173982 0.995059 -2.777318
wb_dma_ch_pri_enc/reg_pri_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/input_wb0_we_i -1.293189 0.551617 1.942613 -0.266406 -3.792904 1.933982 1.430574 -0.035969 -0.832416 -1.151222 -3.565431 -5.221227 -2.265521 -1.696136 -0.922468 1.352862 -5.671223 -2.642617 0.489110 3.083876
wb_dma_de/always_2/if_1/if_1/stmt_1 0.822759 0.900506 -1.130270 3.738718 0.615590 2.019043 -3.029911 3.039973 1.783544 -0.278894 0.152636 -3.897606 1.255808 2.596942 1.968780 0.451244 -2.541873 -1.508544 1.540452 -1.803669
wb_dma_ch_rf/wire_ch_txsz_dewe 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
wb_dma_de/always_22/if_1/stmt_2 -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.453077 0.579693 0.085994 0.461493 -0.578269 3.512882 0.977719 -2.134940 -1.594201 -0.191103 -0.289155 -1.236385 -2.338339 -4.424708 -0.191724 3.322544 -0.999439 -0.270080 1.508349 3.038133
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma/wire_de_ack 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_wb_mast/always_1/if_1 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_wb_if/wire_wb_cyc_o -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/assign_143_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_wb_mast/wire_mast_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma/wire_slv0_dout 1.916527 -1.436572 6.213125 -0.906756 -0.924968 2.016013 3.925710 -1.356827 -2.202481 4.426699 0.541499 0.674469 0.932661 -0.668664 -0.124562 2.630676 -1.069573 0.695800 2.739814 4.296340
wb_dma_ch_sel/reg_am1 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma_ch_sel/input_next_ch 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma_de/always_9 -0.322130 0.606619 -1.646212 0.428094 4.651986 0.336365 0.383029 0.536832 -1.742318 -2.400603 0.356158 -1.745040 -2.571217 -2.925788 -3.507352 1.507460 -0.383456 2.632652 -0.660153 1.770390
wb_dma_de/always_8 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_wb_mast/always_1/if_1/cond 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_rf/always_1/case_1/stmt_12 -1.005314 0.208741 -0.355499 -0.434062 1.746623 0.329259 1.389141 -2.422433 1.955700 1.161377 3.043710 -1.445256 -1.313755 1.918370 -0.314141 3.132969 -1.201233 -0.418370 1.964974 0.710092
wb_dma_rf/always_1/case_1/stmt_13 0.550344 1.039361 -1.892684 3.170554 -0.363851 0.028343 0.253227 -1.275506 1.626328 -0.256493 1.980608 -2.079350 -0.457066 2.662772 1.741809 0.243212 -0.020978 -2.486998 0.149919 0.234608
wb_dma_de/always_3 2.513638 -0.079937 -1.062790 5.066317 0.058609 0.747779 0.838597 1.960324 -2.316081 -1.099190 3.134375 -3.418317 0.530911 -1.374137 -0.532819 0.150375 0.089007 1.929148 -0.385932 -1.228333
wb_dma_de/always_2 -0.434923 1.907897 0.707457 4.038259 0.906528 2.270298 -2.536599 2.831357 2.947701 2.206789 -1.578949 -0.738051 1.332762 1.818342 2.368705 1.288639 -1.728023 -2.207066 1.589308 -0.455688
wb_dma_de/always_5 -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_de/always_4 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_de/always_7 -0.579376 -1.021063 -1.671252 -0.012281 4.342019 1.330206 -0.185858 0.782508 -1.218069 -2.689431 0.310342 -0.261278 -2.224656 -2.585875 -3.171679 0.782643 -0.342658 2.650859 -1.235652 1.156212
wb_dma_de/always_6 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_sel/input_ch3_txsz 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_11/if_1 -0.717526 0.363447 -2.252758 1.359190 -2.076379 3.486368 -2.690927 -1.893393 -1.289018 -3.110910 -0.781233 -0.631943 -2.438936 -4.249427 0.692477 0.618483 0.076144 0.771017 -0.836668 -0.448360
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/always_45/case_1/cond 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/assign_68_de_txsz 0.245722 -0.063784 0.223499 1.257037 5.599538 -0.260526 0.509016 1.167561 -1.437926 -1.515547 0.764111 -0.077945 -3.745000 -0.845410 -3.458852 0.405012 -0.249447 3.389747 -1.346197 2.215748
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_rf/always_20/if_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma/input_wb0s_data_i 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_de/reg_dma_done_d 0.130217 -2.084338 1.076309 -1.344806 0.910584 1.080296 -1.097377 -1.031852 0.000172 -1.146525 -2.067529 3.592271 -2.552411 0.150068 -1.271137 -3.101500 -1.153065 -0.082706 -1.124895 2.353333
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_wb_slv/assign_1_rf_sel -3.014884 -2.459685 -0.190848 2.330338 -1.948135 0.233588 2.174196 -4.260288 1.185753 2.991059 -1.496049 -0.510133 -0.321199 -6.094515 -2.309861 1.077129 2.037914 -2.091260 -1.366777 -0.808527
wb_dma_ch_rf/assign_23_ch_csr_dewe 0.893757 -4.728234 -1.976497 -4.303484 2.384444 3.581919 0.831749 2.256352 -0.278300 -3.633633 0.111453 1.048429 0.492895 -1.465779 -2.039590 -0.990279 -2.735723 -0.514647 1.554549 2.060263
wb_dma_de/always_4/if_1/if_1/cond -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_sel/assign_376_gnt_p1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/wire_wr_ack 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.834496 -3.485225 -2.369019 0.078443 3.442668 0.805229 -0.267946 0.126092 -0.382075 -2.721322 2.642236 -0.473141 -2.364430 -0.116111 -1.989163 -0.959997 -1.163850 1.546407 -0.120118 0.338563
wb_dma_ch_arb/always_1 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_arb/always_2 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma/wire_ch0_txsz 0.782414 -1.734810 1.014361 0.246299 4.134388 0.473386 0.819261 0.644112 -1.319422 -1.186905 1.019501 1.664576 -3.380625 -0.004070 -2.695377 -0.558186 -0.980787 2.714086 -0.897915 2.766980
wb_dma_de/always_19 1.705171 0.127098 -2.419391 4.806915 0.688890 0.105792 -1.986235 1.476321 1.747934 -1.088085 -2.244941 -4.025423 1.728477 -3.337782 -1.788531 -2.824538 -1.617704 -3.479361 2.726951 -0.942453
wb_dma_de/always_18 -0.070396 -4.234043 2.176062 2.123432 0.245954 -0.357262 2.062049 2.336468 -0.003958 2.158369 2.844589 -3.300383 -2.164343 -1.036208 -1.417947 1.401700 -1.547145 1.910836 1.266409 -1.656111
wb_dma_de/always_15 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_de/always_14 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/always_11 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/always_13 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma_de/always_12 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -1.217162 1.687133 1.522516 0.437018 0.163598 2.826148 0.602561 -3.897131 0.527095 1.540819 -4.101009 -0.867783 -1.362748 -0.110812 0.500753 1.278174 -0.365600 -3.894547 -0.958847 4.798080
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_pri_enc/wire_pri13_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/reg_read_r 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.435805 -3.589013 -1.302360 -0.635519 -0.652958 2.852942 -1.821058 -1.130967 -1.590173 -3.127541 0.356569 2.082333 -3.028025 -1.401026 0.072868 -2.780937 -1.812829 0.584097 -0.177322 1.404121
wb_dma/assign_9_slv0_pt_in -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_rf/always_17/if_1/block_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.376773 -1.514475 3.089498 1.365716 -2.294649 -0.556328 -4.111690 1.521337 1.972001 1.095794 -0.783389 2.488092 1.026251 -0.678090 0.154121 -3.322557 -0.824456 1.155341 2.761595 -4.280332
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_pri_enc/wire_pri2_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/always_11/stmt_1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_rf/wire_ch_adr1_we 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel_checker/input_ch_sel 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_ch_sel/input_ch1_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma/wire_slv0_pt_in -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_rf/always_2/if_1/if_1/cond -2.026185 -0.405677 0.344171 -0.866651 -0.806174 3.048875 0.791112 -2.026893 1.889061 0.057461 -3.211494 3.633939 0.028042 0.216767 0.519980 -0.319699 0.427255 -3.175910 -2.087463 3.061231
wb_dma_pri_enc_sub/reg_pri_out_d 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/always_4/case_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/wire_pri29_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_de/wire_read_hold -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_rf/wire_sw_pointer 0.977740 -0.059631 -0.212847 2.648258 -1.153835 0.030652 -0.472732 0.335393 -1.728526 -0.095939 -3.062253 1.604999 -2.575611 0.475576 0.475962 -4.790662 -1.014778 -2.252534 -3.429214 3.265193
wb_dma/wire_slv0_din -2.145462 4.148890 -1.512032 0.693298 1.561931 -0.263822 0.420448 -0.181633 2.499309 0.740445 2.024622 1.094383 -1.040533 -2.549406 0.210262 4.254528 0.725054 0.729516 2.998647 -1.075097
wb_dma_ch_rf/input_dma_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_158_req_p1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_17_ch_am1_we 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_slv/always_5/stmt_1 -0.454240 -0.638409 2.053453 2.862703 -1.279690 2.293143 1.796931 -0.994151 -1.191021 3.147576 -0.873785 -1.614307 -1.774300 -4.434477 -0.306827 2.366266 -1.013009 -1.123900 1.216994 2.381089
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/input_dma_rest 0.795228 -1.348115 0.015194 0.618740 2.057669 1.425320 -0.356532 -0.513120 4.340512 -1.041303 1.557436 -1.188765 0.796675 3.419974 -1.238853 -1.006046 -0.678718 -1.921151 1.601327 -1.022024
wb_dma_ch_sel/input_de_ack 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/reg_valid_sel 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.409156 -0.774240 -1.356535 -0.003107 0.665884 2.020640 -2.015118 -0.962804 -1.388581 -3.525050 0.602580 2.587766 -1.641445 -0.934878 -0.081238 -0.922586 0.917089 2.668096 -2.089418 0.081552
wb_dma_wb_mast/always_4/stmt_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/assign_375_gnt_p0 2.249809 -4.381151 -2.255602 1.704571 -0.037335 3.350291 -1.250876 3.692146 -1.588233 -0.661801 0.383916 2.385105 3.828132 -2.248909 1.040755 -2.726154 0.293006 -0.023908 -0.570508 -1.389667
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma/inst_u2 -0.358885 0.443656 2.449814 -0.113592 -0.417940 1.440194 -1.936755 1.871127 -0.111047 -1.316763 -4.397407 4.343637 1.153902 -3.037431 -1.263984 -1.621743 0.753864 1.551584 -1.274180 0.279785
wb_dma/inst_u1 -1.078237 1.056541 1.790480 -0.838954 1.558892 1.427996 -2.460236 2.091356 0.108269 -0.495387 -4.088533 3.477464 0.936614 -1.513259 -1.504177 -1.051459 0.475193 1.806910 -1.787412 -0.140894
wb_dma/inst_u0 0.110633 2.756992 2.337338 0.203576 -0.177025 1.127039 -1.064633 2.460643 -1.484397 1.126413 -3.397128 2.180869 1.152830 -1.382749 0.461999 0.005171 0.431532 1.004007 -0.829338 1.080412
wb_dma/inst_u4 0.183007 -2.845471 -3.320344 -3.613635 -2.577352 0.512878 -1.806274 -0.686932 -4.163414 -0.044496 -1.369471 -1.496617 -1.847194 -4.388062 0.263913 -2.331179 -3.126876 -0.277585 0.204555 0.834590
wb_dma_ch_rf/assign_2_ch_adr1 1.835215 -1.957514 0.739810 3.620264 -2.290869 1.032195 2.987394 -0.667779 -2.309558 0.229489 4.445041 0.034411 -0.655477 -0.167534 1.740768 1.382768 1.912736 1.821497 -1.270219 0.529459
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/always_40/case_1/stmt_1 1.405132 -3.790187 -1.022966 1.992955 0.203460 3.333851 -1.052095 -0.327338 0.711243 -2.320038 3.254338 2.668313 -0.192555 1.104131 1.237353 -0.939581 0.549558 1.207694 -0.674441 -0.972963
wb_dma_ch_sel/always_40/case_1/stmt_2 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_sel/always_40/case_1/stmt_3 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_pri_enc_sub 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/reg_ch_am1_r 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_de/assign_72_dma_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/reg_ptr_adr_low 0.198750 -4.029444 2.130394 0.501338 0.555880 -0.358984 0.788960 2.025411 1.815318 1.111199 2.484550 -2.656472 -2.065149 0.564858 -0.925145 0.833368 -2.215582 1.064213 2.995835 -1.878369
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_de/reg_state -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_ch_rf/always_26/if_1 0.977740 -0.059631 -0.212847 2.648258 -1.153835 0.030652 -0.472732 0.335393 -1.728526 -0.095939 -3.062253 1.604999 -2.575611 0.475576 0.475962 -4.790662 -1.014778 -2.252534 -3.429214 3.265193
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.643771 2.620176 -1.232515 -1.835240 1.202817 1.077652 -2.524945 2.202310 2.355096 -6.861465 -1.246260 2.974323 -0.530046 1.214616 0.887298 1.034644 -1.059958 1.420073 0.653593 0.925067
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_sel/assign_113_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_inc30r/always_1 3.529159 3.207535 -1.218230 3.902436 2.682217 2.374082 -0.103618 2.181652 -2.243262 0.982677 4.613877 -2.413620 1.098958 1.344619 1.075020 1.934015 -0.439690 2.204388 1.924156 -0.784898
wb_dma_de/always_23/block_1/case_1/cond -0.043872 1.815813 2.866532 -0.481997 0.352741 1.073349 -1.541887 1.414986 -0.770157 -3.855819 -4.687608 4.131569 -0.324510 -3.627986 -3.046365 -1.827281 0.906697 3.037836 -1.928791 1.388626
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.746579 -0.804264 -2.080877 -0.565559 0.268109 3.934021 -0.697979 0.638374 -3.942844 -1.774148 -0.606940 -1.246261 -1.109570 -5.723170 -1.013319 1.934528 -0.115232 2.487875 -1.453046 0.444566
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.709461 -0.331852 -2.584322 1.372021 5.023594 -0.234370 -1.128409 1.609372 0.368211 -3.025086 0.668458 -1.909514 -1.996688 -1.064384 -3.205226 0.269157 -0.383383 2.218211 -1.012227 -0.525203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.759362 -4.693550 -0.437638 1.246940 -2.155176 3.536287 -0.480070 1.407362 -2.645296 1.384099 0.768958 1.748389 0.780706 -4.047669 1.690199 -0.452986 0.595832 0.957838 -0.552229 -1.221462
wb_dma_ch_sel/assign_148_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma/wire_ndr -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.214261 -4.340189 -1.489394 1.848481 -0.691507 3.295093 -2.385171 0.511912 0.531731 -0.360764 2.737134 2.522649 0.499958 1.006930 3.113232 -1.050142 0.243123 0.346623 0.049516 -2.016843
wb_dma_rf/input_dma_done_all 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_de/assign_66_dma_done 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma/wire_ch4_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/input_ch3_csr 0.254681 -0.376862 1.338043 -2.780514 2.152312 2.219325 -1.068328 3.916782 -2.698721 0.762331 -3.870177 0.058765 -1.930879 0.023479 -0.651902 -1.382503 -4.376026 0.061469 -0.225021 3.313943
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_de/wire_adr1_cnt_next 2.769004 1.168504 -2.711553 3.412719 0.909938 1.782387 -0.352323 2.050357 -1.986950 -3.119917 2.869570 -3.753525 0.913060 -0.450239 -0.085579 0.328541 -0.595086 1.466834 0.476603 -1.025070
wb_dma/wire_de_adr0 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/reg_adr0_cnt -0.434923 1.907897 0.707457 4.038259 0.906528 2.270298 -2.536599 2.831357 2.947701 2.206789 -1.578949 -0.738051 1.332762 1.818342 2.368705 1.288639 -1.728023 -2.207066 1.589308 -0.455688
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/wire_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma/wire_am1 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_rf/always_22/if_1/if_1 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_de/assign_69_de_adr0 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_de/wire_mast0_go -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_wb_slv/input_slv_din 0.247495 1.462632 -0.201348 1.916493 -0.954548 0.995260 -0.241932 -1.975232 1.289030 0.100467 2.761346 -4.950623 0.390159 -2.433775 1.132390 4.188944 1.898243 -0.547030 3.875443 -2.573760
wb_dma_de/always_3/if_1/if_1 2.513638 -0.079937 -1.062790 5.066317 0.058609 0.747779 0.838597 1.960324 -2.316081 -1.099190 3.134375 -3.418317 0.530911 -1.374137 -0.532819 0.150375 0.089007 1.929148 -0.385932 -1.228333
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/always_47/case_1 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma_ch_sel/assign_152_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_de/reg_de_adr0_we -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_sel/assign_114_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_rf/assign_4_ch_am1 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_de/wire_dma_done_all 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_wb_slv/input_wb_data_i 1.854824 -1.925544 5.868657 -1.469838 -2.895739 1.805358 3.691957 -1.067265 -1.296445 4.618587 -0.471303 0.202144 0.475843 -2.199421 0.110073 1.488308 -1.909961 -1.414285 4.505993 3.874599
wb_dma_de/input_nd -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/assign_126_ch_sel -0.159525 0.778163 0.448572 0.773367 0.516994 3.020465 -3.498051 0.579162 -0.280495 0.204965 -4.196181 5.107985 2.749118 -2.104448 1.188105 -1.640341 2.948936 0.126977 -2.462466 -0.288971
wb_dma/wire_mast1_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/wire_ptr_valid 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma/wire_ch_sel 1.440947 -2.093611 0.614565 -0.594546 6.107780 1.840765 -0.535354 -2.841807 3.997656 0.490054 -2.285770 0.892787 2.952024 0.298626 -2.876086 -2.208385 3.655468 -3.729705 0.600215 1.814970
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.214261 -4.340189 -1.489394 1.848481 -0.691507 3.295093 -2.385171 0.511912 0.531731 -0.360764 2.737134 2.522649 0.499958 1.006930 3.113232 -1.050142 0.243123 0.346623 0.049516 -2.016843
wb_dma_de/always_12/stmt_1/expr_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma/wire_dma_req 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_sel/assign_136_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_rf/assign_5_sw_pointer 0.977740 -0.059631 -0.212847 2.648258 -1.153835 0.030652 -0.472732 0.335393 -1.728526 -0.095939 -3.062253 1.604999 -2.575611 0.475576 0.475962 -4.790662 -1.014778 -2.252534 -3.429214 3.265193
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_rf/always_25/if_1/if_1/cond 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_ch_sel/assign_97_valid/expr_1 -1.167961 0.701311 4.495131 2.458589 0.464409 3.413068 -0.260211 5.214544 -1.611274 3.099942 -3.938587 0.066733 -2.406594 -2.182188 0.256268 1.804111 -2.506780 1.360432 -0.829021 2.031368
wb_dma_de/always_9/stmt_1 -0.322130 0.606619 -1.646212 0.428094 4.651986 0.336365 0.383029 0.536832 -1.742318 -2.400603 0.356158 -1.745040 -2.571217 -2.925788 -3.507352 1.507460 -0.383456 2.632652 -0.660153 1.770390
wb_dma_de/input_pause_req -2.514765 0.958756 1.884654 0.080467 -0.522534 1.513351 -1.150521 -3.708065 4.137429 -0.771995 -3.441572 3.352489 -0.062878 -0.646213 -1.781275 -0.610235 1.628991 -1.780844 -1.200096 0.458745
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_de/wire_dma_busy -1.900471 0.352829 0.260435 2.005467 3.660507 1.348088 -1.302621 -3.952394 4.343659 -0.598845 -0.794649 2.330907 0.383720 0.554917 -0.600467 1.469850 5.589584 -0.877823 -2.167874 -0.235806
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_pri_enc/always_2/if_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/always_6/if_1/stmt_1 0.513502 -0.091959 0.066221 1.032706 5.671036 -0.068323 0.764044 0.851863 -1.429685 -2.080523 2.447338 1.480289 -2.306168 -0.440039 -2.747075 1.281663 1.950907 4.837639 -1.870817 1.040222
wb_dma_ch_rf/input_de_txsz_we 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_wb_if/input_wb_addr_i 2.573443 4.811781 2.275705 -1.066297 -5.309067 0.648898 2.373772 -5.226522 -2.022695 1.372581 -1.938562 0.471418 0.261528 -2.117282 1.707461 0.135141 -0.404245 -4.488998 3.450269 3.927901
wb_dma_ch_sel/always_7/stmt_1 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.376773 -1.514475 3.089498 1.365716 -2.294649 -0.556328 -4.111690 1.521337 1.972001 1.095794 -0.783389 2.488092 1.026251 -0.678090 0.154121 -3.322557 -0.824456 1.155341 2.761595 -4.280332
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 0.965215 -2.699869 -2.101464 -4.727082 -0.529203 2.889961 -0.511825 -0.063217 -0.903033 -4.477936 -0.747804 0.960287 -0.743809 -0.498191 -0.452042 -1.987199 -2.966538 -1.072284 1.054273 2.076488
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_rf/always_4/if_1/block_1 -1.005314 0.208741 -0.355499 -0.434062 1.746623 0.329259 1.389141 -2.422433 1.955700 1.161377 3.043710 -1.445256 -1.313755 1.918370 -0.314141 3.132969 -1.201233 -0.418370 1.964974 0.710092
wb_dma_de/reg_dma_abort_r 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/input_ch2_txsz 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/input_ch5_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_sel/assign_150_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_sel/assign_155_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/always_43/case_1/stmt_4 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_sel/always_43/case_1/stmt_3 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_sel/always_43/case_1/stmt_2 2.418913 -0.690375 -0.264150 -1.022938 -0.317875 -0.236860 0.188152 -3.129536 -0.256926 -2.008651 1.739334 -1.325855 -2.783323 2.365174 -0.177570 -1.820201 -2.763062 -1.326017 2.281985 2.531468
wb_dma_ch_sel/always_43/case_1/stmt_1 0.782414 -1.734810 1.014361 0.246299 4.134388 0.473386 0.819261 0.644112 -1.319422 -1.186905 1.019501 1.664576 -3.380625 -0.004070 -2.695377 -0.558186 -0.980787 2.714086 -0.897915 2.766980
wb_dma_de/always_19/stmt_1/expr_1 1.705171 0.127098 -2.419391 4.806915 0.688890 0.105792 -1.986235 1.476321 1.747934 -1.088085 -2.244941 -4.025423 1.728477 -3.337782 -1.788531 -2.824538 -1.617704 -3.479361 2.726951 -0.942453
wb_dma_ch_rf/wire_ch_err_we 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.588188 1.445852 -0.397134 2.547082 -0.039069 1.483597 -0.422393 -3.259374 3.769671 -0.762256 0.129539 -1.327848 1.188065 -0.235918 0.018660 2.368954 3.146410 -1.644049 -0.308364 -1.567961
wb_dma_rf/wire_ch1_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -3.250461 -1.081441 4.361542 -2.919070 -3.594092 5.675501 2.564422 3.049876 1.640548 -3.654153 -1.957949 1.944866 -0.280361 1.128890 0.076715 3.211552 -1.761922 1.739418 -3.031195 0.270385
assert_wb_dma_wb_if/input_pt_sel_i 0.202604 -0.968737 -2.779875 -0.273353 0.112432 0.280673 -0.717806 -1.146704 0.572763 -0.344011 3.318812 -2.884099 -0.593330 1.829962 1.623470 1.239647 -1.075377 -0.445821 1.352603 -0.750900
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.341762 -0.597926 -3.182920 0.149552 0.874297 3.865941 -2.236448 1.168027 -0.711569 0.191524 -2.369942 -1.715982 1.280508 -5.443007 0.249851 1.005118 -1.225417 -1.990185 2.409186 0.043757
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_rf/input_paused -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma/wire_mast0_adr -0.070396 -4.234043 2.176062 2.123432 0.245954 -0.357262 2.062049 2.336468 -0.003958 2.158369 2.844589 -3.300383 -2.164343 -1.036208 -1.417947 1.401700 -1.547145 1.910836 1.266409 -1.656111
wb_dma_ch_pri_enc/inst_u8 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.172893 1.694878 -0.000550 0.927067 2.033938 1.344106 0.942291 -1.493088 -0.465805 -0.111933 -0.099751 -1.368230 -1.898109 -1.758595 -1.373655 2.959486 0.090305 0.584708 -0.407019 2.106541
wb_dma_ch_arb/always_2/block_1 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_ch_sel/always_40/case_1/cond 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_ch_rf/assign_22_ch_err_we 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_rf/wire_pointer 0.136250 -1.725738 1.230044 -2.324794 0.997541 3.424578 1.988374 -1.804651 2.665325 -0.557335 4.192410 5.087512 1.674855 3.401242 -0.069395 1.665364 0.281875 1.225729 0.801633 0.408450
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/wire_pri19_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_5_pri1 -0.704848 -0.046663 -2.308642 0.945757 0.047031 1.709287 -2.268557 -3.306007 1.008860 -3.619047 0.965735 -0.018216 -2.878246 -0.049328 -0.059745 -0.228243 0.335470 0.503051 -1.228536 -0.469035
wb_dma_rf/inst_u26 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u27 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/always_23/block_1/case_1/block_10 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_de/always_23/block_1/case_1/block_11 2.043093 -5.482985 -0.365933 -0.091744 1.133180 0.857600 -0.379558 0.745461 -0.968088 1.799498 0.483218 0.195948 -1.664500 -0.760958 0.127772 -2.649225 -3.684657 -1.819533 2.780560 2.057331
wb_dma_rf/inst_u22 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u23 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u20 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/assign_86_de_ack 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_rf/inst_u28 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/inst_u29 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/always_1/stmt_1 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.432994 -0.019016 -1.255684 0.305542 4.653042 -0.216456 0.948117 -0.582307 -0.242198 -2.887747 2.075875 -1.388259 -2.178204 0.307794 -3.091620 0.935680 -0.376319 2.020911 -0.358057 1.788312
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_rf/inst_check_wb_dma_rf 1.579125 0.180545 -0.806463 3.159749 -1.770426 0.274756 1.680376 -0.726802 -0.297632 0.470027 2.379979 -2.148738 -0.984124 2.408056 2.692688 0.406734 -0.411473 -2.251000 0.283428 1.773829
wb_dma_rf/reg_wb_rf_dout -0.989237 5.271185 -1.608500 1.883275 0.333635 -0.980041 1.647935 0.012001 1.729027 -0.491027 3.014667 1.344164 -1.637173 -0.185976 1.285838 3.802114 0.218371 0.492692 2.016203 0.463349
wb_dma/input_dma_req_i 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_de/input_am1 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma_de/input_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_sel/reg_next_start 0.315058 3.077898 2.498992 2.406564 1.524132 -0.362767 -2.857133 -0.474489 0.222220 -0.876007 -2.090755 2.054796 -3.812114 0.538081 -1.336388 -1.564748 -1.494376 1.914539 -0.345486 1.869871
wb_dma_ch_sel/input_ch4_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma/wire_mast0_dout 0.911360 -5.224349 -0.959107 -2.156948 0.639119 1.299170 2.468199 0.719026 1.329117 -0.556020 -0.470886 1.076332 1.750939 -0.121698 -1.012837 -1.919587 -2.878774 -4.191974 2.369195 2.930369
wb_dma_ch_sel/assign_107_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma/wire_next_ch 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma_rf/wire_ch2_txsz 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_ch_rf/wire_ch_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_rf/wire_ch_am1 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma/wire_ch6_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/input_csr 1.620071 0.561279 0.156658 -4.354770 -1.400844 4.506599 -0.172469 1.516412 0.055917 -4.132888 -2.514012 0.568359 1.489246 -1.453879 0.152934 0.195762 -4.009821 -2.285958 4.010873 3.275685
wb_dma_de/reg_read 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma/input_wb1_cyc_i 0.202604 -0.968737 -2.779875 -0.273353 0.112432 0.280673 -0.717806 -1.146704 0.572763 -0.344011 3.318812 -2.884099 -0.593330 1.829962 1.623470 1.239647 -1.075377 -0.445821 1.352603 -0.750900
wb_dma_ch_rf/wire_ch_adr0_we -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_sel/assign_140_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_rf/wire_ch3_txsz 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_rf/input_wb_rf_din 1.916527 -1.436572 6.213125 -0.906756 -0.924968 2.016013 3.925710 -1.356827 -2.202481 4.426699 0.541499 0.674469 0.932661 -0.668664 -0.124562 2.630676 -1.069573 0.695800 2.739814 4.296340
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_pri_enc_sub/reg_pri_out_d1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/always_19/if_1/block_1 -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_ch_rf/always_2 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_ch_rf/always_1 -2.101511 0.162257 1.634590 3.321361 4.256455 0.936030 0.228549 0.147075 2.493863 3.693363 -1.865366 -0.491619 -1.334416 0.799439 -1.315339 1.612702 -0.782309 -1.693039 -0.687131 2.074383
wb_dma_ch_sel/always_9/stmt_1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_rf/always_6 1.814081 -1.485164 2.859270 -0.157946 -2.372298 0.197736 -3.104107 1.487754 2.129566 -1.236741 -0.988730 1.736781 2.065617 -1.234671 -1.319067 -3.073484 -1.810341 0.882825 3.565279 -3.303479
wb_dma_ch_rf/always_4 -1.005314 0.208741 -0.355499 -0.434062 1.746623 0.329259 1.389141 -2.422433 1.955700 1.161377 3.043710 -1.445256 -1.313755 1.918370 -0.314141 3.132969 -1.201233 -0.418370 1.964974 0.710092
wb_dma_ch_rf/always_9 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_rf/always_8 -2.337964 2.383771 -1.003603 2.306191 2.857901 1.496065 -0.462605 -2.690745 2.817306 -1.317088 -0.798676 -1.153436 0.724806 -0.403688 -1.023548 3.005297 4.117378 -0.442296 -2.414728 -0.505225
assert_wb_dma_rf/input_wb_rf_dout 1.579125 0.180545 -0.806463 3.159749 -1.770426 0.274756 1.680376 -0.726802 -0.297632 0.470027 2.379979 -2.148738 -0.984124 2.408056 2.692688 0.406734 -0.411473 -2.251000 0.283428 1.773829
wb_dma/wire_wb1_addr_o 0.904863 -0.874174 -2.911764 0.585769 0.202273 2.667659 -0.320396 1.137906 -1.204682 -0.745504 1.443449 -3.594723 1.402759 -2.713063 0.461897 1.780420 -1.064097 -0.514209 2.248342 -0.988767
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.904381 -1.192321 0.740244 0.894897 -4.409040 1.759356 -0.418703 2.439453 -1.589610 0.089184 -2.841847 0.852719 2.325957 -0.830943 3.810590 -3.378644 0.982407 -3.114856 0.093642 0.754619
wb_dma_ch_sel/assign_154_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.904381 -1.192321 0.740244 0.894897 -4.409040 1.759356 -0.418703 2.439453 -1.589610 0.089184 -2.841847 0.852719 2.325957 -0.830943 3.810590 -3.378644 0.982407 -3.114856 0.093642 0.754619
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.203898 0.797812 1.331741 2.344375 -4.617292 1.392633 -0.025104 -3.137212 -1.872884 1.680036 -1.807581 -2.842750 -2.938167 -3.763479 0.720619 0.405624 -1.752379 -1.709742 0.579458 1.533451
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_wb_slv/reg_slv_dout 1.854824 -1.925544 5.868657 -1.469838 -2.895739 1.805358 3.691957 -1.067265 -1.296445 4.618587 -0.471303 0.202144 0.475843 -2.199421 0.110073 1.488308 -1.909961 -1.414285 4.505993 3.874599
wb_dma_ch_pri_enc/always_2 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/always_4 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/inst_u3 2.195287 -1.117752 0.855365 0.203054 -4.836022 -0.821732 -0.026730 -0.068550 -0.819961 -0.102349 -0.527727 1.992193 1.902634 -1.488989 2.083622 -2.650162 0.939173 -1.161800 1.221797 -0.530072
wb_dma_wb_slv/always_1/stmt_1 3.213634 4.359383 3.579751 -0.558065 -4.466105 2.151424 1.527081 -4.086078 -1.766732 1.591897 -1.601738 0.164643 1.393658 -1.162463 1.885861 0.675433 -0.702189 -3.611618 3.967399 5.214422
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_rf/wire_ch0_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_rf/wire_ch0_am1 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma_wb_mast/wire_mast_drdy -1.884952 -4.377415 1.776738 -3.757111 -1.596106 0.203193 -3.005271 1.832943 0.318877 -0.104660 -1.573946 -0.386480 -5.441540 -1.239052 0.206712 -0.806592 -3.991561 2.118957 1.998899 -2.000256
wb_dma_wb_if/wire_mast_pt_out -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_ch_sel/assign_95_valid/expr_1 -0.574444 1.079126 3.860865 1.116948 0.252836 2.529774 -2.125857 4.498231 -2.845736 2.068090 -4.604623 0.858531 -4.070827 -1.770621 1.239425 0.243206 -2.273728 2.085422 -1.338211 2.191303
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.759362 -4.693550 -0.437638 1.246940 -2.155176 3.536287 -0.480070 1.407362 -2.645296 1.384099 0.768958 1.748389 0.780706 -4.047669 1.690199 -0.452986 0.595832 0.957838 -0.552229 -1.221462
wb_dma/constraint_slv0_din -1.033925 1.316126 2.814930 3.522118 -0.645532 0.030949 1.914850 -3.018524 3.220169 0.860558 -0.420182 -1.360656 -2.511065 0.628504 -1.241320 1.439502 -0.178964 -2.081898 0.628450 2.307325
wb_dma_de/always_4/if_1/if_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_rf/always_2 -3.107417 -0.050503 2.285872 -1.158406 -1.914835 1.886498 0.677989 -2.420176 3.599061 0.064635 -3.099505 3.915132 -1.256729 -0.169425 -1.655877 -0.206595 -1.899003 -2.198913 -0.331294 2.394613
wb_dma_rf/inst_u24 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/always_1 -0.989237 5.271185 -1.608500 1.883275 0.333635 -0.980041 1.647935 0.012001 1.729027 -0.491027 3.014667 1.344164 -1.637173 -0.185976 1.285838 3.802114 0.218371 0.492692 2.016203 0.463349
wb_dma_ch_sel/always_38 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_ch_sel/always_39 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/always_37 0.801384 0.957343 0.319604 -0.335843 1.802614 2.991872 -4.698490 0.160624 1.438184 -0.471041 -3.430430 5.644650 3.274561 0.446385 1.822688 -2.084365 2.788611 -0.294357 -0.591062 -0.660983
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.664203 4.108366 -1.474816 -1.338826 0.322126 3.337386 -3.170185 2.220285 -1.918126 -5.998575 -0.907394 1.168705 0.855986 -0.831181 1.841649 1.685202 -1.054889 2.630157 1.170425 1.231845
wb_dma_ch_sel/assign_10_pri3 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_rf/inst_u21 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_rf/wire_ch3_adr0 -0.782366 -1.274207 -2.406595 2.210314 -0.427290 1.669125 -2.415919 0.093520 3.513991 0.071954 0.651497 -1.407256 1.874805 0.330959 1.928136 0.632779 0.015635 -2.464767 1.628477 -3.001533
wb_dma_ch_rf/input_dma_busy -2.337964 2.383771 -1.003603 2.306191 2.857901 1.496065 -0.462605 -2.690745 2.817306 -1.317088 -0.798676 -1.153436 0.724806 -0.403688 -1.023548 3.005297 4.117378 -0.442296 -2.414728 -0.505225
wb_dma_ch_sel/assign_134_req_p0 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma/wire_wb0m_data_o 0.247495 1.462632 -0.201348 1.916493 -0.954548 0.995260 -0.241932 -1.975232 1.289030 0.100467 2.761346 -4.950623 0.390159 -2.433775 1.132390 4.188944 1.898243 -0.547030 3.875443 -2.573760
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_rf/always_6/if_1 1.814081 -1.485164 2.859270 -0.157946 -2.372298 0.197736 -3.104107 1.487754 2.129566 -1.236741 -0.988730 1.736781 2.065617 -1.234671 -1.319067 -3.073484 -1.810341 0.882825 3.565279 -3.303479
wb_dma 0.096330 1.067362 0.863118 -1.493179 -0.049850 -1.323425 -0.023685 1.899448 -1.332849 0.242416 -1.921735 1.202615 1.274601 -0.503848 -0.470275 -1.003403 0.491661 0.951284 -0.890876 -0.039241
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.409156 -0.774240 -1.356535 -0.003107 0.665884 2.020640 -2.015118 -0.962804 -1.388581 -3.525050 0.602580 2.587766 -1.641445 -0.934878 -0.081238 -0.922586 0.917089 2.668096 -2.089418 0.081552
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
assert_wb_dma_rf/input_wb_rf_adr 1.579125 0.180545 -0.806463 3.159749 -1.770426 0.274756 1.680376 -0.726802 -0.297632 0.470027 2.379979 -2.148738 -0.984124 2.408056 2.692688 0.406734 -0.411473 -2.251000 0.283428 1.773829
wb_dma_ch_rf/always_6/if_1/if_1 1.814081 -1.485164 2.859270 -0.157946 -2.372298 0.197736 -3.104107 1.487754 2.129566 -1.236741 -0.988730 1.736781 2.065617 -1.234671 -1.319067 -3.073484 -1.810341 0.882825 3.565279 -3.303479
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_arb/wire_gnt 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.694100 0.371304 2.227801 1.848580 0.638274 -0.993158 0.446483 -2.125152 2.405391 0.611556 1.126900 -1.544855 -2.910175 0.240041 -2.349707 1.039302 -1.545051 0.254534 1.955871 0.210708
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_rf/always_1/case_1/cond -0.989237 5.271185 -1.608500 1.883275 0.333635 -0.980041 1.647935 0.012001 1.729027 -0.491027 3.014667 1.344164 -1.637173 -0.185976 1.285838 3.802114 0.218371 0.492692 2.016203 0.463349
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_wb_slv/assign_4/expr_1 0.255596 -1.103547 -0.155719 1.926438 -1.584212 -0.193983 2.102987 -2.206545 1.543527 0.082875 2.942261 -3.895279 -0.213369 -3.110043 -0.167163 2.591383 1.759849 -1.761973 3.744421 -3.554340
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.508447 -4.391758 -0.830859 -0.228106 2.141052 1.222300 0.016016 -0.318758 -0.418852 -1.388603 2.416287 1.113328 -2.446110 0.833008 -0.855235 -1.730866 -1.876048 0.654747 0.546748 1.427852
wb_dma_de/always_3/if_1/stmt_1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_sel/assign_104_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_rf/always_9/stmt_1 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_wb_if/input_mast_adr 0.636658 -1.832426 -1.367247 2.354187 -0.494954 1.595204 1.199483 1.402111 -2.013871 1.075684 2.010502 -3.856973 0.487549 -3.361184 -0.107728 1.890342 -0.789245 0.359764 1.061931 -0.907884
assert_wb_dma_ch_arb/input_req -1.062278 0.025685 -1.190132 2.256873 -0.102275 4.585774 -1.179165 -0.184916 -1.170859 -1.116925 -0.582506 -1.149029 -1.974566 -5.160985 0.099119 2.932774 -0.549588 0.779785 0.260971 0.737765
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_wb_if/input_wbm_data_i 1.854824 -1.925544 5.868657 -1.469838 -2.895739 1.805358 3.691957 -1.067265 -1.296445 4.618587 -0.471303 0.202144 0.475843 -2.199421 0.110073 1.488308 -1.909961 -1.414285 4.505993 3.874599
wb_dma_de/wire_tsz_cnt_is_0_d 0.409156 -0.774240 -1.356535 -0.003107 0.665884 2.020640 -2.015118 -0.962804 -1.388581 -3.525050 0.602580 2.587766 -1.641445 -0.934878 -0.081238 -0.922586 0.917089 2.668096 -2.089418 0.081552
wb_dma/wire_dma_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel_checker/input_ch_sel_r 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_ch_sel/assign_119_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_inc30r/input_in 2.144653 -1.776294 -0.145656 4.865429 -0.787665 1.580636 -2.080964 2.349235 1.401741 2.084167 3.089838 -0.541634 2.011763 3.158733 3.698712 -0.458997 -0.752268 -0.431668 1.697623 -2.904771
wb_dma_ch_pri_enc/inst_u15 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u14 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u17 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/wire_dma_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_pri_enc/inst_u11 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u10 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u13 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u12 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u19 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u18 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/assign_110_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_rf/inst_u30 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.245844 -2.417253 3.715781 3.202946 0.453165 0.519092 0.175887 -0.178360 1.105173 3.761168 0.484348 1.939829 -2.811925 2.370258 0.937087 -1.534989 -1.765373 -1.153953 1.119335 2.106513
wb_dma_ch_pri_enc/wire_pri6_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_rf/assign_6_csr_we -2.026185 -0.405677 0.344171 -0.866651 -0.806174 3.048875 0.791112 -2.026893 1.889061 0.057461 -3.211494 3.633939 0.028042 0.216767 0.519980 -0.319699 0.427255 -3.175910 -2.087463 3.061231
wb_dma_de/assign_82_rd_ack 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_sel/assign_96_valid -1.675752 -0.068680 4.634270 1.756286 -2.659777 4.761193 1.414788 3.814751 0.329551 1.278192 -5.405460 -0.936433 -1.657432 -0.432067 -0.885408 -1.028525 -2.230034 -1.614399 -3.251379 1.211176
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/reg_next_ch 0.570278 -0.004101 0.653711 0.939736 1.374537 1.066327 -2.580263 0.850683 0.274451 -1.282603 -2.889109 2.358843 -2.137253 1.224837 -0.524149 -3.476072 -1.864467 -0.426994 -1.260922 1.983988
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.581445 -1.979692 -0.339548 -1.063024 3.216073 1.249897 2.180761 -1.743441 -1.820622 -1.553040 1.473781 0.123118 -2.409045 -2.101325 -2.957420 0.912251 -0.487995 1.447024 -0.074334 3.427590
assert_wb_dma_ch_arb -1.062278 0.025685 -1.190132 2.256873 -0.102275 4.585774 -1.179165 -0.184916 -1.170859 -1.116925 -0.582506 -1.149029 -1.974566 -5.160985 0.099119 2.932774 -0.549588 0.779785 0.260971 0.737765
wb_dma/wire_csr -0.706751 0.842140 -1.597588 -5.907437 2.247800 4.991057 -0.802876 1.058389 -1.529940 -2.014723 -3.503241 0.555493 1.442775 -1.185934 -1.126277 0.762594 -2.883637 -1.202988 0.313759 3.019093
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_wb_if/input_mast_din 2.473278 -1.293420 -0.887140 -1.328052 1.711759 0.902285 1.740709 0.542983 -1.197932 -3.136640 2.262612 -2.219588 -0.866196 -0.235274 -1.504339 0.381834 -2.418314 0.280567 2.693998 2.394965
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_rf/reg_sw_pointer_r 0.977740 -0.059631 -0.212847 2.648258 -1.153835 0.030652 -0.472732 0.335393 -1.728526 -0.095939 -3.062253 1.604999 -2.575611 0.475576 0.475962 -4.790662 -1.014778 -2.252534 -3.429214 3.265193
wb_dma_ch_sel/assign_142_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_rf 0.110633 2.756992 2.337338 0.203576 -0.177025 1.127039 -1.064633 2.460643 -1.484397 1.126413 -3.397128 2.180869 1.152830 -1.382749 0.461999 0.005171 0.431532 1.004007 -0.829338 1.080412
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.411536 3.614939 -2.152874 1.753979 2.447392 1.266052 -1.373808 0.756836 2.554291 -1.689775 1.353328 -1.332935 -0.557567 1.870725 0.815701 3.110504 0.066629 0.204161 0.153507 -1.073787
wb_dma_de/reg_chunk_cnt -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.664203 4.108366 -1.474816 -1.338826 0.322126 3.337386 -3.170185 2.220285 -1.918126 -5.998575 -0.907394 1.168705 0.855986 -0.831181 1.841649 1.685202 -1.054889 2.630157 1.170425 1.231845
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.454999 3.387197 -1.411171 -0.871383 -0.721215 3.949247 -1.650190 2.650695 -3.310460 -6.055528 -0.483580 0.882388 1.573657 -2.102436 1.059362 1.890364 -0.512161 3.487999 -0.592490 0.850805
wb_dma/input_wb0m_data_i 1.854824 -1.925544 5.868657 -1.469838 -2.895739 1.805358 3.691957 -1.067265 -1.296445 4.618587 -0.471303 0.202144 0.475843 -2.199421 0.110073 1.488308 -1.909961 -1.414285 4.505993 3.874599
wb_dma_de/always_15/stmt_1 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma/wire_ch7_csr 0.586682 -1.232165 0.329866 -1.452572 0.753866 2.011983 -1.929342 3.852911 -2.005058 -0.125505 -2.349899 2.228994 0.654178 -0.765477 0.369479 -1.797309 -1.635689 1.176735 -0.713536 0.314354
wb_dma/input_wb0_ack_i 1.033684 -5.480931 2.094145 -2.807523 -0.682998 -0.252089 0.439106 1.932264 1.458128 -2.117442 -0.580405 1.671369 -2.126812 1.595804 -0.961734 -3.402426 -3.726766 -0.675397 2.163424 1.233889
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026190 -1.493404 0.040922 2.451214 -1.414235 2.549745 0.499781 1.229434 -2.359784 1.788905 -0.483164 -1.678962 -0.157599 -5.450732 0.148090 1.532957 -0.347102 0.181562 0.619648 0.069333
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.453077 0.579693 0.085994 0.461493 -0.578269 3.512882 0.977719 -2.134940 -1.594201 -0.191103 -0.289155 -1.236385 -2.338339 -4.424708 -0.191724 3.322544 -0.999439 -0.270080 1.508349 3.038133
wb_dma_ch_sel/assign_125_de_start 0.314024 2.312632 2.718493 2.905994 0.609448 -0.131228 -1.612122 -0.230743 -1.438254 -0.265009 -2.470064 2.089447 -3.627529 -1.519165 -1.820054 -1.736819 -0.871365 2.142653 -1.582209 2.301766
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.588188 1.445852 -0.397134 2.547082 -0.039069 1.483597 -0.422393 -3.259374 3.769671 -0.762256 0.129539 -1.327848 1.188065 -0.235918 0.018660 2.368954 3.146410 -1.644049 -0.308364 -1.567961
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma_ch_sel/input_dma_busy -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_inc30r 1.460860 0.078535 -2.519685 2.928996 -0.061041 2.810324 -2.309586 3.504119 -0.244682 -1.348265 1.552045 -3.934030 2.706992 0.920054 2.341768 1.086164 -1.253219 -0.173982 0.995059 -2.777318
wb_dma_ch_sel/always_45/case_1 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/assign_117_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.569767 -3.557560 2.149412 1.824253 1.664111 -0.331693 0.413329 0.086756 -0.604971 2.726278 0.943945 1.067917 -3.055538 1.226638 -0.239662 -2.746670 -2.944329 -1.005485 2.094023 3.103880
wb_dma/wire_ch3_adr0 -0.782366 -1.274207 -2.406595 2.210314 -0.427290 1.669125 -2.415919 0.093520 3.513991 0.071954 0.651497 -1.407256 1.874805 0.330959 1.928136 0.632779 0.015635 -2.464767 1.628477 -3.001533
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/always_6/if_1/if_1/cond -0.322130 0.606619 -1.646212 0.428094 4.651986 0.336365 0.383029 0.536832 -1.742318 -2.400603 0.356158 -1.745040 -2.571217 -2.925788 -3.507352 1.507460 -0.383456 2.632652 -0.660153 1.770390
wb_dma/wire_mast1_pt_out -0.184337 -1.652146 -0.913015 0.874373 -0.296002 -0.756928 1.683301 -3.774656 0.975225 -0.477089 2.749752 -1.685748 -2.219818 -0.427343 -1.162730 0.489149 0.525810 -0.646257 0.538225 -0.529485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_sel/always_48 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_sel/always_43 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_ch_sel/always_42 -0.706751 0.842140 -1.597588 -5.907437 2.247800 4.991057 -0.802876 1.058389 -1.529940 -2.014723 -3.503241 0.555493 1.442775 -1.185934 -1.126277 0.762594 -2.883637 -1.202988 0.313759 3.019093
wb_dma_ch_sel/always_40 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_ch_sel/always_47 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma_ch_sel/always_46 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_sel/always_45 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_ch_sel/always_44 -0.314617 -1.767471 0.460944 2.002479 -1.056048 1.393513 -0.585968 0.426072 2.676078 4.693025 0.741482 1.423507 1.889903 0.175563 3.123610 1.103667 -0.193095 -2.582881 3.053022 -1.249398
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_rf/input_ndnr 1.654025 -4.638261 -1.851511 0.452189 1.261917 3.222828 -1.195293 1.851485 -1.805671 -2.631493 2.057558 2.213772 -0.645927 -1.873919 0.014860 -1.406476 -0.494711 2.318398 -0.431757 -0.335145
wb_dma_de/always_4/if_1/stmt_1 -0.858989 -1.620487 0.400230 1.604106 2.618716 3.977122 -0.987512 -0.594132 0.142761 -1.462195 -0.255620 2.566215 -2.751190 -1.718140 -1.273979 0.863753 -0.249814 1.687471 -1.468484 1.955006
wb_dma_ch_pri_enc/wire_pri4_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_sel/assign_111_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_wb_slv/assign_2_pt_sel 2.553474 0.204668 -3.407833 -3.940110 -0.149698 -0.803962 -1.835785 -3.770249 -2.252394 -3.505106 1.072745 -4.453084 -0.732196 -4.366550 -1.594852 -1.087798 0.126508 0.073668 3.795084 -1.044441
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.157378 -0.471604 1.575081 4.570405 2.738742 0.741196 -0.303152 2.573172 -1.274212 1.002421 -1.193244 1.251861 -1.948881 -0.834480 -1.393619 -1.777255 -0.944751 0.989100 -1.580377 2.372583
wb_dma_ch_sel/assign_144_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_de/input_pointer 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.043093 -5.482985 -0.365933 -0.091744 1.133180 0.857600 -0.379558 0.745461 -0.968088 1.799498 0.483218 0.195948 -1.664500 -0.760958 0.127772 -2.649225 -3.684657 -1.819533 2.780560 2.057331
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.581490 -2.709880 3.517703 2.743406 0.965326 1.099418 1.252711 -0.012915 3.163711 2.972194 -0.341218 2.072987 -0.922104 3.232198 -0.315233 -2.022487 -1.240993 -2.783817 0.378528 1.923622
wb_dma_ch_rf/input_wb_rf_adr 2.563251 -2.365443 4.749801 0.287632 -0.847137 2.993506 -1.928954 -3.511804 -3.652885 0.120976 -2.421144 -5.264410 2.894231 2.662374 0.098989 1.484703 -0.132619 0.487928 -1.724668 2.670034
wb_dma_ch_sel/input_pointer0 1.405132 -3.790187 -1.022966 1.992955 0.203460 3.333851 -1.052095 -0.327338 0.711243 -2.320038 3.254338 2.668313 -0.192555 1.104131 1.237353 -0.939581 0.549558 1.207694 -0.674441 -0.972963
wb_dma_ch_sel/input_pointer1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma_ch_sel/input_pointer2 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_ch_sel/input_pointer3 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma_de/reg_chunk_0 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_sel/reg_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma/assign_2_dma_req 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.838263 -1.898051 -1.790941 1.057256 -2.589628 2.398222 -3.197718 -1.888280 0.425656 -1.433924 1.983280 2.120626 -0.408975 1.483597 3.758417 -1.276041 0.694712 -0.011761 -0.433355 -2.000031
wb_dma_ch_rf/wire_ch_csr -0.886389 1.330045 1.653680 -0.614530 0.438579 1.762062 -2.611282 2.852670 -0.712659 0.104877 -4.424359 1.878334 2.034132 -3.866279 -0.783231 -0.099465 1.065737 1.509951 -0.598497 -1.332080
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 2.313278 -0.501567 -0.110251 3.435275 0.327055 2.142879 1.441266 1.799395 0.467116 2.630025 2.534666 -3.362354 1.608361 1.683875 1.227466 0.994319 -2.709682 -2.204601 3.285239 0.479428
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_sel/assign_118_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_ch_rf/input_de_adr1_we 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_de/always_8/stmt_1/expr_1 -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 4.105537 -2.118473 0.811553 2.896240 -1.266736 1.927650 1.486448 3.833291 -1.159114 1.007611 -1.435080 0.510475 4.125444 -1.805033 2.156686 -2.733461 2.620554 -3.033141 0.573536 1.342096
wb_dma_de/always_2/if_1/stmt_1 -0.314617 -1.767471 0.460944 2.002479 -1.056048 1.393513 -0.585968 0.426072 2.676078 4.693025 0.741482 1.423507 1.889903 0.175563 3.123610 1.103667 -0.193095 -2.582881 3.053022 -1.249398
wb_dma_de/assign_65_done/expr_1 0.062756 -1.081647 -0.637646 -0.513514 1.150049 2.039836 -1.502414 -1.857284 -0.691053 -3.227977 -0.478744 2.220575 -3.190819 -0.766295 -1.210285 -1.415361 -0.673944 1.293337 -1.454070 1.907462
wb_dma_ch_sel/reg_de_start_r 0.498700 0.790044 1.737414 3.137457 0.533213 1.368732 -1.910153 1.321489 -1.844177 -0.076059 -2.964435 1.908971 -3.126635 -1.239195 -0.275634 -2.124036 -1.123055 1.075319 -2.206338 2.445400
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_wb_mast/assign_1 3.825321 -1.283621 0.118970 0.131344 -3.829576 1.662761 1.284202 -0.618017 -3.720400 -3.748085 1.363783 -5.117174 -0.905668 -1.729376 -1.470805 -1.910364 -4.095590 -0.125740 2.134223 0.949332
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.195536 -3.299329 -0.332230 1.193414 0.915566 2.999478 0.474371 -0.564705 3.563182 -2.976125 2.344789 2.888108 1.282048 2.650916 -0.595127 -0.961992 1.005958 -0.220249 -1.220071 -1.026764
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_de/wire_de_csr 0.911816 -4.398434 -0.783164 -0.873685 2.725542 1.363017 -0.415186 0.432790 1.905879 -1.057336 1.362393 1.285183 -0.513657 2.155601 -1.155889 -2.277864 -1.722979 -0.848190 0.792940 0.425061
wb_dma_ch_sel/reg_ndnr 1.654025 -4.638261 -1.851511 0.452189 1.261917 3.222828 -1.195293 1.851485 -1.805671 -2.631493 2.057558 2.213772 -0.645927 -1.873919 0.014860 -1.406476 -0.494711 2.318398 -0.431757 -0.335145
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_sel/reg_txsz 1.390602 -0.659430 0.606895 -0.232689 0.932249 0.368461 -0.708382 -1.456402 -2.158846 -2.405501 1.712336 2.947593 -3.176701 0.510877 -0.228436 -1.139204 0.791447 3.533325 -1.631538 1.271832
wb_dma_rf/always_1/case_1/stmt_10 1.398648 -1.457802 -0.116331 1.554930 -2.091832 1.002327 2.214956 -1.076015 -1.304222 0.234001 2.874813 -1.932425 -1.540070 1.034728 2.598875 1.545910 -0.044490 -0.910651 0.618870 1.864805
wb_dma_ch_pri_enc/inst_u28 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u29 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/wire_de_adr1 0.802685 -1.014352 -1.554859 1.810082 0.259739 1.127395 0.315773 -0.519152 0.313786 -1.956613 3.413298 -0.615199 0.409632 0.426846 0.368986 0.915507 1.198000 1.222277 -0.272075 -1.512928
wb_dma_ch_arb/always_2/block_1/case_1 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_de/always_18/stmt_1/expr_1 -0.070396 -4.234043 2.176062 2.123432 0.245954 -0.357262 2.062049 2.336468 -0.003958 2.158369 2.844589 -3.300383 -2.164343 -1.036208 -1.417947 1.401700 -1.547145 1.910836 1.266409 -1.656111
wb_dma_ch_arb/always_1/if_1 1.905738 -3.555005 -1.902655 0.621791 -2.726823 3.091542 -2.495647 2.018054 -1.857059 -1.183861 -0.580927 2.709821 2.609896 -2.081468 2.232884 -3.459310 0.156922 -0.173862 -0.807869 -1.769278
wb_dma_ch_pri_enc/inst_u20 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u21 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u22 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u23 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u24 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u25 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u26 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_pri_enc/inst_u27 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/wire_dma_busy -1.900471 0.352829 0.260435 2.005467 3.660507 1.348088 -1.302621 -3.952394 4.343659 -0.598845 -0.794649 2.330907 0.383720 0.554917 -0.600467 1.469850 5.589584 -0.877823 -2.167874 -0.235806
wb_dma_ch_sel/reg_ack_o 2.159687 -3.801150 1.984840 1.244283 2.181712 0.438921 0.618114 0.231890 1.473348 2.020259 0.553156 1.997847 -0.809335 2.245172 -0.942419 -3.227850 -1.887264 -1.957538 1.521578 2.246672
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_rf/reg_csr_r -3.107417 -0.050503 2.285872 -1.158406 -1.914835 1.886498 0.677989 -2.420176 3.599061 0.064635 -3.099505 3.915132 -1.256729 -0.169425 -1.655877 -0.206595 -1.899003 -2.198913 -0.331294 2.394613
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
assert_wb_dma_ch_sel -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.371567 -1.130269 1.617552 1.569096 0.565863 1.273441 -1.532255 1.195056 -1.106178 -0.037892 -3.902779 3.058117 -2.383413 -0.849478 -1.052614 -3.986336 -1.406823 -0.305231 -2.499198 2.680997
wb_dma_ch_sel/inst_ch2 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_ch_sel/assign_122_valid -1.045393 -1.209634 1.149683 1.862443 2.259578 3.954385 -1.434690 0.880712 0.591729 0.397593 -2.088614 2.417704 -1.469589 -2.233668 -0.712474 0.711679 -0.799018 0.359070 -0.542999 1.807911
wb_dma_rf/wire_dma_abort 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_de/assign_67_dma_done_all/expr_1 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
wb_dma_de/always_4/if_1/cond -0.952756 0.529151 0.154810 1.030345 0.363979 3.041627 -1.864964 -2.685659 0.110857 -2.420026 -1.205341 2.024688 -3.389309 -1.351089 -0.558490 0.151322 -0.046634 0.938351 -1.659830 1.832150
wb_dma_de/always_3/if_1/if_1/stmt_1 2.769004 1.168504 -2.711553 3.412719 0.909938 1.782387 -0.352323 2.050357 -1.986950 -3.119917 2.869570 -3.753525 0.913060 -0.450239 -0.085579 0.328541 -0.595086 1.466834 0.476603 -1.025070
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.769723 0.440736 0.202151 2.610471 0.274467 4.605072 -1.727402 0.664109 0.786490 1.377376 -2.698196 -0.496480 -0.927765 -4.265141 0.659326 2.803344 -1.240593 -1.331944 1.272129 1.051609
wb_dma_ch_sel/assign_156_req_p0 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
assert_wb_dma_ch_arb/input_advance -1.062278 0.025685 -1.190132 2.256873 -0.102275 4.585774 -1.179165 -0.184916 -1.170859 -1.116925 -0.582506 -1.149029 -1.974566 -5.160985 0.099119 2.932774 -0.549588 0.779785 0.260971 0.737765
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.750502 -1.165681 1.107563 2.533277 -0.251730 2.080411 -0.139490 -0.224781 1.911568 2.938090 -1.005637 -0.684121 -0.380103 -1.130076 0.680939 1.038201 -1.312956 -2.655037 1.790321 0.700882
wb_dma_ch_rf/reg_ch_tot_sz_r 0.513502 -0.091959 0.066221 1.032706 5.671036 -0.068323 0.764044 0.851863 -1.429685 -2.080523 2.447338 1.480289 -2.306168 -0.440039 -2.747075 1.281663 1.950907 4.837639 -1.870817 1.040222
wb_dma_ch_rf/wire_ch_adr0 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_ch_rf/wire_ch_adr1 1.835215 -1.957514 0.739810 3.620264 -2.290869 1.032195 2.987394 -0.667779 -2.309558 0.229489 4.445041 0.034411 -0.655477 -0.167534 1.740768 1.382768 1.912736 1.821497 -1.270219 0.529459
wb_dma/wire_ch0_adr0 0.229844 -0.752417 1.996856 0.873309 0.036543 3.494524 0.381430 1.667441 1.563299 3.323926 -1.330146 -1.778412 1.059095 0.075004 1.420195 2.163026 -3.558919 -3.329452 4.062438 2.033291
wb_dma/wire_ch0_adr1 0.037810 -1.463129 0.556650 3.413473 -0.807964 0.579826 1.826984 -0.327352 -1.105452 1.846691 2.070361 -2.446165 -1.283116 -2.385275 -0.343504 1.759132 0.159753 0.625558 0.010802 -0.230388
wb_dma_ch_pri_enc/wire_pri24_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma/input_dma_rest_i 0.795228 -1.348115 0.015194 0.618740 2.057669 1.425320 -0.356532 -0.513120 4.340512 -1.041303 1.557436 -1.188765 0.796675 3.419974 -1.238853 -1.006046 -0.678718 -1.921151 1.601327 -1.022024
wb_dma_inc30r/assign_1_out -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_sel/assign_133_req_p0 -1.129167 -3.319491 0.131701 1.116900 -0.443498 3.216027 -0.713661 0.958895 -2.389452 2.270659 -0.588332 2.902964 0.474592 -4.767377 0.724226 0.815480 2.173382 2.014847 -2.295302 -1.066479
wb_dma_ch_rf/always_23 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_inc30r/reg_out_r 3.529159 3.207535 -1.218230 3.902436 2.682217 2.374082 -0.103618 2.181652 -2.243262 0.982677 4.613877 -2.413620 1.098958 1.344619 1.075020 1.934015 -0.439690 2.204388 1.924156 -0.784898
wb_dma/wire_pointer2 1.191192 -2.329380 1.158217 0.354684 -0.729276 1.163679 0.923333 -1.570350 1.048317 1.292549 1.605747 0.528679 -1.046457 2.140327 1.190458 -0.393940 -1.848737 -2.007672 2.021470 1.793379
wb_dma/wire_pointer3 -0.347601 -3.773627 0.006571 0.240796 1.413861 2.123935 -0.095927 -0.608204 3.950926 -0.469284 0.793840 2.028800 0.153017 2.794283 -0.444185 -1.408120 -0.927249 -2.182684 0.341878 0.052011
wb_dma/wire_pointer0 1.405132 -3.790187 -1.022966 1.992955 0.203460 3.333851 -1.052095 -0.327338 0.711243 -2.320038 3.254338 2.668313 -0.192555 1.104131 1.237353 -0.939581 0.549558 1.207694 -0.674441 -0.972963
wb_dma/wire_pointer1 0.609992 -4.117865 -0.344147 1.513134 0.869538 3.342470 -1.101950 -1.014278 1.284920 -0.748454 1.393385 2.003127 -1.925457 0.522651 0.410559 -1.160210 -1.317490 -0.630019 0.362019 0.884335
wb_dma/wire_mast0_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_rf/always_26 0.977740 -0.059631 -0.212847 2.648258 -1.153835 0.030652 -0.472732 0.335393 -1.728526 -0.095939 -3.062253 1.604999 -2.575611 0.475576 0.475962 -4.790662 -1.014778 -2.252534 -3.429214 3.265193
wb_dma_de/always_23/block_1/case_1/block_5 -0.643771 2.620176 -1.232515 -1.835240 1.202817 1.077652 -2.524945 2.202310 2.355096 -6.861465 -1.246260 2.974323 -0.530046 1.214616 0.887298 1.034644 -1.059958 1.420073 0.653593 0.925067
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.742834 -1.645610 1.926398 2.566073 0.427813 3.346869 -0.345748 0.979159 -1.026541 1.502389 -1.962471 1.931699 -1.568531 -3.857727 -0.624343 0.596941 -0.328536 0.818827 -1.018614 1.627979
wb_dma_ch_rf/wire_ch_am0_we -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma_ch_rf/always_25 1.360207 2.171234 -1.444626 5.100184 0.509478 -0.269780 -0.117884 0.746838 0.409889 -0.667567 1.246616 -2.668569 -0.869198 2.268801 0.928198 -0.561429 -0.607420 -1.320371 -0.624095 0.705001
wb_dma/wire_dma_rest 0.795228 -1.348115 0.015194 0.618740 2.057669 1.425320 -0.356532 -0.513120 4.340512 -1.041303 1.557436 -1.188765 0.796675 3.419974 -1.238853 -1.006046 -0.678718 -1.921151 1.601327 -1.022024
wb_dma_wb_mast/input_mast_adr 0.636658 -1.832426 -1.367247 2.354187 -0.494954 1.595204 1.199483 1.402111 -2.013871 1.075684 2.010502 -3.856973 0.487549 -3.361184 -0.107728 1.890342 -0.789245 0.359764 1.061931 -0.907884
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132438 -4.153917 -1.394547 0.955566 -0.223866 3.224545 -3.215045 0.233782 1.806213 1.078224 1.278621 2.028956 -0.254928 1.705833 3.470750 -0.807678 -1.186999 -1.466822 1.122918 -1.329185
wb_dma_ch_sel/always_44/case_1 -0.314617 -1.767471 0.460944 2.002479 -1.056048 1.393513 -0.585968 0.426072 2.676078 4.693025 0.741482 1.423507 1.889903 0.175563 3.123610 1.103667 -0.193095 -2.582881 3.053022 -1.249398
wb_dma/wire_ch0_am0 -0.750323 1.190495 0.607433 0.196903 1.114777 3.053961 -0.083761 0.997128 1.130964 -0.671189 -0.456440 -3.416807 -0.281922 -0.035069 0.005954 3.771108 -2.703628 -0.797595 2.286088 1.271871
wb_dma/wire_ch0_am1 1.113177 0.991617 -0.450782 4.648961 1.545129 0.575165 -1.457888 1.810859 0.801282 -0.740621 0.713263 -2.494636 -0.857208 1.178091 -0.307231 -0.566659 -1.537965 0.120756 0.243145 -0.529927
wb_dma_ch_rf/always_19/if_1 -1.387874 1.611647 -0.327939 1.104004 3.330945 0.731069 0.343879 -1.238030 0.828162 -0.877221 0.584603 -1.168066 -2.046430 0.405244 -1.637191 2.518831 0.094004 0.993539 -0.931945 1.369630
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.616034 0.599391 0.659061 1.406907 0.285503 2.977996 -1.566673 1.752975 3.237502 2.919589 -1.563456 -0.312587 1.853814 0.612735 2.496369 2.814045 -1.362818 -2.765934 2.350948 -0.475629
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -3.250461 -1.081441 4.361542 -2.919070 -3.594092 5.675501 2.564422 3.049876 1.640548 -3.654153 -1.957949 1.944866 -0.280361 1.128890 0.076715 3.211552 -1.761922 1.739418 -3.031195 0.270385
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.198750 -4.029444 2.130394 0.501338 0.555880 -0.358984 0.788960 2.025411 1.815318 1.111199 2.484550 -2.656472 -2.065149 0.564858 -0.925145 0.833368 -2.215582 1.064213 2.995835 -1.878369
wb_dma_de/always_3/if_1 2.513638 -0.079937 -1.062790 5.066317 0.058609 0.747779 0.838597 1.960324 -2.316081 -1.099190 3.134375 -3.418317 0.530911 -1.374137 -0.532819 0.150375 0.089007 1.929148 -0.385932 -1.228333
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_16_ch_adr1_we 1.015264 -2.153885 0.535643 4.106600 -1.003760 0.633310 1.816656 -0.239884 -1.165221 0.363287 3.719751 -0.564195 -0.482482 -1.249799 0.023228 0.830031 1.762446 2.143635 -1.252927 -1.246968
wb_dma_wb_if/wire_wbm_data_o 0.247495 1.462632 -0.201348 1.916493 -0.954548 0.995260 -0.241932 -1.975232 1.289030 0.100467 2.761346 -4.950623 0.390159 -2.433775 1.132390 4.188944 1.898243 -0.547030 3.875443 -2.573760
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.635960 -2.028342 -1.455473 2.579931 0.513436 5.051442 -1.844911 0.042702 -0.927875 -1.760864 -0.004448 0.367064 -2.163113 -4.541610 -0.069005 1.384707 -0.368474 1.300832 -0.596458 0.261654
wb_dma_ch_sel/always_48/case_1/stmt_1 2.249809 -4.381151 -2.255602 1.704571 -0.037335 3.350291 -1.250876 3.692146 -1.588233 -0.661801 0.383916 2.385105 3.828132 -2.248909 1.040755 -2.726154 0.293006 -0.023908 -0.570508 -1.389667
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
assert_wb_dma_ch_arb/input_grant0 -1.062278 0.025685 -1.190132 2.256873 -0.102275 4.585774 -1.179165 -0.184916 -1.170859 -1.116925 -0.582506 -1.149029 -1.974566 -5.160985 0.099119 2.932774 -0.549588 0.779785 0.260971 0.737765
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_pri_enc/wire_pri18_out 0.232190 -1.519501 -0.631242 0.523895 -0.752332 2.042159 -1.697286 -3.343503 1.355933 -2.101069 0.709002 1.584297 -2.710131 1.320093 0.703308 -1.483403 -0.782014 -0.870490 -0.215144 0.867707
wb_dma_de/assign_6_adr0_cnt_next -1.411536 3.614939 -2.152874 1.753979 2.447392 1.266052 -1.373808 0.756836 2.554291 -1.689775 1.353328 -1.332935 -0.557567 1.870725 0.815701 3.110504 0.066629 0.204161 0.153507 -1.073787
wb_dma_ch_rf/reg_ch_err 0.237425 -1.926689 0.329803 1.229082 -2.051007 3.756722 -2.499431 -0.793690 0.025242 -0.380753 -1.818101 2.268914 -1.524355 -1.735197 1.558889 -1.608979 -1.272982 -1.167506 0.111820 0.857867
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.360270 -2.962735 -1.665445 2.379148 1.501256 3.670557 -1.714422 -1.200686 1.185230 -1.855886 1.564691 0.728568 -2.285694 -0.907854 -0.079055 0.226413 -0.397266 0.394532 -0.472506 -0.113579
wb_dma_wb_slv/input_wb_addr_i 2.573443 4.811781 2.275705 -1.066297 -5.309067 0.648898 2.373772 -5.226522 -2.022695 1.372581 -1.938562 0.471418 0.261528 -2.117282 1.707461 0.135141 -0.404245 -4.488998 3.450269 3.927901
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291550 1.270461 -1.058297 0.194602 -1.225162 0.532558 -0.916446 -3.781658 1.022480 -1.993021 0.914587 -1.454098 -2.355758 1.037997 0.534915 0.465517 -0.538762 -0.854652 0.411708 0.365927
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.005324 -2.595501 -0.576822 -0.209730 3.448632 2.306479 -0.203327 0.580703 -0.848450 -2.024910 0.362997 1.688693 -2.158829 -1.450708 -2.206129 -0.228386 -0.910029 1.952297 -0.968240 1.826633
