((lp0
VisWord
p1
aVcase
p2
aVstops
p3
aVstem
p4
accopy_reg
_reconstructor
p5
(cnltk.probability
FreqDist
p6
c__builtin__
dict
p7
(dp8
S'represent'
p9
I3
sS'code'
p10
I14
sS'rom'
p11
I1
sS'tool indents label'
p12
I1
sS'asic'
p13
I1
sS'numerous other kinds of present'
p14
I1
sS'c-steps partit'
p15
I1
sS'machine optim'
p16
I2
sS'icon for a top-level loop'
p17
I1
sS'clock cycle constraint'
p18
I1
sS'monet'
p19
I1
sS'disk'
p20
I1
sS'c1'
p21
I4
sS'hierarch'
p22
I2
sS'original clock synchron'
p23
I1
sS'depend'
p24
I2
sS'resource sharing constraint'
p25
I2
sS'graph'
p26
I8
sS'multi-cycl'
p27
I1
sS'behavioral synthesi'
p28
I8
sS'program'
p29
I4
sS'tape'
p30
I1
sS'rtl'
p31
I12
sS'presentation of the hierarchical gantt chart'
p32
I1
sS'magnetic disk'
p33
I1
sS'top-level list'
p34
I4
sS'voic'
p35
I1
sS'initiation interval constraint'
p36
I1
sS'readslic'
p37
I1
sS'exact structural counterpart'
p38
I1
sS'allocating resourc'
p39
I1
sS'hierarchical gantt chart'
p40
I39
sS'top-level loop'
p41
I6
sS'rtl simul'
p42
I1
sS'list'
p43
I36
sS'iter'
p44
I1
sS'presentation of pseudo-operation icon'
p45
I1
sS'presentation of operation label'
p46
I1
sS'partit'
p47
I1
sS'verif'
p48
I1
sS'architecture-specific implementation for a target fpga'
p49
I1
sS'bold-face vertical bar'
p50
I1
sS'general-purpos'
p51
I1
sS'outlin'
p52
I4
sS'clock cycle for'
p53
I1
sS'vhdl'
p54
I10
sS'instructions for program modul'
p55
I1
sS'natur'
p56
I2
sS'frame'
p57
I1
sS'hierarchical gantt'
p58
I1
sS'hierarchical list of schedul'
p59
I1
sS'arc'
p60
I1
sS'character label'
p61
I1
sS'charact'
p62
I2
sS'then stat'
p63
I2
sS'exploration component outputs cod'
p64
I1
sS'hide'
p65
I1
sS'clock'
p66
I12
sS'asap'
p67
I2
sS'cycle resourc'
p68
I1
sS'designer-provid'
p69
I1
sS'label'
p70
I20
sS'kluwer academ'
p71
I1
sS'clock synchron'
p72
I1
sS'verilog'
p73
I1
sS'constraints constraint description clock'
p74
I1
sS'altern'
p75
I6
sS'elimin'
p76
I2
sS'full'
p77
I1
sS'interactive setting of schedul'
p78
I1
sS'external behavior'
p79
I2
sS'cycle-by-cycle behavior'
p80
I2
sS'numerous other kind'
p81
I1
sS'cycl'
p82
I12
sS'loop handl'
p83
I1
sS'syntax tre'
p84
I1
sS'interactive loop handl'
p85
I1
sS'for c-step'
p86
I1
sS'collapse command'
p87
I1
sS'netlist'
p88
I3
sS'computer-executable instruct'
p89
I8
sS'synthesis tool'
p90
I7
sS'rtl code'
p91
I6
sS'logic'
p92
I6
sS'alternative branch'
p93
I4
sS'implement'
p94
I6
sS'list of operation label'
p95
I1
sS'sub-list'
p96
I3
sS'cycle-by-cycle synchronizations behavior'
p97
I1
sS'array poss'
p98
I1
sS'color'
p99
I1
sS'schedul'
p100
I138
sS'modul'
p101
I5
sS'understanding behavioral synthesi'
p102
I1
sS'iteration finish'
p103
I1
sS'for a top-level loop'
p104
I1
sS'vhdl list'
p105
I8
sS'glue log'
p106
I1
sS'computer-executable instructions for program modul'
p107
I1
sS'decrement'
p108
I2
sS'target architectur'
p109
I1
sS'hierarchical present'
p110
I5
sS'numerous schedul'
p111
I1
sS'c-step branch'
p112
I1
sS'numerous scheduling algorithm'
p113
I1
sS'graphics servic'
p114
I1
sS'of the program'
p115
I1
sS'sub-loop'
p116
I2
sS'understanding behavior'
p117
I1
sS'trackbal'
p118
I1
sS'gutberlet'
p119
I1
sS'formul'
p120
I1
sS'target fpga'
p121
I2
sS'integer linear program'
p122
I1
sS'share'
p123
I2
sS'indents label'
p124
I1
sS'diverse general-purpos'
p125
I1
sS'presentation of'
p126
I1
sS'sequential stat'
p127
I1
sS'hdl code'
p128
I9
sS'c3'
p129
I6
sS'color icon'
p130
I1
sS'c0'
p131
I6
sS'hierarchical presentation of operation label'
p132
I1
sS'present'
p133
I45
sS'c4'
p134
I5
sS'label loop'
p135
I1
sS'icon for a lessthan'
p136
I1
sS'program modul'
p137
I5
sS'servic'
p138
I3
sS'work'
p139
I1
sS'of scheduling constraint'
p140
I2
sS'focu'
p141
I2
sS'schedule sub-block'
p142
I15
sS'hierarchical list of'
p143
I1
sS'behavior'
p144
I6
sS'of the hierarchical gantt chart'
p145
I1
sS'b h'
p146
I1
sS'hdl'
p147
I11
sS'tool softwar'
p148
I5
sS'loop'
p149
I14
sS'leftmost column'
p150
I2
sS'numerous other kinds of'
p151
I1
sS'textual list'
p152
I2
sS'architectural choic'
p153
I1
sS'sub-block schedul'
p154
I2
sS'vertical bar'
p155
I1
sS'special-purpose computing environ'
p156
I1
sS'architectural exploration for a target'
p157
I1
sS'indic'
p158
I1
sS'o timing constraint'
p159
I1
sS'quadratic algorithm'
p160
I1
sS'explor'
p161
I4
sS'nested schedul'
p162
I12
sS'icon width indicating delay'
p163
I1
sS'dependency arc'
p164
I1
sS'multipl'
p165
I2
sS'goal'
p166
I2
sS'of th'
p167
I3
sS'media'
p168
I5
sS'lower-level languag'
p169
I1
sS'delay'
p170
I7
sS'scheduling algorithm'
p171
I1
sS'hierarchical list'
p172
I18
sS'sif'
p173
I18
sS'algorithm'
p174
I10
sS'icon width ind'
p175
I1
sS'collaps'
p176
I1
sS'tree'
p177
I1
sS'finish'
p178
I1
sS'resourc'
p179
I4
sS'rtl netlist'
p180
I3
sS'designer-provided constraints constraint description clock'
p181
I1
sS'recalculate schedul'
p182
I2
sS'tool hid'
p183
I1
sS'feedback loop'
p184
I1
sS'zoom fit'
p185
I1
sS'the program modul'
p186
I1
sS'transforming hdl'
p187
I1
sS'parallel'
p188
I1
sS'alloc'
p189
I6
sS'tool display'
p190
I3
sS'constraint description clock'
p191
I1
sS'sw'
p192
I1
sS'architecture-specific implementation for a target'
p193
I1
sS'absolute timing constraint'
p194
I1
sS'environ'
p195
I4
sS'stores instruct'
p196
I1
sS'of the rectangular icon'
p197
I2
sS'cycle for c-step'
p198
I1
sS'identifi'
p199
I1
sS'tradeoff'
p200
I6
sS'multiplexer optim'
p201
I1
sS'of operation label'
p202
I2
sS'scheduling rul'
p203
I1
sS'basic sub-block'
p204
I1
sS'hardware description languag'
p205
I1
sS'computer-readable medium storing computer-executable instruct'
p206
I3
sS'multiplex'
p207
I2
sS'neglibl'
p208
I1
sS'touch'
p209
I1
sS'icon convent'
p210
I2
sS'languag'
p211
I4
sS'cdfg'
p212
I6
sS'indicating delay'
p213
I4
sS'fit'
p214
I1
sS'icon for'
p215
I3
sS'kluwer'
p216
I1
sS'collapses present'
p217
I4
sS'c-step c0'
p218
I6
sS'cycle-accurate behavior'
p219
I1
sS'architectut'
p220
I1
sS'resource alloc'
p221
I1
sS'interactive setting of scheduling constraint'
p222
I1
sS'of pseudo-operation icon'
p223
I1
sS'for program modul'
p224
I1
sS'architecture-specific implement'
p225
I1
sS'sw salmon street'
p226
I1
sS'then'
p227
I1
sS'sharing constraint'
p228
I2
sS'branch'
p229
I6
sS'handl'
p230
I1
sS'external cycle-by-cycle behavior'
p231
I1
sS'sw salmon street suit'
p232
I1
sS'storing computer-executable instruct'
p233
I6
sS'icon for a mul'
p234
I1
sS'bar'
p235
I1
sS'circular pseudo-operation icon'
p236
I1
sS'computer-readable medium stor'
p237
I3
sS'choic'
p238
I1
sS'compound stat'
p239
I1
sS'relative timing constraint'
p240
I3
sS'cycle-accurate simul'
p241
I1
sS'top-level schedul'
p242
I5
sS'heuristic algorithm'
p243
I2
sS'loop stat'
p244
I1
sS'computer-readable media'
p245
I3
sS'salmon street suit'
p246
I1
sS'rtl synthesi'
p247
I1
sS'subset'
p248
I1
sS'street suit'
p249
I1
sS'dead-code elimin'
p250
I1
sS'non-remov'
p251
I1
sS'interv'
p252
I3
sS'tool ind'
p253
I1
sS'common-sub-expression elimin'
p254
I1
sS'operand'
p255
I1
sS'hierarchical textual list of operation label'
p256
I1
sS'portland'
p257
I1
sS'interactive setting of'
p258
I1
sS'librari'
p259
I4
sS'for'
p260
I1
sS'scheduling delay'
p261
I1
sS'influenc'
p262
I2
sS'optimizes memory alloc'
p263
I1
sS'n rel'
p264
I2
sS'interval constraint'
p265
I1
sS'publish'
p266
I1
sS'optim'
p267
I5
sS'rf'
p268
I1
sS'cycle constraint'
p269
I3
sS'exit'
p270
I2
sS'of the program modul'
p271
I2
sS'rel'
p272
I2
sS'hardwar'
p273
I3
sS'nest'
p274
I3
sS'machin'
p275
I3
sS'scheduler numbers c-step'
p276
I1
sS'hierarchical operation list'
p277
I1
sS'hardware implement'
p278
I1
sS'clock frequ'
p279
I1
sS'circular icon'
p280
I1
sS'kluwer academic publish'
p281
I1
sS'zoom ful'
p282
I1
sS'character identifi'
p283
I1
sS'static schedul'
p284
I1
sS'architecture-specific implementation for'
p285
I1
sS'reinvoke schedul'
p286
I1
sS'low-level cdfg'
p287
I2
sS'subtract'
p288
I3
sS'constraint'
p289
I31
sS'column'
p290
I2
sS'of'
p291
I3
sS'interactive memory alloc'
p292
I1
sS'synchron'
p293
I1
sS'simul'
p294
I2
sS'counterpart'
p295
I2
sS'carrier'
p296
I1
sS'rtl languag'
p297
I1
sS'architectural exploration component outputs cod'
p298
I1
sS'original clock'
p299
I1
sS'pseudo-oper'
p300
I1
sS'processor'
p301
I2
sS'eeprom'
p302
I1
sS'softwar'
p303
I10
sS'loop operation icon'
p304
I1
sS'designer-provided constraints constraint'
p305
I1
sS'iterative natur'
p306
I2
sS'instruct'
p307
I8
sS'exclusive branch'
p308
I1
sS'pseudo-operation icon'
p309
I18
sS'model cycle-by-cycle synchronizations behavior'
p310
I1
sS'latenc'
p311
I8
sS'convent'
p312
I1
sS'tool displays schedul'
p313
I1
sS'list algorithm'
p314
I1
sS'sub-block'
p315
I39
sS'architectural exploration for'
p316
I1
sS'transform'
p317
I2
sS'start'
p318
I1
sS'rtl synthesis tool'
p319
I1
sS'statement'
p320
I13
sS'suit'
p321
I1
sS'resource constraint'
p322
I2
sS'synthesi'
p323
I4
sS'incremental heuristic algorithm'
p324
I1
sS'store'
p325
I1
sS'hierarchical textual list of'
p326
I1
sS'textual list of operation label'
p327
I1
sS'resource shar'
p328
I4
sS'fpga'
p329
I1
sS'architectural explor'
p330
I15
sS'gantt chart'
p331
I55
sS'tool'
p332
I22
sS'latency constraint'
p333
I4
sS'exact lat'
p334
I1
sS'alap'
p335
I2
sS'pragma'
p336
I2
sS'clock cycle for c-step'
p337
I1
sS'hierarchical presentation of'
p338
I1
sS'next stat'
p339
I1
sS'designer-provided constraint'
p340
I8
sS'initiation interv'
p341
I3
sS'target'
p342
I1
sS'possibl'
p343
I3
sS'the rectangular icon'
p344
I1
sS'maximum'
p345
I2
sS'hierarchical textual list'
p346
I1
sS'i'
p347
I1
sS'hierarchically presenting schedul'
p348
I1
sS'greaterequ'
p349
I1
sS'display'
p350
I2
sS'scheduling constraint'
p351
I1
sS'sub-sub-block'
p352
I3
sS'abstract'
p353
I1
sS'interactive feedback loop'
p354
I1
sS'presentation of th'
p355
I1
sS'scheduler work'
p356
I1
sS'sub-block operation label'
p357
I1
sS'academic publish'
p358
I1
sS'sw salmon'
p359
I1
sS'synchronizations behavior'
p360
I1
sS'behavioral synthesis tool'
p361
I5
sS'rectangular outlin'
p362
I4
sS'logic functions i'
p363
I1
sS'clock cycl'
p364
I10
sS'non-sif represent'
p365
I1
sS'the hierarchical gantt chart'
p366
I1
sS'c-step c3'
p367
I6
sS'for a target fpga'
p368
I1
sS'c-step c1'
p369
I4
sS'c-step c4'
p370
I5
sS'command'
p371
I1
sS'architectur'
p372
I3
sS'pipelin'
p373
I3
sS'c-step'
p374
I69
sS'chart'
p375
I57
sS'virtual processor'
p376
I2
sS'pipelined loop'
p377
I3
sS'rectangular icon'
p378
I5
sS'writeslic'
p379
I1
sS'model'
p380
I1
sS'icon'
p381
I86
sS'wilsonvil'
p382
I1
sS'cycle-accurate schedul'
p383
I1
sS'computer-executable instructions for'
p384
I1
sS'implementation for a target fpga'
p385
I1
sS'magnetic tap'
p386
I1
sS'vhdl listing for'
p387
I1
sS'dvd'
p388
I1
sS'cd-rom'
p389
I1
sS'rule'
p390
I1
sS'loop optim'
p391
I1
sS'schedule fram'
p392
I1
sS'understand'
p393
I1
sS'constrain'
p394
I1
sS'computer-executable instructions for program'
p395
I1
sS'sub-block nest'
p396
I1
sS'loop pipelin'
p397
I1
stp398
Rp399
(dp400
S'_N'
p401
I1557
sS'_max_cache'
p402
NsS'_item_cache'
p403
NsS'_Nr_cache'
p404
Nsbtp405
.