// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_dense_layer_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
output  [9:0] ap_return_0;
output  [9:0] ap_return_1;
output  [9:0] ap_return_2;
output  [9:0] ap_return_3;
output  [9:0] ap_return_4;
output  [9:0] ap_return_5;
output  [9:0] ap_return_6;
output  [9:0] ap_return_7;
output  [9:0] ap_return_8;
output  [9:0] ap_return_9;
output  [9:0] ap_return_10;
output  [9:0] ap_return_11;
output  [9:0] ap_return_12;
output  [9:0] ap_return_13;
output  [9:0] ap_return_14;
output  [9:0] ap_return_15;
output  [9:0] ap_return_16;
output  [9:0] ap_return_17;
output  [9:0] ap_return_18;
output  [9:0] ap_return_19;
output  [9:0] ap_return_20;
output  [9:0] ap_return_21;
output  [9:0] ap_return_22;
output  [9:0] ap_return_23;
output  [9:0] ap_return_24;
output  [9:0] ap_return_25;
output  [9:0] ap_return_26;
output  [9:0] ap_return_27;
output  [9:0] ap_return_28;
output  [9:0] ap_return_29;
output  [9:0] ap_return_30;
output  [9:0] ap_return_31;
output  [9:0] ap_return_32;
output  [9:0] ap_return_33;
output  [9:0] ap_return_34;
output  [9:0] ap_return_35;
output  [9:0] ap_return_36;
output  [9:0] ap_return_37;
output  [9:0] ap_return_38;
output  [9:0] ap_return_39;
output  [9:0] ap_return_40;
output  [9:0] ap_return_41;
output  [9:0] ap_return_42;
output  [9:0] ap_return_43;
output  [9:0] ap_return_44;
output  [9:0] ap_return_45;
output  [9:0] ap_return_46;
output  [9:0] ap_return_47;
output  [9:0] ap_return_48;
output  [9:0] ap_return_49;
output  [9:0] ap_return_50;
output  [9:0] ap_return_51;
output  [9:0] ap_return_52;
output  [9:0] ap_return_53;
output  [9:0] ap_return_54;
output  [9:0] ap_return_55;
output  [9:0] ap_return_56;
output  [9:0] ap_return_57;
output  [9:0] ap_return_58;
output  [9:0] ap_return_59;
output  [9:0] ap_return_60;
output  [9:0] ap_return_61;
output  [9:0] ap_return_62;
output  [9:0] ap_return_63;

reg ap_idle;
reg[9:0] ap_return_0;
reg[9:0] ap_return_1;
reg[9:0] ap_return_2;
reg[9:0] ap_return_3;
reg[9:0] ap_return_4;
reg[9:0] ap_return_5;
reg[9:0] ap_return_6;
reg[9:0] ap_return_7;
reg[9:0] ap_return_8;
reg[9:0] ap_return_9;
reg[9:0] ap_return_10;
reg[9:0] ap_return_11;
reg[9:0] ap_return_12;
reg[9:0] ap_return_13;
reg[9:0] ap_return_14;
reg[9:0] ap_return_15;
reg[9:0] ap_return_16;
reg[9:0] ap_return_17;
reg[9:0] ap_return_18;
reg[9:0] ap_return_19;
reg[9:0] ap_return_20;
reg[9:0] ap_return_21;
reg[9:0] ap_return_22;
reg[9:0] ap_return_23;
reg[9:0] ap_return_24;
reg[9:0] ap_return_25;
reg[9:0] ap_return_26;
reg[9:0] ap_return_27;
reg[9:0] ap_return_28;
reg[9:0] ap_return_29;
reg[9:0] ap_return_30;
reg[9:0] ap_return_31;
reg[9:0] ap_return_32;
reg[9:0] ap_return_33;
reg[9:0] ap_return_34;
reg[9:0] ap_return_35;
reg[9:0] ap_return_36;
reg[9:0] ap_return_37;
reg[9:0] ap_return_38;
reg[9:0] ap_return_39;
reg[9:0] ap_return_40;
reg[9:0] ap_return_41;
reg[9:0] ap_return_42;
reg[9:0] ap_return_43;
reg[9:0] ap_return_44;
reg[9:0] ap_return_45;
reg[9:0] ap_return_46;
reg[9:0] ap_return_47;
reg[9:0] ap_return_48;
reg[9:0] ap_return_49;
reg[9:0] ap_return_50;
reg[9:0] ap_return_51;
reg[9:0] ap_return_52;
reg[9:0] ap_return_53;
reg[9:0] ap_return_54;
reg[9:0] ap_return_55;
reg[9:0] ap_return_56;
reg[9:0] ap_return_57;
reg[9:0] ap_return_58;
reg[9:0] ap_return_59;
reg[9:0] ap_return_60;
reg[9:0] ap_return_61;
reg[9:0] ap_return_62;
reg[9:0] ap_return_63;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_591_fu_666_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] p_ZL9golden_w2_0_address0;
wire   [31:0] p_ZL9golden_w2_0_q0;
wire   [5:0] p_ZL9golden_w2_0_address1;
wire   [31:0] p_ZL9golden_w2_0_q1;
wire   [5:0] p_ZL9golden_w2_1_address0;
wire   [31:0] p_ZL9golden_w2_1_q0;
wire   [5:0] p_ZL9golden_w2_1_address1;
wire   [31:0] p_ZL9golden_w2_1_q1;
wire   [5:0] p_ZL9golden_w2_2_address0;
wire   [31:0] p_ZL9golden_w2_2_q0;
wire   [5:0] p_ZL9golden_w2_2_address1;
wire   [31:0] p_ZL9golden_w2_2_q1;
wire   [5:0] p_ZL9golden_w2_3_address0;
wire   [31:0] p_ZL9golden_w2_3_q0;
wire   [5:0] p_ZL9golden_w2_3_address1;
wire   [31:0] p_ZL9golden_w2_3_q1;
reg   [31:0] p_read_179_reg_9414;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] p_read_180_reg_9419;
reg   [31:0] p_read_181_reg_9424;
reg   [31:0] p_read246_reg_9429;
wire   [30:0] trunc_ln18_fu_598_p1;
reg   [30:0] trunc_ln18_reg_9818;
wire   [30:0] trunc_ln18_6_fu_602_p1;
reg   [30:0] trunc_ln18_6_reg_9823;
wire   [30:0] trunc_ln18_7_fu_606_p1;
reg   [30:0] trunc_ln18_7_reg_9828;
wire   [30:0] trunc_ln18_8_fu_610_p1;
reg   [30:0] trunc_ln18_8_reg_9833;
wire   [5:0] trunc_ln34_fu_630_p1;
reg   [5:0] trunc_ln34_reg_9838;
reg   [5:0] trunc_ln34_reg_9838_pp0_iter1_reg;
reg   [5:0] trunc_ln34_reg_9838_pp0_iter2_reg;
reg   [1:0] tmp_s_reg_9886;
reg   [1:0] tmp_214_reg_9891;
reg   [1:0] tmp_215_reg_9897;
reg   [1:0] tmp_216_reg_9903;
reg   [1:0] tmp_217_reg_9909;
reg   [1:0] tmp_218_reg_9915;
reg   [1:0] tmp_219_reg_9921;
wire   [1:0] trunc_ln9_fu_1317_p1;
reg   [1:0] trunc_ln9_reg_9927;
reg   [1:0] tmp_220_reg_9933;
reg   [1:0] tmp_221_reg_9938;
reg   [1:0] tmp_222_reg_9944;
reg   [1:0] tmp_223_reg_9950;
reg   [1:0] tmp_224_reg_9956;
reg   [1:0] tmp_225_reg_9962;
reg   [1:0] tmp_226_reg_9968;
reg   [1:0] tmp_227_reg_9974;
reg   [1:0] tmp_264_reg_9980;
reg   [1:0] tmp_265_reg_9985;
reg   [1:0] tmp_266_reg_9991;
reg   [1:0] tmp_267_reg_9997;
reg   [1:0] tmp_268_reg_10003;
reg   [1:0] tmp_269_reg_10009;
reg   [1:0] tmp_270_reg_10015;
wire   [1:0] trunc_ln9_4_fu_2039_p1;
reg   [1:0] trunc_ln9_4_reg_10021;
reg   [1:0] tmp_271_reg_10027;
reg   [1:0] tmp_272_reg_10032;
reg   [1:0] tmp_273_reg_10038;
reg   [1:0] tmp_274_reg_10044;
reg   [1:0] tmp_275_reg_10050;
reg   [1:0] tmp_276_reg_10056;
reg   [1:0] tmp_277_reg_10062;
reg   [1:0] tmp_278_reg_10068;
reg   [1:0] tmp_315_reg_10074;
reg   [1:0] tmp_316_reg_10079;
reg   [1:0] tmp_317_reg_10085;
reg   [1:0] tmp_318_reg_10091;
reg   [1:0] tmp_319_reg_10097;
reg   [1:0] tmp_320_reg_10103;
reg   [1:0] tmp_321_reg_10109;
wire   [1:0] trunc_ln9_5_fu_2761_p1;
reg   [1:0] trunc_ln9_5_reg_10115;
reg   [1:0] tmp_322_reg_10121;
reg   [1:0] tmp_323_reg_10126;
reg   [1:0] tmp_324_reg_10132;
reg   [1:0] tmp_325_reg_10138;
reg   [1:0] tmp_326_reg_10144;
reg   [1:0] tmp_327_reg_10150;
reg   [1:0] tmp_328_reg_10156;
reg   [1:0] tmp_329_reg_10162;
reg   [1:0] tmp_366_reg_10168;
reg   [1:0] tmp_367_reg_10173;
reg   [1:0] tmp_368_reg_10179;
reg   [1:0] tmp_369_reg_10185;
reg   [1:0] tmp_370_reg_10191;
reg   [1:0] tmp_371_reg_10197;
reg   [1:0] tmp_372_reg_10203;
wire   [1:0] trunc_ln9_6_fu_3483_p1;
reg   [1:0] trunc_ln9_6_reg_10209;
reg   [1:0] tmp_373_reg_10215;
reg   [1:0] tmp_374_reg_10220;
reg   [1:0] tmp_375_reg_10226;
reg   [1:0] tmp_376_reg_10232;
reg   [1:0] tmp_377_reg_10238;
reg   [1:0] tmp_378_reg_10244;
reg   [1:0] tmp_379_reg_10250;
reg   [1:0] tmp_380_reg_10256;
reg   [1:0] tmp_418_reg_10262;
reg   [1:0] tmp_419_reg_10267;
reg   [1:0] tmp_420_reg_10273;
reg   [1:0] tmp_421_reg_10279;
reg   [1:0] tmp_422_reg_10285;
reg   [1:0] tmp_423_reg_10291;
reg   [1:0] tmp_424_reg_10297;
wire   [1:0] trunc_ln9_7_fu_4195_p1;
reg   [1:0] trunc_ln9_7_reg_10303;
reg   [1:0] tmp_425_reg_10309;
reg   [1:0] tmp_426_reg_10314;
reg   [1:0] tmp_427_reg_10320;
reg   [1:0] tmp_428_reg_10326;
reg   [1:0] tmp_429_reg_10332;
reg   [1:0] tmp_430_reg_10338;
reg   [1:0] tmp_431_reg_10344;
reg   [1:0] tmp_432_reg_10350;
reg   [1:0] tmp_469_reg_10356;
reg   [1:0] tmp_470_reg_10361;
reg   [1:0] tmp_471_reg_10367;
reg   [1:0] tmp_472_reg_10373;
reg   [1:0] tmp_473_reg_10379;
reg   [1:0] tmp_474_reg_10385;
reg   [1:0] tmp_475_reg_10391;
wire   [1:0] trunc_ln9_8_fu_4907_p1;
reg   [1:0] trunc_ln9_8_reg_10397;
reg   [1:0] tmp_476_reg_10403;
reg   [1:0] tmp_477_reg_10408;
reg   [1:0] tmp_478_reg_10414;
reg   [1:0] tmp_479_reg_10420;
reg   [1:0] tmp_480_reg_10426;
reg   [1:0] tmp_481_reg_10432;
reg   [1:0] tmp_482_reg_10438;
reg   [1:0] tmp_483_reg_10444;
reg   [1:0] tmp_520_reg_10450;
reg   [1:0] tmp_521_reg_10455;
reg   [1:0] tmp_522_reg_10461;
reg   [1:0] tmp_523_reg_10467;
reg   [1:0] tmp_524_reg_10473;
reg   [1:0] tmp_525_reg_10479;
reg   [1:0] tmp_526_reg_10485;
wire   [1:0] trunc_ln9_9_fu_5619_p1;
reg   [1:0] trunc_ln9_9_reg_10491;
reg   [1:0] tmp_527_reg_10497;
reg   [1:0] tmp_528_reg_10502;
reg   [1:0] tmp_529_reg_10508;
reg   [1:0] tmp_530_reg_10514;
reg   [1:0] tmp_531_reg_10520;
reg   [1:0] tmp_532_reg_10526;
reg   [1:0] tmp_533_reg_10532;
reg   [1:0] tmp_534_reg_10538;
reg   [1:0] tmp_571_reg_10544;
reg   [1:0] tmp_572_reg_10549;
reg   [1:0] tmp_573_reg_10555;
reg   [1:0] tmp_574_reg_10561;
reg   [1:0] tmp_575_reg_10567;
reg   [1:0] tmp_576_reg_10573;
reg   [1:0] tmp_577_reg_10579;
wire   [1:0] trunc_ln9_10_fu_6331_p1;
reg   [1:0] trunc_ln9_10_reg_10585;
reg   [1:0] tmp_578_reg_10591;
reg   [1:0] tmp_579_reg_10596;
reg   [1:0] tmp_580_reg_10602;
reg   [1:0] tmp_581_reg_10608;
reg   [1:0] tmp_582_reg_10614;
reg   [1:0] tmp_583_reg_10620;
reg   [1:0] tmp_584_reg_10626;
reg   [1:0] tmp_585_reg_10632;
reg   [3:0] tmp_229_reg_10638;
reg   [3:0] tmp_230_reg_10644;
wire   [3:0] trunc_ln10_fu_6581_p1;
reg   [3:0] trunc_ln10_reg_10651;
reg   [3:0] tmp_231_reg_10657;
reg   [3:0] tmp_280_reg_10662;
reg   [3:0] tmp_281_reg_10668;
wire   [3:0] trunc_ln10_2_fu_6761_p1;
reg   [3:0] trunc_ln10_2_reg_10675;
reg   [3:0] tmp_282_reg_10681;
reg   [3:0] tmp_331_reg_10686;
reg   [3:0] tmp_332_reg_10692;
wire   [3:0] trunc_ln10_3_fu_6941_p1;
reg   [3:0] trunc_ln10_3_reg_10699;
reg   [3:0] tmp_333_reg_10705;
reg   [3:0] tmp_382_reg_10710;
reg   [3:0] tmp_383_reg_10716;
wire   [3:0] trunc_ln10_4_fu_7121_p1;
reg   [3:0] trunc_ln10_4_reg_10723;
reg   [3:0] tmp_384_reg_10729;
reg   [3:0] tmp_434_reg_10734;
reg   [3:0] tmp_435_reg_10740;
wire   [3:0] trunc_ln10_5_fu_7301_p1;
reg   [3:0] trunc_ln10_5_reg_10747;
reg   [3:0] tmp_436_reg_10753;
reg   [3:0] tmp_485_reg_10758;
reg   [3:0] tmp_486_reg_10764;
wire   [3:0] trunc_ln10_6_fu_7481_p1;
reg   [3:0] trunc_ln10_6_reg_10771;
reg   [3:0] tmp_487_reg_10777;
reg   [3:0] tmp_536_reg_10782;
reg   [3:0] tmp_537_reg_10788;
wire   [3:0] trunc_ln10_7_fu_7661_p1;
reg   [3:0] trunc_ln10_7_reg_10795;
reg   [3:0] tmp_538_reg_10801;
reg   [3:0] tmp_587_reg_10806;
reg   [3:0] tmp_588_reg_10812;
wire   [3:0] trunc_ln10_8_fu_7841_p1;
reg   [3:0] trunc_ln10_8_reg_10819;
reg   [3:0] tmp_589_reg_10825;
wire   [5:0] s4_fu_7917_p2;
reg   [5:0] s4_reg_10830;
wire   [5:0] s4_4_fu_7985_p2;
reg   [5:0] s4_4_reg_10835;
wire   [5:0] s4_5_fu_8053_p2;
reg   [5:0] s4_5_reg_10840;
wire   [5:0] s4_6_fu_8121_p2;
reg   [5:0] s4_6_reg_10845;
wire   [5:0] s4_7_fu_8189_p2;
reg   [5:0] s4_7_reg_10850;
wire   [5:0] s4_8_fu_8257_p2;
reg   [5:0] s4_8_reg_10855;
wire   [5:0] s4_9_fu_8325_p2;
reg   [5:0] s4_9_reg_10860;
wire   [5:0] s4_10_fu_8393_p2;
reg   [5:0] s4_10_reg_10865;
wire   [63:0] zext_ln34_fu_622_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln45_fu_652_p1;
reg   [6:0] n45_fu_214;
wire   [6:0] n_fu_660_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_n45_load;
reg   [9:0] output_76_fu_218;
wire   [9:0] add_ln60_6_fu_8505_p2;
reg    ap_predicate_pred1021_state5;
reg   [9:0] ap_sig_allocacmp_output_76_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [9:0] output_75_fu_222;
wire   [9:0] add_ln60_4_fu_8449_p2;
reg   [9:0] ap_sig_allocacmp_output_75_load;
reg   [9:0] output_74_fu_226;
reg    ap_predicate_pred1019_state5;
reg   [9:0] ap_sig_allocacmp_output_74_load;
reg   [9:0] output_73_fu_230;
reg   [9:0] ap_sig_allocacmp_output_73_load;
reg   [9:0] output_72_fu_234;
reg    ap_predicate_pred1015_state5;
reg   [9:0] ap_sig_allocacmp_output_72_load;
reg   [9:0] output_71_fu_238;
reg   [9:0] ap_sig_allocacmp_output_71_load;
reg   [9:0] output_70_fu_242;
reg    ap_predicate_pred1011_state5;
reg   [9:0] ap_sig_allocacmp_output_70_load;
reg   [9:0] output_69_fu_246;
reg   [9:0] ap_sig_allocacmp_output_69_load;
reg   [9:0] output_68_fu_250;
reg    ap_predicate_pred1007_state5;
reg   [9:0] ap_sig_allocacmp_output_68_load;
reg   [9:0] output_67_fu_254;
reg   [9:0] ap_sig_allocacmp_output_67_load;
reg   [9:0] output_66_fu_258;
reg    ap_predicate_pred1003_state5;
reg   [9:0] ap_sig_allocacmp_output_66_load;
reg   [9:0] output_65_fu_262;
reg   [9:0] ap_sig_allocacmp_output_65_load;
reg   [9:0] output_64_fu_266;
reg    ap_predicate_pred999_state5;
reg   [9:0] ap_sig_allocacmp_output_64_load;
reg   [9:0] output_63_fu_270;
reg   [9:0] ap_sig_allocacmp_output_63_load;
reg   [9:0] output_62_fu_274;
reg    ap_predicate_pred995_state5;
reg   [9:0] ap_sig_allocacmp_output_62_load;
reg   [9:0] output_61_fu_278;
reg   [9:0] ap_sig_allocacmp_output_61_load;
reg   [9:0] output_60_fu_282;
reg    ap_predicate_pred991_state5;
reg   [9:0] ap_sig_allocacmp_output_60_load;
reg   [9:0] output_59_fu_286;
reg   [9:0] ap_sig_allocacmp_output_59_load;
reg   [9:0] output_58_fu_290;
reg    ap_predicate_pred987_state5;
reg   [9:0] ap_sig_allocacmp_output_58_load;
reg   [9:0] output_57_fu_294;
reg   [9:0] ap_sig_allocacmp_output_57_load;
reg   [9:0] output_56_fu_298;
reg    ap_predicate_pred983_state5;
reg   [9:0] ap_sig_allocacmp_output_56_load;
reg   [9:0] output_55_fu_302;
reg   [9:0] ap_sig_allocacmp_output_55_load;
reg   [9:0] output_54_fu_306;
reg    ap_predicate_pred979_state5;
reg   [9:0] ap_sig_allocacmp_output_54_load;
reg   [9:0] output_53_fu_310;
reg   [9:0] ap_sig_allocacmp_output_53_load;
reg   [9:0] output_52_fu_314;
reg    ap_predicate_pred975_state5;
reg   [9:0] ap_sig_allocacmp_output_52_load;
reg   [9:0] output_51_fu_318;
reg   [9:0] ap_sig_allocacmp_output_51_load;
reg   [9:0] output_50_fu_322;
reg    ap_predicate_pred971_state5;
reg   [9:0] ap_sig_allocacmp_output_50_load;
reg   [9:0] output_49_fu_326;
reg   [9:0] ap_sig_allocacmp_output_49_load;
reg   [9:0] output_48_fu_330;
reg    ap_predicate_pred967_state5;
reg   [9:0] ap_sig_allocacmp_output_48_load;
reg   [9:0] output_47_fu_334;
reg   [9:0] ap_sig_allocacmp_output_47_load;
reg   [9:0] output_46_fu_338;
reg    ap_predicate_pred963_state5;
reg   [9:0] ap_sig_allocacmp_output_46_load;
reg   [9:0] output_45_fu_342;
reg   [9:0] ap_sig_allocacmp_output_45_load;
reg   [9:0] output_44_fu_346;
reg    ap_predicate_pred959_state5;
reg   [9:0] ap_sig_allocacmp_output_44_load;
reg   [9:0] output_43_fu_350;
reg   [9:0] ap_sig_allocacmp_output_43_load;
reg   [9:0] output_42_fu_354;
reg    ap_predicate_pred955_state5;
reg   [9:0] ap_sig_allocacmp_output_42_load;
reg   [9:0] output_41_fu_358;
reg   [9:0] ap_sig_allocacmp_output_41_load;
reg   [9:0] output_40_fu_362;
reg    ap_predicate_pred951_state5;
reg   [9:0] ap_sig_allocacmp_output_40_load;
reg   [9:0] output_39_fu_366;
reg   [9:0] ap_sig_allocacmp_output_39_load;
reg   [9:0] output_38_fu_370;
reg    ap_predicate_pred947_state5;
reg   [9:0] ap_sig_allocacmp_output_38_load;
reg   [9:0] output_37_fu_374;
reg   [9:0] ap_sig_allocacmp_output_37_load;
reg   [9:0] output_36_fu_378;
reg    ap_predicate_pred943_state5;
reg   [9:0] ap_sig_allocacmp_output_36_load;
reg   [9:0] output_35_fu_382;
reg   [9:0] ap_sig_allocacmp_output_35_load;
reg   [9:0] output_34_fu_386;
reg    ap_predicate_pred939_state5;
reg   [9:0] ap_sig_allocacmp_output_34_load;
reg   [9:0] output_33_fu_390;
reg   [9:0] ap_sig_allocacmp_output_33_load;
reg   [9:0] output_32_fu_394;
reg    ap_predicate_pred935_state5;
reg   [9:0] ap_sig_allocacmp_output_32_load;
reg   [9:0] output_31_fu_398;
reg   [9:0] ap_sig_allocacmp_output_31_load;
reg   [9:0] output_30_fu_402;
reg    ap_predicate_pred931_state5;
reg   [9:0] ap_sig_allocacmp_output_30_load;
reg   [9:0] output_29_fu_406;
reg   [9:0] ap_sig_allocacmp_output_29_load;
reg   [9:0] output_28_fu_410;
reg    ap_predicate_pred927_state5;
reg   [9:0] ap_sig_allocacmp_output_28_load;
reg   [9:0] output_27_fu_414;
reg   [9:0] ap_sig_allocacmp_output_27_load;
reg   [9:0] output_26_fu_418;
reg    ap_predicate_pred923_state5;
reg   [9:0] ap_sig_allocacmp_output_26_load;
reg   [9:0] output_25_fu_422;
reg   [9:0] ap_sig_allocacmp_output_25_load;
reg   [9:0] output_24_fu_426;
reg    ap_predicate_pred919_state5;
reg   [9:0] ap_sig_allocacmp_output_24_load;
reg   [9:0] output_23_fu_430;
reg   [9:0] ap_sig_allocacmp_output_23_load;
reg   [9:0] output_22_fu_434;
reg    ap_predicate_pred915_state5;
reg   [9:0] ap_sig_allocacmp_output_22_load;
reg   [9:0] output_21_fu_438;
reg   [9:0] ap_sig_allocacmp_output_21_load;
reg   [9:0] output_20_fu_442;
reg    ap_predicate_pred911_state5;
reg   [9:0] ap_sig_allocacmp_output_20_load;
reg   [9:0] output_19_fu_446;
reg   [9:0] ap_sig_allocacmp_output_19_load;
reg   [9:0] output_18_fu_450;
reg    ap_predicate_pred907_state5;
reg   [9:0] ap_sig_allocacmp_output_18_load;
reg   [9:0] output_17_fu_454;
reg   [9:0] ap_sig_allocacmp_output_17_load;
reg   [9:0] output_16_fu_458;
reg    ap_predicate_pred903_state5;
reg   [9:0] ap_sig_allocacmp_output_16_load;
reg   [9:0] output_15_fu_462;
reg   [9:0] ap_sig_allocacmp_output_15_load;
reg   [9:0] output_14_fu_466;
reg    ap_predicate_pred900_state5;
reg   [9:0] ap_sig_allocacmp_output_14_load;
reg   [9:0] output_fu_470;
reg   [9:0] ap_sig_allocacmp_output_load;
reg    p_ZL9golden_w2_0_ce1_local;
reg    p_ZL9golden_w2_0_ce0_local;
reg    p_ZL9golden_w2_1_ce1_local;
reg    p_ZL9golden_w2_1_ce0_local;
reg    p_ZL9golden_w2_2_ce1_local;
reg    p_ZL9golden_w2_2_ce0_local;
reg    p_ZL9golden_w2_3_ce1_local;
reg    p_ZL9golden_w2_3_ce0_local;
wire   [4:0] tmp_386_fu_634_p4;
wire   [5:0] or_ln_fu_644_p3;
wire   [31:0] xor_ln18_fu_679_p2;
wire   [30:0] trunc_ln18_9_fu_689_p1;
wire   [30:0] xor_ln18_8_fu_684_p2;
wire   [30:0] xor_ln46_fu_699_p2;
wire   [0:0] tmp_fu_705_p3;
wire   [0:0] tmp_184_fu_713_p3;
wire   [0:0] tmp_185_fu_721_p3;
wire   [0:0] tmp_186_fu_729_p3;
wire   [0:0] tmp_187_fu_737_p3;
wire   [0:0] tmp_188_fu_745_p3;
wire   [0:0] tmp_189_fu_753_p3;
wire   [0:0] tmp_190_fu_761_p3;
wire   [0:0] tmp_191_fu_769_p3;
wire   [0:0] tmp_192_fu_777_p3;
wire   [0:0] tmp_193_fu_785_p3;
wire   [0:0] tmp_194_fu_793_p3;
wire   [0:0] tmp_195_fu_801_p3;
wire   [0:0] tmp_196_fu_809_p3;
wire   [0:0] tmp_197_fu_817_p3;
wire   [0:0] trunc_ln8_fu_825_p1;
wire   [28:0] and_ln8_cast2_fu_895_p30;
wire   [30:0] and_ln8_fu_829_p32;
wire   [31:0] xnr_fu_693_p2;
wire   [0:0] tmp_198_fu_965_p3;
wire   [0:0] tmp_199_fu_973_p3;
wire   [0:0] tmp_200_fu_981_p3;
wire   [0:0] tmp_201_fu_989_p3;
wire   [0:0] tmp_202_fu_997_p3;
wire   [0:0] tmp_203_fu_1005_p3;
wire   [0:0] tmp_204_fu_1013_p3;
wire   [0:0] tmp_205_fu_1021_p3;
wire   [0:0] tmp_206_fu_1029_p3;
wire   [0:0] tmp_207_fu_1037_p3;
wire   [0:0] tmp_208_fu_1045_p3;
wire   [0:0] tmp_209_fu_1053_p3;
wire   [0:0] tmp_210_fu_1061_p3;
wire   [0:0] tmp_211_fu_1069_p3;
wire   [0:0] tmp_212_fu_1077_p3;
wire   [0:0] tmp_213_fu_1085_p3;
wire   [28:0] and_ln8_8_cast1_fu_1159_p30;
wire   [30:0] and_ln8_8_fu_1093_p32;
wire   [29:0] zext_ln8_24_fu_1221_p1;
wire   [29:0] zext_ln8_23_fu_957_p1;
wire   [31:0] zext_ln8_8_fu_1225_p1;
wire   [31:0] zext_ln8_fu_961_p1;
wire   [29:0] add_ln8_fu_1235_p2;
wire   [28:0] add_ln8_12_fu_1229_p2;
wire   [31:0] s0_fu_1241_p2;
wire   [31:0] xor_ln18_7_fu_1401_p2;
wire   [30:0] trunc_ln18_10_fu_1411_p1;
wire   [30:0] xor_ln18_12_fu_1406_p2;
wire   [30:0] xor_ln46_2_fu_1421_p2;
wire   [0:0] tmp_233_fu_1427_p3;
wire   [0:0] tmp_234_fu_1435_p3;
wire   [0:0] tmp_235_fu_1443_p3;
wire   [0:0] tmp_236_fu_1451_p3;
wire   [0:0] tmp_237_fu_1459_p3;
wire   [0:0] tmp_238_fu_1467_p3;
wire   [0:0] tmp_239_fu_1475_p3;
wire   [0:0] tmp_240_fu_1483_p3;
wire   [0:0] tmp_241_fu_1491_p3;
wire   [0:0] tmp_242_fu_1499_p3;
wire   [0:0] tmp_243_fu_1507_p3;
wire   [0:0] tmp_244_fu_1515_p3;
wire   [0:0] tmp_245_fu_1523_p3;
wire   [0:0] tmp_246_fu_1531_p3;
wire   [0:0] tmp_247_fu_1539_p3;
wire   [0:0] trunc_ln8_4_fu_1547_p1;
wire   [28:0] and_ln8_9_cast1_fu_1617_p30;
wire   [30:0] and_ln8_9_fu_1551_p32;
wire   [31:0] xnr_4_fu_1415_p2;
wire   [0:0] tmp_248_fu_1687_p3;
wire   [0:0] tmp_249_fu_1695_p3;
wire   [0:0] tmp_250_fu_1703_p3;
wire   [0:0] tmp_251_fu_1711_p3;
wire   [0:0] tmp_252_fu_1719_p3;
wire   [0:0] tmp_253_fu_1727_p3;
wire   [0:0] tmp_254_fu_1735_p3;
wire   [0:0] tmp_255_fu_1743_p3;
wire   [0:0] tmp_256_fu_1751_p3;
wire   [0:0] tmp_257_fu_1759_p3;
wire   [0:0] tmp_258_fu_1767_p3;
wire   [0:0] tmp_259_fu_1775_p3;
wire   [0:0] tmp_260_fu_1783_p3;
wire   [0:0] tmp_261_fu_1791_p3;
wire   [0:0] tmp_262_fu_1799_p3;
wire   [0:0] tmp_263_fu_1807_p3;
wire   [28:0] and_ln8_cast1_fu_1881_p30;
wire   [30:0] and_ln8_s_fu_1815_p32;
wire   [29:0] zext_ln8_26_fu_1943_p1;
wire   [29:0] zext_ln8_25_fu_1679_p1;
wire   [31:0] zext_ln8_10_fu_1947_p1;
wire   [31:0] zext_ln8_9_fu_1683_p1;
wire   [29:0] add_ln8_15_fu_1957_p2;
wire   [28:0] add_ln8_14_fu_1951_p2;
wire   [31:0] s0_4_fu_1963_p2;
wire   [31:0] xor_ln18_9_fu_2123_p2;
wire   [30:0] trunc_ln18_11_fu_2133_p1;
wire   [30:0] xor_ln18_14_fu_2128_p2;
wire   [30:0] xor_ln46_3_fu_2143_p2;
wire   [0:0] tmp_284_fu_2149_p3;
wire   [0:0] tmp_285_fu_2157_p3;
wire   [0:0] tmp_286_fu_2165_p3;
wire   [0:0] tmp_287_fu_2173_p3;
wire   [0:0] tmp_288_fu_2181_p3;
wire   [0:0] tmp_289_fu_2189_p3;
wire   [0:0] tmp_290_fu_2197_p3;
wire   [0:0] tmp_291_fu_2205_p3;
wire   [0:0] tmp_292_fu_2213_p3;
wire   [0:0] tmp_293_fu_2221_p3;
wire   [0:0] tmp_294_fu_2229_p3;
wire   [0:0] tmp_295_fu_2237_p3;
wire   [0:0] tmp_296_fu_2245_p3;
wire   [0:0] tmp_297_fu_2253_p3;
wire   [0:0] tmp_298_fu_2261_p3;
wire   [0:0] trunc_ln8_5_fu_2269_p1;
wire   [28:0] and_ln8_1_cast2_fu_2339_p30;
wire   [30:0] and_ln8_1_fu_2273_p32;
wire   [31:0] xnr_5_fu_2137_p2;
wire   [0:0] tmp_299_fu_2409_p3;
wire   [0:0] tmp_300_fu_2417_p3;
wire   [0:0] tmp_301_fu_2425_p3;
wire   [0:0] tmp_302_fu_2433_p3;
wire   [0:0] tmp_303_fu_2441_p3;
wire   [0:0] tmp_304_fu_2449_p3;
wire   [0:0] tmp_305_fu_2457_p3;
wire   [0:0] tmp_306_fu_2465_p3;
wire   [0:0] tmp_307_fu_2473_p3;
wire   [0:0] tmp_308_fu_2481_p3;
wire   [0:0] tmp_309_fu_2489_p3;
wire   [0:0] tmp_310_fu_2497_p3;
wire   [0:0] tmp_311_fu_2505_p3;
wire   [0:0] tmp_312_fu_2513_p3;
wire   [0:0] tmp_313_fu_2521_p3;
wire   [0:0] tmp_314_fu_2529_p3;
wire   [28:0] and_ln8_2_cast2_fu_2603_p30;
wire   [30:0] and_ln8_2_fu_2537_p32;
wire   [29:0] zext_ln8_28_fu_2665_p1;
wire   [29:0] zext_ln8_27_fu_2401_p1;
wire   [31:0] zext_ln8_12_fu_2669_p1;
wire   [31:0] zext_ln8_11_fu_2405_p1;
wire   [29:0] add_ln8_18_fu_2679_p2;
wire   [28:0] add_ln8_17_fu_2673_p2;
wire   [31:0] s0_5_fu_2685_p2;
wire   [31:0] xor_ln18_11_fu_2845_p2;
wire   [30:0] trunc_ln18_12_fu_2855_p1;
wire   [30:0] xor_ln18_16_fu_2850_p2;
wire   [30:0] xor_ln46_4_fu_2865_p2;
wire   [0:0] tmp_335_fu_2871_p3;
wire   [0:0] tmp_336_fu_2879_p3;
wire   [0:0] tmp_337_fu_2887_p3;
wire   [0:0] tmp_338_fu_2895_p3;
wire   [0:0] tmp_339_fu_2903_p3;
wire   [0:0] tmp_340_fu_2911_p3;
wire   [0:0] tmp_341_fu_2919_p3;
wire   [0:0] tmp_342_fu_2927_p3;
wire   [0:0] tmp_343_fu_2935_p3;
wire   [0:0] tmp_344_fu_2943_p3;
wire   [0:0] tmp_345_fu_2951_p3;
wire   [0:0] tmp_346_fu_2959_p3;
wire   [0:0] tmp_347_fu_2967_p3;
wire   [0:0] tmp_348_fu_2975_p3;
wire   [0:0] tmp_349_fu_2983_p3;
wire   [0:0] trunc_ln8_6_fu_2991_p1;
wire   [28:0] and_ln8_3_cast2_fu_3061_p30;
wire   [30:0] and_ln8_3_fu_2995_p32;
wire   [31:0] xnr_6_fu_2859_p2;
wire   [0:0] tmp_350_fu_3131_p3;
wire   [0:0] tmp_351_fu_3139_p3;
wire   [0:0] tmp_352_fu_3147_p3;
wire   [0:0] tmp_353_fu_3155_p3;
wire   [0:0] tmp_354_fu_3163_p3;
wire   [0:0] tmp_355_fu_3171_p3;
wire   [0:0] tmp_356_fu_3179_p3;
wire   [0:0] tmp_357_fu_3187_p3;
wire   [0:0] tmp_358_fu_3195_p3;
wire   [0:0] tmp_359_fu_3203_p3;
wire   [0:0] tmp_360_fu_3211_p3;
wire   [0:0] tmp_361_fu_3219_p3;
wire   [0:0] tmp_362_fu_3227_p3;
wire   [0:0] tmp_363_fu_3235_p3;
wire   [0:0] tmp_364_fu_3243_p3;
wire   [0:0] tmp_365_fu_3251_p3;
wire   [28:0] and_ln8_4_cast2_fu_3325_p30;
wire   [30:0] and_ln8_4_fu_3259_p32;
wire   [29:0] zext_ln8_30_fu_3387_p1;
wire   [29:0] zext_ln8_29_fu_3123_p1;
wire   [31:0] zext_ln8_14_fu_3391_p1;
wire   [31:0] zext_ln8_13_fu_3127_p1;
wire   [29:0] add_ln8_21_fu_3401_p2;
wire   [28:0] add_ln8_20_fu_3395_p2;
wire   [31:0] s0_6_fu_3407_p2;
wire   [30:0] trunc_ln18_13_fu_3567_p1;
wire   [30:0] xor_ln46_5_fu_3577_p2;
wire   [0:0] tmp_387_fu_3583_p3;
wire   [0:0] tmp_388_fu_3591_p3;
wire   [0:0] tmp_389_fu_3599_p3;
wire   [0:0] tmp_390_fu_3607_p3;
wire   [0:0] tmp_391_fu_3615_p3;
wire   [0:0] tmp_392_fu_3623_p3;
wire   [0:0] tmp_393_fu_3631_p3;
wire   [0:0] tmp_394_fu_3639_p3;
wire   [0:0] tmp_395_fu_3647_p3;
wire   [0:0] tmp_396_fu_3655_p3;
wire   [0:0] tmp_397_fu_3663_p3;
wire   [0:0] tmp_398_fu_3671_p3;
wire   [0:0] tmp_399_fu_3679_p3;
wire   [0:0] tmp_400_fu_3687_p3;
wire   [0:0] tmp_401_fu_3695_p3;
wire   [0:0] trunc_ln8_7_fu_3703_p1;
wire   [28:0] and_ln8_5_cast2_fu_3773_p30;
wire   [30:0] and_ln8_5_fu_3707_p32;
wire   [31:0] xnr_7_fu_3571_p2;
wire   [0:0] tmp_402_fu_3843_p3;
wire   [0:0] tmp_403_fu_3851_p3;
wire   [0:0] tmp_404_fu_3859_p3;
wire   [0:0] tmp_405_fu_3867_p3;
wire   [0:0] tmp_406_fu_3875_p3;
wire   [0:0] tmp_407_fu_3883_p3;
wire   [0:0] tmp_408_fu_3891_p3;
wire   [0:0] tmp_409_fu_3899_p3;
wire   [0:0] tmp_410_fu_3907_p3;
wire   [0:0] tmp_411_fu_3915_p3;
wire   [0:0] tmp_412_fu_3923_p3;
wire   [0:0] tmp_413_fu_3931_p3;
wire   [0:0] tmp_414_fu_3939_p3;
wire   [0:0] tmp_415_fu_3947_p3;
wire   [0:0] tmp_416_fu_3955_p3;
wire   [0:0] tmp_417_fu_3963_p3;
wire   [28:0] and_ln8_6_cast2_fu_4037_p30;
wire   [30:0] and_ln8_6_fu_3971_p32;
wire   [29:0] zext_ln8_32_fu_4099_p1;
wire   [29:0] zext_ln8_31_fu_3835_p1;
wire   [31:0] zext_ln8_16_fu_4103_p1;
wire   [31:0] zext_ln8_15_fu_3839_p1;
wire   [29:0] add_ln8_24_fu_4113_p2;
wire   [28:0] add_ln8_23_fu_4107_p2;
wire   [31:0] s0_7_fu_4119_p2;
wire   [30:0] trunc_ln18_14_fu_4279_p1;
wire   [30:0] xor_ln46_6_fu_4289_p2;
wire   [0:0] tmp_438_fu_4295_p3;
wire   [0:0] tmp_439_fu_4303_p3;
wire   [0:0] tmp_440_fu_4311_p3;
wire   [0:0] tmp_441_fu_4319_p3;
wire   [0:0] tmp_442_fu_4327_p3;
wire   [0:0] tmp_443_fu_4335_p3;
wire   [0:0] tmp_444_fu_4343_p3;
wire   [0:0] tmp_445_fu_4351_p3;
wire   [0:0] tmp_446_fu_4359_p3;
wire   [0:0] tmp_447_fu_4367_p3;
wire   [0:0] tmp_448_fu_4375_p3;
wire   [0:0] tmp_449_fu_4383_p3;
wire   [0:0] tmp_450_fu_4391_p3;
wire   [0:0] tmp_451_fu_4399_p3;
wire   [0:0] tmp_452_fu_4407_p3;
wire   [0:0] trunc_ln8_8_fu_4415_p1;
wire   [28:0] and_ln8_7_cast2_fu_4485_p30;
wire   [30:0] and_ln8_7_fu_4419_p32;
wire   [31:0] xnr_8_fu_4283_p2;
wire   [0:0] tmp_453_fu_4555_p3;
wire   [0:0] tmp_454_fu_4563_p3;
wire   [0:0] tmp_455_fu_4571_p3;
wire   [0:0] tmp_456_fu_4579_p3;
wire   [0:0] tmp_457_fu_4587_p3;
wire   [0:0] tmp_458_fu_4595_p3;
wire   [0:0] tmp_459_fu_4603_p3;
wire   [0:0] tmp_460_fu_4611_p3;
wire   [0:0] tmp_461_fu_4619_p3;
wire   [0:0] tmp_462_fu_4627_p3;
wire   [0:0] tmp_463_fu_4635_p3;
wire   [0:0] tmp_464_fu_4643_p3;
wire   [0:0] tmp_465_fu_4651_p3;
wire   [0:0] tmp_466_fu_4659_p3;
wire   [0:0] tmp_467_fu_4667_p3;
wire   [0:0] tmp_468_fu_4675_p3;
wire   [28:0] and_ln8_10_cast1_fu_4749_p30;
wire   [30:0] and_ln8_10_fu_4683_p32;
wire   [29:0] zext_ln8_34_fu_4811_p1;
wire   [29:0] zext_ln8_33_fu_4547_p1;
wire   [31:0] zext_ln8_18_fu_4815_p1;
wire   [31:0] zext_ln8_17_fu_4551_p1;
wire   [29:0] add_ln8_27_fu_4825_p2;
wire   [28:0] add_ln8_26_fu_4819_p2;
wire   [31:0] s0_8_fu_4831_p2;
wire   [30:0] trunc_ln18_15_fu_4991_p1;
wire   [30:0] xor_ln46_7_fu_5001_p2;
wire   [0:0] tmp_489_fu_5007_p3;
wire   [0:0] tmp_490_fu_5015_p3;
wire   [0:0] tmp_491_fu_5023_p3;
wire   [0:0] tmp_492_fu_5031_p3;
wire   [0:0] tmp_493_fu_5039_p3;
wire   [0:0] tmp_494_fu_5047_p3;
wire   [0:0] tmp_495_fu_5055_p3;
wire   [0:0] tmp_496_fu_5063_p3;
wire   [0:0] tmp_497_fu_5071_p3;
wire   [0:0] tmp_498_fu_5079_p3;
wire   [0:0] tmp_499_fu_5087_p3;
wire   [0:0] tmp_500_fu_5095_p3;
wire   [0:0] tmp_501_fu_5103_p3;
wire   [0:0] tmp_502_fu_5111_p3;
wire   [0:0] tmp_503_fu_5119_p3;
wire   [0:0] trunc_ln8_9_fu_5127_p1;
wire   [28:0] and_ln8_11_cast1_fu_5197_p30;
wire   [30:0] and_ln8_11_fu_5131_p32;
wire   [31:0] xnr_9_fu_4995_p2;
wire   [0:0] tmp_504_fu_5267_p3;
wire   [0:0] tmp_505_fu_5275_p3;
wire   [0:0] tmp_506_fu_5283_p3;
wire   [0:0] tmp_507_fu_5291_p3;
wire   [0:0] tmp_508_fu_5299_p3;
wire   [0:0] tmp_509_fu_5307_p3;
wire   [0:0] tmp_510_fu_5315_p3;
wire   [0:0] tmp_511_fu_5323_p3;
wire   [0:0] tmp_512_fu_5331_p3;
wire   [0:0] tmp_513_fu_5339_p3;
wire   [0:0] tmp_514_fu_5347_p3;
wire   [0:0] tmp_515_fu_5355_p3;
wire   [0:0] tmp_516_fu_5363_p3;
wire   [0:0] tmp_517_fu_5371_p3;
wire   [0:0] tmp_518_fu_5379_p3;
wire   [0:0] tmp_519_fu_5387_p3;
wire   [28:0] and_ln8_12_cast1_fu_5461_p30;
wire   [30:0] and_ln8_12_fu_5395_p32;
wire   [29:0] zext_ln8_36_fu_5523_p1;
wire   [29:0] zext_ln8_35_fu_5259_p1;
wire   [31:0] zext_ln8_20_fu_5527_p1;
wire   [31:0] zext_ln8_19_fu_5263_p1;
wire   [29:0] add_ln8_30_fu_5537_p2;
wire   [28:0] add_ln8_29_fu_5531_p2;
wire   [31:0] s0_9_fu_5543_p2;
wire   [30:0] trunc_ln18_16_fu_5703_p1;
wire   [30:0] xor_ln46_8_fu_5713_p2;
wire   [0:0] tmp_540_fu_5719_p3;
wire   [0:0] tmp_541_fu_5727_p3;
wire   [0:0] tmp_542_fu_5735_p3;
wire   [0:0] tmp_543_fu_5743_p3;
wire   [0:0] tmp_544_fu_5751_p3;
wire   [0:0] tmp_545_fu_5759_p3;
wire   [0:0] tmp_546_fu_5767_p3;
wire   [0:0] tmp_547_fu_5775_p3;
wire   [0:0] tmp_548_fu_5783_p3;
wire   [0:0] tmp_549_fu_5791_p3;
wire   [0:0] tmp_550_fu_5799_p3;
wire   [0:0] tmp_551_fu_5807_p3;
wire   [0:0] tmp_552_fu_5815_p3;
wire   [0:0] tmp_553_fu_5823_p3;
wire   [0:0] tmp_554_fu_5831_p3;
wire   [0:0] trunc_ln8_10_fu_5839_p1;
wire   [28:0] and_ln8_13_cast1_fu_5909_p30;
wire   [30:0] and_ln8_13_fu_5843_p32;
wire   [31:0] xnr_10_fu_5707_p2;
wire   [0:0] tmp_555_fu_5979_p3;
wire   [0:0] tmp_556_fu_5987_p3;
wire   [0:0] tmp_557_fu_5995_p3;
wire   [0:0] tmp_558_fu_6003_p3;
wire   [0:0] tmp_559_fu_6011_p3;
wire   [0:0] tmp_560_fu_6019_p3;
wire   [0:0] tmp_561_fu_6027_p3;
wire   [0:0] tmp_562_fu_6035_p3;
wire   [0:0] tmp_563_fu_6043_p3;
wire   [0:0] tmp_564_fu_6051_p3;
wire   [0:0] tmp_565_fu_6059_p3;
wire   [0:0] tmp_566_fu_6067_p3;
wire   [0:0] tmp_567_fu_6075_p3;
wire   [0:0] tmp_568_fu_6083_p3;
wire   [0:0] tmp_569_fu_6091_p3;
wire   [0:0] tmp_570_fu_6099_p3;
wire   [28:0] and_ln8_14_cast1_fu_6173_p30;
wire   [30:0] and_ln8_14_fu_6107_p32;
wire   [29:0] zext_ln8_38_fu_6235_p1;
wire   [29:0] zext_ln8_37_fu_5971_p1;
wire   [31:0] zext_ln8_22_fu_6239_p1;
wire   [31:0] zext_ln8_21_fu_5975_p1;
wire   [29:0] add_ln8_33_fu_6249_p2;
wire   [28:0] add_ln8_32_fu_6243_p2;
wire   [31:0] s0_10_fu_6255_p2;
wire   [25:0] and_ln9_cast2_fu_6441_p14;
wire   [29:0] and_ln9_fu_6415_p16;
wire   [25:0] and_ln9_8_cast1_fu_6498_p14;
wire   [29:0] and_ln9_8_fu_6472_p16;
wire   [27:0] zext_ln9_24_fu_6521_p1;
wire   [27:0] zext_ln9_23_fu_6464_p1;
wire   [30:0] zext_ln9_8_fu_6525_p1;
wire   [30:0] zext_ln9_fu_6468_p1;
wire   [30:0] s1_fu_6535_p2;
wire   [26:0] tmp_228_fu_6541_p4;
wire   [27:0] zext_ln10_fu_6551_p1;
wire   [27:0] add_ln9_fu_6529_p2;
wire   [27:0] add_ln10_fu_6555_p2;
wire   [25:0] and_ln9_9_cast1_fu_6621_p14;
wire   [29:0] and_ln9_9_fu_6595_p16;
wire   [25:0] and_ln9_cast1_fu_6678_p14;
wire   [29:0] and_ln9_s_fu_6652_p16;
wire   [27:0] zext_ln9_26_fu_6701_p1;
wire   [27:0] zext_ln9_25_fu_6644_p1;
wire   [30:0] zext_ln9_10_fu_6705_p1;
wire   [30:0] zext_ln9_9_fu_6648_p1;
wire   [30:0] s1_4_fu_6715_p2;
wire   [26:0] tmp_279_fu_6721_p4;
wire   [27:0] zext_ln10_4_fu_6731_p1;
wire   [27:0] add_ln9_7_fu_6709_p2;
wire   [27:0] add_ln10_4_fu_6735_p2;
wire   [25:0] and_ln9_1_cast2_fu_6801_p14;
wire   [29:0] and_ln9_1_fu_6775_p16;
wire   [25:0] and_ln9_2_cast2_fu_6858_p14;
wire   [29:0] and_ln9_2_fu_6832_p16;
wire   [27:0] zext_ln9_28_fu_6881_p1;
wire   [27:0] zext_ln9_27_fu_6824_p1;
wire   [30:0] zext_ln9_12_fu_6885_p1;
wire   [30:0] zext_ln9_11_fu_6828_p1;
wire   [30:0] s1_5_fu_6895_p2;
wire   [26:0] tmp_330_fu_6901_p4;
wire   [27:0] zext_ln10_5_fu_6911_p1;
wire   [27:0] add_ln9_9_fu_6889_p2;
wire   [27:0] add_ln10_5_fu_6915_p2;
wire   [25:0] and_ln9_3_cast2_fu_6981_p14;
wire   [29:0] and_ln9_3_fu_6955_p16;
wire   [25:0] and_ln9_4_cast2_fu_7038_p14;
wire   [29:0] and_ln9_4_fu_7012_p16;
wire   [27:0] zext_ln9_30_fu_7061_p1;
wire   [27:0] zext_ln9_29_fu_7004_p1;
wire   [30:0] zext_ln9_14_fu_7065_p1;
wire   [30:0] zext_ln9_13_fu_7008_p1;
wire   [30:0] s1_6_fu_7075_p2;
wire   [26:0] tmp_381_fu_7081_p4;
wire   [27:0] zext_ln10_6_fu_7091_p1;
wire   [27:0] add_ln9_11_fu_7069_p2;
wire   [27:0] add_ln10_6_fu_7095_p2;
wire   [25:0] and_ln9_5_cast2_fu_7161_p14;
wire   [29:0] and_ln9_5_fu_7135_p16;
wire   [25:0] and_ln9_6_cast2_fu_7218_p14;
wire   [29:0] and_ln9_6_fu_7192_p16;
wire   [27:0] zext_ln9_32_fu_7241_p1;
wire   [27:0] zext_ln9_31_fu_7184_p1;
wire   [30:0] zext_ln9_16_fu_7245_p1;
wire   [30:0] zext_ln9_15_fu_7188_p1;
wire   [30:0] s1_7_fu_7255_p2;
wire   [26:0] tmp_433_fu_7261_p4;
wire   [27:0] zext_ln10_7_fu_7271_p1;
wire   [27:0] add_ln9_13_fu_7249_p2;
wire   [27:0] add_ln10_7_fu_7275_p2;
wire   [25:0] and_ln9_7_cast2_fu_7341_p14;
wire   [29:0] and_ln9_7_fu_7315_p16;
wire   [25:0] and_ln9_10_cast1_fu_7398_p14;
wire   [29:0] and_ln9_10_fu_7372_p16;
wire   [27:0] zext_ln9_34_fu_7421_p1;
wire   [27:0] zext_ln9_33_fu_7364_p1;
wire   [30:0] zext_ln9_18_fu_7425_p1;
wire   [30:0] zext_ln9_17_fu_7368_p1;
wire   [30:0] s1_8_fu_7435_p2;
wire   [26:0] tmp_484_fu_7441_p4;
wire   [27:0] zext_ln10_8_fu_7451_p1;
wire   [27:0] add_ln9_15_fu_7429_p2;
wire   [27:0] add_ln10_8_fu_7455_p2;
wire   [25:0] and_ln9_11_cast1_fu_7521_p14;
wire   [29:0] and_ln9_11_fu_7495_p16;
wire   [25:0] and_ln9_12_cast1_fu_7578_p14;
wire   [29:0] and_ln9_12_fu_7552_p16;
wire   [27:0] zext_ln9_36_fu_7601_p1;
wire   [27:0] zext_ln9_35_fu_7544_p1;
wire   [30:0] zext_ln9_20_fu_7605_p1;
wire   [30:0] zext_ln9_19_fu_7548_p1;
wire   [30:0] s1_9_fu_7615_p2;
wire   [26:0] tmp_535_fu_7621_p4;
wire   [27:0] zext_ln10_9_fu_7631_p1;
wire   [27:0] add_ln9_17_fu_7609_p2;
wire   [27:0] add_ln10_9_fu_7635_p2;
wire   [25:0] and_ln9_13_cast1_fu_7701_p14;
wire   [29:0] and_ln9_13_fu_7675_p16;
wire   [25:0] and_ln9_14_cast1_fu_7758_p14;
wire   [29:0] and_ln9_14_fu_7732_p16;
wire   [27:0] zext_ln9_38_fu_7781_p1;
wire   [27:0] zext_ln9_37_fu_7724_p1;
wire   [30:0] zext_ln9_22_fu_7785_p1;
wire   [30:0] zext_ln9_21_fu_7728_p1;
wire   [30:0] s1_10_fu_7795_p2;
wire   [26:0] tmp_586_fu_7801_p4;
wire   [27:0] zext_ln10_10_fu_7811_p1;
wire   [27:0] add_ln9_19_fu_7789_p2;
wire   [27:0] add_ln10_10_fu_7815_p2;
wire   [19:0] and_ln_fu_7855_p6;
wire   [19:0] and_ln2_fu_7873_p6;
wire   [5:0] zext_ln11_24_fu_7884_p1;
wire   [5:0] zext_ln11_23_fu_7866_p1;
wire   [20:0] zext_ln11_8_fu_7887_p1;
wire   [20:0] zext_ln11_fu_7869_p1;
wire   [20:0] s3_fu_7897_p2;
wire   [4:0] tmp_232_fu_7903_p4;
wire   [5:0] zext_ln12_fu_7913_p1;
wire   [5:0] add_ln11_fu_7891_p2;
wire   [19:0] and_ln10_2_fu_7923_p6;
wire   [19:0] and_ln11_6_fu_7941_p6;
wire   [5:0] zext_ln11_26_fu_7952_p1;
wire   [5:0] zext_ln11_25_fu_7934_p1;
wire   [20:0] zext_ln11_10_fu_7955_p1;
wire   [20:0] zext_ln11_9_fu_7937_p1;
wire   [20:0] s3_4_fu_7965_p2;
wire   [4:0] tmp_283_fu_7971_p4;
wire   [5:0] zext_ln12_4_fu_7981_p1;
wire   [5:0] add_ln11_7_fu_7959_p2;
wire   [19:0] and_ln10_3_fu_7991_p6;
wire   [19:0] and_ln11_7_fu_8009_p6;
wire   [5:0] zext_ln11_28_fu_8020_p1;
wire   [5:0] zext_ln11_27_fu_8002_p1;
wire   [20:0] zext_ln11_12_fu_8023_p1;
wire   [20:0] zext_ln11_11_fu_8005_p1;
wire   [20:0] s3_5_fu_8033_p2;
wire   [4:0] tmp_334_fu_8039_p4;
wire   [5:0] zext_ln12_5_fu_8049_p1;
wire   [5:0] add_ln11_9_fu_8027_p2;
wire   [19:0] and_ln10_4_fu_8059_p6;
wire   [19:0] and_ln11_8_fu_8077_p6;
wire   [5:0] zext_ln11_30_fu_8088_p1;
wire   [5:0] zext_ln11_29_fu_8070_p1;
wire   [20:0] zext_ln11_14_fu_8091_p1;
wire   [20:0] zext_ln11_13_fu_8073_p1;
wire   [20:0] s3_6_fu_8101_p2;
wire   [4:0] tmp_385_fu_8107_p4;
wire   [5:0] zext_ln12_6_fu_8117_p1;
wire   [5:0] add_ln11_11_fu_8095_p2;
wire   [19:0] and_ln10_5_fu_8127_p6;
wire   [19:0] and_ln11_9_fu_8145_p6;
wire   [5:0] zext_ln11_32_fu_8156_p1;
wire   [5:0] zext_ln11_31_fu_8138_p1;
wire   [20:0] zext_ln11_16_fu_8159_p1;
wire   [20:0] zext_ln11_15_fu_8141_p1;
wire   [20:0] s3_7_fu_8169_p2;
wire   [4:0] tmp_437_fu_8175_p4;
wire   [5:0] zext_ln12_7_fu_8185_p1;
wire   [5:0] add_ln11_13_fu_8163_p2;
wire   [19:0] and_ln10_6_fu_8195_p6;
wire   [19:0] and_ln11_s_fu_8213_p6;
wire   [5:0] zext_ln11_34_fu_8224_p1;
wire   [5:0] zext_ln11_33_fu_8206_p1;
wire   [20:0] zext_ln11_18_fu_8227_p1;
wire   [20:0] zext_ln11_17_fu_8209_p1;
wire   [20:0] s3_8_fu_8237_p2;
wire   [4:0] tmp_488_fu_8243_p4;
wire   [5:0] zext_ln12_8_fu_8253_p1;
wire   [5:0] add_ln11_15_fu_8231_p2;
wire   [19:0] and_ln10_7_fu_8263_p6;
wire   [19:0] and_ln11_1_fu_8281_p6;
wire   [5:0] zext_ln11_36_fu_8292_p1;
wire   [5:0] zext_ln11_35_fu_8274_p1;
wire   [20:0] zext_ln11_20_fu_8295_p1;
wire   [20:0] zext_ln11_19_fu_8277_p1;
wire   [20:0] s3_9_fu_8305_p2;
wire   [4:0] tmp_539_fu_8311_p4;
wire   [5:0] zext_ln12_9_fu_8321_p1;
wire   [5:0] add_ln11_17_fu_8299_p2;
wire   [19:0] and_ln10_8_fu_8331_p6;
wire   [19:0] and_ln11_2_fu_8349_p6;
wire   [5:0] zext_ln11_38_fu_8360_p1;
wire   [5:0] zext_ln11_37_fu_8342_p1;
wire   [20:0] zext_ln11_22_fu_8363_p1;
wire   [20:0] zext_ln11_21_fu_8345_p1;
wire   [20:0] s3_10_fu_8373_p2;
wire   [4:0] tmp_590_fu_8379_p4;
wire   [5:0] zext_ln12_10_fu_8389_p1;
wire   [5:0] add_ln11_19_fu_8367_p2;
wire   [6:0] zext_ln56_2_fu_8402_p1;
wire   [6:0] zext_ln56_fu_8399_p1;
wire   [6:0] add_ln56_fu_8408_p2;
wire   [6:0] zext_ln56_3_fu_8405_p1;
wire   [6:0] zext_ln60_fu_8418_p1;
wire   [6:0] add_ln60_7_fu_8421_p2;
wire   [7:0] zext_ln60_4_fu_8427_p1;
wire   [7:0] zext_ln56_4_fu_8414_p1;
wire   [7:0] add_ln60_fu_8431_p2;
wire   [8:0] shl_ln_fu_8437_p3;
wire   [9:0] zext_ln60_5_fu_8445_p1;
wire   [6:0] zext_ln56_6_fu_8458_p1;
wire   [6:0] zext_ln56_5_fu_8455_p1;
wire   [6:0] add_ln56_1_fu_8464_p2;
wire   [6:0] zext_ln56_7_fu_8461_p1;
wire   [6:0] zext_ln60_6_fu_8474_p1;
wire   [6:0] add_ln60_8_fu_8477_p2;
wire   [7:0] zext_ln60_7_fu_8483_p1;
wire   [7:0] zext_ln56_8_fu_8470_p1;
wire   [7:0] add_ln60_5_fu_8487_p2;
wire   [8:0] shl_ln60_2_fu_8493_p3;
wire   [9:0] zext_ln60_8_fu_8501_p1;
reg   [9:0] ap_return_0_preg;
reg   [9:0] ap_return_1_preg;
reg   [9:0] ap_return_2_preg;
reg   [9:0] ap_return_3_preg;
reg   [9:0] ap_return_4_preg;
reg   [9:0] ap_return_5_preg;
reg   [9:0] ap_return_6_preg;
reg   [9:0] ap_return_7_preg;
reg   [9:0] ap_return_8_preg;
reg   [9:0] ap_return_9_preg;
reg   [9:0] ap_return_10_preg;
reg   [9:0] ap_return_11_preg;
reg   [9:0] ap_return_12_preg;
reg   [9:0] ap_return_13_preg;
reg   [9:0] ap_return_14_preg;
reg   [9:0] ap_return_15_preg;
reg   [9:0] ap_return_16_preg;
reg   [9:0] ap_return_17_preg;
reg   [9:0] ap_return_18_preg;
reg   [9:0] ap_return_19_preg;
reg   [9:0] ap_return_20_preg;
reg   [9:0] ap_return_21_preg;
reg   [9:0] ap_return_22_preg;
reg   [9:0] ap_return_23_preg;
reg   [9:0] ap_return_24_preg;
reg   [9:0] ap_return_25_preg;
reg   [9:0] ap_return_26_preg;
reg   [9:0] ap_return_27_preg;
reg   [9:0] ap_return_28_preg;
reg   [9:0] ap_return_29_preg;
reg   [9:0] ap_return_30_preg;
reg   [9:0] ap_return_31_preg;
reg   [9:0] ap_return_32_preg;
reg   [9:0] ap_return_33_preg;
reg   [9:0] ap_return_34_preg;
reg   [9:0] ap_return_35_preg;
reg   [9:0] ap_return_36_preg;
reg   [9:0] ap_return_37_preg;
reg   [9:0] ap_return_38_preg;
reg   [9:0] ap_return_39_preg;
reg   [9:0] ap_return_40_preg;
reg   [9:0] ap_return_41_preg;
reg   [9:0] ap_return_42_preg;
reg   [9:0] ap_return_43_preg;
reg   [9:0] ap_return_44_preg;
reg   [9:0] ap_return_45_preg;
reg   [9:0] ap_return_46_preg;
reg   [9:0] ap_return_47_preg;
reg   [9:0] ap_return_48_preg;
reg   [9:0] ap_return_49_preg;
reg   [9:0] ap_return_50_preg;
reg   [9:0] ap_return_51_preg;
reg   [9:0] ap_return_52_preg;
reg   [9:0] ap_return_53_preg;
reg   [9:0] ap_return_54_preg;
reg   [9:0] ap_return_55_preg;
reg   [9:0] ap_return_56_preg;
reg   [9:0] ap_return_57_preg;
reg   [9:0] ap_return_58_preg;
reg   [9:0] ap_return_59_preg;
reg   [9:0] ap_return_60_preg;
reg   [9:0] ap_return_61_preg;
reg   [9:0] ap_return_62_preg;
reg   [9:0] ap_return_63_preg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_889;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 n45_fu_214 = 7'd0;
#0 output_76_fu_218 = 10'd0;
#0 output_75_fu_222 = 10'd0;
#0 output_74_fu_226 = 10'd0;
#0 output_73_fu_230 = 10'd0;
#0 output_72_fu_234 = 10'd0;
#0 output_71_fu_238 = 10'd0;
#0 output_70_fu_242 = 10'd0;
#0 output_69_fu_246 = 10'd0;
#0 output_68_fu_250 = 10'd0;
#0 output_67_fu_254 = 10'd0;
#0 output_66_fu_258 = 10'd0;
#0 output_65_fu_262 = 10'd0;
#0 output_64_fu_266 = 10'd0;
#0 output_63_fu_270 = 10'd0;
#0 output_62_fu_274 = 10'd0;
#0 output_61_fu_278 = 10'd0;
#0 output_60_fu_282 = 10'd0;
#0 output_59_fu_286 = 10'd0;
#0 output_58_fu_290 = 10'd0;
#0 output_57_fu_294 = 10'd0;
#0 output_56_fu_298 = 10'd0;
#0 output_55_fu_302 = 10'd0;
#0 output_54_fu_306 = 10'd0;
#0 output_53_fu_310 = 10'd0;
#0 output_52_fu_314 = 10'd0;
#0 output_51_fu_318 = 10'd0;
#0 output_50_fu_322 = 10'd0;
#0 output_49_fu_326 = 10'd0;
#0 output_48_fu_330 = 10'd0;
#0 output_47_fu_334 = 10'd0;
#0 output_46_fu_338 = 10'd0;
#0 output_45_fu_342 = 10'd0;
#0 output_44_fu_346 = 10'd0;
#0 output_43_fu_350 = 10'd0;
#0 output_42_fu_354 = 10'd0;
#0 output_41_fu_358 = 10'd0;
#0 output_40_fu_362 = 10'd0;
#0 output_39_fu_366 = 10'd0;
#0 output_38_fu_370 = 10'd0;
#0 output_37_fu_374 = 10'd0;
#0 output_36_fu_378 = 10'd0;
#0 output_35_fu_382 = 10'd0;
#0 output_34_fu_386 = 10'd0;
#0 output_33_fu_390 = 10'd0;
#0 output_32_fu_394 = 10'd0;
#0 output_31_fu_398 = 10'd0;
#0 output_30_fu_402 = 10'd0;
#0 output_29_fu_406 = 10'd0;
#0 output_28_fu_410 = 10'd0;
#0 output_27_fu_414 = 10'd0;
#0 output_26_fu_418 = 10'd0;
#0 output_25_fu_422 = 10'd0;
#0 output_24_fu_426 = 10'd0;
#0 output_23_fu_430 = 10'd0;
#0 output_22_fu_434 = 10'd0;
#0 output_21_fu_438 = 10'd0;
#0 output_20_fu_442 = 10'd0;
#0 output_19_fu_446 = 10'd0;
#0 output_18_fu_450 = 10'd0;
#0 output_17_fu_454 = 10'd0;
#0 output_16_fu_458 = 10'd0;
#0 output_15_fu_462 = 10'd0;
#0 output_14_fu_466 = 10'd0;
#0 output_fu_470 = 10'd0;
#0 ap_return_0_preg = 10'd0;
#0 ap_return_1_preg = 10'd0;
#0 ap_return_2_preg = 10'd0;
#0 ap_return_3_preg = 10'd0;
#0 ap_return_4_preg = 10'd0;
#0 ap_return_5_preg = 10'd0;
#0 ap_return_6_preg = 10'd0;
#0 ap_return_7_preg = 10'd0;
#0 ap_return_8_preg = 10'd0;
#0 ap_return_9_preg = 10'd0;
#0 ap_return_10_preg = 10'd0;
#0 ap_return_11_preg = 10'd0;
#0 ap_return_12_preg = 10'd0;
#0 ap_return_13_preg = 10'd0;
#0 ap_return_14_preg = 10'd0;
#0 ap_return_15_preg = 10'd0;
#0 ap_return_16_preg = 10'd0;
#0 ap_return_17_preg = 10'd0;
#0 ap_return_18_preg = 10'd0;
#0 ap_return_19_preg = 10'd0;
#0 ap_return_20_preg = 10'd0;
#0 ap_return_21_preg = 10'd0;
#0 ap_return_22_preg = 10'd0;
#0 ap_return_23_preg = 10'd0;
#0 ap_return_24_preg = 10'd0;
#0 ap_return_25_preg = 10'd0;
#0 ap_return_26_preg = 10'd0;
#0 ap_return_27_preg = 10'd0;
#0 ap_return_28_preg = 10'd0;
#0 ap_return_29_preg = 10'd0;
#0 ap_return_30_preg = 10'd0;
#0 ap_return_31_preg = 10'd0;
#0 ap_return_32_preg = 10'd0;
#0 ap_return_33_preg = 10'd0;
#0 ap_return_34_preg = 10'd0;
#0 ap_return_35_preg = 10'd0;
#0 ap_return_36_preg = 10'd0;
#0 ap_return_37_preg = 10'd0;
#0 ap_return_38_preg = 10'd0;
#0 ap_return_39_preg = 10'd0;
#0 ap_return_40_preg = 10'd0;
#0 ap_return_41_preg = 10'd0;
#0 ap_return_42_preg = 10'd0;
#0 ap_return_43_preg = 10'd0;
#0 ap_return_44_preg = 10'd0;
#0 ap_return_45_preg = 10'd0;
#0 ap_return_46_preg = 10'd0;
#0 ap_return_47_preg = 10'd0;
#0 ap_return_48_preg = 10'd0;
#0 ap_return_49_preg = 10'd0;
#0 ap_return_50_preg = 10'd0;
#0 ap_return_51_preg = 10'd0;
#0 ap_return_52_preg = 10'd0;
#0 ap_return_53_preg = 10'd0;
#0 ap_return_54_preg = 10'd0;
#0 ap_return_55_preg = 10'd0;
#0 ap_return_56_preg = 10'd0;
#0 ap_return_57_preg = 10'd0;
#0 ap_return_58_preg = 10'd0;
#0 ap_return_59_preg = 10'd0;
#0 ap_return_60_preg = 10'd0;
#0 ap_return_61_preg = 10'd0;
#0 ap_return_62_preg = 10'd0;
#0 ap_return_63_preg = 10'd0;
end

bnn_dense_layer_1_p_ZL9golden_w2_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL9golden_w2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL9golden_w2_0_address0),
    .ce0(p_ZL9golden_w2_0_ce0_local),
    .q0(p_ZL9golden_w2_0_q0),
    .address1(p_ZL9golden_w2_0_address1),
    .ce1(p_ZL9golden_w2_0_ce1_local),
    .q1(p_ZL9golden_w2_0_q1)
);

bnn_dense_layer_1_p_ZL9golden_w2_1_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL9golden_w2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL9golden_w2_1_address0),
    .ce0(p_ZL9golden_w2_1_ce0_local),
    .q0(p_ZL9golden_w2_1_q0),
    .address1(p_ZL9golden_w2_1_address1),
    .ce1(p_ZL9golden_w2_1_ce1_local),
    .q1(p_ZL9golden_w2_1_q1)
);

bnn_dense_layer_1_p_ZL9golden_w2_2_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL9golden_w2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL9golden_w2_2_address0),
    .ce0(p_ZL9golden_w2_2_ce0_local),
    .q0(p_ZL9golden_w2_2_q0),
    .address1(p_ZL9golden_w2_2_address1),
    .ce1(p_ZL9golden_w2_2_ce1_local),
    .q1(p_ZL9golden_w2_2_q1)
);

bnn_dense_layer_1_p_ZL9golden_w2_3_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL9golden_w2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL9golden_w2_3_address0),
    .ce0(p_ZL9golden_w2_3_ce0_local),
    .q0(p_ZL9golden_w2_3_q0),
    .address1(p_ZL9golden_w2_3_address1),
    .ce1(p_ZL9golden_w2_3_ce1_local),
    .q1(p_ZL9golden_w2_3_q1)
);

bnn_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_0_preg[1] <= 1'b0;
        ap_return_0_preg[2] <= 1'b0;
        ap_return_0_preg[3] <= 1'b0;
        ap_return_0_preg[4] <= 1'b0;
        ap_return_0_preg[5] <= 1'b0;
        ap_return_0_preg[6] <= 1'b0;
        ap_return_0_preg[7] <= 1'b0;
        ap_return_0_preg[8] <= 1'b0;
        ap_return_0_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_0_preg[9 : 1] <= ap_sig_allocacmp_output_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_10_preg[1] <= 1'b0;
        ap_return_10_preg[2] <= 1'b0;
        ap_return_10_preg[3] <= 1'b0;
        ap_return_10_preg[4] <= 1'b0;
        ap_return_10_preg[5] <= 1'b0;
        ap_return_10_preg[6] <= 1'b0;
        ap_return_10_preg[7] <= 1'b0;
        ap_return_10_preg[8] <= 1'b0;
        ap_return_10_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_10_preg[9 : 1] <= ap_sig_allocacmp_output_23_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_11_preg[1] <= 1'b0;
        ap_return_11_preg[2] <= 1'b0;
        ap_return_11_preg[3] <= 1'b0;
        ap_return_11_preg[4] <= 1'b0;
        ap_return_11_preg[5] <= 1'b0;
        ap_return_11_preg[6] <= 1'b0;
        ap_return_11_preg[7] <= 1'b0;
        ap_return_11_preg[8] <= 1'b0;
        ap_return_11_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_11_preg[9 : 1] <= ap_sig_allocacmp_output_24_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_12_preg[1] <= 1'b0;
        ap_return_12_preg[2] <= 1'b0;
        ap_return_12_preg[3] <= 1'b0;
        ap_return_12_preg[4] <= 1'b0;
        ap_return_12_preg[5] <= 1'b0;
        ap_return_12_preg[6] <= 1'b0;
        ap_return_12_preg[7] <= 1'b0;
        ap_return_12_preg[8] <= 1'b0;
        ap_return_12_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_12_preg[9 : 1] <= ap_sig_allocacmp_output_25_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_13_preg[1] <= 1'b0;
        ap_return_13_preg[2] <= 1'b0;
        ap_return_13_preg[3] <= 1'b0;
        ap_return_13_preg[4] <= 1'b0;
        ap_return_13_preg[5] <= 1'b0;
        ap_return_13_preg[6] <= 1'b0;
        ap_return_13_preg[7] <= 1'b0;
        ap_return_13_preg[8] <= 1'b0;
        ap_return_13_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_13_preg[9 : 1] <= ap_sig_allocacmp_output_26_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_14_preg[1] <= 1'b0;
        ap_return_14_preg[2] <= 1'b0;
        ap_return_14_preg[3] <= 1'b0;
        ap_return_14_preg[4] <= 1'b0;
        ap_return_14_preg[5] <= 1'b0;
        ap_return_14_preg[6] <= 1'b0;
        ap_return_14_preg[7] <= 1'b0;
        ap_return_14_preg[8] <= 1'b0;
        ap_return_14_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_14_preg[9 : 1] <= ap_sig_allocacmp_output_27_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_15_preg[1] <= 1'b0;
        ap_return_15_preg[2] <= 1'b0;
        ap_return_15_preg[3] <= 1'b0;
        ap_return_15_preg[4] <= 1'b0;
        ap_return_15_preg[5] <= 1'b0;
        ap_return_15_preg[6] <= 1'b0;
        ap_return_15_preg[7] <= 1'b0;
        ap_return_15_preg[8] <= 1'b0;
        ap_return_15_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_15_preg[9 : 1] <= ap_sig_allocacmp_output_28_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_16_preg[1] <= 1'b0;
        ap_return_16_preg[2] <= 1'b0;
        ap_return_16_preg[3] <= 1'b0;
        ap_return_16_preg[4] <= 1'b0;
        ap_return_16_preg[5] <= 1'b0;
        ap_return_16_preg[6] <= 1'b0;
        ap_return_16_preg[7] <= 1'b0;
        ap_return_16_preg[8] <= 1'b0;
        ap_return_16_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_16_preg[9 : 1] <= ap_sig_allocacmp_output_29_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_17_preg[1] <= 1'b0;
        ap_return_17_preg[2] <= 1'b0;
        ap_return_17_preg[3] <= 1'b0;
        ap_return_17_preg[4] <= 1'b0;
        ap_return_17_preg[5] <= 1'b0;
        ap_return_17_preg[6] <= 1'b0;
        ap_return_17_preg[7] <= 1'b0;
        ap_return_17_preg[8] <= 1'b0;
        ap_return_17_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_17_preg[9 : 1] <= ap_sig_allocacmp_output_30_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_18_preg[1] <= 1'b0;
        ap_return_18_preg[2] <= 1'b0;
        ap_return_18_preg[3] <= 1'b0;
        ap_return_18_preg[4] <= 1'b0;
        ap_return_18_preg[5] <= 1'b0;
        ap_return_18_preg[6] <= 1'b0;
        ap_return_18_preg[7] <= 1'b0;
        ap_return_18_preg[8] <= 1'b0;
        ap_return_18_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_18_preg[9 : 1] <= ap_sig_allocacmp_output_31_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_19_preg[1] <= 1'b0;
        ap_return_19_preg[2] <= 1'b0;
        ap_return_19_preg[3] <= 1'b0;
        ap_return_19_preg[4] <= 1'b0;
        ap_return_19_preg[5] <= 1'b0;
        ap_return_19_preg[6] <= 1'b0;
        ap_return_19_preg[7] <= 1'b0;
        ap_return_19_preg[8] <= 1'b0;
        ap_return_19_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_19_preg[9 : 1] <= ap_sig_allocacmp_output_32_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_1_preg[1] <= 1'b0;
        ap_return_1_preg[2] <= 1'b0;
        ap_return_1_preg[3] <= 1'b0;
        ap_return_1_preg[4] <= 1'b0;
        ap_return_1_preg[5] <= 1'b0;
        ap_return_1_preg[6] <= 1'b0;
        ap_return_1_preg[7] <= 1'b0;
        ap_return_1_preg[8] <= 1'b0;
        ap_return_1_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_1_preg[9 : 1] <= ap_sig_allocacmp_output_14_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_20_preg[1] <= 1'b0;
        ap_return_20_preg[2] <= 1'b0;
        ap_return_20_preg[3] <= 1'b0;
        ap_return_20_preg[4] <= 1'b0;
        ap_return_20_preg[5] <= 1'b0;
        ap_return_20_preg[6] <= 1'b0;
        ap_return_20_preg[7] <= 1'b0;
        ap_return_20_preg[8] <= 1'b0;
        ap_return_20_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_20_preg[9 : 1] <= ap_sig_allocacmp_output_33_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_21_preg[1] <= 1'b0;
        ap_return_21_preg[2] <= 1'b0;
        ap_return_21_preg[3] <= 1'b0;
        ap_return_21_preg[4] <= 1'b0;
        ap_return_21_preg[5] <= 1'b0;
        ap_return_21_preg[6] <= 1'b0;
        ap_return_21_preg[7] <= 1'b0;
        ap_return_21_preg[8] <= 1'b0;
        ap_return_21_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_21_preg[9 : 1] <= ap_sig_allocacmp_output_34_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_22_preg[1] <= 1'b0;
        ap_return_22_preg[2] <= 1'b0;
        ap_return_22_preg[3] <= 1'b0;
        ap_return_22_preg[4] <= 1'b0;
        ap_return_22_preg[5] <= 1'b0;
        ap_return_22_preg[6] <= 1'b0;
        ap_return_22_preg[7] <= 1'b0;
        ap_return_22_preg[8] <= 1'b0;
        ap_return_22_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_22_preg[9 : 1] <= ap_sig_allocacmp_output_35_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_23_preg[1] <= 1'b0;
        ap_return_23_preg[2] <= 1'b0;
        ap_return_23_preg[3] <= 1'b0;
        ap_return_23_preg[4] <= 1'b0;
        ap_return_23_preg[5] <= 1'b0;
        ap_return_23_preg[6] <= 1'b0;
        ap_return_23_preg[7] <= 1'b0;
        ap_return_23_preg[8] <= 1'b0;
        ap_return_23_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_23_preg[9 : 1] <= ap_sig_allocacmp_output_36_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_24_preg[1] <= 1'b0;
        ap_return_24_preg[2] <= 1'b0;
        ap_return_24_preg[3] <= 1'b0;
        ap_return_24_preg[4] <= 1'b0;
        ap_return_24_preg[5] <= 1'b0;
        ap_return_24_preg[6] <= 1'b0;
        ap_return_24_preg[7] <= 1'b0;
        ap_return_24_preg[8] <= 1'b0;
        ap_return_24_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_24_preg[9 : 1] <= ap_sig_allocacmp_output_37_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_25_preg[1] <= 1'b0;
        ap_return_25_preg[2] <= 1'b0;
        ap_return_25_preg[3] <= 1'b0;
        ap_return_25_preg[4] <= 1'b0;
        ap_return_25_preg[5] <= 1'b0;
        ap_return_25_preg[6] <= 1'b0;
        ap_return_25_preg[7] <= 1'b0;
        ap_return_25_preg[8] <= 1'b0;
        ap_return_25_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_25_preg[9 : 1] <= ap_sig_allocacmp_output_38_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_26_preg[1] <= 1'b0;
        ap_return_26_preg[2] <= 1'b0;
        ap_return_26_preg[3] <= 1'b0;
        ap_return_26_preg[4] <= 1'b0;
        ap_return_26_preg[5] <= 1'b0;
        ap_return_26_preg[6] <= 1'b0;
        ap_return_26_preg[7] <= 1'b0;
        ap_return_26_preg[8] <= 1'b0;
        ap_return_26_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_26_preg[9 : 1] <= ap_sig_allocacmp_output_39_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_27_preg[1] <= 1'b0;
        ap_return_27_preg[2] <= 1'b0;
        ap_return_27_preg[3] <= 1'b0;
        ap_return_27_preg[4] <= 1'b0;
        ap_return_27_preg[5] <= 1'b0;
        ap_return_27_preg[6] <= 1'b0;
        ap_return_27_preg[7] <= 1'b0;
        ap_return_27_preg[8] <= 1'b0;
        ap_return_27_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_27_preg[9 : 1] <= ap_sig_allocacmp_output_40_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_28_preg[1] <= 1'b0;
        ap_return_28_preg[2] <= 1'b0;
        ap_return_28_preg[3] <= 1'b0;
        ap_return_28_preg[4] <= 1'b0;
        ap_return_28_preg[5] <= 1'b0;
        ap_return_28_preg[6] <= 1'b0;
        ap_return_28_preg[7] <= 1'b0;
        ap_return_28_preg[8] <= 1'b0;
        ap_return_28_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_28_preg[9 : 1] <= ap_sig_allocacmp_output_41_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_29_preg[1] <= 1'b0;
        ap_return_29_preg[2] <= 1'b0;
        ap_return_29_preg[3] <= 1'b0;
        ap_return_29_preg[4] <= 1'b0;
        ap_return_29_preg[5] <= 1'b0;
        ap_return_29_preg[6] <= 1'b0;
        ap_return_29_preg[7] <= 1'b0;
        ap_return_29_preg[8] <= 1'b0;
        ap_return_29_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_29_preg[9 : 1] <= ap_sig_allocacmp_output_42_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_2_preg[1] <= 1'b0;
        ap_return_2_preg[2] <= 1'b0;
        ap_return_2_preg[3] <= 1'b0;
        ap_return_2_preg[4] <= 1'b0;
        ap_return_2_preg[5] <= 1'b0;
        ap_return_2_preg[6] <= 1'b0;
        ap_return_2_preg[7] <= 1'b0;
        ap_return_2_preg[8] <= 1'b0;
        ap_return_2_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_2_preg[9 : 1] <= ap_sig_allocacmp_output_15_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_30_preg[1] <= 1'b0;
        ap_return_30_preg[2] <= 1'b0;
        ap_return_30_preg[3] <= 1'b0;
        ap_return_30_preg[4] <= 1'b0;
        ap_return_30_preg[5] <= 1'b0;
        ap_return_30_preg[6] <= 1'b0;
        ap_return_30_preg[7] <= 1'b0;
        ap_return_30_preg[8] <= 1'b0;
        ap_return_30_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_30_preg[9 : 1] <= ap_sig_allocacmp_output_43_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_31_preg[1] <= 1'b0;
        ap_return_31_preg[2] <= 1'b0;
        ap_return_31_preg[3] <= 1'b0;
        ap_return_31_preg[4] <= 1'b0;
        ap_return_31_preg[5] <= 1'b0;
        ap_return_31_preg[6] <= 1'b0;
        ap_return_31_preg[7] <= 1'b0;
        ap_return_31_preg[8] <= 1'b0;
        ap_return_31_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_31_preg[9 : 1] <= ap_sig_allocacmp_output_44_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_32_preg[1] <= 1'b0;
        ap_return_32_preg[2] <= 1'b0;
        ap_return_32_preg[3] <= 1'b0;
        ap_return_32_preg[4] <= 1'b0;
        ap_return_32_preg[5] <= 1'b0;
        ap_return_32_preg[6] <= 1'b0;
        ap_return_32_preg[7] <= 1'b0;
        ap_return_32_preg[8] <= 1'b0;
        ap_return_32_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_32_preg[9 : 1] <= ap_sig_allocacmp_output_45_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_33_preg[1] <= 1'b0;
        ap_return_33_preg[2] <= 1'b0;
        ap_return_33_preg[3] <= 1'b0;
        ap_return_33_preg[4] <= 1'b0;
        ap_return_33_preg[5] <= 1'b0;
        ap_return_33_preg[6] <= 1'b0;
        ap_return_33_preg[7] <= 1'b0;
        ap_return_33_preg[8] <= 1'b0;
        ap_return_33_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_33_preg[9 : 1] <= ap_sig_allocacmp_output_46_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_34_preg[1] <= 1'b0;
        ap_return_34_preg[2] <= 1'b0;
        ap_return_34_preg[3] <= 1'b0;
        ap_return_34_preg[4] <= 1'b0;
        ap_return_34_preg[5] <= 1'b0;
        ap_return_34_preg[6] <= 1'b0;
        ap_return_34_preg[7] <= 1'b0;
        ap_return_34_preg[8] <= 1'b0;
        ap_return_34_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_34_preg[9 : 1] <= ap_sig_allocacmp_output_47_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_35_preg[1] <= 1'b0;
        ap_return_35_preg[2] <= 1'b0;
        ap_return_35_preg[3] <= 1'b0;
        ap_return_35_preg[4] <= 1'b0;
        ap_return_35_preg[5] <= 1'b0;
        ap_return_35_preg[6] <= 1'b0;
        ap_return_35_preg[7] <= 1'b0;
        ap_return_35_preg[8] <= 1'b0;
        ap_return_35_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_35_preg[9 : 1] <= ap_sig_allocacmp_output_48_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_36_preg[1] <= 1'b0;
        ap_return_36_preg[2] <= 1'b0;
        ap_return_36_preg[3] <= 1'b0;
        ap_return_36_preg[4] <= 1'b0;
        ap_return_36_preg[5] <= 1'b0;
        ap_return_36_preg[6] <= 1'b0;
        ap_return_36_preg[7] <= 1'b0;
        ap_return_36_preg[8] <= 1'b0;
        ap_return_36_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_36_preg[9 : 1] <= ap_sig_allocacmp_output_49_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_37_preg[1] <= 1'b0;
        ap_return_37_preg[2] <= 1'b0;
        ap_return_37_preg[3] <= 1'b0;
        ap_return_37_preg[4] <= 1'b0;
        ap_return_37_preg[5] <= 1'b0;
        ap_return_37_preg[6] <= 1'b0;
        ap_return_37_preg[7] <= 1'b0;
        ap_return_37_preg[8] <= 1'b0;
        ap_return_37_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_37_preg[9 : 1] <= ap_sig_allocacmp_output_50_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_38_preg[1] <= 1'b0;
        ap_return_38_preg[2] <= 1'b0;
        ap_return_38_preg[3] <= 1'b0;
        ap_return_38_preg[4] <= 1'b0;
        ap_return_38_preg[5] <= 1'b0;
        ap_return_38_preg[6] <= 1'b0;
        ap_return_38_preg[7] <= 1'b0;
        ap_return_38_preg[8] <= 1'b0;
        ap_return_38_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_38_preg[9 : 1] <= ap_sig_allocacmp_output_51_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_39_preg[1] <= 1'b0;
        ap_return_39_preg[2] <= 1'b0;
        ap_return_39_preg[3] <= 1'b0;
        ap_return_39_preg[4] <= 1'b0;
        ap_return_39_preg[5] <= 1'b0;
        ap_return_39_preg[6] <= 1'b0;
        ap_return_39_preg[7] <= 1'b0;
        ap_return_39_preg[8] <= 1'b0;
        ap_return_39_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_39_preg[9 : 1] <= ap_sig_allocacmp_output_52_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_3_preg[1] <= 1'b0;
        ap_return_3_preg[2] <= 1'b0;
        ap_return_3_preg[3] <= 1'b0;
        ap_return_3_preg[4] <= 1'b0;
        ap_return_3_preg[5] <= 1'b0;
        ap_return_3_preg[6] <= 1'b0;
        ap_return_3_preg[7] <= 1'b0;
        ap_return_3_preg[8] <= 1'b0;
        ap_return_3_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_3_preg[9 : 1] <= ap_sig_allocacmp_output_16_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_40_preg[1] <= 1'b0;
        ap_return_40_preg[2] <= 1'b0;
        ap_return_40_preg[3] <= 1'b0;
        ap_return_40_preg[4] <= 1'b0;
        ap_return_40_preg[5] <= 1'b0;
        ap_return_40_preg[6] <= 1'b0;
        ap_return_40_preg[7] <= 1'b0;
        ap_return_40_preg[8] <= 1'b0;
        ap_return_40_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_40_preg[9 : 1] <= ap_sig_allocacmp_output_53_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_41_preg[1] <= 1'b0;
        ap_return_41_preg[2] <= 1'b0;
        ap_return_41_preg[3] <= 1'b0;
        ap_return_41_preg[4] <= 1'b0;
        ap_return_41_preg[5] <= 1'b0;
        ap_return_41_preg[6] <= 1'b0;
        ap_return_41_preg[7] <= 1'b0;
        ap_return_41_preg[8] <= 1'b0;
        ap_return_41_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_41_preg[9 : 1] <= ap_sig_allocacmp_output_54_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_42_preg[1] <= 1'b0;
        ap_return_42_preg[2] <= 1'b0;
        ap_return_42_preg[3] <= 1'b0;
        ap_return_42_preg[4] <= 1'b0;
        ap_return_42_preg[5] <= 1'b0;
        ap_return_42_preg[6] <= 1'b0;
        ap_return_42_preg[7] <= 1'b0;
        ap_return_42_preg[8] <= 1'b0;
        ap_return_42_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_42_preg[9 : 1] <= ap_sig_allocacmp_output_55_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_43_preg[1] <= 1'b0;
        ap_return_43_preg[2] <= 1'b0;
        ap_return_43_preg[3] <= 1'b0;
        ap_return_43_preg[4] <= 1'b0;
        ap_return_43_preg[5] <= 1'b0;
        ap_return_43_preg[6] <= 1'b0;
        ap_return_43_preg[7] <= 1'b0;
        ap_return_43_preg[8] <= 1'b0;
        ap_return_43_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_43_preg[9 : 1] <= ap_sig_allocacmp_output_56_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_44_preg[1] <= 1'b0;
        ap_return_44_preg[2] <= 1'b0;
        ap_return_44_preg[3] <= 1'b0;
        ap_return_44_preg[4] <= 1'b0;
        ap_return_44_preg[5] <= 1'b0;
        ap_return_44_preg[6] <= 1'b0;
        ap_return_44_preg[7] <= 1'b0;
        ap_return_44_preg[8] <= 1'b0;
        ap_return_44_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_44_preg[9 : 1] <= ap_sig_allocacmp_output_57_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_45_preg[1] <= 1'b0;
        ap_return_45_preg[2] <= 1'b0;
        ap_return_45_preg[3] <= 1'b0;
        ap_return_45_preg[4] <= 1'b0;
        ap_return_45_preg[5] <= 1'b0;
        ap_return_45_preg[6] <= 1'b0;
        ap_return_45_preg[7] <= 1'b0;
        ap_return_45_preg[8] <= 1'b0;
        ap_return_45_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_45_preg[9 : 1] <= ap_sig_allocacmp_output_58_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_46_preg[1] <= 1'b0;
        ap_return_46_preg[2] <= 1'b0;
        ap_return_46_preg[3] <= 1'b0;
        ap_return_46_preg[4] <= 1'b0;
        ap_return_46_preg[5] <= 1'b0;
        ap_return_46_preg[6] <= 1'b0;
        ap_return_46_preg[7] <= 1'b0;
        ap_return_46_preg[8] <= 1'b0;
        ap_return_46_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_46_preg[9 : 1] <= ap_sig_allocacmp_output_59_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_47_preg[1] <= 1'b0;
        ap_return_47_preg[2] <= 1'b0;
        ap_return_47_preg[3] <= 1'b0;
        ap_return_47_preg[4] <= 1'b0;
        ap_return_47_preg[5] <= 1'b0;
        ap_return_47_preg[6] <= 1'b0;
        ap_return_47_preg[7] <= 1'b0;
        ap_return_47_preg[8] <= 1'b0;
        ap_return_47_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_47_preg[9 : 1] <= ap_sig_allocacmp_output_60_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_48_preg[1] <= 1'b0;
        ap_return_48_preg[2] <= 1'b0;
        ap_return_48_preg[3] <= 1'b0;
        ap_return_48_preg[4] <= 1'b0;
        ap_return_48_preg[5] <= 1'b0;
        ap_return_48_preg[6] <= 1'b0;
        ap_return_48_preg[7] <= 1'b0;
        ap_return_48_preg[8] <= 1'b0;
        ap_return_48_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_48_preg[9 : 1] <= ap_sig_allocacmp_output_61_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_49_preg[1] <= 1'b0;
        ap_return_49_preg[2] <= 1'b0;
        ap_return_49_preg[3] <= 1'b0;
        ap_return_49_preg[4] <= 1'b0;
        ap_return_49_preg[5] <= 1'b0;
        ap_return_49_preg[6] <= 1'b0;
        ap_return_49_preg[7] <= 1'b0;
        ap_return_49_preg[8] <= 1'b0;
        ap_return_49_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_49_preg[9 : 1] <= ap_sig_allocacmp_output_62_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_4_preg[1] <= 1'b0;
        ap_return_4_preg[2] <= 1'b0;
        ap_return_4_preg[3] <= 1'b0;
        ap_return_4_preg[4] <= 1'b0;
        ap_return_4_preg[5] <= 1'b0;
        ap_return_4_preg[6] <= 1'b0;
        ap_return_4_preg[7] <= 1'b0;
        ap_return_4_preg[8] <= 1'b0;
        ap_return_4_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_4_preg[9 : 1] <= ap_sig_allocacmp_output_17_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_50_preg[1] <= 1'b0;
        ap_return_50_preg[2] <= 1'b0;
        ap_return_50_preg[3] <= 1'b0;
        ap_return_50_preg[4] <= 1'b0;
        ap_return_50_preg[5] <= 1'b0;
        ap_return_50_preg[6] <= 1'b0;
        ap_return_50_preg[7] <= 1'b0;
        ap_return_50_preg[8] <= 1'b0;
        ap_return_50_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_50_preg[9 : 1] <= ap_sig_allocacmp_output_63_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_51_preg[1] <= 1'b0;
        ap_return_51_preg[2] <= 1'b0;
        ap_return_51_preg[3] <= 1'b0;
        ap_return_51_preg[4] <= 1'b0;
        ap_return_51_preg[5] <= 1'b0;
        ap_return_51_preg[6] <= 1'b0;
        ap_return_51_preg[7] <= 1'b0;
        ap_return_51_preg[8] <= 1'b0;
        ap_return_51_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_51_preg[9 : 1] <= ap_sig_allocacmp_output_64_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_52_preg[1] <= 1'b0;
        ap_return_52_preg[2] <= 1'b0;
        ap_return_52_preg[3] <= 1'b0;
        ap_return_52_preg[4] <= 1'b0;
        ap_return_52_preg[5] <= 1'b0;
        ap_return_52_preg[6] <= 1'b0;
        ap_return_52_preg[7] <= 1'b0;
        ap_return_52_preg[8] <= 1'b0;
        ap_return_52_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_52_preg[9 : 1] <= ap_sig_allocacmp_output_65_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_53_preg[1] <= 1'b0;
        ap_return_53_preg[2] <= 1'b0;
        ap_return_53_preg[3] <= 1'b0;
        ap_return_53_preg[4] <= 1'b0;
        ap_return_53_preg[5] <= 1'b0;
        ap_return_53_preg[6] <= 1'b0;
        ap_return_53_preg[7] <= 1'b0;
        ap_return_53_preg[8] <= 1'b0;
        ap_return_53_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_53_preg[9 : 1] <= ap_sig_allocacmp_output_66_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_54_preg[1] <= 1'b0;
        ap_return_54_preg[2] <= 1'b0;
        ap_return_54_preg[3] <= 1'b0;
        ap_return_54_preg[4] <= 1'b0;
        ap_return_54_preg[5] <= 1'b0;
        ap_return_54_preg[6] <= 1'b0;
        ap_return_54_preg[7] <= 1'b0;
        ap_return_54_preg[8] <= 1'b0;
        ap_return_54_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_54_preg[9 : 1] <= ap_sig_allocacmp_output_67_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_55_preg[1] <= 1'b0;
        ap_return_55_preg[2] <= 1'b0;
        ap_return_55_preg[3] <= 1'b0;
        ap_return_55_preg[4] <= 1'b0;
        ap_return_55_preg[5] <= 1'b0;
        ap_return_55_preg[6] <= 1'b0;
        ap_return_55_preg[7] <= 1'b0;
        ap_return_55_preg[8] <= 1'b0;
        ap_return_55_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_55_preg[9 : 1] <= ap_sig_allocacmp_output_68_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_56_preg[1] <= 1'b0;
        ap_return_56_preg[2] <= 1'b0;
        ap_return_56_preg[3] <= 1'b0;
        ap_return_56_preg[4] <= 1'b0;
        ap_return_56_preg[5] <= 1'b0;
        ap_return_56_preg[6] <= 1'b0;
        ap_return_56_preg[7] <= 1'b0;
        ap_return_56_preg[8] <= 1'b0;
        ap_return_56_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_56_preg[9 : 1] <= ap_sig_allocacmp_output_69_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_57_preg[1] <= 1'b0;
        ap_return_57_preg[2] <= 1'b0;
        ap_return_57_preg[3] <= 1'b0;
        ap_return_57_preg[4] <= 1'b0;
        ap_return_57_preg[5] <= 1'b0;
        ap_return_57_preg[6] <= 1'b0;
        ap_return_57_preg[7] <= 1'b0;
        ap_return_57_preg[8] <= 1'b0;
        ap_return_57_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_57_preg[9 : 1] <= ap_sig_allocacmp_output_70_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_58_preg[1] <= 1'b0;
        ap_return_58_preg[2] <= 1'b0;
        ap_return_58_preg[3] <= 1'b0;
        ap_return_58_preg[4] <= 1'b0;
        ap_return_58_preg[5] <= 1'b0;
        ap_return_58_preg[6] <= 1'b0;
        ap_return_58_preg[7] <= 1'b0;
        ap_return_58_preg[8] <= 1'b0;
        ap_return_58_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_58_preg[9 : 1] <= ap_sig_allocacmp_output_71_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_59_preg[1] <= 1'b0;
        ap_return_59_preg[2] <= 1'b0;
        ap_return_59_preg[3] <= 1'b0;
        ap_return_59_preg[4] <= 1'b0;
        ap_return_59_preg[5] <= 1'b0;
        ap_return_59_preg[6] <= 1'b0;
        ap_return_59_preg[7] <= 1'b0;
        ap_return_59_preg[8] <= 1'b0;
        ap_return_59_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_59_preg[9 : 1] <= ap_sig_allocacmp_output_72_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_5_preg[1] <= 1'b0;
        ap_return_5_preg[2] <= 1'b0;
        ap_return_5_preg[3] <= 1'b0;
        ap_return_5_preg[4] <= 1'b0;
        ap_return_5_preg[5] <= 1'b0;
        ap_return_5_preg[6] <= 1'b0;
        ap_return_5_preg[7] <= 1'b0;
        ap_return_5_preg[8] <= 1'b0;
        ap_return_5_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_5_preg[9 : 1] <= ap_sig_allocacmp_output_18_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_60_preg[1] <= 1'b0;
        ap_return_60_preg[2] <= 1'b0;
        ap_return_60_preg[3] <= 1'b0;
        ap_return_60_preg[4] <= 1'b0;
        ap_return_60_preg[5] <= 1'b0;
        ap_return_60_preg[6] <= 1'b0;
        ap_return_60_preg[7] <= 1'b0;
        ap_return_60_preg[8] <= 1'b0;
        ap_return_60_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_60_preg[9 : 1] <= ap_sig_allocacmp_output_73_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_61_preg[1] <= 1'b0;
        ap_return_61_preg[2] <= 1'b0;
        ap_return_61_preg[3] <= 1'b0;
        ap_return_61_preg[4] <= 1'b0;
        ap_return_61_preg[5] <= 1'b0;
        ap_return_61_preg[6] <= 1'b0;
        ap_return_61_preg[7] <= 1'b0;
        ap_return_61_preg[8] <= 1'b0;
        ap_return_61_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_61_preg[9 : 1] <= ap_sig_allocacmp_output_74_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_62_preg[1] <= 1'b0;
        ap_return_62_preg[2] <= 1'b0;
        ap_return_62_preg[3] <= 1'b0;
        ap_return_62_preg[4] <= 1'b0;
        ap_return_62_preg[5] <= 1'b0;
        ap_return_62_preg[6] <= 1'b0;
        ap_return_62_preg[7] <= 1'b0;
        ap_return_62_preg[8] <= 1'b0;
        ap_return_62_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_62_preg[9 : 1] <= ap_sig_allocacmp_output_75_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_63_preg[1] <= 1'b0;
        ap_return_63_preg[2] <= 1'b0;
        ap_return_63_preg[3] <= 1'b0;
        ap_return_63_preg[4] <= 1'b0;
        ap_return_63_preg[5] <= 1'b0;
        ap_return_63_preg[6] <= 1'b0;
        ap_return_63_preg[7] <= 1'b0;
        ap_return_63_preg[8] <= 1'b0;
        ap_return_63_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_63_preg[9 : 1] <= ap_sig_allocacmp_output_76_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_6_preg[1] <= 1'b0;
        ap_return_6_preg[2] <= 1'b0;
        ap_return_6_preg[3] <= 1'b0;
        ap_return_6_preg[4] <= 1'b0;
        ap_return_6_preg[5] <= 1'b0;
        ap_return_6_preg[6] <= 1'b0;
        ap_return_6_preg[7] <= 1'b0;
        ap_return_6_preg[8] <= 1'b0;
        ap_return_6_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_6_preg[9 : 1] <= ap_sig_allocacmp_output_19_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_7_preg[1] <= 1'b0;
        ap_return_7_preg[2] <= 1'b0;
        ap_return_7_preg[3] <= 1'b0;
        ap_return_7_preg[4] <= 1'b0;
        ap_return_7_preg[5] <= 1'b0;
        ap_return_7_preg[6] <= 1'b0;
        ap_return_7_preg[7] <= 1'b0;
        ap_return_7_preg[8] <= 1'b0;
        ap_return_7_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_7_preg[9 : 1] <= ap_sig_allocacmp_output_20_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_8_preg[1] <= 1'b0;
        ap_return_8_preg[2] <= 1'b0;
        ap_return_8_preg[3] <= 1'b0;
        ap_return_8_preg[4] <= 1'b0;
        ap_return_8_preg[5] <= 1'b0;
        ap_return_8_preg[6] <= 1'b0;
        ap_return_8_preg[7] <= 1'b0;
        ap_return_8_preg[8] <= 1'b0;
        ap_return_8_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_8_preg[9 : 1] <= ap_sig_allocacmp_output_21_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_9_preg[1] <= 1'b0;
        ap_return_9_preg[2] <= 1'b0;
        ap_return_9_preg[3] <= 1'b0;
        ap_return_9_preg[4] <= 1'b0;
        ap_return_9_preg[5] <= 1'b0;
        ap_return_9_preg[6] <= 1'b0;
        ap_return_9_preg[7] <= 1'b0;
        ap_return_9_preg[8] <= 1'b0;
        ap_return_9_preg[9] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
                        ap_return_9_preg[9 : 1] <= ap_sig_allocacmp_output_22_load[9 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_889)) begin
        n45_fu_214 <= n_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        p_read246_reg_9429 <= p_read;
        p_read_179_reg_9414 <= p_read3;
        p_read_180_reg_9419 <= p_read2;
        p_read_181_reg_9424 <= p_read1;
        tmp_214_reg_9891 <= {{add_ln8_12_fu_1229_p2[25:24]}};
        tmp_215_reg_9897 <= {{add_ln8_12_fu_1229_p2[21:20]}};
        tmp_216_reg_9903 <= {{add_ln8_12_fu_1229_p2[17:16]}};
        tmp_217_reg_9909 <= {{add_ln8_12_fu_1229_p2[13:12]}};
        tmp_218_reg_9915 <= {{add_ln8_12_fu_1229_p2[9:8]}};
        tmp_219_reg_9921 <= {{add_ln8_12_fu_1229_p2[5:4]}};
        tmp_220_reg_9933 <= {{s0_fu_1241_p2[31:30]}};
        tmp_221_reg_9938 <= {{add_ln8_12_fu_1229_p2[27:26]}};
        tmp_222_reg_9944 <= {{add_ln8_12_fu_1229_p2[23:22]}};
        tmp_223_reg_9950 <= {{add_ln8_12_fu_1229_p2[19:18]}};
        tmp_224_reg_9956 <= {{add_ln8_12_fu_1229_p2[15:14]}};
        tmp_225_reg_9962 <= {{add_ln8_12_fu_1229_p2[11:10]}};
        tmp_226_reg_9968 <= {{add_ln8_12_fu_1229_p2[7:6]}};
        tmp_227_reg_9974 <= {{add_ln8_12_fu_1229_p2[3:2]}};
        tmp_264_reg_9980 <= {{add_ln8_15_fu_1957_p2[29:28]}};
        tmp_265_reg_9985 <= {{add_ln8_14_fu_1951_p2[25:24]}};
        tmp_266_reg_9991 <= {{add_ln8_14_fu_1951_p2[21:20]}};
        tmp_267_reg_9997 <= {{add_ln8_14_fu_1951_p2[17:16]}};
        tmp_268_reg_10003 <= {{add_ln8_14_fu_1951_p2[13:12]}};
        tmp_269_reg_10009 <= {{add_ln8_14_fu_1951_p2[9:8]}};
        tmp_270_reg_10015 <= {{add_ln8_14_fu_1951_p2[5:4]}};
        tmp_271_reg_10027 <= {{s0_4_fu_1963_p2[31:30]}};
        tmp_272_reg_10032 <= {{add_ln8_14_fu_1951_p2[27:26]}};
        tmp_273_reg_10038 <= {{add_ln8_14_fu_1951_p2[23:22]}};
        tmp_274_reg_10044 <= {{add_ln8_14_fu_1951_p2[19:18]}};
        tmp_275_reg_10050 <= {{add_ln8_14_fu_1951_p2[15:14]}};
        tmp_276_reg_10056 <= {{add_ln8_14_fu_1951_p2[11:10]}};
        tmp_277_reg_10062 <= {{add_ln8_14_fu_1951_p2[7:6]}};
        tmp_278_reg_10068 <= {{add_ln8_14_fu_1951_p2[3:2]}};
        tmp_315_reg_10074 <= {{add_ln8_18_fu_2679_p2[29:28]}};
        tmp_316_reg_10079 <= {{add_ln8_17_fu_2673_p2[25:24]}};
        tmp_317_reg_10085 <= {{add_ln8_17_fu_2673_p2[21:20]}};
        tmp_318_reg_10091 <= {{add_ln8_17_fu_2673_p2[17:16]}};
        tmp_319_reg_10097 <= {{add_ln8_17_fu_2673_p2[13:12]}};
        tmp_320_reg_10103 <= {{add_ln8_17_fu_2673_p2[9:8]}};
        tmp_321_reg_10109 <= {{add_ln8_17_fu_2673_p2[5:4]}};
        tmp_322_reg_10121 <= {{s0_5_fu_2685_p2[31:30]}};
        tmp_323_reg_10126 <= {{add_ln8_17_fu_2673_p2[27:26]}};
        tmp_324_reg_10132 <= {{add_ln8_17_fu_2673_p2[23:22]}};
        tmp_325_reg_10138 <= {{add_ln8_17_fu_2673_p2[19:18]}};
        tmp_326_reg_10144 <= {{add_ln8_17_fu_2673_p2[15:14]}};
        tmp_327_reg_10150 <= {{add_ln8_17_fu_2673_p2[11:10]}};
        tmp_328_reg_10156 <= {{add_ln8_17_fu_2673_p2[7:6]}};
        tmp_329_reg_10162 <= {{add_ln8_17_fu_2673_p2[3:2]}};
        tmp_366_reg_10168 <= {{add_ln8_21_fu_3401_p2[29:28]}};
        tmp_367_reg_10173 <= {{add_ln8_20_fu_3395_p2[25:24]}};
        tmp_368_reg_10179 <= {{add_ln8_20_fu_3395_p2[21:20]}};
        tmp_369_reg_10185 <= {{add_ln8_20_fu_3395_p2[17:16]}};
        tmp_370_reg_10191 <= {{add_ln8_20_fu_3395_p2[13:12]}};
        tmp_371_reg_10197 <= {{add_ln8_20_fu_3395_p2[9:8]}};
        tmp_372_reg_10203 <= {{add_ln8_20_fu_3395_p2[5:4]}};
        tmp_373_reg_10215 <= {{s0_6_fu_3407_p2[31:30]}};
        tmp_374_reg_10220 <= {{add_ln8_20_fu_3395_p2[27:26]}};
        tmp_375_reg_10226 <= {{add_ln8_20_fu_3395_p2[23:22]}};
        tmp_376_reg_10232 <= {{add_ln8_20_fu_3395_p2[19:18]}};
        tmp_377_reg_10238 <= {{add_ln8_20_fu_3395_p2[15:14]}};
        tmp_378_reg_10244 <= {{add_ln8_20_fu_3395_p2[11:10]}};
        tmp_379_reg_10250 <= {{add_ln8_20_fu_3395_p2[7:6]}};
        tmp_380_reg_10256 <= {{add_ln8_20_fu_3395_p2[3:2]}};
        tmp_418_reg_10262 <= {{add_ln8_24_fu_4113_p2[29:28]}};
        tmp_419_reg_10267 <= {{add_ln8_23_fu_4107_p2[25:24]}};
        tmp_420_reg_10273 <= {{add_ln8_23_fu_4107_p2[21:20]}};
        tmp_421_reg_10279 <= {{add_ln8_23_fu_4107_p2[17:16]}};
        tmp_422_reg_10285 <= {{add_ln8_23_fu_4107_p2[13:12]}};
        tmp_423_reg_10291 <= {{add_ln8_23_fu_4107_p2[9:8]}};
        tmp_424_reg_10297 <= {{add_ln8_23_fu_4107_p2[5:4]}};
        tmp_425_reg_10309 <= {{s0_7_fu_4119_p2[31:30]}};
        tmp_426_reg_10314 <= {{add_ln8_23_fu_4107_p2[27:26]}};
        tmp_427_reg_10320 <= {{add_ln8_23_fu_4107_p2[23:22]}};
        tmp_428_reg_10326 <= {{add_ln8_23_fu_4107_p2[19:18]}};
        tmp_429_reg_10332 <= {{add_ln8_23_fu_4107_p2[15:14]}};
        tmp_430_reg_10338 <= {{add_ln8_23_fu_4107_p2[11:10]}};
        tmp_431_reg_10344 <= {{add_ln8_23_fu_4107_p2[7:6]}};
        tmp_432_reg_10350 <= {{add_ln8_23_fu_4107_p2[3:2]}};
        tmp_469_reg_10356 <= {{add_ln8_27_fu_4825_p2[29:28]}};
        tmp_470_reg_10361 <= {{add_ln8_26_fu_4819_p2[25:24]}};
        tmp_471_reg_10367 <= {{add_ln8_26_fu_4819_p2[21:20]}};
        tmp_472_reg_10373 <= {{add_ln8_26_fu_4819_p2[17:16]}};
        tmp_473_reg_10379 <= {{add_ln8_26_fu_4819_p2[13:12]}};
        tmp_474_reg_10385 <= {{add_ln8_26_fu_4819_p2[9:8]}};
        tmp_475_reg_10391 <= {{add_ln8_26_fu_4819_p2[5:4]}};
        tmp_476_reg_10403 <= {{s0_8_fu_4831_p2[31:30]}};
        tmp_477_reg_10408 <= {{add_ln8_26_fu_4819_p2[27:26]}};
        tmp_478_reg_10414 <= {{add_ln8_26_fu_4819_p2[23:22]}};
        tmp_479_reg_10420 <= {{add_ln8_26_fu_4819_p2[19:18]}};
        tmp_480_reg_10426 <= {{add_ln8_26_fu_4819_p2[15:14]}};
        tmp_481_reg_10432 <= {{add_ln8_26_fu_4819_p2[11:10]}};
        tmp_482_reg_10438 <= {{add_ln8_26_fu_4819_p2[7:6]}};
        tmp_483_reg_10444 <= {{add_ln8_26_fu_4819_p2[3:2]}};
        tmp_520_reg_10450 <= {{add_ln8_30_fu_5537_p2[29:28]}};
        tmp_521_reg_10455 <= {{add_ln8_29_fu_5531_p2[25:24]}};
        tmp_522_reg_10461 <= {{add_ln8_29_fu_5531_p2[21:20]}};
        tmp_523_reg_10467 <= {{add_ln8_29_fu_5531_p2[17:16]}};
        tmp_524_reg_10473 <= {{add_ln8_29_fu_5531_p2[13:12]}};
        tmp_525_reg_10479 <= {{add_ln8_29_fu_5531_p2[9:8]}};
        tmp_526_reg_10485 <= {{add_ln8_29_fu_5531_p2[5:4]}};
        tmp_527_reg_10497 <= {{s0_9_fu_5543_p2[31:30]}};
        tmp_528_reg_10502 <= {{add_ln8_29_fu_5531_p2[27:26]}};
        tmp_529_reg_10508 <= {{add_ln8_29_fu_5531_p2[23:22]}};
        tmp_530_reg_10514 <= {{add_ln8_29_fu_5531_p2[19:18]}};
        tmp_531_reg_10520 <= {{add_ln8_29_fu_5531_p2[15:14]}};
        tmp_532_reg_10526 <= {{add_ln8_29_fu_5531_p2[11:10]}};
        tmp_533_reg_10532 <= {{add_ln8_29_fu_5531_p2[7:6]}};
        tmp_534_reg_10538 <= {{add_ln8_29_fu_5531_p2[3:2]}};
        tmp_571_reg_10544 <= {{add_ln8_33_fu_6249_p2[29:28]}};
        tmp_572_reg_10549 <= {{add_ln8_32_fu_6243_p2[25:24]}};
        tmp_573_reg_10555 <= {{add_ln8_32_fu_6243_p2[21:20]}};
        tmp_574_reg_10561 <= {{add_ln8_32_fu_6243_p2[17:16]}};
        tmp_575_reg_10567 <= {{add_ln8_32_fu_6243_p2[13:12]}};
        tmp_576_reg_10573 <= {{add_ln8_32_fu_6243_p2[9:8]}};
        tmp_577_reg_10579 <= {{add_ln8_32_fu_6243_p2[5:4]}};
        tmp_578_reg_10591 <= {{s0_10_fu_6255_p2[31:30]}};
        tmp_579_reg_10596 <= {{add_ln8_32_fu_6243_p2[27:26]}};
        tmp_580_reg_10602 <= {{add_ln8_32_fu_6243_p2[23:22]}};
        tmp_581_reg_10608 <= {{add_ln8_32_fu_6243_p2[19:18]}};
        tmp_582_reg_10614 <= {{add_ln8_32_fu_6243_p2[15:14]}};
        tmp_583_reg_10620 <= {{add_ln8_32_fu_6243_p2[11:10]}};
        tmp_584_reg_10626 <= {{add_ln8_32_fu_6243_p2[7:6]}};
        tmp_585_reg_10632 <= {{add_ln8_32_fu_6243_p2[3:2]}};
        tmp_s_reg_9886 <= {{add_ln8_fu_1235_p2[29:28]}};
        trunc_ln18_6_reg_9823 <= trunc_ln18_6_fu_602_p1;
        trunc_ln18_7_reg_9828 <= trunc_ln18_7_fu_606_p1;
        trunc_ln18_8_reg_9833 <= trunc_ln18_8_fu_610_p1;
        trunc_ln18_reg_9818 <= trunc_ln18_fu_598_p1;
        trunc_ln34_reg_9838 <= trunc_ln34_fu_630_p1;
        trunc_ln34_reg_9838_pp0_iter1_reg <= trunc_ln34_reg_9838;
        trunc_ln9_10_reg_10585 <= trunc_ln9_10_fu_6331_p1;
        trunc_ln9_4_reg_10021 <= trunc_ln9_4_fu_2039_p1;
        trunc_ln9_5_reg_10115 <= trunc_ln9_5_fu_2761_p1;
        trunc_ln9_6_reg_10209 <= trunc_ln9_6_fu_3483_p1;
        trunc_ln9_7_reg_10303 <= trunc_ln9_7_fu_4195_p1;
        trunc_ln9_8_reg_10397 <= trunc_ln9_8_fu_4907_p1;
        trunc_ln9_9_reg_10491 <= trunc_ln9_9_fu_5619_p1;
        trunc_ln9_reg_9927 <= trunc_ln9_fu_1317_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_predicate_pred1003_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd52);
        ap_predicate_pred1007_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd54);
        ap_predicate_pred1011_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd56);
        ap_predicate_pred1015_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd58);
        ap_predicate_pred1019_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd60);
        ap_predicate_pred1021_state5 <= (~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd50) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd48) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd46) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd44) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd42) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd40) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd38) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd36) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd34) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd32) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd30) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd28) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd26) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd24) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd22) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd20) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd18) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd16) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd14) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd12) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd10) & ~(trunc_ln34_reg_9838_pp0_iter2_reg 
    == 6'd8) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd6) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd4) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd2) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd0) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd60) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd58) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd56) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd54) & ~(trunc_ln34_reg_9838_pp0_iter2_reg == 6'd52));
        ap_predicate_pred900_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd0);
        ap_predicate_pred903_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd2);
        ap_predicate_pred907_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd4);
        ap_predicate_pred911_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd6);
        ap_predicate_pred915_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd8);
        ap_predicate_pred919_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd10);
        ap_predicate_pred923_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd12);
        ap_predicate_pred927_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd14);
        ap_predicate_pred931_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd16);
        ap_predicate_pred935_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd18);
        ap_predicate_pred939_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd20);
        ap_predicate_pred943_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd22);
        ap_predicate_pred947_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd24);
        ap_predicate_pred951_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd26);
        ap_predicate_pred955_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd28);
        ap_predicate_pred959_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd30);
        ap_predicate_pred963_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd32);
        ap_predicate_pred967_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd34);
        ap_predicate_pred971_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd36);
        ap_predicate_pred975_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd38);
        ap_predicate_pred979_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd40);
        ap_predicate_pred983_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd42);
        ap_predicate_pred987_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd44);
        ap_predicate_pred991_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd46);
        ap_predicate_pred995_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd48);
        ap_predicate_pred999_state5 <= (trunc_ln34_reg_9838_pp0_iter2_reg == 6'd50);
        s4_10_reg_10865 <= s4_10_fu_8393_p2;
        s4_4_reg_10835 <= s4_4_fu_7985_p2;
        s4_5_reg_10840 <= s4_5_fu_8053_p2;
        s4_6_reg_10845 <= s4_6_fu_8121_p2;
        s4_7_reg_10850 <= s4_7_fu_8189_p2;
        s4_8_reg_10855 <= s4_8_fu_8257_p2;
        s4_9_reg_10860 <= s4_9_fu_8325_p2;
        s4_reg_10830 <= s4_fu_7917_p2;
        tmp_229_reg_10638 <= {{add_ln10_fu_6555_p2[19:16]}};
        tmp_230_reg_10644 <= {{add_ln10_fu_6555_p2[11:8]}};
        tmp_231_reg_10657 <= {{add_ln10_fu_6555_p2[27:24]}};
        tmp_280_reg_10662 <= {{add_ln10_4_fu_6735_p2[19:16]}};
        tmp_281_reg_10668 <= {{add_ln10_4_fu_6735_p2[11:8]}};
        tmp_282_reg_10681 <= {{add_ln10_4_fu_6735_p2[27:24]}};
        tmp_331_reg_10686 <= {{add_ln10_5_fu_6915_p2[19:16]}};
        tmp_332_reg_10692 <= {{add_ln10_5_fu_6915_p2[11:8]}};
        tmp_333_reg_10705 <= {{add_ln10_5_fu_6915_p2[27:24]}};
        tmp_382_reg_10710 <= {{add_ln10_6_fu_7095_p2[19:16]}};
        tmp_383_reg_10716 <= {{add_ln10_6_fu_7095_p2[11:8]}};
        tmp_384_reg_10729 <= {{add_ln10_6_fu_7095_p2[27:24]}};
        tmp_434_reg_10734 <= {{add_ln10_7_fu_7275_p2[19:16]}};
        tmp_435_reg_10740 <= {{add_ln10_7_fu_7275_p2[11:8]}};
        tmp_436_reg_10753 <= {{add_ln10_7_fu_7275_p2[27:24]}};
        tmp_485_reg_10758 <= {{add_ln10_8_fu_7455_p2[19:16]}};
        tmp_486_reg_10764 <= {{add_ln10_8_fu_7455_p2[11:8]}};
        tmp_487_reg_10777 <= {{add_ln10_8_fu_7455_p2[27:24]}};
        tmp_536_reg_10782 <= {{add_ln10_9_fu_7635_p2[19:16]}};
        tmp_537_reg_10788 <= {{add_ln10_9_fu_7635_p2[11:8]}};
        tmp_538_reg_10801 <= {{add_ln10_9_fu_7635_p2[27:24]}};
        tmp_587_reg_10806 <= {{add_ln10_10_fu_7815_p2[19:16]}};
        tmp_588_reg_10812 <= {{add_ln10_10_fu_7815_p2[11:8]}};
        tmp_589_reg_10825 <= {{add_ln10_10_fu_7815_p2[27:24]}};
        trunc_ln10_2_reg_10675 <= trunc_ln10_2_fu_6761_p1;
        trunc_ln10_3_reg_10699 <= trunc_ln10_3_fu_6941_p1;
        trunc_ln10_4_reg_10723 <= trunc_ln10_4_fu_7121_p1;
        trunc_ln10_5_reg_10747 <= trunc_ln10_5_fu_7301_p1;
        trunc_ln10_6_reg_10771 <= trunc_ln10_6_fu_7481_p1;
        trunc_ln10_7_reg_10795 <= trunc_ln10_7_fu_7661_p1;
        trunc_ln10_8_reg_10819 <= trunc_ln10_8_fu_7841_p1;
        trunc_ln10_reg_10651 <= trunc_ln10_fu_6581_p1;
        trunc_ln34_reg_9838_pp0_iter2_reg <= trunc_ln34_reg_9838_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred900_state5 == 1'b1))) begin
        output_14_fu_466[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
        output_fu_470[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred903_state5 == 1'b1))) begin
        output_15_fu_462[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_16_fu_458[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred907_state5 == 1'b1))) begin
        output_17_fu_454[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_18_fu_450[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred911_state5 == 1'b1))) begin
        output_19_fu_446[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_20_fu_442[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred915_state5 == 1'b1))) begin
        output_21_fu_438[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_22_fu_434[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred919_state5 == 1'b1))) begin
        output_23_fu_430[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_24_fu_426[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred923_state5 == 1'b1))) begin
        output_25_fu_422[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_26_fu_418[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred927_state5 == 1'b1))) begin
        output_27_fu_414[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_28_fu_410[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred931_state5 == 1'b1))) begin
        output_29_fu_406[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_30_fu_402[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred935_state5 == 1'b1))) begin
        output_31_fu_398[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_32_fu_394[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred939_state5 == 1'b1))) begin
        output_33_fu_390[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_34_fu_386[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred943_state5 == 1'b1))) begin
        output_35_fu_382[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_36_fu_378[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred947_state5 == 1'b1))) begin
        output_37_fu_374[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_38_fu_370[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred951_state5 == 1'b1))) begin
        output_39_fu_366[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_40_fu_362[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred955_state5 == 1'b1))) begin
        output_41_fu_358[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_42_fu_354[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred959_state5 == 1'b1))) begin
        output_43_fu_350[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_44_fu_346[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred963_state5 == 1'b1))) begin
        output_45_fu_342[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_46_fu_338[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred967_state5 == 1'b1))) begin
        output_47_fu_334[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_48_fu_330[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred971_state5 == 1'b1))) begin
        output_49_fu_326[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_50_fu_322[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred975_state5 == 1'b1))) begin
        output_51_fu_318[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_52_fu_314[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred979_state5 == 1'b1))) begin
        output_53_fu_310[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_54_fu_306[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred983_state5 == 1'b1))) begin
        output_55_fu_302[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_56_fu_298[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred987_state5 == 1'b1))) begin
        output_57_fu_294[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_58_fu_290[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred991_state5 == 1'b1))) begin
        output_59_fu_286[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_60_fu_282[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred995_state5 == 1'b1))) begin
        output_61_fu_278[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_62_fu_274[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred999_state5 == 1'b1))) begin
        output_63_fu_270[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_64_fu_266[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1003_state5 == 1'b1))) begin
        output_65_fu_262[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_66_fu_258[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1007_state5 == 1'b1))) begin
        output_67_fu_254[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_68_fu_250[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1011_state5 == 1'b1))) begin
        output_69_fu_246[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_70_fu_242[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1015_state5 == 1'b1))) begin
        output_71_fu_238[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_72_fu_234[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1019_state5 == 1'b1))) begin
        output_73_fu_230[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_74_fu_226[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1021_state5 == 1'b1))) begin
        output_75_fu_222[9 : 1] <= add_ln60_4_fu_8449_p2[9 : 1];
        output_76_fu_218[9 : 1] <= add_ln60_6_fu_8505_p2[9 : 1];
    end
end

always @ (*) begin
    if (((tmp_591_fu_666_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_0 = ap_sig_allocacmp_output_load;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_1 = ap_sig_allocacmp_output_14_load;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_10 = ap_sig_allocacmp_output_23_load;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_11 = ap_sig_allocacmp_output_24_load;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_12 = ap_sig_allocacmp_output_25_load;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_13 = ap_sig_allocacmp_output_26_load;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_14 = ap_sig_allocacmp_output_27_load;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_15 = ap_sig_allocacmp_output_28_load;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_16 = ap_sig_allocacmp_output_29_load;
    end else begin
        ap_return_16 = ap_return_16_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_17 = ap_sig_allocacmp_output_30_load;
    end else begin
        ap_return_17 = ap_return_17_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_18 = ap_sig_allocacmp_output_31_load;
    end else begin
        ap_return_18 = ap_return_18_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_19 = ap_sig_allocacmp_output_32_load;
    end else begin
        ap_return_19 = ap_return_19_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_2 = ap_sig_allocacmp_output_15_load;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_20 = ap_sig_allocacmp_output_33_load;
    end else begin
        ap_return_20 = ap_return_20_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_21 = ap_sig_allocacmp_output_34_load;
    end else begin
        ap_return_21 = ap_return_21_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_22 = ap_sig_allocacmp_output_35_load;
    end else begin
        ap_return_22 = ap_return_22_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_23 = ap_sig_allocacmp_output_36_load;
    end else begin
        ap_return_23 = ap_return_23_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_24 = ap_sig_allocacmp_output_37_load;
    end else begin
        ap_return_24 = ap_return_24_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_25 = ap_sig_allocacmp_output_38_load;
    end else begin
        ap_return_25 = ap_return_25_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_26 = ap_sig_allocacmp_output_39_load;
    end else begin
        ap_return_26 = ap_return_26_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_27 = ap_sig_allocacmp_output_40_load;
    end else begin
        ap_return_27 = ap_return_27_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_28 = ap_sig_allocacmp_output_41_load;
    end else begin
        ap_return_28 = ap_return_28_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_29 = ap_sig_allocacmp_output_42_load;
    end else begin
        ap_return_29 = ap_return_29_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_3 = ap_sig_allocacmp_output_16_load;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_30 = ap_sig_allocacmp_output_43_load;
    end else begin
        ap_return_30 = ap_return_30_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_31 = ap_sig_allocacmp_output_44_load;
    end else begin
        ap_return_31 = ap_return_31_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_32 = ap_sig_allocacmp_output_45_load;
    end else begin
        ap_return_32 = ap_return_32_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_33 = ap_sig_allocacmp_output_46_load;
    end else begin
        ap_return_33 = ap_return_33_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_34 = ap_sig_allocacmp_output_47_load;
    end else begin
        ap_return_34 = ap_return_34_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_35 = ap_sig_allocacmp_output_48_load;
    end else begin
        ap_return_35 = ap_return_35_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_36 = ap_sig_allocacmp_output_49_load;
    end else begin
        ap_return_36 = ap_return_36_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_37 = ap_sig_allocacmp_output_50_load;
    end else begin
        ap_return_37 = ap_return_37_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_38 = ap_sig_allocacmp_output_51_load;
    end else begin
        ap_return_38 = ap_return_38_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_39 = ap_sig_allocacmp_output_52_load;
    end else begin
        ap_return_39 = ap_return_39_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_4 = ap_sig_allocacmp_output_17_load;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_40 = ap_sig_allocacmp_output_53_load;
    end else begin
        ap_return_40 = ap_return_40_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_41 = ap_sig_allocacmp_output_54_load;
    end else begin
        ap_return_41 = ap_return_41_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_42 = ap_sig_allocacmp_output_55_load;
    end else begin
        ap_return_42 = ap_return_42_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_43 = ap_sig_allocacmp_output_56_load;
    end else begin
        ap_return_43 = ap_return_43_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_44 = ap_sig_allocacmp_output_57_load;
    end else begin
        ap_return_44 = ap_return_44_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_45 = ap_sig_allocacmp_output_58_load;
    end else begin
        ap_return_45 = ap_return_45_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_46 = ap_sig_allocacmp_output_59_load;
    end else begin
        ap_return_46 = ap_return_46_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_47 = ap_sig_allocacmp_output_60_load;
    end else begin
        ap_return_47 = ap_return_47_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_48 = ap_sig_allocacmp_output_61_load;
    end else begin
        ap_return_48 = ap_return_48_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_49 = ap_sig_allocacmp_output_62_load;
    end else begin
        ap_return_49 = ap_return_49_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_5 = ap_sig_allocacmp_output_18_load;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_50 = ap_sig_allocacmp_output_63_load;
    end else begin
        ap_return_50 = ap_return_50_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_51 = ap_sig_allocacmp_output_64_load;
    end else begin
        ap_return_51 = ap_return_51_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_52 = ap_sig_allocacmp_output_65_load;
    end else begin
        ap_return_52 = ap_return_52_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_53 = ap_sig_allocacmp_output_66_load;
    end else begin
        ap_return_53 = ap_return_53_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_54 = ap_sig_allocacmp_output_67_load;
    end else begin
        ap_return_54 = ap_return_54_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_55 = ap_sig_allocacmp_output_68_load;
    end else begin
        ap_return_55 = ap_return_55_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_56 = ap_sig_allocacmp_output_69_load;
    end else begin
        ap_return_56 = ap_return_56_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_57 = ap_sig_allocacmp_output_70_load;
    end else begin
        ap_return_57 = ap_return_57_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_58 = ap_sig_allocacmp_output_71_load;
    end else begin
        ap_return_58 = ap_return_58_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_59 = ap_sig_allocacmp_output_72_load;
    end else begin
        ap_return_59 = ap_return_59_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_6 = ap_sig_allocacmp_output_19_load;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_60 = ap_sig_allocacmp_output_73_load;
    end else begin
        ap_return_60 = ap_return_60_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_61 = ap_sig_allocacmp_output_74_load;
    end else begin
        ap_return_61 = ap_return_61_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_62 = ap_sig_allocacmp_output_75_load;
    end else begin
        ap_return_62 = ap_return_62_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_63 = ap_sig_allocacmp_output_76_load;
    end else begin
        ap_return_63 = ap_return_63_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_7 = ap_sig_allocacmp_output_20_load;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_8 = ap_sig_allocacmp_output_21_load;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_return_9 = ap_sig_allocacmp_output_22_load;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n45_load = 7'd0;
    end else begin
        ap_sig_allocacmp_n45_load = n45_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred900_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_14_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_14_load = output_14_fu_466;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred903_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_15_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_15_load = output_15_fu_462;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred903_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_16_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_16_load = output_16_fu_458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred907_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_17_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_17_load = output_17_fu_454;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred907_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_18_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_18_load = output_18_fu_450;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred911_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_19_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_19_load = output_19_fu_446;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred911_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_20_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_20_load = output_20_fu_442;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred915_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_21_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_21_load = output_21_fu_438;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred915_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_22_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_22_load = output_22_fu_434;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred919_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_23_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_23_load = output_23_fu_430;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred919_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_24_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_24_load = output_24_fu_426;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred923_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_25_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_25_load = output_25_fu_422;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred923_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_26_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_26_load = output_26_fu_418;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred927_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_27_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_27_load = output_27_fu_414;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred927_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_28_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_28_load = output_28_fu_410;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred931_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_29_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_29_load = output_29_fu_406;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred931_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_30_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_30_load = output_30_fu_402;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred935_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_31_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_31_load = output_31_fu_398;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred935_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_32_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_32_load = output_32_fu_394;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred939_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_33_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_33_load = output_33_fu_390;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred939_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_34_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_34_load = output_34_fu_386;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred943_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_35_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_35_load = output_35_fu_382;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred943_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_36_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_36_load = output_36_fu_378;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred947_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_37_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_37_load = output_37_fu_374;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred947_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_38_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_38_load = output_38_fu_370;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred951_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_39_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_39_load = output_39_fu_366;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred951_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_40_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_40_load = output_40_fu_362;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred955_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_41_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_41_load = output_41_fu_358;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred955_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_42_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_42_load = output_42_fu_354;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred959_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_43_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_43_load = output_43_fu_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred959_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_44_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_44_load = output_44_fu_346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred963_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_45_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_45_load = output_45_fu_342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred963_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_46_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_46_load = output_46_fu_338;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred967_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_47_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_47_load = output_47_fu_334;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred967_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_48_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_48_load = output_48_fu_330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred971_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_49_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_49_load = output_49_fu_326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred971_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_50_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_50_load = output_50_fu_322;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred975_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_51_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_51_load = output_51_fu_318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred975_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_52_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_52_load = output_52_fu_314;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred979_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_53_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_53_load = output_53_fu_310;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred979_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_54_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_54_load = output_54_fu_306;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred983_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_55_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_55_load = output_55_fu_302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred983_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_56_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_56_load = output_56_fu_298;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred987_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_57_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_57_load = output_57_fu_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred987_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_58_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_58_load = output_58_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred991_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_59_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_59_load = output_59_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred991_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_60_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_60_load = output_60_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred995_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_61_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_61_load = output_61_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred995_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_62_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_62_load = output_62_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred999_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_63_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_63_load = output_63_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred999_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_64_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_64_load = output_64_fu_266;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1003_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_65_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_65_load = output_65_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1003_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_66_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_66_load = output_66_fu_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1007_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_67_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_67_load = output_67_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1007_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_68_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_68_load = output_68_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1011_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_69_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_69_load = output_69_fu_246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1011_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_70_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_70_load = output_70_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1015_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_71_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_71_load = output_71_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1015_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_72_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_72_load = output_72_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1019_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_73_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_73_load = output_73_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1019_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_74_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_74_load = output_74_fu_226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1021_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_75_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_75_load = output_75_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1021_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_76_load = add_ln60_6_fu_8505_p2;
    end else begin
        ap_sig_allocacmp_output_76_load = output_76_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred900_state5 == 1'b1))) begin
        ap_sig_allocacmp_output_load = add_ln60_4_fu_8449_p2;
    end else begin
        ap_sig_allocacmp_output_load = output_fu_470;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_0_ce0_local = 1'b1;
    end else begin
        p_ZL9golden_w2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_0_ce1_local = 1'b1;
    end else begin
        p_ZL9golden_w2_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_1_ce0_local = 1'b1;
    end else begin
        p_ZL9golden_w2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_1_ce1_local = 1'b1;
    end else begin
        p_ZL9golden_w2_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_2_ce0_local = 1'b1;
    end else begin
        p_ZL9golden_w2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_2_ce1_local = 1'b1;
    end else begin
        p_ZL9golden_w2_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_3_ce0_local = 1'b1;
    end else begin
        p_ZL9golden_w2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_3_ce1_local = 1'b1;
    end else begin
        p_ZL9golden_w2_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_10_fu_7815_p2 = (zext_ln10_10_fu_7811_p1 + add_ln9_19_fu_7789_p2);

assign add_ln10_4_fu_6735_p2 = (zext_ln10_4_fu_6731_p1 + add_ln9_7_fu_6709_p2);

assign add_ln10_5_fu_6915_p2 = (zext_ln10_5_fu_6911_p1 + add_ln9_9_fu_6889_p2);

assign add_ln10_6_fu_7095_p2 = (zext_ln10_6_fu_7091_p1 + add_ln9_11_fu_7069_p2);

assign add_ln10_7_fu_7275_p2 = (zext_ln10_7_fu_7271_p1 + add_ln9_13_fu_7249_p2);

assign add_ln10_8_fu_7455_p2 = (zext_ln10_8_fu_7451_p1 + add_ln9_15_fu_7429_p2);

assign add_ln10_9_fu_7635_p2 = (zext_ln10_9_fu_7631_p1 + add_ln9_17_fu_7609_p2);

assign add_ln10_fu_6555_p2 = (zext_ln10_fu_6551_p1 + add_ln9_fu_6529_p2);

assign add_ln11_11_fu_8095_p2 = (zext_ln11_30_fu_8088_p1 + zext_ln11_29_fu_8070_p1);

assign add_ln11_13_fu_8163_p2 = (zext_ln11_32_fu_8156_p1 + zext_ln11_31_fu_8138_p1);

assign add_ln11_15_fu_8231_p2 = (zext_ln11_34_fu_8224_p1 + zext_ln11_33_fu_8206_p1);

assign add_ln11_17_fu_8299_p2 = (zext_ln11_36_fu_8292_p1 + zext_ln11_35_fu_8274_p1);

assign add_ln11_19_fu_8367_p2 = (zext_ln11_38_fu_8360_p1 + zext_ln11_37_fu_8342_p1);

assign add_ln11_7_fu_7959_p2 = (zext_ln11_26_fu_7952_p1 + zext_ln11_25_fu_7934_p1);

assign add_ln11_9_fu_8027_p2 = (zext_ln11_28_fu_8020_p1 + zext_ln11_27_fu_8002_p1);

assign add_ln11_fu_7891_p2 = (zext_ln11_24_fu_7884_p1 + zext_ln11_23_fu_7866_p1);

assign add_ln56_1_fu_8464_p2 = (zext_ln56_6_fu_8458_p1 + zext_ln56_5_fu_8455_p1);

assign add_ln56_fu_8408_p2 = (zext_ln56_2_fu_8402_p1 + zext_ln56_fu_8399_p1);

assign add_ln60_4_fu_8449_p2 = ($signed(zext_ln60_5_fu_8445_p1) + $signed(10'd896));

assign add_ln60_5_fu_8487_p2 = (zext_ln60_7_fu_8483_p1 + zext_ln56_8_fu_8470_p1);

assign add_ln60_6_fu_8505_p2 = ($signed(zext_ln60_8_fu_8501_p1) + $signed(10'd896));

assign add_ln60_7_fu_8421_p2 = (zext_ln56_3_fu_8405_p1 + zext_ln60_fu_8418_p1);

assign add_ln60_8_fu_8477_p2 = (zext_ln56_7_fu_8461_p1 + zext_ln60_6_fu_8474_p1);

assign add_ln60_fu_8431_p2 = (zext_ln60_4_fu_8427_p1 + zext_ln56_4_fu_8414_p1);

assign add_ln8_12_fu_1229_p2 = (and_ln8_8_cast1_fu_1159_p30 + and_ln8_cast2_fu_895_p30);

assign add_ln8_14_fu_1951_p2 = (and_ln8_cast1_fu_1881_p30 + and_ln8_9_cast1_fu_1617_p30);

assign add_ln8_15_fu_1957_p2 = (zext_ln8_26_fu_1943_p1 + zext_ln8_25_fu_1679_p1);

assign add_ln8_17_fu_2673_p2 = (and_ln8_2_cast2_fu_2603_p30 + and_ln8_1_cast2_fu_2339_p30);

assign add_ln8_18_fu_2679_p2 = (zext_ln8_28_fu_2665_p1 + zext_ln8_27_fu_2401_p1);

assign add_ln8_20_fu_3395_p2 = (and_ln8_4_cast2_fu_3325_p30 + and_ln8_3_cast2_fu_3061_p30);

assign add_ln8_21_fu_3401_p2 = (zext_ln8_30_fu_3387_p1 + zext_ln8_29_fu_3123_p1);

assign add_ln8_23_fu_4107_p2 = (and_ln8_6_cast2_fu_4037_p30 + and_ln8_5_cast2_fu_3773_p30);

assign add_ln8_24_fu_4113_p2 = (zext_ln8_32_fu_4099_p1 + zext_ln8_31_fu_3835_p1);

assign add_ln8_26_fu_4819_p2 = (and_ln8_10_cast1_fu_4749_p30 + and_ln8_7_cast2_fu_4485_p30);

assign add_ln8_27_fu_4825_p2 = (zext_ln8_34_fu_4811_p1 + zext_ln8_33_fu_4547_p1);

assign add_ln8_29_fu_5531_p2 = (and_ln8_12_cast1_fu_5461_p30 + and_ln8_11_cast1_fu_5197_p30);

assign add_ln8_30_fu_5537_p2 = (zext_ln8_36_fu_5523_p1 + zext_ln8_35_fu_5259_p1);

assign add_ln8_32_fu_6243_p2 = (and_ln8_14_cast1_fu_6173_p30 + and_ln8_13_cast1_fu_5909_p30);

assign add_ln8_33_fu_6249_p2 = (zext_ln8_38_fu_6235_p1 + zext_ln8_37_fu_5971_p1);

assign add_ln8_fu_1235_p2 = (zext_ln8_24_fu_1221_p1 + zext_ln8_23_fu_957_p1);

assign add_ln9_11_fu_7069_p2 = (zext_ln9_30_fu_7061_p1 + zext_ln9_29_fu_7004_p1);

assign add_ln9_13_fu_7249_p2 = (zext_ln9_32_fu_7241_p1 + zext_ln9_31_fu_7184_p1);

assign add_ln9_15_fu_7429_p2 = (zext_ln9_34_fu_7421_p1 + zext_ln9_33_fu_7364_p1);

assign add_ln9_17_fu_7609_p2 = (zext_ln9_36_fu_7601_p1 + zext_ln9_35_fu_7544_p1);

assign add_ln9_19_fu_7789_p2 = (zext_ln9_38_fu_7781_p1 + zext_ln9_37_fu_7724_p1);

assign add_ln9_7_fu_6709_p2 = (zext_ln9_26_fu_6701_p1 + zext_ln9_25_fu_6644_p1);

assign add_ln9_9_fu_6889_p2 = (zext_ln9_28_fu_6881_p1 + zext_ln9_27_fu_6824_p1);

assign add_ln9_fu_6529_p2 = (zext_ln9_24_fu_6521_p1 + zext_ln9_23_fu_6464_p1);

assign and_ln10_2_fu_7923_p6 = {{{{{tmp_280_reg_10662}, {4'd0}}, {tmp_281_reg_10668}}, {4'd0}}, {trunc_ln10_2_reg_10675}};

assign and_ln10_3_fu_7991_p6 = {{{{{tmp_331_reg_10686}, {4'd0}}, {tmp_332_reg_10692}}, {4'd0}}, {trunc_ln10_3_reg_10699}};

assign and_ln10_4_fu_8059_p6 = {{{{{tmp_382_reg_10710}, {4'd0}}, {tmp_383_reg_10716}}, {4'd0}}, {trunc_ln10_4_reg_10723}};

assign and_ln10_5_fu_8127_p6 = {{{{{tmp_434_reg_10734}, {4'd0}}, {tmp_435_reg_10740}}, {4'd0}}, {trunc_ln10_5_reg_10747}};

assign and_ln10_6_fu_8195_p6 = {{{{{tmp_485_reg_10758}, {4'd0}}, {tmp_486_reg_10764}}, {4'd0}}, {trunc_ln10_6_reg_10771}};

assign and_ln10_7_fu_8263_p6 = {{{{{tmp_536_reg_10782}, {4'd0}}, {tmp_537_reg_10788}}, {4'd0}}, {trunc_ln10_7_reg_10795}};

assign and_ln10_8_fu_8331_p6 = {{{{{tmp_587_reg_10806}, {4'd0}}, {tmp_588_reg_10812}}, {4'd0}}, {trunc_ln10_8_reg_10819}};

assign and_ln11_1_fu_8281_p6 = {{{{{tmp_538_reg_10801}, {4'd0}}, {tmp_536_reg_10782}}, {4'd0}}, {tmp_537_reg_10788}};

assign and_ln11_2_fu_8349_p6 = {{{{{tmp_589_reg_10825}, {4'd0}}, {tmp_587_reg_10806}}, {4'd0}}, {tmp_588_reg_10812}};

assign and_ln11_6_fu_7941_p6 = {{{{{tmp_282_reg_10681}, {4'd0}}, {tmp_280_reg_10662}}, {4'd0}}, {tmp_281_reg_10668}};

assign and_ln11_7_fu_8009_p6 = {{{{{tmp_333_reg_10705}, {4'd0}}, {tmp_331_reg_10686}}, {4'd0}}, {tmp_332_reg_10692}};

assign and_ln11_8_fu_8077_p6 = {{{{{tmp_384_reg_10729}, {4'd0}}, {tmp_382_reg_10710}}, {4'd0}}, {tmp_383_reg_10716}};

assign and_ln11_9_fu_8145_p6 = {{{{{tmp_436_reg_10753}, {4'd0}}, {tmp_434_reg_10734}}, {4'd0}}, {tmp_435_reg_10740}};

assign and_ln11_s_fu_8213_p6 = {{{{{tmp_487_reg_10777}, {4'd0}}, {tmp_485_reg_10758}}, {4'd0}}, {tmp_486_reg_10764}};

assign and_ln2_fu_7873_p6 = {{{{{tmp_231_reg_10657}, {4'd0}}, {tmp_229_reg_10638}}, {4'd0}}, {tmp_230_reg_10644}};

assign and_ln8_10_cast1_fu_4749_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_454_fu_4563_p3}, {1'd0}}, {tmp_455_fu_4571_p3}}, {1'd0}}, {tmp_456_fu_4579_p3}}, {1'd0}}, {tmp_457_fu_4587_p3}}, {1'd0}}, {tmp_458_fu_4595_p3}}, {1'd0}}, {tmp_459_fu_4603_p3}}, {1'd0}}, {tmp_460_fu_4611_p3}}, {1'd0}}, {tmp_461_fu_4619_p3}}, {1'd0}}, {tmp_462_fu_4627_p3}}, {1'd0}}, {tmp_463_fu_4635_p3}}, {1'd0}}, {tmp_464_fu_4643_p3}}, {1'd0}}, {tmp_465_fu_4651_p3}}, {1'd0}}, {tmp_466_fu_4659_p3}}, {1'd0}}, {tmp_467_fu_4667_p3}}, {1'd0}}, {tmp_468_fu_4675_p3}};

assign and_ln8_10_fu_4683_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_453_fu_4555_p3}, {1'd0}}, {tmp_454_fu_4563_p3}}, {1'd0}}, {tmp_455_fu_4571_p3}}, {1'd0}}, {tmp_456_fu_4579_p3}}, {1'd0}}, {tmp_457_fu_4587_p3}}, {1'd0}}, {tmp_458_fu_4595_p3}}, {1'd0}}, {tmp_459_fu_4603_p3}}, {1'd0}}, {tmp_460_fu_4611_p3}}, {1'd0}}, {tmp_461_fu_4619_p3}}, {1'd0}}, {tmp_462_fu_4627_p3}}, {1'd0}}, {tmp_463_fu_4635_p3}}, {1'd0}}, {tmp_464_fu_4643_p3}}, {1'd0}}, {tmp_465_fu_4651_p3}}, {1'd0}}, {tmp_466_fu_4659_p3}}, {1'd0}}, {tmp_467_fu_4667_p3}}, {1'd0}}, {tmp_468_fu_4675_p3}};

assign and_ln8_11_cast1_fu_5197_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_490_fu_5015_p3}, {1'd0}}, {tmp_491_fu_5023_p3}}, {1'd0}}, {tmp_492_fu_5031_p3}}, {1'd0}}, {tmp_493_fu_5039_p3}}, {1'd0}}, {tmp_494_fu_5047_p3}}, {1'd0}}, {tmp_495_fu_5055_p3}}, {1'd0}}, {tmp_496_fu_5063_p3}}, {1'd0}}, {tmp_497_fu_5071_p3}}, {1'd0}}, {tmp_498_fu_5079_p3}}, {1'd0}}, {tmp_499_fu_5087_p3}}, {1'd0}}, {tmp_500_fu_5095_p3}}, {1'd0}}, {tmp_501_fu_5103_p3}}, {1'd0}}, {tmp_502_fu_5111_p3}}, {1'd0}}, {tmp_503_fu_5119_p3}}, {1'd0}}, {trunc_ln8_9_fu_5127_p1}};

assign and_ln8_11_fu_5131_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_489_fu_5007_p3}, {1'd0}}, {tmp_490_fu_5015_p3}}, {1'd0}}, {tmp_491_fu_5023_p3}}, {1'd0}}, {tmp_492_fu_5031_p3}}, {1'd0}}, {tmp_493_fu_5039_p3}}, {1'd0}}, {tmp_494_fu_5047_p3}}, {1'd0}}, {tmp_495_fu_5055_p3}}, {1'd0}}, {tmp_496_fu_5063_p3}}, {1'd0}}, {tmp_497_fu_5071_p3}}, {1'd0}}, {tmp_498_fu_5079_p3}}, {1'd0}}, {tmp_499_fu_5087_p3}}, {1'd0}}, {tmp_500_fu_5095_p3}}, {1'd0}}, {tmp_501_fu_5103_p3}}, {1'd0}}, {tmp_502_fu_5111_p3}}, {1'd0}}, {tmp_503_fu_5119_p3}}, {1'd0}}, {trunc_ln8_9_fu_5127_p1}};

assign and_ln8_12_cast1_fu_5461_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_505_fu_5275_p3}, {1'd0}}, {tmp_506_fu_5283_p3}}, {1'd0}}, {tmp_507_fu_5291_p3}}, {1'd0}}, {tmp_508_fu_5299_p3}}, {1'd0}}, {tmp_509_fu_5307_p3}}, {1'd0}}, {tmp_510_fu_5315_p3}}, {1'd0}}, {tmp_511_fu_5323_p3}}, {1'd0}}, {tmp_512_fu_5331_p3}}, {1'd0}}, {tmp_513_fu_5339_p3}}, {1'd0}}, {tmp_514_fu_5347_p3}}, {1'd0}}, {tmp_515_fu_5355_p3}}, {1'd0}}, {tmp_516_fu_5363_p3}}, {1'd0}}, {tmp_517_fu_5371_p3}}, {1'd0}}, {tmp_518_fu_5379_p3}}, {1'd0}}, {tmp_519_fu_5387_p3}};

assign and_ln8_12_fu_5395_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_504_fu_5267_p3}, {1'd0}}, {tmp_505_fu_5275_p3}}, {1'd0}}, {tmp_506_fu_5283_p3}}, {1'd0}}, {tmp_507_fu_5291_p3}}, {1'd0}}, {tmp_508_fu_5299_p3}}, {1'd0}}, {tmp_509_fu_5307_p3}}, {1'd0}}, {tmp_510_fu_5315_p3}}, {1'd0}}, {tmp_511_fu_5323_p3}}, {1'd0}}, {tmp_512_fu_5331_p3}}, {1'd0}}, {tmp_513_fu_5339_p3}}, {1'd0}}, {tmp_514_fu_5347_p3}}, {1'd0}}, {tmp_515_fu_5355_p3}}, {1'd0}}, {tmp_516_fu_5363_p3}}, {1'd0}}, {tmp_517_fu_5371_p3}}, {1'd0}}, {tmp_518_fu_5379_p3}}, {1'd0}}, {tmp_519_fu_5387_p3}};

assign and_ln8_13_cast1_fu_5909_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_541_fu_5727_p3}, {1'd0}}, {tmp_542_fu_5735_p3}}, {1'd0}}, {tmp_543_fu_5743_p3}}, {1'd0}}, {tmp_544_fu_5751_p3}}, {1'd0}}, {tmp_545_fu_5759_p3}}, {1'd0}}, {tmp_546_fu_5767_p3}}, {1'd0}}, {tmp_547_fu_5775_p3}}, {1'd0}}, {tmp_548_fu_5783_p3}}, {1'd0}}, {tmp_549_fu_5791_p3}}, {1'd0}}, {tmp_550_fu_5799_p3}}, {1'd0}}, {tmp_551_fu_5807_p3}}, {1'd0}}, {tmp_552_fu_5815_p3}}, {1'd0}}, {tmp_553_fu_5823_p3}}, {1'd0}}, {tmp_554_fu_5831_p3}}, {1'd0}}, {trunc_ln8_10_fu_5839_p1}};

assign and_ln8_13_fu_5843_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_540_fu_5719_p3}, {1'd0}}, {tmp_541_fu_5727_p3}}, {1'd0}}, {tmp_542_fu_5735_p3}}, {1'd0}}, {tmp_543_fu_5743_p3}}, {1'd0}}, {tmp_544_fu_5751_p3}}, {1'd0}}, {tmp_545_fu_5759_p3}}, {1'd0}}, {tmp_546_fu_5767_p3}}, {1'd0}}, {tmp_547_fu_5775_p3}}, {1'd0}}, {tmp_548_fu_5783_p3}}, {1'd0}}, {tmp_549_fu_5791_p3}}, {1'd0}}, {tmp_550_fu_5799_p3}}, {1'd0}}, {tmp_551_fu_5807_p3}}, {1'd0}}, {tmp_552_fu_5815_p3}}, {1'd0}}, {tmp_553_fu_5823_p3}}, {1'd0}}, {tmp_554_fu_5831_p3}}, {1'd0}}, {trunc_ln8_10_fu_5839_p1}};

assign and_ln8_14_cast1_fu_6173_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_556_fu_5987_p3}, {1'd0}}, {tmp_557_fu_5995_p3}}, {1'd0}}, {tmp_558_fu_6003_p3}}, {1'd0}}, {tmp_559_fu_6011_p3}}, {1'd0}}, {tmp_560_fu_6019_p3}}, {1'd0}}, {tmp_561_fu_6027_p3}}, {1'd0}}, {tmp_562_fu_6035_p3}}, {1'd0}}, {tmp_563_fu_6043_p3}}, {1'd0}}, {tmp_564_fu_6051_p3}}, {1'd0}}, {tmp_565_fu_6059_p3}}, {1'd0}}, {tmp_566_fu_6067_p3}}, {1'd0}}, {tmp_567_fu_6075_p3}}, {1'd0}}, {tmp_568_fu_6083_p3}}, {1'd0}}, {tmp_569_fu_6091_p3}}, {1'd0}}, {tmp_570_fu_6099_p3}};

assign and_ln8_14_fu_6107_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_555_fu_5979_p3}, {1'd0}}, {tmp_556_fu_5987_p3}}, {1'd0}}, {tmp_557_fu_5995_p3}}, {1'd0}}, {tmp_558_fu_6003_p3}}, {1'd0}}, {tmp_559_fu_6011_p3}}, {1'd0}}, {tmp_560_fu_6019_p3}}, {1'd0}}, {tmp_561_fu_6027_p3}}, {1'd0}}, {tmp_562_fu_6035_p3}}, {1'd0}}, {tmp_563_fu_6043_p3}}, {1'd0}}, {tmp_564_fu_6051_p3}}, {1'd0}}, {tmp_565_fu_6059_p3}}, {1'd0}}, {tmp_566_fu_6067_p3}}, {1'd0}}, {tmp_567_fu_6075_p3}}, {1'd0}}, {tmp_568_fu_6083_p3}}, {1'd0}}, {tmp_569_fu_6091_p3}}, {1'd0}}, {tmp_570_fu_6099_p3}};

assign and_ln8_1_cast2_fu_2339_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_285_fu_2157_p3}, {1'd0}}, {tmp_286_fu_2165_p3}}, {1'd0}}, {tmp_287_fu_2173_p3}}, {1'd0}}, {tmp_288_fu_2181_p3}}, {1'd0}}, {tmp_289_fu_2189_p3}}, {1'd0}}, {tmp_290_fu_2197_p3}}, {1'd0}}, {tmp_291_fu_2205_p3}}, {1'd0}}, {tmp_292_fu_2213_p3}}, {1'd0}}, {tmp_293_fu_2221_p3}}, {1'd0}}, {tmp_294_fu_2229_p3}}, {1'd0}}, {tmp_295_fu_2237_p3}}, {1'd0}}, {tmp_296_fu_2245_p3}}, {1'd0}}, {tmp_297_fu_2253_p3}}, {1'd0}}, {tmp_298_fu_2261_p3}}, {1'd0}}, {trunc_ln8_5_fu_2269_p1}};

assign and_ln8_1_fu_2273_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_284_fu_2149_p3}, {1'd0}}, {tmp_285_fu_2157_p3}}, {1'd0}}, {tmp_286_fu_2165_p3}}, {1'd0}}, {tmp_287_fu_2173_p3}}, {1'd0}}, {tmp_288_fu_2181_p3}}, {1'd0}}, {tmp_289_fu_2189_p3}}, {1'd0}}, {tmp_290_fu_2197_p3}}, {1'd0}}, {tmp_291_fu_2205_p3}}, {1'd0}}, {tmp_292_fu_2213_p3}}, {1'd0}}, {tmp_293_fu_2221_p3}}, {1'd0}}, {tmp_294_fu_2229_p3}}, {1'd0}}, {tmp_295_fu_2237_p3}}, {1'd0}}, {tmp_296_fu_2245_p3}}, {1'd0}}, {tmp_297_fu_2253_p3}}, {1'd0}}, {tmp_298_fu_2261_p3}}, {1'd0}}, {trunc_ln8_5_fu_2269_p1}};

assign and_ln8_2_cast2_fu_2603_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_300_fu_2417_p3}, {1'd0}}, {tmp_301_fu_2425_p3}}, {1'd0}}, {tmp_302_fu_2433_p3}}, {1'd0}}, {tmp_303_fu_2441_p3}}, {1'd0}}, {tmp_304_fu_2449_p3}}, {1'd0}}, {tmp_305_fu_2457_p3}}, {1'd0}}, {tmp_306_fu_2465_p3}}, {1'd0}}, {tmp_307_fu_2473_p3}}, {1'd0}}, {tmp_308_fu_2481_p3}}, {1'd0}}, {tmp_309_fu_2489_p3}}, {1'd0}}, {tmp_310_fu_2497_p3}}, {1'd0}}, {tmp_311_fu_2505_p3}}, {1'd0}}, {tmp_312_fu_2513_p3}}, {1'd0}}, {tmp_313_fu_2521_p3}}, {1'd0}}, {tmp_314_fu_2529_p3}};

assign and_ln8_2_fu_2537_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_299_fu_2409_p3}, {1'd0}}, {tmp_300_fu_2417_p3}}, {1'd0}}, {tmp_301_fu_2425_p3}}, {1'd0}}, {tmp_302_fu_2433_p3}}, {1'd0}}, {tmp_303_fu_2441_p3}}, {1'd0}}, {tmp_304_fu_2449_p3}}, {1'd0}}, {tmp_305_fu_2457_p3}}, {1'd0}}, {tmp_306_fu_2465_p3}}, {1'd0}}, {tmp_307_fu_2473_p3}}, {1'd0}}, {tmp_308_fu_2481_p3}}, {1'd0}}, {tmp_309_fu_2489_p3}}, {1'd0}}, {tmp_310_fu_2497_p3}}, {1'd0}}, {tmp_311_fu_2505_p3}}, {1'd0}}, {tmp_312_fu_2513_p3}}, {1'd0}}, {tmp_313_fu_2521_p3}}, {1'd0}}, {tmp_314_fu_2529_p3}};

assign and_ln8_3_cast2_fu_3061_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_336_fu_2879_p3}, {1'd0}}, {tmp_337_fu_2887_p3}}, {1'd0}}, {tmp_338_fu_2895_p3}}, {1'd0}}, {tmp_339_fu_2903_p3}}, {1'd0}}, {tmp_340_fu_2911_p3}}, {1'd0}}, {tmp_341_fu_2919_p3}}, {1'd0}}, {tmp_342_fu_2927_p3}}, {1'd0}}, {tmp_343_fu_2935_p3}}, {1'd0}}, {tmp_344_fu_2943_p3}}, {1'd0}}, {tmp_345_fu_2951_p3}}, {1'd0}}, {tmp_346_fu_2959_p3}}, {1'd0}}, {tmp_347_fu_2967_p3}}, {1'd0}}, {tmp_348_fu_2975_p3}}, {1'd0}}, {tmp_349_fu_2983_p3}}, {1'd0}}, {trunc_ln8_6_fu_2991_p1}};

assign and_ln8_3_fu_2995_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_335_fu_2871_p3}, {1'd0}}, {tmp_336_fu_2879_p3}}, {1'd0}}, {tmp_337_fu_2887_p3}}, {1'd0}}, {tmp_338_fu_2895_p3}}, {1'd0}}, {tmp_339_fu_2903_p3}}, {1'd0}}, {tmp_340_fu_2911_p3}}, {1'd0}}, {tmp_341_fu_2919_p3}}, {1'd0}}, {tmp_342_fu_2927_p3}}, {1'd0}}, {tmp_343_fu_2935_p3}}, {1'd0}}, {tmp_344_fu_2943_p3}}, {1'd0}}, {tmp_345_fu_2951_p3}}, {1'd0}}, {tmp_346_fu_2959_p3}}, {1'd0}}, {tmp_347_fu_2967_p3}}, {1'd0}}, {tmp_348_fu_2975_p3}}, {1'd0}}, {tmp_349_fu_2983_p3}}, {1'd0}}, {trunc_ln8_6_fu_2991_p1}};

assign and_ln8_4_cast2_fu_3325_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_351_fu_3139_p3}, {1'd0}}, {tmp_352_fu_3147_p3}}, {1'd0}}, {tmp_353_fu_3155_p3}}, {1'd0}}, {tmp_354_fu_3163_p3}}, {1'd0}}, {tmp_355_fu_3171_p3}}, {1'd0}}, {tmp_356_fu_3179_p3}}, {1'd0}}, {tmp_357_fu_3187_p3}}, {1'd0}}, {tmp_358_fu_3195_p3}}, {1'd0}}, {tmp_359_fu_3203_p3}}, {1'd0}}, {tmp_360_fu_3211_p3}}, {1'd0}}, {tmp_361_fu_3219_p3}}, {1'd0}}, {tmp_362_fu_3227_p3}}, {1'd0}}, {tmp_363_fu_3235_p3}}, {1'd0}}, {tmp_364_fu_3243_p3}}, {1'd0}}, {tmp_365_fu_3251_p3}};

assign and_ln8_4_fu_3259_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_350_fu_3131_p3}, {1'd0}}, {tmp_351_fu_3139_p3}}, {1'd0}}, {tmp_352_fu_3147_p3}}, {1'd0}}, {tmp_353_fu_3155_p3}}, {1'd0}}, {tmp_354_fu_3163_p3}}, {1'd0}}, {tmp_355_fu_3171_p3}}, {1'd0}}, {tmp_356_fu_3179_p3}}, {1'd0}}, {tmp_357_fu_3187_p3}}, {1'd0}}, {tmp_358_fu_3195_p3}}, {1'd0}}, {tmp_359_fu_3203_p3}}, {1'd0}}, {tmp_360_fu_3211_p3}}, {1'd0}}, {tmp_361_fu_3219_p3}}, {1'd0}}, {tmp_362_fu_3227_p3}}, {1'd0}}, {tmp_363_fu_3235_p3}}, {1'd0}}, {tmp_364_fu_3243_p3}}, {1'd0}}, {tmp_365_fu_3251_p3}};

assign and_ln8_5_cast2_fu_3773_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_388_fu_3591_p3}, {1'd0}}, {tmp_389_fu_3599_p3}}, {1'd0}}, {tmp_390_fu_3607_p3}}, {1'd0}}, {tmp_391_fu_3615_p3}}, {1'd0}}, {tmp_392_fu_3623_p3}}, {1'd0}}, {tmp_393_fu_3631_p3}}, {1'd0}}, {tmp_394_fu_3639_p3}}, {1'd0}}, {tmp_395_fu_3647_p3}}, {1'd0}}, {tmp_396_fu_3655_p3}}, {1'd0}}, {tmp_397_fu_3663_p3}}, {1'd0}}, {tmp_398_fu_3671_p3}}, {1'd0}}, {tmp_399_fu_3679_p3}}, {1'd0}}, {tmp_400_fu_3687_p3}}, {1'd0}}, {tmp_401_fu_3695_p3}}, {1'd0}}, {trunc_ln8_7_fu_3703_p1}};

assign and_ln8_5_fu_3707_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_387_fu_3583_p3}, {1'd0}}, {tmp_388_fu_3591_p3}}, {1'd0}}, {tmp_389_fu_3599_p3}}, {1'd0}}, {tmp_390_fu_3607_p3}}, {1'd0}}, {tmp_391_fu_3615_p3}}, {1'd0}}, {tmp_392_fu_3623_p3}}, {1'd0}}, {tmp_393_fu_3631_p3}}, {1'd0}}, {tmp_394_fu_3639_p3}}, {1'd0}}, {tmp_395_fu_3647_p3}}, {1'd0}}, {tmp_396_fu_3655_p3}}, {1'd0}}, {tmp_397_fu_3663_p3}}, {1'd0}}, {tmp_398_fu_3671_p3}}, {1'd0}}, {tmp_399_fu_3679_p3}}, {1'd0}}, {tmp_400_fu_3687_p3}}, {1'd0}}, {tmp_401_fu_3695_p3}}, {1'd0}}, {trunc_ln8_7_fu_3703_p1}};

assign and_ln8_6_cast2_fu_4037_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_403_fu_3851_p3}, {1'd0}}, {tmp_404_fu_3859_p3}}, {1'd0}}, {tmp_405_fu_3867_p3}}, {1'd0}}, {tmp_406_fu_3875_p3}}, {1'd0}}, {tmp_407_fu_3883_p3}}, {1'd0}}, {tmp_408_fu_3891_p3}}, {1'd0}}, {tmp_409_fu_3899_p3}}, {1'd0}}, {tmp_410_fu_3907_p3}}, {1'd0}}, {tmp_411_fu_3915_p3}}, {1'd0}}, {tmp_412_fu_3923_p3}}, {1'd0}}, {tmp_413_fu_3931_p3}}, {1'd0}}, {tmp_414_fu_3939_p3}}, {1'd0}}, {tmp_415_fu_3947_p3}}, {1'd0}}, {tmp_416_fu_3955_p3}}, {1'd0}}, {tmp_417_fu_3963_p3}};

assign and_ln8_6_fu_3971_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_402_fu_3843_p3}, {1'd0}}, {tmp_403_fu_3851_p3}}, {1'd0}}, {tmp_404_fu_3859_p3}}, {1'd0}}, {tmp_405_fu_3867_p3}}, {1'd0}}, {tmp_406_fu_3875_p3}}, {1'd0}}, {tmp_407_fu_3883_p3}}, {1'd0}}, {tmp_408_fu_3891_p3}}, {1'd0}}, {tmp_409_fu_3899_p3}}, {1'd0}}, {tmp_410_fu_3907_p3}}, {1'd0}}, {tmp_411_fu_3915_p3}}, {1'd0}}, {tmp_412_fu_3923_p3}}, {1'd0}}, {tmp_413_fu_3931_p3}}, {1'd0}}, {tmp_414_fu_3939_p3}}, {1'd0}}, {tmp_415_fu_3947_p3}}, {1'd0}}, {tmp_416_fu_3955_p3}}, {1'd0}}, {tmp_417_fu_3963_p3}};

assign and_ln8_7_cast2_fu_4485_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_439_fu_4303_p3}, {1'd0}}, {tmp_440_fu_4311_p3}}, {1'd0}}, {tmp_441_fu_4319_p3}}, {1'd0}}, {tmp_442_fu_4327_p3}}, {1'd0}}, {tmp_443_fu_4335_p3}}, {1'd0}}, {tmp_444_fu_4343_p3}}, {1'd0}}, {tmp_445_fu_4351_p3}}, {1'd0}}, {tmp_446_fu_4359_p3}}, {1'd0}}, {tmp_447_fu_4367_p3}}, {1'd0}}, {tmp_448_fu_4375_p3}}, {1'd0}}, {tmp_449_fu_4383_p3}}, {1'd0}}, {tmp_450_fu_4391_p3}}, {1'd0}}, {tmp_451_fu_4399_p3}}, {1'd0}}, {tmp_452_fu_4407_p3}}, {1'd0}}, {trunc_ln8_8_fu_4415_p1}};

assign and_ln8_7_fu_4419_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_438_fu_4295_p3}, {1'd0}}, {tmp_439_fu_4303_p3}}, {1'd0}}, {tmp_440_fu_4311_p3}}, {1'd0}}, {tmp_441_fu_4319_p3}}, {1'd0}}, {tmp_442_fu_4327_p3}}, {1'd0}}, {tmp_443_fu_4335_p3}}, {1'd0}}, {tmp_444_fu_4343_p3}}, {1'd0}}, {tmp_445_fu_4351_p3}}, {1'd0}}, {tmp_446_fu_4359_p3}}, {1'd0}}, {tmp_447_fu_4367_p3}}, {1'd0}}, {tmp_448_fu_4375_p3}}, {1'd0}}, {tmp_449_fu_4383_p3}}, {1'd0}}, {tmp_450_fu_4391_p3}}, {1'd0}}, {tmp_451_fu_4399_p3}}, {1'd0}}, {tmp_452_fu_4407_p3}}, {1'd0}}, {trunc_ln8_8_fu_4415_p1}};

assign and_ln8_8_cast1_fu_1159_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_199_fu_973_p3}, {1'd0}}, {tmp_200_fu_981_p3}}, {1'd0}}, {tmp_201_fu_989_p3}}, {1'd0}}, {tmp_202_fu_997_p3}}, {1'd0}}, {tmp_203_fu_1005_p3}}, {1'd0}}, {tmp_204_fu_1013_p3}}, {1'd0}}, {tmp_205_fu_1021_p3}}, {1'd0}}, {tmp_206_fu_1029_p3}}, {1'd0}}, {tmp_207_fu_1037_p3}}, {1'd0}}, {tmp_208_fu_1045_p3}}, {1'd0}}, {tmp_209_fu_1053_p3}}, {1'd0}}, {tmp_210_fu_1061_p3}}, {1'd0}}, {tmp_211_fu_1069_p3}}, {1'd0}}, {tmp_212_fu_1077_p3}}, {1'd0}}, {tmp_213_fu_1085_p3}};

assign and_ln8_8_fu_1093_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_198_fu_965_p3}, {1'd0}}, {tmp_199_fu_973_p3}}, {1'd0}}, {tmp_200_fu_981_p3}}, {1'd0}}, {tmp_201_fu_989_p3}}, {1'd0}}, {tmp_202_fu_997_p3}}, {1'd0}}, {tmp_203_fu_1005_p3}}, {1'd0}}, {tmp_204_fu_1013_p3}}, {1'd0}}, {tmp_205_fu_1021_p3}}, {1'd0}}, {tmp_206_fu_1029_p3}}, {1'd0}}, {tmp_207_fu_1037_p3}}, {1'd0}}, {tmp_208_fu_1045_p3}}, {1'd0}}, {tmp_209_fu_1053_p3}}, {1'd0}}, {tmp_210_fu_1061_p3}}, {1'd0}}, {tmp_211_fu_1069_p3}}, {1'd0}}, {tmp_212_fu_1077_p3}}, {1'd0}}, {tmp_213_fu_1085_p3}};

assign and_ln8_9_cast1_fu_1617_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_234_fu_1435_p3}, {1'd0}}, {tmp_235_fu_1443_p3}}, {1'd0}}, {tmp_236_fu_1451_p3}}, {1'd0}}, {tmp_237_fu_1459_p3}}, {1'd0}}, {tmp_238_fu_1467_p3}}, {1'd0}}, {tmp_239_fu_1475_p3}}, {1'd0}}, {tmp_240_fu_1483_p3}}, {1'd0}}, {tmp_241_fu_1491_p3}}, {1'd0}}, {tmp_242_fu_1499_p3}}, {1'd0}}, {tmp_243_fu_1507_p3}}, {1'd0}}, {tmp_244_fu_1515_p3}}, {1'd0}}, {tmp_245_fu_1523_p3}}, {1'd0}}, {tmp_246_fu_1531_p3}}, {1'd0}}, {tmp_247_fu_1539_p3}}, {1'd0}}, {trunc_ln8_4_fu_1547_p1}};

assign and_ln8_9_fu_1551_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_233_fu_1427_p3}, {1'd0}}, {tmp_234_fu_1435_p3}}, {1'd0}}, {tmp_235_fu_1443_p3}}, {1'd0}}, {tmp_236_fu_1451_p3}}, {1'd0}}, {tmp_237_fu_1459_p3}}, {1'd0}}, {tmp_238_fu_1467_p3}}, {1'd0}}, {tmp_239_fu_1475_p3}}, {1'd0}}, {tmp_240_fu_1483_p3}}, {1'd0}}, {tmp_241_fu_1491_p3}}, {1'd0}}, {tmp_242_fu_1499_p3}}, {1'd0}}, {tmp_243_fu_1507_p3}}, {1'd0}}, {tmp_244_fu_1515_p3}}, {1'd0}}, {tmp_245_fu_1523_p3}}, {1'd0}}, {tmp_246_fu_1531_p3}}, {1'd0}}, {tmp_247_fu_1539_p3}}, {1'd0}}, {trunc_ln8_4_fu_1547_p1}};

assign and_ln8_cast1_fu_1881_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_249_fu_1695_p3}, {1'd0}}, {tmp_250_fu_1703_p3}}, {1'd0}}, {tmp_251_fu_1711_p3}}, {1'd0}}, {tmp_252_fu_1719_p3}}, {1'd0}}, {tmp_253_fu_1727_p3}}, {1'd0}}, {tmp_254_fu_1735_p3}}, {1'd0}}, {tmp_255_fu_1743_p3}}, {1'd0}}, {tmp_256_fu_1751_p3}}, {1'd0}}, {tmp_257_fu_1759_p3}}, {1'd0}}, {tmp_258_fu_1767_p3}}, {1'd0}}, {tmp_259_fu_1775_p3}}, {1'd0}}, {tmp_260_fu_1783_p3}}, {1'd0}}, {tmp_261_fu_1791_p3}}, {1'd0}}, {tmp_262_fu_1799_p3}}, {1'd0}}, {tmp_263_fu_1807_p3}};

assign and_ln8_cast2_fu_895_p30 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_184_fu_713_p3}, {1'd0}}, {tmp_185_fu_721_p3}}, {1'd0}}, {tmp_186_fu_729_p3}}, {1'd0}}, {tmp_187_fu_737_p3}}, {1'd0}}, {tmp_188_fu_745_p3}}, {1'd0}}, {tmp_189_fu_753_p3}}, {1'd0}}, {tmp_190_fu_761_p3}}, {1'd0}}, {tmp_191_fu_769_p3}}, {1'd0}}, {tmp_192_fu_777_p3}}, {1'd0}}, {tmp_193_fu_785_p3}}, {1'd0}}, {tmp_194_fu_793_p3}}, {1'd0}}, {tmp_195_fu_801_p3}}, {1'd0}}, {tmp_196_fu_809_p3}}, {1'd0}}, {tmp_197_fu_817_p3}}, {1'd0}}, {trunc_ln8_fu_825_p1}};

assign and_ln8_fu_829_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_fu_705_p3}, {1'd0}}, {tmp_184_fu_713_p3}}, {1'd0}}, {tmp_185_fu_721_p3}}, {1'd0}}, {tmp_186_fu_729_p3}}, {1'd0}}, {tmp_187_fu_737_p3}}, {1'd0}}, {tmp_188_fu_745_p3}}, {1'd0}}, {tmp_189_fu_753_p3}}, {1'd0}}, {tmp_190_fu_761_p3}}, {1'd0}}, {tmp_191_fu_769_p3}}, {1'd0}}, {tmp_192_fu_777_p3}}, {1'd0}}, {tmp_193_fu_785_p3}}, {1'd0}}, {tmp_194_fu_793_p3}}, {1'd0}}, {tmp_195_fu_801_p3}}, {1'd0}}, {tmp_196_fu_809_p3}}, {1'd0}}, {tmp_197_fu_817_p3}}, {1'd0}}, {trunc_ln8_fu_825_p1}};

assign and_ln8_s_fu_1815_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_248_fu_1687_p3}, {1'd0}}, {tmp_249_fu_1695_p3}}, {1'd0}}, {tmp_250_fu_1703_p3}}, {1'd0}}, {tmp_251_fu_1711_p3}}, {1'd0}}, {tmp_252_fu_1719_p3}}, {1'd0}}, {tmp_253_fu_1727_p3}}, {1'd0}}, {tmp_254_fu_1735_p3}}, {1'd0}}, {tmp_255_fu_1743_p3}}, {1'd0}}, {tmp_256_fu_1751_p3}}, {1'd0}}, {tmp_257_fu_1759_p3}}, {1'd0}}, {tmp_258_fu_1767_p3}}, {1'd0}}, {tmp_259_fu_1775_p3}}, {1'd0}}, {tmp_260_fu_1783_p3}}, {1'd0}}, {tmp_261_fu_1791_p3}}, {1'd0}}, {tmp_262_fu_1799_p3}}, {1'd0}}, {tmp_263_fu_1807_p3}};

assign and_ln9_10_cast1_fu_7398_p14 = {{{{{{{{{{{{{tmp_477_reg_10408}, {2'd0}}, {tmp_478_reg_10414}}, {2'd0}}, {tmp_479_reg_10420}}, {2'd0}}, {tmp_480_reg_10426}}, {2'd0}}, {tmp_481_reg_10432}}, {2'd0}}, {tmp_482_reg_10438}}, {2'd0}}, {tmp_483_reg_10444}};

assign and_ln9_10_fu_7372_p16 = {{{{{{{{{{{{{{{tmp_476_reg_10403}, {2'd0}}, {tmp_477_reg_10408}}, {2'd0}}, {tmp_478_reg_10414}}, {2'd0}}, {tmp_479_reg_10420}}, {2'd0}}, {tmp_480_reg_10426}}, {2'd0}}, {tmp_481_reg_10432}}, {2'd0}}, {tmp_482_reg_10438}}, {2'd0}}, {tmp_483_reg_10444}};

assign and_ln9_11_cast1_fu_7521_p14 = {{{{{{{{{{{{{tmp_521_reg_10455}, {2'd0}}, {tmp_522_reg_10461}}, {2'd0}}, {tmp_523_reg_10467}}, {2'd0}}, {tmp_524_reg_10473}}, {2'd0}}, {tmp_525_reg_10479}}, {2'd0}}, {tmp_526_reg_10485}}, {2'd0}}, {trunc_ln9_9_reg_10491}};

assign and_ln9_11_fu_7495_p16 = {{{{{{{{{{{{{{{tmp_520_reg_10450}, {2'd0}}, {tmp_521_reg_10455}}, {2'd0}}, {tmp_522_reg_10461}}, {2'd0}}, {tmp_523_reg_10467}}, {2'd0}}, {tmp_524_reg_10473}}, {2'd0}}, {tmp_525_reg_10479}}, {2'd0}}, {tmp_526_reg_10485}}, {2'd0}}, {trunc_ln9_9_reg_10491}};

assign and_ln9_12_cast1_fu_7578_p14 = {{{{{{{{{{{{{tmp_528_reg_10502}, {2'd0}}, {tmp_529_reg_10508}}, {2'd0}}, {tmp_530_reg_10514}}, {2'd0}}, {tmp_531_reg_10520}}, {2'd0}}, {tmp_532_reg_10526}}, {2'd0}}, {tmp_533_reg_10532}}, {2'd0}}, {tmp_534_reg_10538}};

assign and_ln9_12_fu_7552_p16 = {{{{{{{{{{{{{{{tmp_527_reg_10497}, {2'd0}}, {tmp_528_reg_10502}}, {2'd0}}, {tmp_529_reg_10508}}, {2'd0}}, {tmp_530_reg_10514}}, {2'd0}}, {tmp_531_reg_10520}}, {2'd0}}, {tmp_532_reg_10526}}, {2'd0}}, {tmp_533_reg_10532}}, {2'd0}}, {tmp_534_reg_10538}};

assign and_ln9_13_cast1_fu_7701_p14 = {{{{{{{{{{{{{tmp_572_reg_10549}, {2'd0}}, {tmp_573_reg_10555}}, {2'd0}}, {tmp_574_reg_10561}}, {2'd0}}, {tmp_575_reg_10567}}, {2'd0}}, {tmp_576_reg_10573}}, {2'd0}}, {tmp_577_reg_10579}}, {2'd0}}, {trunc_ln9_10_reg_10585}};

assign and_ln9_13_fu_7675_p16 = {{{{{{{{{{{{{{{tmp_571_reg_10544}, {2'd0}}, {tmp_572_reg_10549}}, {2'd0}}, {tmp_573_reg_10555}}, {2'd0}}, {tmp_574_reg_10561}}, {2'd0}}, {tmp_575_reg_10567}}, {2'd0}}, {tmp_576_reg_10573}}, {2'd0}}, {tmp_577_reg_10579}}, {2'd0}}, {trunc_ln9_10_reg_10585}};

assign and_ln9_14_cast1_fu_7758_p14 = {{{{{{{{{{{{{tmp_579_reg_10596}, {2'd0}}, {tmp_580_reg_10602}}, {2'd0}}, {tmp_581_reg_10608}}, {2'd0}}, {tmp_582_reg_10614}}, {2'd0}}, {tmp_583_reg_10620}}, {2'd0}}, {tmp_584_reg_10626}}, {2'd0}}, {tmp_585_reg_10632}};

assign and_ln9_14_fu_7732_p16 = {{{{{{{{{{{{{{{tmp_578_reg_10591}, {2'd0}}, {tmp_579_reg_10596}}, {2'd0}}, {tmp_580_reg_10602}}, {2'd0}}, {tmp_581_reg_10608}}, {2'd0}}, {tmp_582_reg_10614}}, {2'd0}}, {tmp_583_reg_10620}}, {2'd0}}, {tmp_584_reg_10626}}, {2'd0}}, {tmp_585_reg_10632}};

assign and_ln9_1_cast2_fu_6801_p14 = {{{{{{{{{{{{{tmp_316_reg_10079}, {2'd0}}, {tmp_317_reg_10085}}, {2'd0}}, {tmp_318_reg_10091}}, {2'd0}}, {tmp_319_reg_10097}}, {2'd0}}, {tmp_320_reg_10103}}, {2'd0}}, {tmp_321_reg_10109}}, {2'd0}}, {trunc_ln9_5_reg_10115}};

assign and_ln9_1_fu_6775_p16 = {{{{{{{{{{{{{{{tmp_315_reg_10074}, {2'd0}}, {tmp_316_reg_10079}}, {2'd0}}, {tmp_317_reg_10085}}, {2'd0}}, {tmp_318_reg_10091}}, {2'd0}}, {tmp_319_reg_10097}}, {2'd0}}, {tmp_320_reg_10103}}, {2'd0}}, {tmp_321_reg_10109}}, {2'd0}}, {trunc_ln9_5_reg_10115}};

assign and_ln9_2_cast2_fu_6858_p14 = {{{{{{{{{{{{{tmp_323_reg_10126}, {2'd0}}, {tmp_324_reg_10132}}, {2'd0}}, {tmp_325_reg_10138}}, {2'd0}}, {tmp_326_reg_10144}}, {2'd0}}, {tmp_327_reg_10150}}, {2'd0}}, {tmp_328_reg_10156}}, {2'd0}}, {tmp_329_reg_10162}};

assign and_ln9_2_fu_6832_p16 = {{{{{{{{{{{{{{{tmp_322_reg_10121}, {2'd0}}, {tmp_323_reg_10126}}, {2'd0}}, {tmp_324_reg_10132}}, {2'd0}}, {tmp_325_reg_10138}}, {2'd0}}, {tmp_326_reg_10144}}, {2'd0}}, {tmp_327_reg_10150}}, {2'd0}}, {tmp_328_reg_10156}}, {2'd0}}, {tmp_329_reg_10162}};

assign and_ln9_3_cast2_fu_6981_p14 = {{{{{{{{{{{{{tmp_367_reg_10173}, {2'd0}}, {tmp_368_reg_10179}}, {2'd0}}, {tmp_369_reg_10185}}, {2'd0}}, {tmp_370_reg_10191}}, {2'd0}}, {tmp_371_reg_10197}}, {2'd0}}, {tmp_372_reg_10203}}, {2'd0}}, {trunc_ln9_6_reg_10209}};

assign and_ln9_3_fu_6955_p16 = {{{{{{{{{{{{{{{tmp_366_reg_10168}, {2'd0}}, {tmp_367_reg_10173}}, {2'd0}}, {tmp_368_reg_10179}}, {2'd0}}, {tmp_369_reg_10185}}, {2'd0}}, {tmp_370_reg_10191}}, {2'd0}}, {tmp_371_reg_10197}}, {2'd0}}, {tmp_372_reg_10203}}, {2'd0}}, {trunc_ln9_6_reg_10209}};

assign and_ln9_4_cast2_fu_7038_p14 = {{{{{{{{{{{{{tmp_374_reg_10220}, {2'd0}}, {tmp_375_reg_10226}}, {2'd0}}, {tmp_376_reg_10232}}, {2'd0}}, {tmp_377_reg_10238}}, {2'd0}}, {tmp_378_reg_10244}}, {2'd0}}, {tmp_379_reg_10250}}, {2'd0}}, {tmp_380_reg_10256}};

assign and_ln9_4_fu_7012_p16 = {{{{{{{{{{{{{{{tmp_373_reg_10215}, {2'd0}}, {tmp_374_reg_10220}}, {2'd0}}, {tmp_375_reg_10226}}, {2'd0}}, {tmp_376_reg_10232}}, {2'd0}}, {tmp_377_reg_10238}}, {2'd0}}, {tmp_378_reg_10244}}, {2'd0}}, {tmp_379_reg_10250}}, {2'd0}}, {tmp_380_reg_10256}};

assign and_ln9_5_cast2_fu_7161_p14 = {{{{{{{{{{{{{tmp_419_reg_10267}, {2'd0}}, {tmp_420_reg_10273}}, {2'd0}}, {tmp_421_reg_10279}}, {2'd0}}, {tmp_422_reg_10285}}, {2'd0}}, {tmp_423_reg_10291}}, {2'd0}}, {tmp_424_reg_10297}}, {2'd0}}, {trunc_ln9_7_reg_10303}};

assign and_ln9_5_fu_7135_p16 = {{{{{{{{{{{{{{{tmp_418_reg_10262}, {2'd0}}, {tmp_419_reg_10267}}, {2'd0}}, {tmp_420_reg_10273}}, {2'd0}}, {tmp_421_reg_10279}}, {2'd0}}, {tmp_422_reg_10285}}, {2'd0}}, {tmp_423_reg_10291}}, {2'd0}}, {tmp_424_reg_10297}}, {2'd0}}, {trunc_ln9_7_reg_10303}};

assign and_ln9_6_cast2_fu_7218_p14 = {{{{{{{{{{{{{tmp_426_reg_10314}, {2'd0}}, {tmp_427_reg_10320}}, {2'd0}}, {tmp_428_reg_10326}}, {2'd0}}, {tmp_429_reg_10332}}, {2'd0}}, {tmp_430_reg_10338}}, {2'd0}}, {tmp_431_reg_10344}}, {2'd0}}, {tmp_432_reg_10350}};

assign and_ln9_6_fu_7192_p16 = {{{{{{{{{{{{{{{tmp_425_reg_10309}, {2'd0}}, {tmp_426_reg_10314}}, {2'd0}}, {tmp_427_reg_10320}}, {2'd0}}, {tmp_428_reg_10326}}, {2'd0}}, {tmp_429_reg_10332}}, {2'd0}}, {tmp_430_reg_10338}}, {2'd0}}, {tmp_431_reg_10344}}, {2'd0}}, {tmp_432_reg_10350}};

assign and_ln9_7_cast2_fu_7341_p14 = {{{{{{{{{{{{{tmp_470_reg_10361}, {2'd0}}, {tmp_471_reg_10367}}, {2'd0}}, {tmp_472_reg_10373}}, {2'd0}}, {tmp_473_reg_10379}}, {2'd0}}, {tmp_474_reg_10385}}, {2'd0}}, {tmp_475_reg_10391}}, {2'd0}}, {trunc_ln9_8_reg_10397}};

assign and_ln9_7_fu_7315_p16 = {{{{{{{{{{{{{{{tmp_469_reg_10356}, {2'd0}}, {tmp_470_reg_10361}}, {2'd0}}, {tmp_471_reg_10367}}, {2'd0}}, {tmp_472_reg_10373}}, {2'd0}}, {tmp_473_reg_10379}}, {2'd0}}, {tmp_474_reg_10385}}, {2'd0}}, {tmp_475_reg_10391}}, {2'd0}}, {trunc_ln9_8_reg_10397}};

assign and_ln9_8_cast1_fu_6498_p14 = {{{{{{{{{{{{{tmp_221_reg_9938}, {2'd0}}, {tmp_222_reg_9944}}, {2'd0}}, {tmp_223_reg_9950}}, {2'd0}}, {tmp_224_reg_9956}}, {2'd0}}, {tmp_225_reg_9962}}, {2'd0}}, {tmp_226_reg_9968}}, {2'd0}}, {tmp_227_reg_9974}};

assign and_ln9_8_fu_6472_p16 = {{{{{{{{{{{{{{{tmp_220_reg_9933}, {2'd0}}, {tmp_221_reg_9938}}, {2'd0}}, {tmp_222_reg_9944}}, {2'd0}}, {tmp_223_reg_9950}}, {2'd0}}, {tmp_224_reg_9956}}, {2'd0}}, {tmp_225_reg_9962}}, {2'd0}}, {tmp_226_reg_9968}}, {2'd0}}, {tmp_227_reg_9974}};

assign and_ln9_9_cast1_fu_6621_p14 = {{{{{{{{{{{{{tmp_265_reg_9985}, {2'd0}}, {tmp_266_reg_9991}}, {2'd0}}, {tmp_267_reg_9997}}, {2'd0}}, {tmp_268_reg_10003}}, {2'd0}}, {tmp_269_reg_10009}}, {2'd0}}, {tmp_270_reg_10015}}, {2'd0}}, {trunc_ln9_4_reg_10021}};

assign and_ln9_9_fu_6595_p16 = {{{{{{{{{{{{{{{tmp_264_reg_9980}, {2'd0}}, {tmp_265_reg_9985}}, {2'd0}}, {tmp_266_reg_9991}}, {2'd0}}, {tmp_267_reg_9997}}, {2'd0}}, {tmp_268_reg_10003}}, {2'd0}}, {tmp_269_reg_10009}}, {2'd0}}, {tmp_270_reg_10015}}, {2'd0}}, {trunc_ln9_4_reg_10021}};

assign and_ln9_cast1_fu_6678_p14 = {{{{{{{{{{{{{tmp_272_reg_10032}, {2'd0}}, {tmp_273_reg_10038}}, {2'd0}}, {tmp_274_reg_10044}}, {2'd0}}, {tmp_275_reg_10050}}, {2'd0}}, {tmp_276_reg_10056}}, {2'd0}}, {tmp_277_reg_10062}}, {2'd0}}, {tmp_278_reg_10068}};

assign and_ln9_cast2_fu_6441_p14 = {{{{{{{{{{{{{tmp_214_reg_9891}, {2'd0}}, {tmp_215_reg_9897}}, {2'd0}}, {tmp_216_reg_9903}}, {2'd0}}, {tmp_217_reg_9909}}, {2'd0}}, {tmp_218_reg_9915}}, {2'd0}}, {tmp_219_reg_9921}}, {2'd0}}, {trunc_ln9_reg_9927}};

assign and_ln9_fu_6415_p16 = {{{{{{{{{{{{{{{tmp_s_reg_9886}, {2'd0}}, {tmp_214_reg_9891}}, {2'd0}}, {tmp_215_reg_9897}}, {2'd0}}, {tmp_216_reg_9903}}, {2'd0}}, {tmp_217_reg_9909}}, {2'd0}}, {tmp_218_reg_9915}}, {2'd0}}, {tmp_219_reg_9921}}, {2'd0}}, {trunc_ln9_reg_9927}};

assign and_ln9_s_fu_6652_p16 = {{{{{{{{{{{{{{{tmp_271_reg_10027}, {2'd0}}, {tmp_272_reg_10032}}, {2'd0}}, {tmp_273_reg_10038}}, {2'd0}}, {tmp_274_reg_10044}}, {2'd0}}, {tmp_275_reg_10050}}, {2'd0}}, {tmp_276_reg_10056}}, {2'd0}}, {tmp_277_reg_10062}}, {2'd0}}, {tmp_278_reg_10068}};

assign and_ln_fu_7855_p6 = {{{{{tmp_229_reg_10638}, {4'd0}}, {tmp_230_reg_10644}}, {4'd0}}, {trunc_ln10_reg_10651}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_889 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign n_fu_660_p2 = (ap_sig_allocacmp_n45_load + 7'd2);

assign or_ln_fu_644_p3 = {{tmp_386_fu_634_p4}, {1'd1}};

assign p_ZL9golden_w2_0_address0 = zext_ln45_fu_652_p1;

assign p_ZL9golden_w2_0_address1 = zext_ln34_fu_622_p1;

assign p_ZL9golden_w2_1_address0 = zext_ln45_fu_652_p1;

assign p_ZL9golden_w2_1_address1 = zext_ln34_fu_622_p1;

assign p_ZL9golden_w2_2_address0 = zext_ln45_fu_652_p1;

assign p_ZL9golden_w2_2_address1 = zext_ln34_fu_622_p1;

assign p_ZL9golden_w2_3_address0 = zext_ln45_fu_652_p1;

assign p_ZL9golden_w2_3_address1 = zext_ln34_fu_622_p1;

assign s0_10_fu_6255_p2 = (zext_ln8_22_fu_6239_p1 + zext_ln8_21_fu_5975_p1);

assign s0_4_fu_1963_p2 = (zext_ln8_10_fu_1947_p1 + zext_ln8_9_fu_1683_p1);

assign s0_5_fu_2685_p2 = (zext_ln8_12_fu_2669_p1 + zext_ln8_11_fu_2405_p1);

assign s0_6_fu_3407_p2 = (zext_ln8_14_fu_3391_p1 + zext_ln8_13_fu_3127_p1);

assign s0_7_fu_4119_p2 = (zext_ln8_16_fu_4103_p1 + zext_ln8_15_fu_3839_p1);

assign s0_8_fu_4831_p2 = (zext_ln8_18_fu_4815_p1 + zext_ln8_17_fu_4551_p1);

assign s0_9_fu_5543_p2 = (zext_ln8_20_fu_5527_p1 + zext_ln8_19_fu_5263_p1);

assign s0_fu_1241_p2 = (zext_ln8_8_fu_1225_p1 + zext_ln8_fu_961_p1);

assign s1_10_fu_7795_p2 = (zext_ln9_22_fu_7785_p1 + zext_ln9_21_fu_7728_p1);

assign s1_4_fu_6715_p2 = (zext_ln9_10_fu_6705_p1 + zext_ln9_9_fu_6648_p1);

assign s1_5_fu_6895_p2 = (zext_ln9_12_fu_6885_p1 + zext_ln9_11_fu_6828_p1);

assign s1_6_fu_7075_p2 = (zext_ln9_14_fu_7065_p1 + zext_ln9_13_fu_7008_p1);

assign s1_7_fu_7255_p2 = (zext_ln9_16_fu_7245_p1 + zext_ln9_15_fu_7188_p1);

assign s1_8_fu_7435_p2 = (zext_ln9_18_fu_7425_p1 + zext_ln9_17_fu_7368_p1);

assign s1_9_fu_7615_p2 = (zext_ln9_20_fu_7605_p1 + zext_ln9_19_fu_7548_p1);

assign s1_fu_6535_p2 = (zext_ln9_8_fu_6525_p1 + zext_ln9_fu_6468_p1);

assign s3_10_fu_8373_p2 = (zext_ln11_22_fu_8363_p1 + zext_ln11_21_fu_8345_p1);

assign s3_4_fu_7965_p2 = (zext_ln11_10_fu_7955_p1 + zext_ln11_9_fu_7937_p1);

assign s3_5_fu_8033_p2 = (zext_ln11_12_fu_8023_p1 + zext_ln11_11_fu_8005_p1);

assign s3_6_fu_8101_p2 = (zext_ln11_14_fu_8091_p1 + zext_ln11_13_fu_8073_p1);

assign s3_7_fu_8169_p2 = (zext_ln11_16_fu_8159_p1 + zext_ln11_15_fu_8141_p1);

assign s3_8_fu_8237_p2 = (zext_ln11_18_fu_8227_p1 + zext_ln11_17_fu_8209_p1);

assign s3_9_fu_8305_p2 = (zext_ln11_20_fu_8295_p1 + zext_ln11_19_fu_8277_p1);

assign s3_fu_7897_p2 = (zext_ln11_8_fu_7887_p1 + zext_ln11_fu_7869_p1);

assign s4_10_fu_8393_p2 = (zext_ln12_10_fu_8389_p1 + add_ln11_19_fu_8367_p2);

assign s4_4_fu_7985_p2 = (zext_ln12_4_fu_7981_p1 + add_ln11_7_fu_7959_p2);

assign s4_5_fu_8053_p2 = (zext_ln12_5_fu_8049_p1 + add_ln11_9_fu_8027_p2);

assign s4_6_fu_8121_p2 = (zext_ln12_6_fu_8117_p1 + add_ln11_11_fu_8095_p2);

assign s4_7_fu_8189_p2 = (zext_ln12_7_fu_8185_p1 + add_ln11_13_fu_8163_p2);

assign s4_8_fu_8257_p2 = (zext_ln12_8_fu_8253_p1 + add_ln11_15_fu_8231_p2);

assign s4_9_fu_8325_p2 = (zext_ln12_9_fu_8321_p1 + add_ln11_17_fu_8299_p2);

assign s4_fu_7917_p2 = (zext_ln12_fu_7913_p1 + add_ln11_fu_7891_p2);

assign shl_ln60_2_fu_8493_p3 = {{add_ln60_5_fu_8487_p2}, {1'd0}};

assign shl_ln_fu_8437_p3 = {{add_ln60_fu_8431_p2}, {1'd0}};

assign tmp_184_fu_713_p3 = xor_ln46_fu_699_p2[32'd28];

assign tmp_185_fu_721_p3 = xor_ln46_fu_699_p2[32'd26];

assign tmp_186_fu_729_p3 = xor_ln46_fu_699_p2[32'd24];

assign tmp_187_fu_737_p3 = xor_ln46_fu_699_p2[32'd22];

assign tmp_188_fu_745_p3 = xor_ln46_fu_699_p2[32'd20];

assign tmp_189_fu_753_p3 = xor_ln46_fu_699_p2[32'd18];

assign tmp_190_fu_761_p3 = xor_ln46_fu_699_p2[32'd16];

assign tmp_191_fu_769_p3 = xor_ln46_fu_699_p2[32'd14];

assign tmp_192_fu_777_p3 = xor_ln46_fu_699_p2[32'd12];

assign tmp_193_fu_785_p3 = xor_ln46_fu_699_p2[32'd10];

assign tmp_194_fu_793_p3 = xor_ln46_fu_699_p2[32'd8];

assign tmp_195_fu_801_p3 = xor_ln46_fu_699_p2[32'd6];

assign tmp_196_fu_809_p3 = xor_ln46_fu_699_p2[32'd4];

assign tmp_197_fu_817_p3 = xor_ln46_fu_699_p2[32'd2];

assign tmp_198_fu_965_p3 = xnr_fu_693_p2[32'd31];

assign tmp_199_fu_973_p3 = xnr_fu_693_p2[32'd29];

assign tmp_200_fu_981_p3 = xnr_fu_693_p2[32'd27];

assign tmp_201_fu_989_p3 = xnr_fu_693_p2[32'd25];

assign tmp_202_fu_997_p3 = xnr_fu_693_p2[32'd23];

assign tmp_203_fu_1005_p3 = xnr_fu_693_p2[32'd21];

assign tmp_204_fu_1013_p3 = xnr_fu_693_p2[32'd19];

assign tmp_205_fu_1021_p3 = xnr_fu_693_p2[32'd17];

assign tmp_206_fu_1029_p3 = xnr_fu_693_p2[32'd15];

assign tmp_207_fu_1037_p3 = xnr_fu_693_p2[32'd13];

assign tmp_208_fu_1045_p3 = xnr_fu_693_p2[32'd11];

assign tmp_209_fu_1053_p3 = xnr_fu_693_p2[32'd9];

assign tmp_210_fu_1061_p3 = xnr_fu_693_p2[32'd7];

assign tmp_211_fu_1069_p3 = xnr_fu_693_p2[32'd5];

assign tmp_212_fu_1077_p3 = xnr_fu_693_p2[32'd3];

assign tmp_213_fu_1085_p3 = xnr_fu_693_p2[32'd1];

assign tmp_228_fu_6541_p4 = {{s1_fu_6535_p2[30:4]}};

assign tmp_232_fu_7903_p4 = {{s3_fu_7897_p2[20:16]}};

assign tmp_233_fu_1427_p3 = xor_ln46_2_fu_1421_p2[32'd30];

assign tmp_234_fu_1435_p3 = xor_ln46_2_fu_1421_p2[32'd28];

assign tmp_235_fu_1443_p3 = xor_ln46_2_fu_1421_p2[32'd26];

assign tmp_236_fu_1451_p3 = xor_ln46_2_fu_1421_p2[32'd24];

assign tmp_237_fu_1459_p3 = xor_ln46_2_fu_1421_p2[32'd22];

assign tmp_238_fu_1467_p3 = xor_ln46_2_fu_1421_p2[32'd20];

assign tmp_239_fu_1475_p3 = xor_ln46_2_fu_1421_p2[32'd18];

assign tmp_240_fu_1483_p3 = xor_ln46_2_fu_1421_p2[32'd16];

assign tmp_241_fu_1491_p3 = xor_ln46_2_fu_1421_p2[32'd14];

assign tmp_242_fu_1499_p3 = xor_ln46_2_fu_1421_p2[32'd12];

assign tmp_243_fu_1507_p3 = xor_ln46_2_fu_1421_p2[32'd10];

assign tmp_244_fu_1515_p3 = xor_ln46_2_fu_1421_p2[32'd8];

assign tmp_245_fu_1523_p3 = xor_ln46_2_fu_1421_p2[32'd6];

assign tmp_246_fu_1531_p3 = xor_ln46_2_fu_1421_p2[32'd4];

assign tmp_247_fu_1539_p3 = xor_ln46_2_fu_1421_p2[32'd2];

assign tmp_248_fu_1687_p3 = xnr_4_fu_1415_p2[32'd31];

assign tmp_249_fu_1695_p3 = xnr_4_fu_1415_p2[32'd29];

assign tmp_250_fu_1703_p3 = xnr_4_fu_1415_p2[32'd27];

assign tmp_251_fu_1711_p3 = xnr_4_fu_1415_p2[32'd25];

assign tmp_252_fu_1719_p3 = xnr_4_fu_1415_p2[32'd23];

assign tmp_253_fu_1727_p3 = xnr_4_fu_1415_p2[32'd21];

assign tmp_254_fu_1735_p3 = xnr_4_fu_1415_p2[32'd19];

assign tmp_255_fu_1743_p3 = xnr_4_fu_1415_p2[32'd17];

assign tmp_256_fu_1751_p3 = xnr_4_fu_1415_p2[32'd15];

assign tmp_257_fu_1759_p3 = xnr_4_fu_1415_p2[32'd13];

assign tmp_258_fu_1767_p3 = xnr_4_fu_1415_p2[32'd11];

assign tmp_259_fu_1775_p3 = xnr_4_fu_1415_p2[32'd9];

assign tmp_260_fu_1783_p3 = xnr_4_fu_1415_p2[32'd7];

assign tmp_261_fu_1791_p3 = xnr_4_fu_1415_p2[32'd5];

assign tmp_262_fu_1799_p3 = xnr_4_fu_1415_p2[32'd3];

assign tmp_263_fu_1807_p3 = xnr_4_fu_1415_p2[32'd1];

assign tmp_279_fu_6721_p4 = {{s1_4_fu_6715_p2[30:4]}};

assign tmp_283_fu_7971_p4 = {{s3_4_fu_7965_p2[20:16]}};

assign tmp_284_fu_2149_p3 = xor_ln46_3_fu_2143_p2[32'd30];

assign tmp_285_fu_2157_p3 = xor_ln46_3_fu_2143_p2[32'd28];

assign tmp_286_fu_2165_p3 = xor_ln46_3_fu_2143_p2[32'd26];

assign tmp_287_fu_2173_p3 = xor_ln46_3_fu_2143_p2[32'd24];

assign tmp_288_fu_2181_p3 = xor_ln46_3_fu_2143_p2[32'd22];

assign tmp_289_fu_2189_p3 = xor_ln46_3_fu_2143_p2[32'd20];

assign tmp_290_fu_2197_p3 = xor_ln46_3_fu_2143_p2[32'd18];

assign tmp_291_fu_2205_p3 = xor_ln46_3_fu_2143_p2[32'd16];

assign tmp_292_fu_2213_p3 = xor_ln46_3_fu_2143_p2[32'd14];

assign tmp_293_fu_2221_p3 = xor_ln46_3_fu_2143_p2[32'd12];

assign tmp_294_fu_2229_p3 = xor_ln46_3_fu_2143_p2[32'd10];

assign tmp_295_fu_2237_p3 = xor_ln46_3_fu_2143_p2[32'd8];

assign tmp_296_fu_2245_p3 = xor_ln46_3_fu_2143_p2[32'd6];

assign tmp_297_fu_2253_p3 = xor_ln46_3_fu_2143_p2[32'd4];

assign tmp_298_fu_2261_p3 = xor_ln46_3_fu_2143_p2[32'd2];

assign tmp_299_fu_2409_p3 = xnr_5_fu_2137_p2[32'd31];

assign tmp_300_fu_2417_p3 = xnr_5_fu_2137_p2[32'd29];

assign tmp_301_fu_2425_p3 = xnr_5_fu_2137_p2[32'd27];

assign tmp_302_fu_2433_p3 = xnr_5_fu_2137_p2[32'd25];

assign tmp_303_fu_2441_p3 = xnr_5_fu_2137_p2[32'd23];

assign tmp_304_fu_2449_p3 = xnr_5_fu_2137_p2[32'd21];

assign tmp_305_fu_2457_p3 = xnr_5_fu_2137_p2[32'd19];

assign tmp_306_fu_2465_p3 = xnr_5_fu_2137_p2[32'd17];

assign tmp_307_fu_2473_p3 = xnr_5_fu_2137_p2[32'd15];

assign tmp_308_fu_2481_p3 = xnr_5_fu_2137_p2[32'd13];

assign tmp_309_fu_2489_p3 = xnr_5_fu_2137_p2[32'd11];

assign tmp_310_fu_2497_p3 = xnr_5_fu_2137_p2[32'd9];

assign tmp_311_fu_2505_p3 = xnr_5_fu_2137_p2[32'd7];

assign tmp_312_fu_2513_p3 = xnr_5_fu_2137_p2[32'd5];

assign tmp_313_fu_2521_p3 = xnr_5_fu_2137_p2[32'd3];

assign tmp_314_fu_2529_p3 = xnr_5_fu_2137_p2[32'd1];

assign tmp_330_fu_6901_p4 = {{s1_5_fu_6895_p2[30:4]}};

assign tmp_334_fu_8039_p4 = {{s3_5_fu_8033_p2[20:16]}};

assign tmp_335_fu_2871_p3 = xor_ln46_4_fu_2865_p2[32'd30];

assign tmp_336_fu_2879_p3 = xor_ln46_4_fu_2865_p2[32'd28];

assign tmp_337_fu_2887_p3 = xor_ln46_4_fu_2865_p2[32'd26];

assign tmp_338_fu_2895_p3 = xor_ln46_4_fu_2865_p2[32'd24];

assign tmp_339_fu_2903_p3 = xor_ln46_4_fu_2865_p2[32'd22];

assign tmp_340_fu_2911_p3 = xor_ln46_4_fu_2865_p2[32'd20];

assign tmp_341_fu_2919_p3 = xor_ln46_4_fu_2865_p2[32'd18];

assign tmp_342_fu_2927_p3 = xor_ln46_4_fu_2865_p2[32'd16];

assign tmp_343_fu_2935_p3 = xor_ln46_4_fu_2865_p2[32'd14];

assign tmp_344_fu_2943_p3 = xor_ln46_4_fu_2865_p2[32'd12];

assign tmp_345_fu_2951_p3 = xor_ln46_4_fu_2865_p2[32'd10];

assign tmp_346_fu_2959_p3 = xor_ln46_4_fu_2865_p2[32'd8];

assign tmp_347_fu_2967_p3 = xor_ln46_4_fu_2865_p2[32'd6];

assign tmp_348_fu_2975_p3 = xor_ln46_4_fu_2865_p2[32'd4];

assign tmp_349_fu_2983_p3 = xor_ln46_4_fu_2865_p2[32'd2];

assign tmp_350_fu_3131_p3 = xnr_6_fu_2859_p2[32'd31];

assign tmp_351_fu_3139_p3 = xnr_6_fu_2859_p2[32'd29];

assign tmp_352_fu_3147_p3 = xnr_6_fu_2859_p2[32'd27];

assign tmp_353_fu_3155_p3 = xnr_6_fu_2859_p2[32'd25];

assign tmp_354_fu_3163_p3 = xnr_6_fu_2859_p2[32'd23];

assign tmp_355_fu_3171_p3 = xnr_6_fu_2859_p2[32'd21];

assign tmp_356_fu_3179_p3 = xnr_6_fu_2859_p2[32'd19];

assign tmp_357_fu_3187_p3 = xnr_6_fu_2859_p2[32'd17];

assign tmp_358_fu_3195_p3 = xnr_6_fu_2859_p2[32'd15];

assign tmp_359_fu_3203_p3 = xnr_6_fu_2859_p2[32'd13];

assign tmp_360_fu_3211_p3 = xnr_6_fu_2859_p2[32'd11];

assign tmp_361_fu_3219_p3 = xnr_6_fu_2859_p2[32'd9];

assign tmp_362_fu_3227_p3 = xnr_6_fu_2859_p2[32'd7];

assign tmp_363_fu_3235_p3 = xnr_6_fu_2859_p2[32'd5];

assign tmp_364_fu_3243_p3 = xnr_6_fu_2859_p2[32'd3];

assign tmp_365_fu_3251_p3 = xnr_6_fu_2859_p2[32'd1];

assign tmp_381_fu_7081_p4 = {{s1_6_fu_7075_p2[30:4]}};

assign tmp_385_fu_8107_p4 = {{s3_6_fu_8101_p2[20:16]}};

assign tmp_386_fu_634_p4 = {{ap_sig_allocacmp_n45_load[5:1]}};

assign tmp_387_fu_3583_p3 = xor_ln46_5_fu_3577_p2[32'd30];

assign tmp_388_fu_3591_p3 = xor_ln46_5_fu_3577_p2[32'd28];

assign tmp_389_fu_3599_p3 = xor_ln46_5_fu_3577_p2[32'd26];

assign tmp_390_fu_3607_p3 = xor_ln46_5_fu_3577_p2[32'd24];

assign tmp_391_fu_3615_p3 = xor_ln46_5_fu_3577_p2[32'd22];

assign tmp_392_fu_3623_p3 = xor_ln46_5_fu_3577_p2[32'd20];

assign tmp_393_fu_3631_p3 = xor_ln46_5_fu_3577_p2[32'd18];

assign tmp_394_fu_3639_p3 = xor_ln46_5_fu_3577_p2[32'd16];

assign tmp_395_fu_3647_p3 = xor_ln46_5_fu_3577_p2[32'd14];

assign tmp_396_fu_3655_p3 = xor_ln46_5_fu_3577_p2[32'd12];

assign tmp_397_fu_3663_p3 = xor_ln46_5_fu_3577_p2[32'd10];

assign tmp_398_fu_3671_p3 = xor_ln46_5_fu_3577_p2[32'd8];

assign tmp_399_fu_3679_p3 = xor_ln46_5_fu_3577_p2[32'd6];

assign tmp_400_fu_3687_p3 = xor_ln46_5_fu_3577_p2[32'd4];

assign tmp_401_fu_3695_p3 = xor_ln46_5_fu_3577_p2[32'd2];

assign tmp_402_fu_3843_p3 = xnr_7_fu_3571_p2[32'd31];

assign tmp_403_fu_3851_p3 = xnr_7_fu_3571_p2[32'd29];

assign tmp_404_fu_3859_p3 = xnr_7_fu_3571_p2[32'd27];

assign tmp_405_fu_3867_p3 = xnr_7_fu_3571_p2[32'd25];

assign tmp_406_fu_3875_p3 = xnr_7_fu_3571_p2[32'd23];

assign tmp_407_fu_3883_p3 = xnr_7_fu_3571_p2[32'd21];

assign tmp_408_fu_3891_p3 = xnr_7_fu_3571_p2[32'd19];

assign tmp_409_fu_3899_p3 = xnr_7_fu_3571_p2[32'd17];

assign tmp_410_fu_3907_p3 = xnr_7_fu_3571_p2[32'd15];

assign tmp_411_fu_3915_p3 = xnr_7_fu_3571_p2[32'd13];

assign tmp_412_fu_3923_p3 = xnr_7_fu_3571_p2[32'd11];

assign tmp_413_fu_3931_p3 = xnr_7_fu_3571_p2[32'd9];

assign tmp_414_fu_3939_p3 = xnr_7_fu_3571_p2[32'd7];

assign tmp_415_fu_3947_p3 = xnr_7_fu_3571_p2[32'd5];

assign tmp_416_fu_3955_p3 = xnr_7_fu_3571_p2[32'd3];

assign tmp_417_fu_3963_p3 = xnr_7_fu_3571_p2[32'd1];

assign tmp_433_fu_7261_p4 = {{s1_7_fu_7255_p2[30:4]}};

assign tmp_437_fu_8175_p4 = {{s3_7_fu_8169_p2[20:16]}};

assign tmp_438_fu_4295_p3 = xor_ln46_6_fu_4289_p2[32'd30];

assign tmp_439_fu_4303_p3 = xor_ln46_6_fu_4289_p2[32'd28];

assign tmp_440_fu_4311_p3 = xor_ln46_6_fu_4289_p2[32'd26];

assign tmp_441_fu_4319_p3 = xor_ln46_6_fu_4289_p2[32'd24];

assign tmp_442_fu_4327_p3 = xor_ln46_6_fu_4289_p2[32'd22];

assign tmp_443_fu_4335_p3 = xor_ln46_6_fu_4289_p2[32'd20];

assign tmp_444_fu_4343_p3 = xor_ln46_6_fu_4289_p2[32'd18];

assign tmp_445_fu_4351_p3 = xor_ln46_6_fu_4289_p2[32'd16];

assign tmp_446_fu_4359_p3 = xor_ln46_6_fu_4289_p2[32'd14];

assign tmp_447_fu_4367_p3 = xor_ln46_6_fu_4289_p2[32'd12];

assign tmp_448_fu_4375_p3 = xor_ln46_6_fu_4289_p2[32'd10];

assign tmp_449_fu_4383_p3 = xor_ln46_6_fu_4289_p2[32'd8];

assign tmp_450_fu_4391_p3 = xor_ln46_6_fu_4289_p2[32'd6];

assign tmp_451_fu_4399_p3 = xor_ln46_6_fu_4289_p2[32'd4];

assign tmp_452_fu_4407_p3 = xor_ln46_6_fu_4289_p2[32'd2];

assign tmp_453_fu_4555_p3 = xnr_8_fu_4283_p2[32'd31];

assign tmp_454_fu_4563_p3 = xnr_8_fu_4283_p2[32'd29];

assign tmp_455_fu_4571_p3 = xnr_8_fu_4283_p2[32'd27];

assign tmp_456_fu_4579_p3 = xnr_8_fu_4283_p2[32'd25];

assign tmp_457_fu_4587_p3 = xnr_8_fu_4283_p2[32'd23];

assign tmp_458_fu_4595_p3 = xnr_8_fu_4283_p2[32'd21];

assign tmp_459_fu_4603_p3 = xnr_8_fu_4283_p2[32'd19];

assign tmp_460_fu_4611_p3 = xnr_8_fu_4283_p2[32'd17];

assign tmp_461_fu_4619_p3 = xnr_8_fu_4283_p2[32'd15];

assign tmp_462_fu_4627_p3 = xnr_8_fu_4283_p2[32'd13];

assign tmp_463_fu_4635_p3 = xnr_8_fu_4283_p2[32'd11];

assign tmp_464_fu_4643_p3 = xnr_8_fu_4283_p2[32'd9];

assign tmp_465_fu_4651_p3 = xnr_8_fu_4283_p2[32'd7];

assign tmp_466_fu_4659_p3 = xnr_8_fu_4283_p2[32'd5];

assign tmp_467_fu_4667_p3 = xnr_8_fu_4283_p2[32'd3];

assign tmp_468_fu_4675_p3 = xnr_8_fu_4283_p2[32'd1];

assign tmp_484_fu_7441_p4 = {{s1_8_fu_7435_p2[30:4]}};

assign tmp_488_fu_8243_p4 = {{s3_8_fu_8237_p2[20:16]}};

assign tmp_489_fu_5007_p3 = xor_ln46_7_fu_5001_p2[32'd30];

assign tmp_490_fu_5015_p3 = xor_ln46_7_fu_5001_p2[32'd28];

assign tmp_491_fu_5023_p3 = xor_ln46_7_fu_5001_p2[32'd26];

assign tmp_492_fu_5031_p3 = xor_ln46_7_fu_5001_p2[32'd24];

assign tmp_493_fu_5039_p3 = xor_ln46_7_fu_5001_p2[32'd22];

assign tmp_494_fu_5047_p3 = xor_ln46_7_fu_5001_p2[32'd20];

assign tmp_495_fu_5055_p3 = xor_ln46_7_fu_5001_p2[32'd18];

assign tmp_496_fu_5063_p3 = xor_ln46_7_fu_5001_p2[32'd16];

assign tmp_497_fu_5071_p3 = xor_ln46_7_fu_5001_p2[32'd14];

assign tmp_498_fu_5079_p3 = xor_ln46_7_fu_5001_p2[32'd12];

assign tmp_499_fu_5087_p3 = xor_ln46_7_fu_5001_p2[32'd10];

assign tmp_500_fu_5095_p3 = xor_ln46_7_fu_5001_p2[32'd8];

assign tmp_501_fu_5103_p3 = xor_ln46_7_fu_5001_p2[32'd6];

assign tmp_502_fu_5111_p3 = xor_ln46_7_fu_5001_p2[32'd4];

assign tmp_503_fu_5119_p3 = xor_ln46_7_fu_5001_p2[32'd2];

assign tmp_504_fu_5267_p3 = xnr_9_fu_4995_p2[32'd31];

assign tmp_505_fu_5275_p3 = xnr_9_fu_4995_p2[32'd29];

assign tmp_506_fu_5283_p3 = xnr_9_fu_4995_p2[32'd27];

assign tmp_507_fu_5291_p3 = xnr_9_fu_4995_p2[32'd25];

assign tmp_508_fu_5299_p3 = xnr_9_fu_4995_p2[32'd23];

assign tmp_509_fu_5307_p3 = xnr_9_fu_4995_p2[32'd21];

assign tmp_510_fu_5315_p3 = xnr_9_fu_4995_p2[32'd19];

assign tmp_511_fu_5323_p3 = xnr_9_fu_4995_p2[32'd17];

assign tmp_512_fu_5331_p3 = xnr_9_fu_4995_p2[32'd15];

assign tmp_513_fu_5339_p3 = xnr_9_fu_4995_p2[32'd13];

assign tmp_514_fu_5347_p3 = xnr_9_fu_4995_p2[32'd11];

assign tmp_515_fu_5355_p3 = xnr_9_fu_4995_p2[32'd9];

assign tmp_516_fu_5363_p3 = xnr_9_fu_4995_p2[32'd7];

assign tmp_517_fu_5371_p3 = xnr_9_fu_4995_p2[32'd5];

assign tmp_518_fu_5379_p3 = xnr_9_fu_4995_p2[32'd3];

assign tmp_519_fu_5387_p3 = xnr_9_fu_4995_p2[32'd1];

assign tmp_535_fu_7621_p4 = {{s1_9_fu_7615_p2[30:4]}};

assign tmp_539_fu_8311_p4 = {{s3_9_fu_8305_p2[20:16]}};

assign tmp_540_fu_5719_p3 = xor_ln46_8_fu_5713_p2[32'd30];

assign tmp_541_fu_5727_p3 = xor_ln46_8_fu_5713_p2[32'd28];

assign tmp_542_fu_5735_p3 = xor_ln46_8_fu_5713_p2[32'd26];

assign tmp_543_fu_5743_p3 = xor_ln46_8_fu_5713_p2[32'd24];

assign tmp_544_fu_5751_p3 = xor_ln46_8_fu_5713_p2[32'd22];

assign tmp_545_fu_5759_p3 = xor_ln46_8_fu_5713_p2[32'd20];

assign tmp_546_fu_5767_p3 = xor_ln46_8_fu_5713_p2[32'd18];

assign tmp_547_fu_5775_p3 = xor_ln46_8_fu_5713_p2[32'd16];

assign tmp_548_fu_5783_p3 = xor_ln46_8_fu_5713_p2[32'd14];

assign tmp_549_fu_5791_p3 = xor_ln46_8_fu_5713_p2[32'd12];

assign tmp_550_fu_5799_p3 = xor_ln46_8_fu_5713_p2[32'd10];

assign tmp_551_fu_5807_p3 = xor_ln46_8_fu_5713_p2[32'd8];

assign tmp_552_fu_5815_p3 = xor_ln46_8_fu_5713_p2[32'd6];

assign tmp_553_fu_5823_p3 = xor_ln46_8_fu_5713_p2[32'd4];

assign tmp_554_fu_5831_p3 = xor_ln46_8_fu_5713_p2[32'd2];

assign tmp_555_fu_5979_p3 = xnr_10_fu_5707_p2[32'd31];

assign tmp_556_fu_5987_p3 = xnr_10_fu_5707_p2[32'd29];

assign tmp_557_fu_5995_p3 = xnr_10_fu_5707_p2[32'd27];

assign tmp_558_fu_6003_p3 = xnr_10_fu_5707_p2[32'd25];

assign tmp_559_fu_6011_p3 = xnr_10_fu_5707_p2[32'd23];

assign tmp_560_fu_6019_p3 = xnr_10_fu_5707_p2[32'd21];

assign tmp_561_fu_6027_p3 = xnr_10_fu_5707_p2[32'd19];

assign tmp_562_fu_6035_p3 = xnr_10_fu_5707_p2[32'd17];

assign tmp_563_fu_6043_p3 = xnr_10_fu_5707_p2[32'd15];

assign tmp_564_fu_6051_p3 = xnr_10_fu_5707_p2[32'd13];

assign tmp_565_fu_6059_p3 = xnr_10_fu_5707_p2[32'd11];

assign tmp_566_fu_6067_p3 = xnr_10_fu_5707_p2[32'd9];

assign tmp_567_fu_6075_p3 = xnr_10_fu_5707_p2[32'd7];

assign tmp_568_fu_6083_p3 = xnr_10_fu_5707_p2[32'd5];

assign tmp_569_fu_6091_p3 = xnr_10_fu_5707_p2[32'd3];

assign tmp_570_fu_6099_p3 = xnr_10_fu_5707_p2[32'd1];

assign tmp_586_fu_7801_p4 = {{s1_10_fu_7795_p2[30:4]}};

assign tmp_590_fu_8379_p4 = {{s3_10_fu_8373_p2[20:16]}};

assign tmp_591_fu_666_p3 = n_fu_660_p2[32'd6];

assign tmp_fu_705_p3 = xor_ln46_fu_699_p2[32'd30];

assign trunc_ln10_2_fu_6761_p1 = add_ln10_4_fu_6735_p2[3:0];

assign trunc_ln10_3_fu_6941_p1 = add_ln10_5_fu_6915_p2[3:0];

assign trunc_ln10_4_fu_7121_p1 = add_ln10_6_fu_7095_p2[3:0];

assign trunc_ln10_5_fu_7301_p1 = add_ln10_7_fu_7275_p2[3:0];

assign trunc_ln10_6_fu_7481_p1 = add_ln10_8_fu_7455_p2[3:0];

assign trunc_ln10_7_fu_7661_p1 = add_ln10_9_fu_7635_p2[3:0];

assign trunc_ln10_8_fu_7841_p1 = add_ln10_10_fu_7815_p2[3:0];

assign trunc_ln10_fu_6581_p1 = add_ln10_fu_6555_p2[3:0];

assign trunc_ln18_10_fu_1411_p1 = p_ZL9golden_w2_1_q1[30:0];

assign trunc_ln18_11_fu_2133_p1 = p_ZL9golden_w2_2_q1[30:0];

assign trunc_ln18_12_fu_2855_p1 = p_ZL9golden_w2_3_q1[30:0];

assign trunc_ln18_13_fu_3567_p1 = p_ZL9golden_w2_0_q0[30:0];

assign trunc_ln18_14_fu_4279_p1 = p_ZL9golden_w2_1_q0[30:0];

assign trunc_ln18_15_fu_4991_p1 = p_ZL9golden_w2_2_q0[30:0];

assign trunc_ln18_16_fu_5703_p1 = p_ZL9golden_w2_3_q0[30:0];

assign trunc_ln18_6_fu_602_p1 = p_read1[30:0];

assign trunc_ln18_7_fu_606_p1 = p_read2[30:0];

assign trunc_ln18_8_fu_610_p1 = p_read3[30:0];

assign trunc_ln18_9_fu_689_p1 = p_ZL9golden_w2_0_q1[30:0];

assign trunc_ln18_fu_598_p1 = p_read[30:0];

assign trunc_ln34_fu_630_p1 = ap_sig_allocacmp_n45_load[5:0];

assign trunc_ln8_10_fu_5839_p1 = xor_ln46_8_fu_5713_p2[0:0];

assign trunc_ln8_4_fu_1547_p1 = xor_ln46_2_fu_1421_p2[0:0];

assign trunc_ln8_5_fu_2269_p1 = xor_ln46_3_fu_2143_p2[0:0];

assign trunc_ln8_6_fu_2991_p1 = xor_ln46_4_fu_2865_p2[0:0];

assign trunc_ln8_7_fu_3703_p1 = xor_ln46_5_fu_3577_p2[0:0];

assign trunc_ln8_8_fu_4415_p1 = xor_ln46_6_fu_4289_p2[0:0];

assign trunc_ln8_9_fu_5127_p1 = xor_ln46_7_fu_5001_p2[0:0];

assign trunc_ln8_fu_825_p1 = xor_ln46_fu_699_p2[0:0];

assign trunc_ln9_10_fu_6331_p1 = add_ln8_32_fu_6243_p2[1:0];

assign trunc_ln9_4_fu_2039_p1 = add_ln8_14_fu_1951_p2[1:0];

assign trunc_ln9_5_fu_2761_p1 = add_ln8_17_fu_2673_p2[1:0];

assign trunc_ln9_6_fu_3483_p1 = add_ln8_20_fu_3395_p2[1:0];

assign trunc_ln9_7_fu_4195_p1 = add_ln8_23_fu_4107_p2[1:0];

assign trunc_ln9_8_fu_4907_p1 = add_ln8_26_fu_4819_p2[1:0];

assign trunc_ln9_9_fu_5619_p1 = add_ln8_29_fu_5531_p2[1:0];

assign trunc_ln9_fu_1317_p1 = add_ln8_12_fu_1229_p2[1:0];

assign xnr_10_fu_5707_p2 = (xor_ln18_11_fu_2845_p2 ^ p_ZL9golden_w2_3_q0);

assign xnr_4_fu_1415_p2 = (xor_ln18_7_fu_1401_p2 ^ p_ZL9golden_w2_1_q1);

assign xnr_5_fu_2137_p2 = (xor_ln18_9_fu_2123_p2 ^ p_ZL9golden_w2_2_q1);

assign xnr_6_fu_2859_p2 = (xor_ln18_11_fu_2845_p2 ^ p_ZL9golden_w2_3_q1);

assign xnr_7_fu_3571_p2 = (xor_ln18_fu_679_p2 ^ p_ZL9golden_w2_0_q0);

assign xnr_8_fu_4283_p2 = (xor_ln18_7_fu_1401_p2 ^ p_ZL9golden_w2_1_q0);

assign xnr_9_fu_4995_p2 = (xor_ln18_9_fu_2123_p2 ^ p_ZL9golden_w2_2_q0);

assign xnr_fu_693_p2 = (xor_ln18_fu_679_p2 ^ p_ZL9golden_w2_0_q1);

assign xor_ln18_11_fu_2845_p2 = (p_read_179_reg_9414 ^ 32'd4294967295);

assign xor_ln18_12_fu_1406_p2 = (trunc_ln18_6_reg_9823 ^ 31'd1431655765);

assign xor_ln18_14_fu_2128_p2 = (trunc_ln18_7_reg_9828 ^ 31'd1431655765);

assign xor_ln18_16_fu_2850_p2 = (trunc_ln18_8_reg_9833 ^ 31'd1431655765);

assign xor_ln18_7_fu_1401_p2 = (p_read_181_reg_9424 ^ 32'd4294967295);

assign xor_ln18_8_fu_684_p2 = (trunc_ln18_reg_9818 ^ 31'd1431655765);

assign xor_ln18_9_fu_2123_p2 = (p_read_180_reg_9419 ^ 32'd4294967295);

assign xor_ln18_fu_679_p2 = (p_read246_reg_9429 ^ 32'd4294967295);

assign xor_ln46_2_fu_1421_p2 = (xor_ln18_12_fu_1406_p2 ^ trunc_ln18_10_fu_1411_p1);

assign xor_ln46_3_fu_2143_p2 = (xor_ln18_14_fu_2128_p2 ^ trunc_ln18_11_fu_2133_p1);

assign xor_ln46_4_fu_2865_p2 = (xor_ln18_16_fu_2850_p2 ^ trunc_ln18_12_fu_2855_p1);

assign xor_ln46_5_fu_3577_p2 = (xor_ln18_8_fu_684_p2 ^ trunc_ln18_13_fu_3567_p1);

assign xor_ln46_6_fu_4289_p2 = (xor_ln18_12_fu_1406_p2 ^ trunc_ln18_14_fu_4279_p1);

assign xor_ln46_7_fu_5001_p2 = (xor_ln18_14_fu_2128_p2 ^ trunc_ln18_15_fu_4991_p1);

assign xor_ln46_8_fu_5713_p2 = (xor_ln18_16_fu_2850_p2 ^ trunc_ln18_16_fu_5703_p1);

assign xor_ln46_fu_699_p2 = (xor_ln18_8_fu_684_p2 ^ trunc_ln18_9_fu_689_p1);

assign zext_ln10_10_fu_7811_p1 = tmp_586_fu_7801_p4;

assign zext_ln10_4_fu_6731_p1 = tmp_279_fu_6721_p4;

assign zext_ln10_5_fu_6911_p1 = tmp_330_fu_6901_p4;

assign zext_ln10_6_fu_7091_p1 = tmp_381_fu_7081_p4;

assign zext_ln10_7_fu_7271_p1 = tmp_433_fu_7261_p4;

assign zext_ln10_8_fu_7451_p1 = tmp_484_fu_7441_p4;

assign zext_ln10_9_fu_7631_p1 = tmp_535_fu_7621_p4;

assign zext_ln10_fu_6551_p1 = tmp_228_fu_6541_p4;

assign zext_ln11_10_fu_7955_p1 = and_ln11_6_fu_7941_p6;

assign zext_ln11_11_fu_8005_p1 = and_ln10_3_fu_7991_p6;

assign zext_ln11_12_fu_8023_p1 = and_ln11_7_fu_8009_p6;

assign zext_ln11_13_fu_8073_p1 = and_ln10_4_fu_8059_p6;

assign zext_ln11_14_fu_8091_p1 = and_ln11_8_fu_8077_p6;

assign zext_ln11_15_fu_8141_p1 = and_ln10_5_fu_8127_p6;

assign zext_ln11_16_fu_8159_p1 = and_ln11_9_fu_8145_p6;

assign zext_ln11_17_fu_8209_p1 = and_ln10_6_fu_8195_p6;

assign zext_ln11_18_fu_8227_p1 = and_ln11_s_fu_8213_p6;

assign zext_ln11_19_fu_8277_p1 = and_ln10_7_fu_8263_p6;

assign zext_ln11_20_fu_8295_p1 = and_ln11_1_fu_8281_p6;

assign zext_ln11_21_fu_8345_p1 = and_ln10_8_fu_8331_p6;

assign zext_ln11_22_fu_8363_p1 = and_ln11_2_fu_8349_p6;

assign zext_ln11_23_fu_7866_p1 = trunc_ln10_reg_10651;

assign zext_ln11_24_fu_7884_p1 = tmp_230_reg_10644;

assign zext_ln11_25_fu_7934_p1 = trunc_ln10_2_reg_10675;

assign zext_ln11_26_fu_7952_p1 = tmp_281_reg_10668;

assign zext_ln11_27_fu_8002_p1 = trunc_ln10_3_reg_10699;

assign zext_ln11_28_fu_8020_p1 = tmp_332_reg_10692;

assign zext_ln11_29_fu_8070_p1 = trunc_ln10_4_reg_10723;

assign zext_ln11_30_fu_8088_p1 = tmp_383_reg_10716;

assign zext_ln11_31_fu_8138_p1 = trunc_ln10_5_reg_10747;

assign zext_ln11_32_fu_8156_p1 = tmp_435_reg_10740;

assign zext_ln11_33_fu_8206_p1 = trunc_ln10_6_reg_10771;

assign zext_ln11_34_fu_8224_p1 = tmp_486_reg_10764;

assign zext_ln11_35_fu_8274_p1 = trunc_ln10_7_reg_10795;

assign zext_ln11_36_fu_8292_p1 = tmp_537_reg_10788;

assign zext_ln11_37_fu_8342_p1 = trunc_ln10_8_reg_10819;

assign zext_ln11_38_fu_8360_p1 = tmp_588_reg_10812;

assign zext_ln11_8_fu_7887_p1 = and_ln2_fu_7873_p6;

assign zext_ln11_9_fu_7937_p1 = and_ln10_2_fu_7923_p6;

assign zext_ln11_fu_7869_p1 = and_ln_fu_7855_p6;

assign zext_ln12_10_fu_8389_p1 = tmp_590_fu_8379_p4;

assign zext_ln12_4_fu_7981_p1 = tmp_283_fu_7971_p4;

assign zext_ln12_5_fu_8049_p1 = tmp_334_fu_8039_p4;

assign zext_ln12_6_fu_8117_p1 = tmp_385_fu_8107_p4;

assign zext_ln12_7_fu_8185_p1 = tmp_437_fu_8175_p4;

assign zext_ln12_8_fu_8253_p1 = tmp_488_fu_8243_p4;

assign zext_ln12_9_fu_8321_p1 = tmp_539_fu_8311_p4;

assign zext_ln12_fu_7913_p1 = tmp_232_fu_7903_p4;

assign zext_ln34_fu_622_p1 = ap_sig_allocacmp_n45_load;

assign zext_ln45_fu_652_p1 = or_ln_fu_644_p3;

assign zext_ln56_2_fu_8402_p1 = s4_4_reg_10835;

assign zext_ln56_3_fu_8405_p1 = s4_5_reg_10840;

assign zext_ln56_4_fu_8414_p1 = add_ln56_fu_8408_p2;

assign zext_ln56_5_fu_8455_p1 = s4_7_reg_10850;

assign zext_ln56_6_fu_8458_p1 = s4_8_reg_10855;

assign zext_ln56_7_fu_8461_p1 = s4_9_reg_10860;

assign zext_ln56_8_fu_8470_p1 = add_ln56_1_fu_8464_p2;

assign zext_ln56_fu_8399_p1 = s4_reg_10830;

assign zext_ln60_4_fu_8427_p1 = add_ln60_7_fu_8421_p2;

assign zext_ln60_5_fu_8445_p1 = shl_ln_fu_8437_p3;

assign zext_ln60_6_fu_8474_p1 = s4_10_reg_10865;

assign zext_ln60_7_fu_8483_p1 = add_ln60_8_fu_8477_p2;

assign zext_ln60_8_fu_8501_p1 = shl_ln60_2_fu_8493_p3;

assign zext_ln60_fu_8418_p1 = s4_6_reg_10845;

assign zext_ln8_10_fu_1947_p1 = and_ln8_s_fu_1815_p32;

assign zext_ln8_11_fu_2405_p1 = and_ln8_1_fu_2273_p32;

assign zext_ln8_12_fu_2669_p1 = and_ln8_2_fu_2537_p32;

assign zext_ln8_13_fu_3127_p1 = and_ln8_3_fu_2995_p32;

assign zext_ln8_14_fu_3391_p1 = and_ln8_4_fu_3259_p32;

assign zext_ln8_15_fu_3839_p1 = and_ln8_5_fu_3707_p32;

assign zext_ln8_16_fu_4103_p1 = and_ln8_6_fu_3971_p32;

assign zext_ln8_17_fu_4551_p1 = and_ln8_7_fu_4419_p32;

assign zext_ln8_18_fu_4815_p1 = and_ln8_10_fu_4683_p32;

assign zext_ln8_19_fu_5263_p1 = and_ln8_11_fu_5131_p32;

assign zext_ln8_20_fu_5527_p1 = and_ln8_12_fu_5395_p32;

assign zext_ln8_21_fu_5975_p1 = and_ln8_13_fu_5843_p32;

assign zext_ln8_22_fu_6239_p1 = and_ln8_14_fu_6107_p32;

assign zext_ln8_23_fu_957_p1 = and_ln8_cast2_fu_895_p30;

assign zext_ln8_24_fu_1221_p1 = and_ln8_8_cast1_fu_1159_p30;

assign zext_ln8_25_fu_1679_p1 = and_ln8_9_cast1_fu_1617_p30;

assign zext_ln8_26_fu_1943_p1 = and_ln8_cast1_fu_1881_p30;

assign zext_ln8_27_fu_2401_p1 = and_ln8_1_cast2_fu_2339_p30;

assign zext_ln8_28_fu_2665_p1 = and_ln8_2_cast2_fu_2603_p30;

assign zext_ln8_29_fu_3123_p1 = and_ln8_3_cast2_fu_3061_p30;

assign zext_ln8_30_fu_3387_p1 = and_ln8_4_cast2_fu_3325_p30;

assign zext_ln8_31_fu_3835_p1 = and_ln8_5_cast2_fu_3773_p30;

assign zext_ln8_32_fu_4099_p1 = and_ln8_6_cast2_fu_4037_p30;

assign zext_ln8_33_fu_4547_p1 = and_ln8_7_cast2_fu_4485_p30;

assign zext_ln8_34_fu_4811_p1 = and_ln8_10_cast1_fu_4749_p30;

assign zext_ln8_35_fu_5259_p1 = and_ln8_11_cast1_fu_5197_p30;

assign zext_ln8_36_fu_5523_p1 = and_ln8_12_cast1_fu_5461_p30;

assign zext_ln8_37_fu_5971_p1 = and_ln8_13_cast1_fu_5909_p30;

assign zext_ln8_38_fu_6235_p1 = and_ln8_14_cast1_fu_6173_p30;

assign zext_ln8_8_fu_1225_p1 = and_ln8_8_fu_1093_p32;

assign zext_ln8_9_fu_1683_p1 = and_ln8_9_fu_1551_p32;

assign zext_ln8_fu_961_p1 = and_ln8_fu_829_p32;

assign zext_ln9_10_fu_6705_p1 = and_ln9_s_fu_6652_p16;

assign zext_ln9_11_fu_6828_p1 = and_ln9_1_fu_6775_p16;

assign zext_ln9_12_fu_6885_p1 = and_ln9_2_fu_6832_p16;

assign zext_ln9_13_fu_7008_p1 = and_ln9_3_fu_6955_p16;

assign zext_ln9_14_fu_7065_p1 = and_ln9_4_fu_7012_p16;

assign zext_ln9_15_fu_7188_p1 = and_ln9_5_fu_7135_p16;

assign zext_ln9_16_fu_7245_p1 = and_ln9_6_fu_7192_p16;

assign zext_ln9_17_fu_7368_p1 = and_ln9_7_fu_7315_p16;

assign zext_ln9_18_fu_7425_p1 = and_ln9_10_fu_7372_p16;

assign zext_ln9_19_fu_7548_p1 = and_ln9_11_fu_7495_p16;

assign zext_ln9_20_fu_7605_p1 = and_ln9_12_fu_7552_p16;

assign zext_ln9_21_fu_7728_p1 = and_ln9_13_fu_7675_p16;

assign zext_ln9_22_fu_7785_p1 = and_ln9_14_fu_7732_p16;

assign zext_ln9_23_fu_6464_p1 = and_ln9_cast2_fu_6441_p14;

assign zext_ln9_24_fu_6521_p1 = and_ln9_8_cast1_fu_6498_p14;

assign zext_ln9_25_fu_6644_p1 = and_ln9_9_cast1_fu_6621_p14;

assign zext_ln9_26_fu_6701_p1 = and_ln9_cast1_fu_6678_p14;

assign zext_ln9_27_fu_6824_p1 = and_ln9_1_cast2_fu_6801_p14;

assign zext_ln9_28_fu_6881_p1 = and_ln9_2_cast2_fu_6858_p14;

assign zext_ln9_29_fu_7004_p1 = and_ln9_3_cast2_fu_6981_p14;

assign zext_ln9_30_fu_7061_p1 = and_ln9_4_cast2_fu_7038_p14;

assign zext_ln9_31_fu_7184_p1 = and_ln9_5_cast2_fu_7161_p14;

assign zext_ln9_32_fu_7241_p1 = and_ln9_6_cast2_fu_7218_p14;

assign zext_ln9_33_fu_7364_p1 = and_ln9_7_cast2_fu_7341_p14;

assign zext_ln9_34_fu_7421_p1 = and_ln9_10_cast1_fu_7398_p14;

assign zext_ln9_35_fu_7544_p1 = and_ln9_11_cast1_fu_7521_p14;

assign zext_ln9_36_fu_7601_p1 = and_ln9_12_cast1_fu_7578_p14;

assign zext_ln9_37_fu_7724_p1 = and_ln9_13_cast1_fu_7701_p14;

assign zext_ln9_38_fu_7781_p1 = and_ln9_14_cast1_fu_7758_p14;

assign zext_ln9_8_fu_6525_p1 = and_ln9_8_fu_6472_p16;

assign zext_ln9_9_fu_6648_p1 = and_ln9_9_fu_6595_p16;

assign zext_ln9_fu_6468_p1 = and_ln9_fu_6415_p16;

always @ (posedge ap_clk) begin
    output_76_fu_218[0] <= 1'b0;
    output_75_fu_222[0] <= 1'b0;
    output_74_fu_226[0] <= 1'b0;
    output_73_fu_230[0] <= 1'b0;
    output_72_fu_234[0] <= 1'b0;
    output_71_fu_238[0] <= 1'b0;
    output_70_fu_242[0] <= 1'b0;
    output_69_fu_246[0] <= 1'b0;
    output_68_fu_250[0] <= 1'b0;
    output_67_fu_254[0] <= 1'b0;
    output_66_fu_258[0] <= 1'b0;
    output_65_fu_262[0] <= 1'b0;
    output_64_fu_266[0] <= 1'b0;
    output_63_fu_270[0] <= 1'b0;
    output_62_fu_274[0] <= 1'b0;
    output_61_fu_278[0] <= 1'b0;
    output_60_fu_282[0] <= 1'b0;
    output_59_fu_286[0] <= 1'b0;
    output_58_fu_290[0] <= 1'b0;
    output_57_fu_294[0] <= 1'b0;
    output_56_fu_298[0] <= 1'b0;
    output_55_fu_302[0] <= 1'b0;
    output_54_fu_306[0] <= 1'b0;
    output_53_fu_310[0] <= 1'b0;
    output_52_fu_314[0] <= 1'b0;
    output_51_fu_318[0] <= 1'b0;
    output_50_fu_322[0] <= 1'b0;
    output_49_fu_326[0] <= 1'b0;
    output_48_fu_330[0] <= 1'b0;
    output_47_fu_334[0] <= 1'b0;
    output_46_fu_338[0] <= 1'b0;
    output_45_fu_342[0] <= 1'b0;
    output_44_fu_346[0] <= 1'b0;
    output_43_fu_350[0] <= 1'b0;
    output_42_fu_354[0] <= 1'b0;
    output_41_fu_358[0] <= 1'b0;
    output_40_fu_362[0] <= 1'b0;
    output_39_fu_366[0] <= 1'b0;
    output_38_fu_370[0] <= 1'b0;
    output_37_fu_374[0] <= 1'b0;
    output_36_fu_378[0] <= 1'b0;
    output_35_fu_382[0] <= 1'b0;
    output_34_fu_386[0] <= 1'b0;
    output_33_fu_390[0] <= 1'b0;
    output_32_fu_394[0] <= 1'b0;
    output_31_fu_398[0] <= 1'b0;
    output_30_fu_402[0] <= 1'b0;
    output_29_fu_406[0] <= 1'b0;
    output_28_fu_410[0] <= 1'b0;
    output_27_fu_414[0] <= 1'b0;
    output_26_fu_418[0] <= 1'b0;
    output_25_fu_422[0] <= 1'b0;
    output_24_fu_426[0] <= 1'b0;
    output_23_fu_430[0] <= 1'b0;
    output_22_fu_434[0] <= 1'b0;
    output_21_fu_438[0] <= 1'b0;
    output_20_fu_442[0] <= 1'b0;
    output_19_fu_446[0] <= 1'b0;
    output_18_fu_450[0] <= 1'b0;
    output_17_fu_454[0] <= 1'b0;
    output_16_fu_458[0] <= 1'b0;
    output_15_fu_462[0] <= 1'b0;
    output_14_fu_466[0] <= 1'b0;
    output_fu_470[0] <= 1'b0;
    ap_return_0_preg[0] <= 1'b0;
    ap_return_1_preg[0] <= 1'b0;
    ap_return_2_preg[0] <= 1'b0;
    ap_return_3_preg[0] <= 1'b0;
    ap_return_4_preg[0] <= 1'b0;
    ap_return_5_preg[0] <= 1'b0;
    ap_return_6_preg[0] <= 1'b0;
    ap_return_7_preg[0] <= 1'b0;
    ap_return_8_preg[0] <= 1'b0;
    ap_return_9_preg[0] <= 1'b0;
    ap_return_10_preg[0] <= 1'b0;
    ap_return_11_preg[0] <= 1'b0;
    ap_return_12_preg[0] <= 1'b0;
    ap_return_13_preg[0] <= 1'b0;
    ap_return_14_preg[0] <= 1'b0;
    ap_return_15_preg[0] <= 1'b0;
    ap_return_16_preg[0] <= 1'b0;
    ap_return_17_preg[0] <= 1'b0;
    ap_return_18_preg[0] <= 1'b0;
    ap_return_19_preg[0] <= 1'b0;
    ap_return_20_preg[0] <= 1'b0;
    ap_return_21_preg[0] <= 1'b0;
    ap_return_22_preg[0] <= 1'b0;
    ap_return_23_preg[0] <= 1'b0;
    ap_return_24_preg[0] <= 1'b0;
    ap_return_25_preg[0] <= 1'b0;
    ap_return_26_preg[0] <= 1'b0;
    ap_return_27_preg[0] <= 1'b0;
    ap_return_28_preg[0] <= 1'b0;
    ap_return_29_preg[0] <= 1'b0;
    ap_return_30_preg[0] <= 1'b0;
    ap_return_31_preg[0] <= 1'b0;
    ap_return_32_preg[0] <= 1'b0;
    ap_return_33_preg[0] <= 1'b0;
    ap_return_34_preg[0] <= 1'b0;
    ap_return_35_preg[0] <= 1'b0;
    ap_return_36_preg[0] <= 1'b0;
    ap_return_37_preg[0] <= 1'b0;
    ap_return_38_preg[0] <= 1'b0;
    ap_return_39_preg[0] <= 1'b0;
    ap_return_40_preg[0] <= 1'b0;
    ap_return_41_preg[0] <= 1'b0;
    ap_return_42_preg[0] <= 1'b0;
    ap_return_43_preg[0] <= 1'b0;
    ap_return_44_preg[0] <= 1'b0;
    ap_return_45_preg[0] <= 1'b0;
    ap_return_46_preg[0] <= 1'b0;
    ap_return_47_preg[0] <= 1'b0;
    ap_return_48_preg[0] <= 1'b0;
    ap_return_49_preg[0] <= 1'b0;
    ap_return_50_preg[0] <= 1'b0;
    ap_return_51_preg[0] <= 1'b0;
    ap_return_52_preg[0] <= 1'b0;
    ap_return_53_preg[0] <= 1'b0;
    ap_return_54_preg[0] <= 1'b0;
    ap_return_55_preg[0] <= 1'b0;
    ap_return_56_preg[0] <= 1'b0;
    ap_return_57_preg[0] <= 1'b0;
    ap_return_58_preg[0] <= 1'b0;
    ap_return_59_preg[0] <= 1'b0;
    ap_return_60_preg[0] <= 1'b0;
    ap_return_61_preg[0] <= 1'b0;
    ap_return_62_preg[0] <= 1'b0;
    ap_return_63_preg[0] <= 1'b0;
end

endmodule //bnn_dense_layer_1
