{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587358647195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587358647207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 12:57:26 2020 " "Processing started: Mon Apr 20 12:57:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587358647207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587358647207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587358647207 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587358647699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587358649342 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1587358649342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587358650929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587358650987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358651148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358651148 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587358652197 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1587358652197 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587358652293 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587358652323 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587358652341 ""}
{ "Info" "ISTA_SDC_FOUND" "final.sdc " "Reading SDC File: 'final.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587358652367 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587358652368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 50 m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at final.sdc(50): m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 50 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at final.sdc(50): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652371 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at final.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652371 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at final.sdc(50): Argument -source is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 51 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final.sdc(51): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652372 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at final.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652382 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at final.sdc(51): Argument -source is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 70 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final.sdc(70): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652384 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652384 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652385 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652385 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652386 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652386 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652387 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652388 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652388 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652389 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652389 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652390 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652390 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652391 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652391 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652392 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652392 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652393 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652393 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652394 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652395 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652395 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652397 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652397 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652397 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652398 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652399 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652400 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652400 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652401 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652402 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652402 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652403 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652404 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652405 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652405 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652406 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652406 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652407 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652408 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652408 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652409 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652410 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652410 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652411 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652411 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652412 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652413 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652414 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652414 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652415 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652416 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652417 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652417 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652418 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652419 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652419 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652420 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652421 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652422 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652423 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652423 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652424 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652424 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652426 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652427 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652428 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652428 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652429 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652430 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652431 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652431 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652432 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652433 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652434 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652434 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652435 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652436 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652437 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652437 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652438 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652439 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652440 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652440 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652441 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652442 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652443 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652443 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652444 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652445 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652446 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652446 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652447 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652448 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652448 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652449 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652450 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652451 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652451 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652452 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652452 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652453 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652454 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652455 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652455 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652456 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652457 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652457 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652458 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652459 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652459 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652460 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652460 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652461 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652462 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652463 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652463 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652464 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652465 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652466 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652466 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 229 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 229 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 229 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(229): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652471 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 229 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(229): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 230 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 230 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 230 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(230): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652475 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 230 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(230): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 231 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 231 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 231 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(231): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652478 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 231 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(231): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 232 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 232 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 232 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(232): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652483 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 232 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(232): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 233 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final.sdc(233): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 233 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(233): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652486 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 233 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(233): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 234 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at final.sdc(234): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 234 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(234): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652488 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 234 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(234): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 235 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at final.sdc(235): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 235 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(235): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652491 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 236 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at final.sdc(236): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 236 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(236): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587358652493 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587358652493 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358652596 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358652596 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358652596 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587358652596 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358652597 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358652597 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358652597 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358652597 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587358652597 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587358652598 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587358652630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587358652770 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587358652770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.736 " "Worst-case setup slack is -4.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.736              -8.393 main_clk_50  " "   -4.736              -8.393 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.438               0.000 altera_reserved_tck  " "   46.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358652779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 main_clk_50  " "    0.401               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358652805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.027 " "Worst-case recovery slack is 14.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.027               0.000 main_clk_50  " "   14.027               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.746               0.000 altera_reserved_tck  " "   47.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358652820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.228 " "Worst-case removal slack is 1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.228               0.000 altera_reserved_tck  " "    1.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.132               0.000 main_clk_50  " "    3.132               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358652833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 main_clk_50  " "    9.623               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.622               0.000 altera_reserved_tck  " "   49.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358652843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358652843 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.310 ns " "Worst Case Available Settling Time: 32.310 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358653093 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587358653093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587358653107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587358653156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587358654374 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358654850 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358654850 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358654850 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587358654850 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358654851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358654851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358654851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358654851 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587358654851 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587358654921 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587358654921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.202 " "Worst-case setup slack is -2.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202              -2.891 main_clk_50  " "   -2.202              -2.891 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.875               0.000 altera_reserved_tck  " "   46.875               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358654931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 main_clk_50  " "    0.353               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358654963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.628 " "Worst-case recovery slack is 14.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.628               0.000 main_clk_50  " "   14.628               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.012               0.000 altera_reserved_tck  " "   48.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358654982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358654982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.131 " "Worst-case removal slack is 1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 altera_reserved_tck  " "    1.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.803               0.000 main_clk_50  " "    2.803               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358655000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.645 " "Worst-case minimum pulse width slack is 9.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 main_clk_50  " "    9.645               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358655014 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.986 ns " "Worst Case Available Settling Time: 32.986 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358655314 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587358655314 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587358655332 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358655705 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358655705 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587358655705 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587358655705 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358655705 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358655705 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358655705 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587358655705 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587358655705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.032 " "Worst-case setup slack is 8.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.032               0.000 main_clk_50  " "    8.032               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.479               0.000 altera_reserved_tck  " "   48.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358655749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 main_clk_50  " "    0.181               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358655784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.777 " "Worst-case recovery slack is 16.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.777               0.000 main_clk_50  " "   16.777               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.071               0.000 altera_reserved_tck  " "   49.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358655803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.628               0.000 main_clk_50  " "    1.628               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358655829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.358 " "Worst-case minimum pulse width slack is 9.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.358               0.000 main_clk_50  " "    9.358               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587358655843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587358655843 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.322 ns " "Worst Case Available Settling Time: 36.322 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587358656170 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587358656170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587358656993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587358657030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 214 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587358657559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 12:57:37 2020 " "Processing ended: Mon Apr 20 12:57:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587358657559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587358657559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587358657559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587358657559 ""}
