
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Mon Oct  2 07:14:17 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1876:29:1876:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1881:29:1881:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1912:33:1912:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1916:33:1916:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1949:29:1949:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1954:29:1954:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1984:33:1984:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1988:33:1988:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2504:29:2504:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2509:29:2509:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2540:33:2540:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2544:33:2544:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2577:29:2577:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2582:29:2582:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2613:33:2613:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2617:33:2617:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3104:29:3104:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3109:29:3109:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3140:33:3140:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3144:33:3144:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3177:29:3177:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3182:29:3182:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3213:33:3213:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3217:33:3217:44|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v" (library work)
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":3223:23:3223:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":3224:23:3224:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":3225:23:3225:34|Net lmmi_ready_o is not declared.
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v" (library work)
@N: CG347 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3531:50:3531:62|Read a parallel_case directive.
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v" (library work)
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":3225:23:3225:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":3226:23:3226:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":3227:23:3227:34|Net lmmi_ready_o is not declared.
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v" (library work)
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_1\I2C_DPHY_1\rtl\I2C_DPHY_1.v" (library work)
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_2\I2C_DPHY_2\rtl\I2C_DPHY_2.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 134MB)


Process completed successfully.
# Mon Oct  2 07:14:21 2023

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_dpram.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_spram.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_true.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1876:29:1876:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1881:29:1881:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1912:33:1912:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1916:33:1916:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1949:29:1949:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1954:29:1954:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1984:33:1984:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1988:33:1988:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2504:29:2504:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2509:29:2509:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2540:33:2540:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2544:33:2544:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2577:29:2577:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2582:29:2582:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2613:33:2613:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":2617:33:2617:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3104:29:3104:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3109:29:3109:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3140:33:3140:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3144:33:3144:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3177:29:3177:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3182:29:3182:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3213:33:3213:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":3217:33:3217:44|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_lifcl.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v" (library work)
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":3223:23:3223:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":3224:23:3224:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":3225:23:3225:34|Net lmmi_ready_o is not declared.
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v" (library work)
@N: CG347 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3531:50:3531:62|Read a parallel_case directive.
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v" (library work)
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":3225:23:3225:34|Net lmmi_rdata_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":3226:23:3226:40|Net lmmi_rdata_valid_o is not declared.
@W: CG1337 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":3227:23:3227:34|Net lmmi_ready_o is not declared.
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v" (library work)
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_1\I2C_DPHY_1\rtl\I2C_DPHY_1.v" (library work)
@I::"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_2\I2C_DPHY_2\rtl\I2C_DPHY_2.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":3574:7:3574:13|Synthesizing module ECLKDIV in library work.
Running optimization stage 1 on ECLKDIV .......
Finished optimization stage 1 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":3593:7:3593:14|Synthesizing module ECLKSYNC in library work.
Running optimization stage 1 on ECLKSYNC .......
Finished optimization stage 1 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":680:7:680:30|Synthesizing module DDR_MEM_1_ipgen_mem_sync in library work.
Running optimization stage 1 on DDR_MEM_1_ipgen_mem_sync .......
@W: CL177 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":778:4:778:9|Sharing sequential element ddr_rst_d1 and merging dll_rst. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":1518:7:1518:12|Synthesizing module DDRDLL in library work.
Running optimization stage 1 on DDRDLL .......
Finished optimization stage 1 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1016:7:1016:34|Synthesizing module DDR_MEM_1_ipgen_common_logic in library work.

	GEARING=32'b00000000000000000000000000000010
	GEARING_STR=8'b00110010
   Generated name = DDR_MEM_1_ipgen_common_logic_2s_2
Running optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2988:7:2988:34|Synthesizing module DDR_MEM_1_ipgen_lscc_ddr_mem in library work.

	INTERFACE_TYPE=32'b01000100010001000101001000110011
	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	BUS_WIDTH=32'b00000000000000000000000000010000
	CLK_FREQ=32'b00000000000000000000000110010000
	GEARING=32'b00000000000000000000000000000010
	DATA_MASK_ENABLE=32'b00000000000000000000000000000000
	CLK_ADDR_CMD_ENABLE=32'b00000000000000000000000000000001
	DYN_MARGIN_ENABLE=32'b00000000000000000000000000000000
	NUM_DDRCLK=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000001101
	NUM_CS=32'b00000000000000000000000000000001
	NUM_CKE=32'b00000000000000000000000000000001
	NUM_ODT=32'b00000000000000000000000000000001
	BA_WIDTH=32'b00000000000000000000000000000011
	NUM_DQS_GROUP=32'b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8'b00110000
	DQS_RD_DEL_VALUE_INT=32'b00000000000000000000000000000000
	DQS_RD_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8'b00110000
	DQS_WR_DEL_VALUE_INT=32'b00000000000000000000000000000000
	DQS_WR_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	CKE_WIDTH=32'b00000000000000000000000000000001
	ODT_WIDTH=32'b00000000000000000000000000000001
	PLL_EN=32'b00000000000000000000000000000000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110100001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000000
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	PLL_IO_TYPE=32'b01010011010011000101011001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110100
	DIVOP_ACTUAL_STR=8'b00110011
	DIVOS_ACTUAL_STR=16'b0011000100110101
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100010011000000110000
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110011
	DELB=16'b0011000100110101
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110001001100010011000000110000
	CSET=16'b0011100001010000
	CRIPPLE=16'b0011000101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000100110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	X4_WIDTH=32'b00000000000000000000000000000010
	LDN_START=4'b0100
	LDN_END=4'b1100
	MV_START=4'b0111
	MV_END=4'b1001
	D_IDLE=2'b00
	D_ACT=2'b01
	D_DONE=2'b10
   Generated name = DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":3190:7:3190:12|Synthesizing module DQSBUF in library work.
Running optimization stage 1 on DQSBUF .......
Finished optimization stage 1 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1190:7:1190:36|Synthesizing module DDR_MEM_1_ipgen_dq_dqs_dm_unit in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	INTERFACE_TYPE=32'b01000100010001000101001000110011
	DATA_MASK_ENABLE=32'b00000000000000000000000000000000
	BUS_WIDTH=32'b00000000000000000000000000010000
	GEARING=32'b00000000000000000000000000000010
	DQS_RD_DEL_VALUE=8'b00110000
	DQS_RD_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	DQS_WR_DEL_VALUE=8'b00110000
	DQS_WR_DEL_SIGN=64'b0101000001001111010100110100100101010100010010010101011001000101
	MODX_VALUE=48'b010011010100010001000100010100100101100000110010
	DEL_MODE=112'b0100010001010001010100110101111101000001010011000100100101000111010011100100010101000100010111110101100000110010
   Generated name = DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":1001:7:1001:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":5902:7:5902:15|Synthesizing module ODDRX2DQS in library work.
Running optimization stage 1 on ODDRX2DQS .......
Finished optimization stage 1 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":11112:7:11112:13|Synthesizing module TSHX2DQ in library work.
Running optimization stage 1 on TSHX2DQ .......
Finished optimization stage 1 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":11101:7:11101:14|Synthesizing module TSHX2DQS in library work.
Running optimization stage 1 on TSHX2DQS .......
Finished optimization stage 1 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":1553:7:1553:12|Synthesizing module DELAYB in library work.
Running optimization stage 1 on DELAYB .......
Finished optimization stage 1 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":4051:7:4051:14|Synthesizing module IDDRX2DQ in library work.
Running optimization stage 1 on IDDRX2DQ .......
Finished optimization stage 1 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":5915:7:5915:14|Synthesizing module ODDRX2DQ in library work.
Running optimization stage 1 on ODDRX2DQ .......
Finished optimization stage 1 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1239:11:1239:14|Removing wire dm_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1259:34:1259:41|Removing wire data_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1263:9:1263:14|Removing wire dm_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1264:9:1264:13|Removing wire dqs_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1239:11:1239:14|*Output dm_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2406:7:2406:34|Synthesizing module DDR_MEM_1_ipgen_moshx2_4_csn in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	CK_DQS_IO=80'b01010011010100110101010001001100001100010011010101000100010111110100100101001001
	GEARING=32'b00000000000000000000000000000010
	NUM_CS=32'b00000000000000000000000000000001
	DEL_MODE=88'b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":6193:7:6193:11|Synthesizing module OSHX2 in library work.
Running optimization stage 1 on OSHX2 .......
Finished optimization stage 1 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2535:7:2535:47|Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	ADDR_WIDTH=32'b00000000000000000000000000001101
	GEARING=32'b00000000000000000000000000000010
	X4_WIDTH=32'b00000000000000000000000000000010
	BA_WIDTH=32'b00000000000000000000000000000011
	NUM_ODT=32'b00000000000000000000000000000001
	NUM_CKE=32'b00000000000000000000000000000001
	OUTMODE_VALUE=88'b0100111101000100010001000101001001011000001100010101111101010011010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":5893:7:5893:12|Synthesizing module ODDRX1 in library work.
Running optimization stage 1 on ODDRX1 .......
Finished optimization stage 1 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2572:30:2572:40|Removing wire dout_addr_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2573:28:2573:36|Removing wire dout_ba_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2574:9:2574:19|Removing wire dout_casn_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2575:9:2575:19|Removing wire dout_rasn_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2576:9:2576:18|Removing wire dout_wen_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2577:27:2577:36|Removing wire dout_odt_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2578:27:2578:36|Removing wire dout_cke_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2904:7:2904:33|Synthesizing module DDR_MEM_1_ipgen_oddrx2_4_ck in library work.

	IO_TYPE=72'b010100110101001101010100010011000011000100110101010111110100100101001001
	NUM_DDRCLK=32'b00000000000000000000000000000001
	GEARING=32'b00000000000000000000000000000010
	DEL_MODE=88'b0100010001010001010100110101111101000011010011010100010001011111010000110100110001001011
   Generated name = DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":5928:7:5928:12|Synthesizing module ODDRX2 in library work.
Running optimization stage 1 on ODDRX2 .......
Finished optimization stage 1 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
Running optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 1 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3116:11:3116:20|Removing wire pll_lock_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3139:17:3139:20|Removing wire ca_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3367:17:3367:27|Removing wire dqwl_dqs2_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3368:17:3368:27|Removing wire dqwl_dqs3_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3369:17:3369:27|Removing wire dqwl_dqs4_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3370:17:3370:27|Removing wire dqwl_dqs5_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3371:17:3371:27|Removing wire dqwl_dqs6_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3372:17:3372:27|Removing wire dqwl_dqs7_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3373:17:3373:27|Removing wire dqwl_dqs8_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3490:34:3490:46|Removing wire data_dqs2_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3491:34:3491:46|Removing wire data_dqs3_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3492:34:3492:46|Removing wire data_dqs4_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3493:34:3493:46|Removing wire data_dqs5_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3494:34:3494:46|Removing wire data_dqs6_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3495:34:3495:46|Removing wire data_dqs7_o_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3496:34:3496:46|Removing wire data_dqs8_o_w, as there is no assignment to it.
Running optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3116:11:3116:20|*Output pll_lock_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3139:17:3139:20|*Output ca_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3367:17:3367:27|*Output dqwl_dqs2_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3368:17:3368:27|*Output dqwl_dqs3_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3369:17:3369:27|*Output dqwl_dqs4_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3370:17:3370:27|*Output dqwl_dqs5_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3371:17:3371:27|*Output dqwl_dqs6_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3372:17:3372:27|*Output dqwl_dqs7_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3373:17:3373:27|*Output dqwl_dqs8_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3517:4:3517:9|Optimizing register bit init_dir_r to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3517:4:3517:9|Pruning unused register init_dir_r. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":11:7:11:15|Synthesizing module DDR_MEM_1 in library work.
Running optimization stage 1 on DDR_MEM_1 .......
Finished optimization stage 1 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5322:7:5322:38|Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40'b0100110001001001010001100100001101001100
	INT_TYPE=16'b0101001001011000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88'b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32'b00000000000000000000000000001000
	NUM_LANE=32'b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32'b00000000000000000000000000011000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64'b0100010101011000010101000100010101010010010011100100000101001100
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=96'b010000110100100101001100010111110100001001011001010100000100000101010011010100110100010101000100
	REF_CLOCK_FROM_IO_PIN=32'b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72'b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32'b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32'b00000000000000000000000000000101
	LDW=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
	LP_RX_DW=32'b00000000000000000000000000000100
	LP_TX_DW=32'b00000000000000000000000000000001
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":673:7:673:44|Synthesizing module MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx in library work.

	NUM_LANE=32'b00000000000000000000000000000100
	GEAR=32'b00000000000000000000000000001000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=96'b010000110100100101001100010111110100001001011001010100000100000101010011010100110100010101000100
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	REF_CLOCK_FREQ=32'b00000000000000000000000000011000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	DATA_WIDTH=32'b00000000000000000000000000100000
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	DPHY_TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	DPHY_CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	DPHY_GEAR=32'b00110000011000100011000000110000
	DPHY_DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":2615:7:2615:10|Synthesizing module DPHY in library work.

	GSR=56'b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80'b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80'b00110000011000100011000000110000001100000011000000110000001100000011000000110000
	CN=56'b00110000011000100011000000110000001100000011000000110000
	CO=40'b0011000001100010001100000011000000110000
	CONT_CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64'b0100001101010011010010010011001001011111010000010101000001010000
	EN_CIL=96'b010000110100100101001100010111110100001001011001010100000100000101010011010100110100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48'b010011000100000101001110010001010101111100110000
	LOCK_BYP=128'b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=40'b0101001101001100010000010101011001000101
	PLLCLKBYPASS=64'b0100001001011001010100000100000101010011010100110100010101000100
	RSEL=32'b00110000011000100011000000110000
	RXCDRP=32'b00110000011000100011000000110001
	RXDATAWIDTHHS=32'b00110000011000100011000000110000
	RXLPRP=40'b0011000001100010001100000011000000110001
	TEST_ENBL=64'b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272'b00110000011000100011000100110000001100000011000000110000001100000011000000110000001100000011000000110001001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48'b001100000110001000110000001100000011000000110000
	TXDATAWIDTHHS=32'b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32'b00110000011000100011000000110000
	U_PRG_HS_TRAIL=64'b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_HS_ZERO=64'b0011000001100010001100000011000000110000001100000011000000110000
	U_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
	UC_PRG_HS_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56'b00110000011000100011000000110000001100000011000000110000
	UC_PRG_HS_ZERO=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	UC_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
   Generated name = DPHY_Z6_layer0
@W: CG146 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":2615:7:2615:10|Creating black box for empty module DPHY_Z6_layer0

@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":758:9:758:21|Removing wire clk_lp_ctrl_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":770:9:770:20|Removing wire tx_esc_clk_w, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
Finished optimization stage 1 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":11:7:11:17|Synthesizing module MIPI_DPHY_1 in library work.
Running optimization stage 1 on MIPI_DPHY_1 .......
Finished optimization stage 1 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5324:7:5324:38|Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_dphy in library work.

	FAMILY=40'b0100110001001001010001100100001101001100
	INT_TYPE=16'b0101010001011000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	INT_FREQ=88'b0011000100110010001101010011000000101110001100000011000000110000001100000011000000110000
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	GEAR=32'b00000000000000000000000000001000
	NUM_LANE=32'b00000000000000000000000000000100
	SYNC_CLOCK_FREQ=32'b00000000000000000000000000011000
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PLL_MODE=64'b0100100101001110010101000100010101010010010011100100000101001100
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CLK_MODE=56'b01000101010011100100000101000010010011000100010101000100
	CIL_BYPASS=96'b010000110100100101001100010111110100001001011001010100000100000101010011010100110100010101000100
	REF_CLOCK_FROM_IO_PIN=32'b00000000000000000000000000000000
	REF_CLK_INPUT_BUF_TYPE=72'b010011010100100101010000010010010101111101000100010100000100100001011001
	START_UP_SYNCH_LOGIC=32'b00000000000000000000000000000000
	DPHY_TEST_PATTERN=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	LOW=32'b00000000000000000000000000000101
	LDW=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
	LP_RX_DW=32'b00000000000000000000000000000001
	LP_TX_DW=32'b00000000000000000000000000000100
	T_DATA_SETTLE=48'b000000000000000000000000000000000011000100110001
	T_CLK_SETTLE=48'b000000000000000000000000000000000011000100110000
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1633:7:1633:44|Synthesizing module MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx in library work.

	NUM_LANE=32'b00000000000000000000000000000100
	GEAR=32'b00000000000000000000000000001000
	INTF=64'b0100001101010011010010010011001001011111010000010101000001010000
	DPHY_IP=56'b01001000010000010101001001000100010111110100100101010000
	CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_CIL_BYPASS=96'b010000110100100101001100010111110100001001011001010100000100000101010011010100110100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	CIL_DATA_PREPARE=16'b0011000000110001
	CIL_DATA_TRAIL=48'b001100000011000000110000001100000011000000110001
	CIL_DATA_ZERO=48'b001100000011000000110000001100000011000000110001
	CIL_CLK_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	CIL_CLK_TRAIL=40'b0011000000110000001100000011000000110001
	CIL_CLK_ZERO=56'b00110000001100000011000000110000001100000011000000110001
	INT_DATA_RATE=80'b00110011001100100011000000101110001100000011000000110000001100000011000000110000
	TX_FREQ_TGT=32'b00000000000000000000000000000000
	REF_CLOCK_FREQ=32'b00000000000000000000000000011000
	PLL_MODE=64'b0100100101001110010101000100010101010010010011100100000101001100
	CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	CN=40'b0011000100110001001100010011000100110001
	CO=24'b001100000011000100110000
	DATA_WIDTH=32'b00000000000000000000000000100000
	LDW=32'b00000000000000000000000000000100
	LOW=32'b00000000000000000000000000000101
	FVCO=80'b00111000001100000011000000101110001100000011000000110000001100000011000000110000
	CLKI_FREQ=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_FREQ_ACTUAL=80'b00110001001100000011000000101110001100000011000000110000001100000011000000110000
	CLKOP_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS2_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS3_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS4_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS5_PHASE_ACTUAL=64'b0011000000101110001100000011000000110000001100000011000000110000
	CLKOS_EN=32'b00000000000000000000000000000001
	CLKOS2_EN=32'b00000000000000000000000000000000
	CLKOS3_EN=32'b00000000000000000000000000000000
	CLKOS4_EN=32'b00000000000000000000000000000000
	CLKOS5_EN=32'b00000000000000000000000000000000
	CLKOP_BYPASS=32'b00000000000000000000000000000001
	CLKOS_BYPASS=32'b00000000000000000000000000000000
	CLKOS2_BYPASS=32'b00000000000000000000000000000000
	CLKOS3_BYPASS=32'b00000000000000000000000000000000
	CLKOS4_BYPASS=32'b00000000000000000000000000000000
	CLKOS5_BYPASS=32'b00000000000000000000000000000000
	ENCLKOP_EN=32'b00000000000000000000000000000000
	ENCLKOS_EN=32'b00000000000000000000000000000000
	ENCLKOS2_EN=32'b00000000000000000000000000000000
	ENCLKOS3_EN=32'b00000000000000000000000000000000
	ENCLKOS4_EN=32'b00000000000000000000000000000000
	ENCLKOS5_EN=32'b00000000000000000000000000000000
	FRAC_N_EN=32'b00000000000000000000000000000000
	SS_EN=32'b00000000000000000000000000000000
	DYN_PORTS_EN=32'b00000000000000000000000000000000
	PLL_RST=32'b00000000000000000000000000000001
	LOCK_EN=32'b00000000000000000000000000000001
	PLL_LOCK_STICKY=32'b00000000000000000000000000000000
	LEGACY_EN=32'b00000000000000000000000000000000
	LMMI_EN=32'b00000000000000000000000000000000
	APB_EN=32'b00000000000000000000000000000000
	POWERDOWN_EN=32'b00000000000000000000000000000000
	TRIM_EN_P=32'b00000000000000000000000000000000
	TRIM_EN_S=32'b00000000000000000000000000000000
	PLL_REFCLK_FROM_PIN=32'b00000000000000000000000000000000
	IO_TYPE=32'b01001100010101100100010001010011
	CLKOP_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOS_TRIM_MODE=56'b01000110011000010110110001101100011010010110111001100111
	CLKOP_TRIM=48'b001100000110001000110000001100000011000000110000
	CLKOS_TRIM=48'b001100000110001000110000001100000011000000110000
	FBK_MODE=40'b0100001101001100010010110100111101010000
	CLKI_DIVIDER_ACTUAL_STR=8'b00110001
	FBCLK_DIVIDER_ACTUAL_STR=8'b00110001
	DIVOP_ACTUAL_STR=8'b00110111
	DIVOS_ACTUAL_STR=8'b00110111
	DIVOS2_ACTUAL_STR=8'b00110111
	DIVOS3_ACTUAL_STR=8'b00110111
	DIVOS4_ACTUAL_STR=8'b00110111
	DIVOS5_ACTUAL_STR=8'b00110111
	SSC_N_CODE_STR=88'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110001
	SSC_F_CODE_STR=136'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_PROFILE=32'b01000100010011110101011101001110
	SSC_TBASE_STR=112'b0011000001100010001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SSC_STEP_IN_STR=72'b001100000110001000110000001100000011000000110000001100000011000000110000
	SSC_REG_WEIGHTING_SEL_STR=40'b0011000001100010001100000011000000110000
	DELA=8'b00110111
	DELB=8'b00110111
	DELC=8'b00110111
	DELD=8'b00110111
	DELE=8'b00110111
	DELF=8'b00110111
	PHIA=8'b00110000
	PHIB=8'b00110000
	PHIC=8'b00110000
	PHID=8'b00110000
	PHIE=8'b00110000
	PHIF=8'b00110000
	EN_REFCLK_MON=32'b00000000000000000000000000000000
	REF_COUNTS=32'b00110000001100000011000000110000
	INTFBKDEL_SEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PMU_WAITFORLOCK=56'b01000101010011100100000101000010010011000100010101000100
	REF_OSC_CTRL=24'b001100110101000000110010
	SIM_FLOAT_PRECISION=24'b001100000010111000110001
	IPI_CMP=48'b001100000110001000110000001100010011000000110000
	CSET=24'b001100100011010001010000
	CRIPPLE=16'b0011001101010000
	IPP_CTRL=48'b001100000110001000110000001100010011000000110000
	IPP_SEL=48'b001100000110001000110001001100010011000100110001
	BW_CTL_BIAS=48'b001100000110001000110001001100010011000100110001
	V2I_PP_RES=16'b0011100101001011
	KP_VCO=56'b00110000011000100011000000110000001100000011000100110001
	V2I_KVCO_SEL=16'b0011011000110000
	V2I_1V_EN=56'b01000101010011100100000101000010010011000100010101000100
	EMPTY=32'b00000000000000000000000000011000
	DPHY_NUM_LANE=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	DPHY_CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DPHY_DSI_CSI=64'b0000000001000100010100110100100101011111010000010101000001010000
	DPHY_DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_GEAR=32'b00110000011000100011000000110000
	DPHY_HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	DPHY_PLL=80'b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	DPHY_CM=64'b0011000100110001001100000011000100110000001100010011000000110001
	DPHY_CN=40'b0011000100110001001100010011000100110001
	DPHY_CO=24'b001100000011000100110000
   Generated name = MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":2615:7:2615:10|Synthesizing module DPHY in library work.

	GSR=56'b01000101010011100100000101000010010011000100010101000100
	AUTO_PD_EN=80'b01010000010011110101011101000101010100100100010101000100010111110101010101010000
	CFG_NUM_LANES=88'b0000000001000110010011110101010101010010010111110100110001000001010011100100010101010011
	CM=80'b00110000011000100011000100110001001100000011000100110000001100010011000000110001
	CN=56'b00110000011000100011000100110001001100010011000100110001
	CO=40'b0011000001100010001100000011000100110000
	CONT_CLK_MODE=64'b0000000001000101010011100100000101000010010011000100010101000100
	DESKEW_EN=64'b0100010001001001010100110100000101000010010011000100010101000100
	DSI_CSI=64'b0000000001000100010100110100100101011111010000010101000001010000
	EN_CIL=96'b010000110100100101001100010111110100001001011001010100000100000101010011010100110100010101000100
	HSEL=64'b0100010001001001010100110100000101000010010011000100010101000100
	LANE0_SEL=48'b010011000100000101001110010001010101111100110000
	LOCK_BYP=128'b01000111010000010101010001000101010111110101010001011000010000100101100101010100010001010100001101001100010010110100100001010011
	MASTER_SLAVE=48'b010011010100000101010011010101000100010101010010
	PLLCLKBYPASS=80'b01010010010001010100011101001001010100110101010001000101010100100100010101000100
	RSEL=32'b00110000011000100011000000110001
	RXCDRP=32'b00110000011000100011000000110000
	RXDATAWIDTHHS=32'b00110000011000100011000000110001
	RXLPRP=40'b0011000001100010001100000011000000110000
	TEST_ENBL=64'b0011000001100010001100000011000000110000001100000011000000110000
	TEST_PATTERN=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	TST=48'b001100000110001000110001001100000011000000110001
	TXDATAWIDTHHS=32'b00110000011000100011000000110000
	U_PRG_HS_PREPARE=32'b00110000011000100011000000110001
	U_PRG_HS_TRAIL=64'b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_HS_ZERO=64'b0011000001100010001100000011000000110000001100000011000000110001
	U_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
	UC_PRG_HS_PREPARE=96'b001100010101000000110000010111110101010001011000010000110100110001001011010001010101001101000011
	UC_PRG_HS_TRAIL=56'b00110000011000100011000000110000001100000011000000110001
	UC_PRG_HS_ZERO=72'b001100000110001000110000001100000011000000110000001100000011000000110001
	UC_PRG_RXHS_SETTLE=64'b0011000001100010001100000011000000110000001100000011000000110001
   Generated name = DPHY_Z9_layer0
@W: CG146 :"C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v":2615:7:2615:10|Creating black box for empty module DPHY_Z9_layer0

@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1837:15:1837:31|Removing wire hs_tx_cil_ready_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1838:15:1838:28|Removing wire data_lane_ss_w, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1839:9:1839:20|Removing wire tx_esc_clk_w, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5506:35:5506:49|Removing wire hs_rx_data_en_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5518:16:5518:28|Removing wire lp_rx_clk_p_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5519:16:5519:28|Removing wire lp_rx_clk_n_o, as there is no assignment to it.
Running optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5506:35:5506:49|*Output hs_rx_data_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5518:16:5518:28|*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5519:16:5519:28|*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":11:7:11:17|Synthesizing module MIPI_DPHY_2 in library work.
Running optimization stage 1 on MIPI_DPHY_2 .......
Finished optimization stage 1 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_24s_41s_1s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_24s_41s_1s (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_24s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_24s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_soft_fifo_Z12_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
Finished optimization stage 1 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_soft_fifo_Z16_layer0 .......
Finished optimization stage 1 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 1 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 1 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 1 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 1 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_1\I2C_DPHY_1\rtl\I2C_DPHY_1.v":11:7:11:16|Synthesizing module I2C_DPHY_1 in library work.
Running optimization stage 1 on I2C_DPHY_1 .......
Finished optimization stage 1 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_24s_41s_1s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_24s_41s_1s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_24s_ON_32 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_24s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 1 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\I2C_DPHY_2\I2C_DPHY_2\rtl\I2C_DPHY_2.v":11:7:11:16|Synthesizing module I2C_DPHY_2 in library work.
Running optimization stage 1 on I2C_DPHY_2 .......
Finished optimization stage 1 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CG364 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":1:7:1:10|Synthesizing module main in library work.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":27:5:27:20|Removing wire DDR_MEM_1_eclk_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":28:5:28:24|Removing wire DDR_MEM_1_sync_clk_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":29:5:29:24|Removing wire DDR_MEM_1_sync_rst_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":30:5:30:24|Removing wire DDR_MEM_1_pll_lock_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":31:5:31:26|Removing wire DDR_MEM_1_pll_refclk_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":32:5:32:25|Removing wire DDR_MEM_1_pll_rst_n_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":33:5:33:24|Removing wire DDR_MEM_1_pll_lock_o, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":35:5:35:27|Removing wire DDR_MEM_1_sync_update_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":36:11:36:36|Removing wire DDR_MEM_1_rd_clksel_dqs0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":37:11:37:36|Removing wire DDR_MEM_1_rd_clksel_dqs1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":38:11:38:29|Removing wire DDR_MEM_1_rd_dqs0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":39:11:39:29|Removing wire DDR_MEM_1_rd_dqs1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":40:5:40:22|Removing wire DDR_MEM_1_selclk_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":41:5:41:21|Removing wire DDR_MEM_1_pause_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":42:11:42:32|Removing wire DDR_MEM_1_dq_outen_n_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":43:12:43:32|Removing wire DDR_MEM_1_data_dqs0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":44:12:44:32|Removing wire DDR_MEM_1_data_dqs1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":55:11:55:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":56:11:56:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":57:11:57:26|Removing wire DDR_MEM_1_dqs0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":58:11:58:26|Removing wire DDR_MEM_1_dqs1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":59:11:59:30|Removing wire DDR_MEM_1_csn_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":60:11:60:30|Removing wire DDR_MEM_1_csn_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":61:12:61:32|Removing wire DDR_MEM_1_addr_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":62:12:62:32|Removing wire DDR_MEM_1_addr_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":63:11:63:29|Removing wire DDR_MEM_1_ba_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":64:11:64:29|Removing wire DDR_MEM_1_ba_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":65:5:65:25|Removing wire DDR_MEM_1_casn_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":66:5:66:25|Removing wire DDR_MEM_1_casn_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":67:5:67:25|Removing wire DDR_MEM_1_rasn_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":68:5:68:25|Removing wire DDR_MEM_1_rasn_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":69:5:69:24|Removing wire DDR_MEM_1_wen_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":70:5:70:24|Removing wire DDR_MEM_1_wen_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":71:11:71:30|Removing wire DDR_MEM_1_odt_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":72:11:72:30|Removing wire DDR_MEM_1_odt_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":73:11:73:30|Removing wire DDR_MEM_1_cke_din0_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":74:11:74:30|Removing wire DDR_MEM_1_cke_din1_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":92:5:92:26|Removing wire MIPI_DPHY_1_sync_clk_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":93:5:93:26|Removing wire MIPI_DPHY_1_sync_rst_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":94:5:94:26|Removing wire MIPI_DPHY_1_lmmi_clk_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":95:5:95:29|Removing wire MIPI_DPHY_1_lmmi_resetn_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":96:11:96:34|Removing wire MIPI_DPHY_1_lmmi_wdata_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":97:5:97:29|Removing wire MIPI_DPHY_1_lmmi_wr_rdn_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":98:11:98:35|Removing wire MIPI_DPHY_1_lmmi_offset_i, as there is no assignment to it.
@W: CG360 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":99:5:99:30|Removing wire MIPI_DPHY_1_lmmi_request_i, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synlog\Lattice_Project_1_impl_1_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on main .......
Finished optimization stage 1 on main (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on main .......
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":27:5:27:20|*Input DDR_MEM_1_eclk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":28:5:28:24|*Input DDR_MEM_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":29:5:29:24|*Input DDR_MEM_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":30:5:30:24|*Input DDR_MEM_1_pll_lock_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":35:5:35:27|*Input DDR_MEM_1_sync_update_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":36:11:36:36|*Input DDR_MEM_1_rd_clksel_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":37:11:37:36|*Input DDR_MEM_1_rd_clksel_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":38:11:38:29|*Input DDR_MEM_1_rd_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":39:11:39:29|*Input DDR_MEM_1_rd_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":40:5:40:22|*Input DDR_MEM_1_selclk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":41:5:41:21|*Input DDR_MEM_1_pause_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":42:11:42:32|*Input DDR_MEM_1_dq_outen_n_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":43:12:43:32|*Input DDR_MEM_1_data_dqs0_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":44:12:44:32|*Input DDR_MEM_1_data_dqs1_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":55:11:55:38|*Input DDR_MEM_1_dqs_outen_n_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":56:11:56:38|*Input DDR_MEM_1_dqs_outen_n_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":57:11:57:26|*Input DDR_MEM_1_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":58:11:58:26|*Input DDR_MEM_1_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":59:11:59:30|*Input DDR_MEM_1_csn_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":60:11:60:30|*Input DDR_MEM_1_csn_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":61:12:61:32|*Input DDR_MEM_1_addr_din0_i[12:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":62:12:62:32|*Input DDR_MEM_1_addr_din1_i[12:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":63:11:63:29|*Input DDR_MEM_1_ba_din0_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":64:11:64:29|*Input DDR_MEM_1_ba_din1_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":65:5:65:25|*Input DDR_MEM_1_casn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":66:5:66:25|*Input DDR_MEM_1_casn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":67:5:67:25|*Input DDR_MEM_1_rasn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":68:5:68:25|*Input DDR_MEM_1_rasn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":69:5:69:24|*Input DDR_MEM_1_wen_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":70:5:70:24|*Input DDR_MEM_1_wen_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":71:11:71:30|*Input DDR_MEM_1_odt_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":72:11:72:30|*Input DDR_MEM_1_odt_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":73:11:73:30|*Input DDR_MEM_1_cke_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":74:11:74:30|*Input DDR_MEM_1_cke_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":92:5:92:26|*Input MIPI_DPHY_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":93:5:93:26|*Input MIPI_DPHY_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":94:5:94:26|*Input MIPI_DPHY_1_lmmi_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":95:5:95:29|*Input MIPI_DPHY_1_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":96:11:96:34|*Input MIPI_DPHY_1_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":97:5:97:29|*Input MIPI_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":98:11:98:35|*Input MIPI_DPHY_1_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":99:5:99:30|*Input MIPI_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":103:5:103:30|*Input MIPI_DPHY_1_hs_rx_clk_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":104:5:104:31|*Input MIPI_DPHY_1_hs_rx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":105:5:105:32|*Input MIPI_DPHY_1_hs_data_des_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":108:5:108:26|*Input MIPI_DPHY_1_lp_rx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":113:5:113:26|*Input MIPI_DPHY_1_pll_lock_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":121:5:121:25|*Input MIPI_DPHY_1_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":125:5:125:26|*Input MIPI_DPHY_2_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":126:5:126:26|*Input MIPI_DPHY_2_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":127:5:127:26|*Input MIPI_DPHY_2_lmmi_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":128:5:128:29|*Input MIPI_DPHY_2_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":129:11:129:34|*Input MIPI_DPHY_2_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":130:5:130:29|*Input MIPI_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":131:11:131:35|*Input MIPI_DPHY_2_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":132:5:132:30|*Input MIPI_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":136:5:136:26|*Input MIPI_DPHY_2_hs_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":137:12:137:35|*Input MIPI_DPHY_2_hs_tx_data_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":138:5:138:31|*Input MIPI_DPHY_2_hs_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":139:5:139:26|*Input MIPI_DPHY_2_lp_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":140:11:140:36|*Input MIPI_DPHY_2_lp_tx_data_p_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":141:11:141:36|*Input MIPI_DPHY_2_lp_tx_data_n_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":142:5:142:31|*Input MIPI_DPHY_2_lp_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":143:5:143:29|*Input MIPI_DPHY_2_lp_tx_clk_p_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":144:5:144:29|*Input MIPI_DPHY_2_lp_tx_clk_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":152:5:152:26|*Input MIPI_DPHY_2_usrstdby_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":153:5:153:25|*Input MIPI_DPHY_2_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":154:5:154:30|*Input MIPI_DPHY_2_txclk_hsgate_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":166:5:166:20|*Input I2C_DPHY_1_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":167:5:167:22|*Input I2C_DPHY_1_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":168:5:168:29|*Input I2C_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":169:5:169:28|*Input I2C_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":170:11:170:34|*Input I2C_DPHY_1_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":171:11:171:33|*Input I2C_DPHY_1_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":179:5:179:20|*Input I2C_DPHY_2_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":180:5:180:22|*Input I2C_DPHY_2_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":181:5:181:29|*Input I2C_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":182:5:182:28|*Input I2C_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":183:11:183:34|*Input I2C_DPHY_2_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\source\impl_1\main.v":184:11:184:33|*Input I2C_DPHY_2_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on main (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on I2C_DPHY_2 .......
Finished optimization stage 2 on I2C_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_native_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_24s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_controller_24s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_24s_41s_1s .......
Finished optimization stage 2 on I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter_24s_41s_1s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1 .......
Finished optimization stage 2 on I2C_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_native_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on pmi_fifo_Z18_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_fifo_Z17_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_soft_fifo_Z16_layer0 .......
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2904:30:2904:45|Input almost_full_th_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2905:30:2905:49|Input almost_full_clr_th_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2906:30:2906:46|Input almost_empty_th_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2907:30:2907:50|Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_fifo_main_Z15_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s .......
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":259:26:259:30|Input clk_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":260:26:260:30|Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_noreg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on pmi_fifo_Z14_layer0 .......
Finished optimization stage 2 on pmi_fifo_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_fifo_Z13_layer0 .......
Finished optimization stage 2 on lscc_fifo_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_soft_fifo_Z12_layer0 .......
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2904:30:2904:45|Input almost_full_th_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2905:30:2905:49|Input almost_full_clr_th_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2906:30:2906:46|Input almost_empty_th_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":2907:30:2907:50|Input almost_empty_clr_th_i is unused.
Finished optimization stage 2 on lscc_soft_fifo_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_fifo_main_Z11_layer0 .......
Finished optimization stage 2 on lscc_fifo_main_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s .......
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":259:26:259:30|Input clk_i is unused.
@N: CL159 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":260:26:260:30|Input rst_i is unused.
Finished optimization stage 2 on lscc_fifo_fwft_fabric_reg_0s_8s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_24s_ON_32 .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_controller_24s_ON_32 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm .......
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm .......
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top_24s_ON_10s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen_10s_24s_113s_32s_13s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 .......
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_delay_gen_10s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen .......
Extracted state machine for register sclk_state_r
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_sclk_gen (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_24s_41s_1s .......
Finished optimization stage 2 on I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter_24s_41s_1s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on MIPI_DPHY_2 .......
Finished optimization stage 2 on MIPI_DPHY_2 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 .......
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1777:15:1777:25|Input pll_clkop_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1778:15:1778:25|Input pll_clkos_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1779:15:1779:24|Input pll_lock_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":1782:15:1782:28|Input hs_tx_clk_en_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 .......
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5501:15:5501:28|Input hs_rx_clk_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5502:15:5502:29|Input hs_rx_data_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5503:15:5503:24|Input hs_rx_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_2\rtl\MIPI_DPHY_2.v":5504:15:5504:30|Input hs_data_des_en_i is unused.
Finished optimization stage 2 on MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on MIPI_DPHY_1 .......
Finished optimization stage 2 on MIPI_DPHY_1 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 .......
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":709:15:709:24|Input pll_lock_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":714:15:714:24|Input hs_rx_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":724:15:724:24|Input lp_tx_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":728:15:728:27|Input lp_tx_clk_p_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":729:15:729:27|Input lp_tx_clk_n_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":733:15:733:24|Input usrstdby_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 .......
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5494:15:5494:24|Input hs_tx_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5495:15:5495:28|Input hs_tx_clk_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5496:36:5496:47|Input hs_tx_data_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5497:15:5497:29|Input hs_tx_data_en_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5519:15:5519:25|Input pll_clkop_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5520:15:5520:25|Input pll_clkos_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\MIPI_DPHY_1\rtl\MIPI_DPHY_1.v":5533:15:5533:28|Input txclk_hsgate_i is unused.
Finished optimization stage 2 on MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1 .......
Finished optimization stage 2 on DDR_MEM_1 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on ODDRX2 .......
Finished optimization stage 2 on ODDRX2 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on ODDRX1 .......
Finished optimization stage 2 on ODDRX1 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 .......
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":2564:10:2564:15|Input eclk_i is unused.
Finished optimization stage 2 on DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_13s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on OSHX2 .......
Finished optimization stage 2 on OSHX2 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on ODDRX2DQ .......
Finished optimization stage 2 on ODDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on IDDRX2DQ .......
Finished optimization stage 2 on IDDRX2DQ (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DELAYB .......
Finished optimization stage 2 on DELAYB (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on TSHX2DQS .......
Finished optimization stage 2 on TSHX2DQS (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on TSHX2DQ .......
Finished optimization stage 2 on TSHX2DQ (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on ODDRX2DQS .......
Finished optimization stage 2 on ODDRX2DQS (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 .......
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":1240:34:1240:44|Input data_mask_i is unused.
Finished optimization stage 2 on DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DQSBUF .......
Finished optimization stage 2 on DQSBUF (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 .......
@N: CL201 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3517:4:3517:9|Trying to extract state machine for register delay_st_r.
Extracted state machine for register delay_st_r
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3114:10:3114:21|Input pll_refclk_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3115:10:3115:20|Input pll_rst_n_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3128:10:3128:20|Input pause_cmd_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3129:41:3129:44|Input ca_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3151:35:3151:45|Input data_dqs2_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3152:35:3152:45|Input data_dqs3_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3153:35:3153:45|Input data_dqs4_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3154:35:3154:45|Input data_dqs5_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3155:35:3155:45|Input data_dqs6_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3156:35:3156:45|Input data_dqs7_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3157:35:3157:45|Input data_dqs8_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3160:34:3160:49|Input data_mask_dqs2_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3161:34:3161:49|Input data_mask_dqs3_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3162:34:3162:49|Input data_mask_dqs4_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3163:34:3163:49|Input data_mask_dqs5_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3164:34:3164:49|Input data_mask_dqs6_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3165:34:3165:49|Input data_mask_dqs7_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3166:34:3166:49|Input data_mask_dqs8_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3178:16:3178:31|Input rd_clksel_dqs2_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3179:16:3179:31|Input rd_clksel_dqs3_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3180:16:3180:31|Input rd_clksel_dqs4_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3181:16:3181:31|Input rd_clksel_dqs5_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3182:16:3182:31|Input rd_clksel_dqs6_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3183:16:3183:31|Input rd_clksel_dqs7_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3184:16:3184:31|Input rd_clksel_dqs8_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3185:10:3185:22|Input rd_dir_dqs0_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3186:10:3186:22|Input rd_dir_dqs1_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3187:10:3187:22|Input rd_dir_dqs2_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3188:10:3188:22|Input rd_dir_dqs3_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3189:10:3189:22|Input rd_dir_dqs4_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3190:10:3190:22|Input rd_dir_dqs5_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3191:10:3191:22|Input rd_dir_dqs6_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3192:10:3192:22|Input rd_dir_dqs7_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3193:10:3193:22|Input rd_dir_dqs8_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3194:10:3194:24|Input rd_loadn_dqs0_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3195:10:3195:24|Input rd_loadn_dqs1_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3196:10:3196:24|Input rd_loadn_dqs2_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3197:10:3197:24|Input rd_loadn_dqs3_i is unused.
@N: CL159 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3198:10:3198:24|Input rd_loadn_dqs4_i is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synlog\Lattice_Project_1_impl_1_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3349:10:3349:16|Inout dqs2_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3350:10:3350:16|Inout dqs3_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3351:10:3351:16|Inout dqs4_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3352:10:3352:16|Inout dqs5_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3353:10:3353:16|Inout dqs6_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3354:10:3354:16|Inout dqs7_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3355:10:3355:16|Inout dqs8_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3358:16:3358:25|Inout dq_dqs2_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3359:16:3359:25|Inout dq_dqs3_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3360:16:3360:25|Inout dq_dqs4_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3361:16:3361:25|Inout dq_dqs5_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3362:16:3362:25|Inout dq_dqs6_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3363:16:3363:25|Inout dq_dqs7_io is unused
@W: CL158 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":3364:16:3364:25|Inout dq_dqs8_io is unused
Finished optimization stage 2 on DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 .......
Finished optimization stage 2 on DDR_MEM_1_ipgen_common_logic_2s_2 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDRDLL .......
Finished optimization stage 2 on DDRDLL (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on DDR_MEM_1_ipgen_mem_sync .......
@N: CL201 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":778:4:778:9|Trying to extract state machine for register flag.
Extracted state machine for register flag
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\IP\DDR_MEM_1\DDR_MEM_1\rtl\DDR_MEM_1.v":778:4:778:9|Trying to extract state machine for register cs_memsync.
Extracted state machine for register cs_memsync
State machine has 9 reachable states with original encodings of:
   000010
   000011
   000100
   000101
   000110
   000111
   100010
   110010
   111010
Finished optimization stage 2 on DDR_MEM_1_ipgen_mem_sync (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on ECLKSYNC .......
Finished optimization stage 2 on ECLKSYNC (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)
Running optimization stage 2 on ECLKDIV .......
Finished optimization stage 2 on ECLKDIV (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 149MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 147MB peak: 149MB)


Process completed successfully.
# Mon Oct  2 07:15:16 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 100MB peak: 100MB)

Process took 0h:00m:03s realtime, 0h:00m:04s cputime

Process completed successfully.
# Mon Oct  2 07:15:20 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synwork\Lattice_Project_1_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:01s; Memory used current: 23MB peak: 24MB)

Process took 0h:01m:03s realtime, 0h:01m:01s cputime

Process completed successfully.
# Mon Oct  2 07:15:20 2023

###########################################################]
