

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Wed Mar 27 16:45:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_0_addr_1 = getelementptr i8 %weights_0, i64 0, i64 1" [conv2D0.cpp:29]   --->   Operation 8 'getelementptr' 'weights_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%weights_0_load_1 = load i1 %weights_0_addr_1" [conv2D0.cpp:29]   --->   Operation 9 'load' 'weights_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%img_in_10_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_10" [conv2D0.cpp:25]   --->   Operation 10 'read' 'img_in_10_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%img_in_11_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_11" [conv2D0.cpp:25]   --->   Operation 11 'read' 'img_in_11_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%img_in_14_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_14" [conv2D0.cpp:25]   --->   Operation 12 'read' 'img_in_14_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%img_in_15_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_15" [conv2D0.cpp:25]   --->   Operation 13 'read' 'img_in_15_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%weights_5_addr = getelementptr i8 %weights_5, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 14 'getelementptr' 'weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%weights_5_load = load i1 %weights_5_addr" [conv2D0.cpp:29]   --->   Operation 15 'load' 'weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%weights_6_addr = getelementptr i8 %weights_6, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 16 'getelementptr' 'weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%weights_6_load = load i1 %weights_6_addr" [conv2D0.cpp:29]   --->   Operation 17 'load' 'weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%weights_7_addr = getelementptr i8 %weights_7, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 18 'getelementptr' 'weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%weights_7_load = load i1 %weights_7_addr" [conv2D0.cpp:29]   --->   Operation 19 'load' 'weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%weights_0_load_1 = load i1 %weights_0_addr_1" [conv2D0.cpp:29]   --->   Operation 20 'load' 'weights_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 21 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln42_7 = mul i8 %weights_0_load_1, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 21 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_12)   --->   "%mul_ln42_16 = mul i8 %weights_0_load_1, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 22 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_20)   --->   "%mul_ln42_25 = mul i8 %weights_0_load_1, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 23 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_28)   --->   "%mul_ln42_34 = mul i8 %weights_0_load_1, i8 %img_in_15_read" [conv2D0.cpp:42]   --->   Operation 24 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%img_in_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_6" [conv2D0.cpp:25]   --->   Operation 25 'read' 'img_in_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%img_in_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_7" [conv2D0.cpp:25]   --->   Operation 26 'read' 'img_in_7_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%img_in_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_8" [conv2D0.cpp:25]   --->   Operation 27 'read' 'img_in_8_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%img_in_9_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_9" [conv2D0.cpp:25]   --->   Operation 28 'read' 'img_in_9_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%img_in_12_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_12" [conv2D0.cpp:25]   --->   Operation 29 'read' 'img_in_12_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%img_in_13_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_13" [conv2D0.cpp:25]   --->   Operation 30 'read' 'img_in_13_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i8 %weights_0, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 31 'getelementptr' 'weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%weights_0_load = load i1 %weights_0_addr" [conv2D0.cpp:29]   --->   Operation 32 'load' 'weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr i8 %weights_3, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 33 'getelementptr' 'weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%weights_3_load = load i1 %weights_3_addr" [conv2D0.cpp:29]   --->   Operation 34 'load' 'weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%weights_4_addr = getelementptr i8 %weights_4, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 35 'getelementptr' 'weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%weights_4_load = load i1 %weights_4_addr" [conv2D0.cpp:29]   --->   Operation 36 'load' 'weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%weights_5_load = load i1 %weights_5_addr" [conv2D0.cpp:29]   --->   Operation 37 'load' 'weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%weights_6_load = load i1 %weights_6_addr" [conv2D0.cpp:29]   --->   Operation 38 'load' 'weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%weights_7_load = load i1 %weights_7_addr" [conv2D0.cpp:29]   --->   Operation 39 'load' 'weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 40 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_4 = mul i8 %weights_5_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 40 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_5)   --->   "%mul_ln42_5 = mul i8 %weights_6_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 41 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln42_7 = mul i8 %weights_0_load_1, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 42 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln42_13 = mul i8 %weights_5_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 43 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_13)   --->   "%mul_ln42_14 = mul i8 %weights_6_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 44 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_12)   --->   "%mul_ln42_16 = mul i8 %weights_0_load_1, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 45 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln42_22 = mul i8 %weights_5_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 46 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_21)   --->   "%mul_ln42_23 = mul i8 %weights_6_load, i8 %img_in_12_read" [conv2D0.cpp:42]   --->   Operation 47 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_20)   --->   "%mul_ln42_25 = mul i8 %weights_0_load_1, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 48 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln42_31 = mul i8 %weights_5_load, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 49 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_29)   --->   "%mul_ln42_32 = mul i8 %weights_6_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 50 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_28)   --->   "%mul_ln42_34 = mul i8 %weights_0_load_1, i8 %img_in_15_read" [conv2D0.cpp:42]   --->   Operation 51 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%img_in_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_0" [conv2D0.cpp:25]   --->   Operation 52 'read' 'img_in_0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%img_in_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_1" [conv2D0.cpp:25]   --->   Operation 53 'read' 'img_in_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%img_in_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_4" [conv2D0.cpp:25]   --->   Operation 54 'read' 'img_in_4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%img_in_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_5" [conv2D0.cpp:25]   --->   Operation 55 'read' 'img_in_5_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%weights_0_load = load i1 %weights_0_addr" [conv2D0.cpp:29]   --->   Operation 56 'load' 'weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i8 %weights_1, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 57 'getelementptr' 'weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%weights_1_load = load i1 %weights_1_addr" [conv2D0.cpp:29]   --->   Operation 58 'load' 'weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i8 %weights_2, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 59 'getelementptr' 'weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.32ns)   --->   "%weights_2_load = load i1 %weights_2_addr" [conv2D0.cpp:29]   --->   Operation 60 'load' 'weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 61 [1/2] (2.32ns)   --->   "%weights_3_load = load i1 %weights_3_addr" [conv2D0.cpp:29]   --->   Operation 61 'load' 'weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%weights_4_load = load i1 %weights_4_addr" [conv2D0.cpp:29]   --->   Operation 62 'load' 'weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%acc = mul i8 %weights_0_load, i8 %img_in_0_read" [conv2D0.cpp:42]   --->   Operation 63 'mul' 'acc' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln42_2 = mul i8 %weights_3_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 64 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_4 = mul i8 %weights_5_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 65 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_5)   --->   "%mul_ln42_5 = mul i8 %weights_6_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 66 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (4.17ns)   --->   "%mul_ln42_6 = mul i8 %weights_7_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 67 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln42_7 = mul i8 %weights_0_load_1, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 68 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i8 %mul_ln42_6, i8 %mul_ln42_7" [conv2D0.cpp:42]   --->   Operation 69 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%acc_2 = mul i8 %weights_0_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 70 'mul' 'acc_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_9)   --->   "%mul_ln42_11 = mul i8 %weights_3_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 71 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln42_13 = mul i8 %weights_5_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 72 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_13)   --->   "%mul_ln42_14 = mul i8 %weights_6_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 73 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (4.17ns)   --->   "%mul_ln42_15 = mul i8 %weights_7_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 74 'mul' 'mul_ln42_15' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_12)   --->   "%mul_ln42_16 = mul i8 %weights_0_load_1, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 75 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_12 = add i8 %mul_ln42_15, i8 %mul_ln42_16" [conv2D0.cpp:42]   --->   Operation 76 'add' 'add_ln42_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%acc_4 = mul i8 %weights_0_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 77 'mul' 'acc_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_17)   --->   "%mul_ln42_20 = mul i8 %weights_3_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 78 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln42_22 = mul i8 %weights_5_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 79 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_21)   --->   "%mul_ln42_23 = mul i8 %weights_6_load, i8 %img_in_12_read" [conv2D0.cpp:42]   --->   Operation 80 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln42_24 = mul i8 %weights_7_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 81 'mul' 'mul_ln42_24' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_20)   --->   "%mul_ln42_25 = mul i8 %weights_0_load_1, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 82 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_20 = add i8 %mul_ln42_24, i8 %mul_ln42_25" [conv2D0.cpp:42]   --->   Operation 83 'add' 'add_ln42_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_24)   --->   "%acc_6 = mul i8 %weights_0_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 84 'mul' 'acc_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln42_29 = mul i8 %weights_3_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 85 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln42_31 = mul i8 %weights_5_load, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 86 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_29)   --->   "%mul_ln42_32 = mul i8 %weights_6_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 87 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (4.17ns)   --->   "%mul_ln42_33 = mul i8 %weights_7_load, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 88 'mul' 'mul_ln42_33' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_28)   --->   "%mul_ln42_34 = mul i8 %weights_0_load_1, i8 %img_in_15_read" [conv2D0.cpp:42]   --->   Operation 89 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_28 = add i8 %mul_ln42_33, i8 %mul_ln42_34" [conv2D0.cpp:42]   --->   Operation 90 'add' 'add_ln42_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%weights_1_load = load i1 %weights_1_addr" [conv2D0.cpp:29]   --->   Operation 91 'load' 'weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_5 : Operation 92 [1/2] (2.32ns)   --->   "%weights_2_load = load i1 %weights_2_addr" [conv2D0.cpp:29]   --->   Operation 92 'load' 'weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_5 : Operation 93 [2/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%acc = mul i8 %weights_0_load, i8 %img_in_0_read" [conv2D0.cpp:42]   --->   Operation 93 'mul' 'acc' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln42_2 = mul i8 %weights_3_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 94 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (4.17ns)   --->   "%mul_ln42_3 = mul i8 %weights_4_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 95 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_4 = mul i8 %weights_5_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 96 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_5)   --->   "%mul_ln42_5 = mul i8 %weights_6_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 97 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i8 %mul_ln42_3, i8 %mul_ln42_4" [conv2D0.cpp:42]   --->   Operation 98 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i8 %mul_ln42_6, i8 %mul_ln42_7" [conv2D0.cpp:42]   --->   Operation 99 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_5 = add i8 %add_ln42_4, i8 %mul_ln42_5" [conv2D0.cpp:42]   --->   Operation 100 'add' 'add_ln42_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%acc_2 = mul i8 %weights_0_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 101 'mul' 'acc_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_9)   --->   "%mul_ln42_11 = mul i8 %weights_3_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 102 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (4.17ns)   --->   "%mul_ln42_12 = mul i8 %weights_4_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 103 'mul' 'mul_ln42_12' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln42_13 = mul i8 %weights_5_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 104 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_13)   --->   "%mul_ln42_14 = mul i8 %weights_6_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 105 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i8 %mul_ln42_12, i8 %mul_ln42_13" [conv2D0.cpp:42]   --->   Operation 106 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_12 = add i8 %mul_ln42_15, i8 %mul_ln42_16" [conv2D0.cpp:42]   --->   Operation 107 'add' 'add_ln42_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_13 = add i8 %add_ln42_12, i8 %mul_ln42_14" [conv2D0.cpp:42]   --->   Operation 108 'add' 'add_ln42_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%acc_4 = mul i8 %weights_0_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 109 'mul' 'acc_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_17)   --->   "%mul_ln42_20 = mul i8 %weights_3_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 110 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (4.17ns)   --->   "%mul_ln42_21 = mul i8 %weights_4_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 111 'mul' 'mul_ln42_21' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln42_22 = mul i8 %weights_5_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 112 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_21)   --->   "%mul_ln42_23 = mul i8 %weights_6_load, i8 %img_in_12_read" [conv2D0.cpp:42]   --->   Operation 113 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i8 %mul_ln42_21, i8 %mul_ln42_22" [conv2D0.cpp:42]   --->   Operation 114 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_20 = add i8 %mul_ln42_24, i8 %mul_ln42_25" [conv2D0.cpp:42]   --->   Operation 115 'add' 'add_ln42_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_21 = add i8 %add_ln42_20, i8 %mul_ln42_23" [conv2D0.cpp:42]   --->   Operation 116 'add' 'add_ln42_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_24)   --->   "%acc_6 = mul i8 %weights_0_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 117 'mul' 'acc_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln42_29 = mul i8 %weights_3_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 118 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (4.17ns)   --->   "%mul_ln42_30 = mul i8 %weights_4_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 119 'mul' 'mul_ln42_30' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln42_31 = mul i8 %weights_5_load, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 120 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_29)   --->   "%mul_ln42_32 = mul i8 %weights_6_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 121 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i8 %mul_ln42_30, i8 %mul_ln42_31" [conv2D0.cpp:42]   --->   Operation 122 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_28 = add i8 %mul_ln42_33, i8 %mul_ln42_34" [conv2D0.cpp:42]   --->   Operation 123 'add' 'add_ln42_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_29 = add i8 %add_ln42_28, i8 %mul_ln42_32" [conv2D0.cpp:42]   --->   Operation 124 'add' 'add_ln42_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%img_in_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_2" [conv2D0.cpp:25]   --->   Operation 125 'read' 'img_in_2_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%img_in_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_3" [conv2D0.cpp:25]   --->   Operation 126 'read' 'img_in_3_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln42)   --->   "%acc = mul i8 %weights_0_load, i8 %img_in_0_read" [conv2D0.cpp:42]   --->   Operation 127 'mul' 'acc' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (4.17ns)   --->   "%mul_ln42 = mul i8 %weights_1_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 128 'mul' 'mul_ln42' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (4.17ns)   --->   "%mul_ln42_1 = mul i8 %weights_2_load, i8 %img_in_2_read" [conv2D0.cpp:42]   --->   Operation 129 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln42_2 = mul i8 %weights_3_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 130 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i8 %mul_ln42, i8 %acc" [conv2D0.cpp:42]   --->   Operation 131 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i8 %mul_ln42_1, i8 %mul_ln42_2" [conv2D0.cpp:42]   --->   Operation 132 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i8 %mul_ln42_3, i8 %mul_ln42_4" [conv2D0.cpp:42]   --->   Operation 133 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_5 = add i8 %add_ln42_4, i8 %mul_ln42_5" [conv2D0.cpp:42]   --->   Operation 134 'add' 'add_ln42_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln42_6 = add i8 %add_ln42_5, i8 %add_ln42_3" [conv2D0.cpp:42]   --->   Operation 135 'add' 'add_ln42_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_8)   --->   "%acc_2 = mul i8 %weights_0_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 136 'mul' 'acc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/1] (4.17ns)   --->   "%mul_ln42_9 = mul i8 %weights_1_load, i8 %img_in_2_read" [conv2D0.cpp:42]   --->   Operation 137 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (4.17ns)   --->   "%mul_ln42_10 = mul i8 %weights_2_load, i8 %img_in_3_read" [conv2D0.cpp:42]   --->   Operation 138 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_9)   --->   "%mul_ln42_11 = mul i8 %weights_3_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 139 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i8 %mul_ln42_9, i8 %acc_2" [conv2D0.cpp:42]   --->   Operation 140 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_9 = add i8 %mul_ln42_10, i8 %mul_ln42_11" [conv2D0.cpp:42]   --->   Operation 141 'add' 'add_ln42_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i8 %mul_ln42_12, i8 %mul_ln42_13" [conv2D0.cpp:42]   --->   Operation 142 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_13 = add i8 %add_ln42_12, i8 %mul_ln42_14" [conv2D0.cpp:42]   --->   Operation 143 'add' 'add_ln42_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [1/1] (1.91ns)   --->   "%add_ln42_14 = add i8 %add_ln42_13, i8 %add_ln42_11" [conv2D0.cpp:42]   --->   Operation 144 'add' 'add_ln42_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_16)   --->   "%acc_4 = mul i8 %weights_0_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 145 'mul' 'acc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (4.17ns)   --->   "%mul_ln42_18 = mul i8 %weights_1_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 146 'mul' 'mul_ln42_18' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (4.17ns)   --->   "%mul_ln42_19 = mul i8 %weights_2_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 147 'mul' 'mul_ln42_19' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_17)   --->   "%mul_ln42_20 = mul i8 %weights_3_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 148 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i8 %mul_ln42_18, i8 %acc_4" [conv2D0.cpp:42]   --->   Operation 149 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_17 = add i8 %mul_ln42_19, i8 %mul_ln42_20" [conv2D0.cpp:42]   --->   Operation 150 'add' 'add_ln42_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i8 %mul_ln42_21, i8 %mul_ln42_22" [conv2D0.cpp:42]   --->   Operation 151 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_21 = add i8 %add_ln42_20, i8 %mul_ln42_23" [conv2D0.cpp:42]   --->   Operation 152 'add' 'add_ln42_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [1/1] (1.91ns)   --->   "%add_ln42_22 = add i8 %add_ln42_21, i8 %add_ln42_19" [conv2D0.cpp:42]   --->   Operation 153 'add' 'add_ln42_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_24)   --->   "%acc_6 = mul i8 %weights_0_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 154 'mul' 'acc_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (4.17ns)   --->   "%mul_ln42_27 = mul i8 %weights_1_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 155 'mul' 'mul_ln42_27' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (4.17ns)   --->   "%mul_ln42_28 = mul i8 %weights_2_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 156 'mul' 'mul_ln42_28' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln42_29 = mul i8 %weights_3_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 157 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_24 = add i8 %mul_ln42_27, i8 %acc_6" [conv2D0.cpp:42]   --->   Operation 158 'add' 'add_ln42_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i8 %mul_ln42_28, i8 %mul_ln42_29" [conv2D0.cpp:42]   --->   Operation 159 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i8 %mul_ln42_30, i8 %mul_ln42_31" [conv2D0.cpp:42]   --->   Operation 160 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_29 = add i8 %add_ln42_28, i8 %mul_ln42_32" [conv2D0.cpp:42]   --->   Operation 161 'add' 'add_ln42_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (1.91ns)   --->   "%add_ln42_30 = add i8 %add_ln42_29, i8 %add_ln42_27" [conv2D0.cpp:42]   --->   Operation 162 'add' 'add_ln42_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.76>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [conv2D0.cpp:21]   --->   Operation 163 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [conv2D0.cpp:7]   --->   Operation 164 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_0"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_1"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_2"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_3"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_4"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_5"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_6"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_7"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_8"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_9"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_10"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_11"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_12"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_13"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_14"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_15"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_0"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_1"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_2"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_3"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_0"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_1"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_2"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_3"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_4"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_5"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_6"   --->   Operation 218 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_7"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i8 %mul_ln42, i8 %acc" [conv2D0.cpp:42]   --->   Operation 221 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i8 %mul_ln42_1, i8 %mul_ln42_2" [conv2D0.cpp:42]   --->   Operation 222 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i8 %add_ln42_1, i8 %add_ln42" [conv2D0.cpp:42]   --->   Operation 223 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_1 = add i8 %add_ln42_6, i8 %add_ln42_2" [conv2D0.cpp:42]   --->   Operation 224 'add' 'acc_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i8 %mul_ln42_9, i8 %acc_2" [conv2D0.cpp:42]   --->   Operation 225 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_9 = add i8 %mul_ln42_10, i8 %mul_ln42_11" [conv2D0.cpp:42]   --->   Operation 226 'add' 'add_ln42_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_10 = add i8 %add_ln42_9, i8 %add_ln42_8" [conv2D0.cpp:42]   --->   Operation 227 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_3 = add i8 %add_ln42_14, i8 %add_ln42_10" [conv2D0.cpp:42]   --->   Operation 228 'add' 'acc_3' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i8 %mul_ln42_18, i8 %acc_4" [conv2D0.cpp:42]   --->   Operation 229 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_17 = add i8 %mul_ln42_19, i8 %mul_ln42_20" [conv2D0.cpp:42]   --->   Operation 230 'add' 'add_ln42_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_18 = add i8 %add_ln42_17, i8 %add_ln42_16" [conv2D0.cpp:42]   --->   Operation 231 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_5 = add i8 %add_ln42_22, i8 %add_ln42_18" [conv2D0.cpp:42]   --->   Operation 232 'add' 'acc_5' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_24 = add i8 %mul_ln42_27, i8 %acc_6" [conv2D0.cpp:42]   --->   Operation 233 'add' 'add_ln42_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i8 %mul_ln42_28, i8 %mul_ln42_29" [conv2D0.cpp:42]   --->   Operation 234 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_26 = add i8 %add_ln42_25, i8 %add_ln42_24" [conv2D0.cpp:42]   --->   Operation 235 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_7 = add i8 %add_ln42_30, i8 %add_ln42_26" [conv2D0.cpp:42]   --->   Operation 236 'add' 'acc_7' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_0, i8 %acc_1" [conv2D0.cpp:51]   --->   Operation 237 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_1, i8 %acc_3" [conv2D0.cpp:51]   --->   Operation 238 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_2, i8 %acc_5" [conv2D0.cpp:51]   --->   Operation 239 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_3, i8 %acc_7" [conv2D0.cpp:51]   --->   Operation 240 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [conv2D0.cpp:52]   --->   Operation 241 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 1 bit ('weights_0_addr_1', conv2D0.cpp:29) [119]  (0.000 ns)
	'load' operation 8 bit ('weights_0_load_1', conv2D0.cpp:29) on array 'weights_0' [120]  (2.322 ns)

 <State 2>: 3.372ns
The critical path consists of the following:
	'load' operation 8 bit ('weights_0_load_1', conv2D0.cpp:29) on array 'weights_0' [120]  (2.322 ns)
	'mul' operation 8 bit of DSP[134] ('mul_ln42_7', conv2D0.cpp:42) [129]  (1.050 ns)

 <State 3>: 3.372ns
The critical path consists of the following:
	'load' operation 8 bit ('weights_5_load', conv2D0.cpp:29) on array 'weights_5' [114]  (2.322 ns)
	'mul' operation 8 bit of DSP[133] ('mul_ln42_4', conv2D0.cpp:42) [126]  (1.050 ns)

 <State 4>: 6.270ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln42_6', conv2D0.cpp:42) [128]  (4.170 ns)
	'add' operation 8 bit of DSP[134] ('add_ln42_4', conv2D0.cpp:42) [134]  (2.100 ns)

 <State 5>: 6.270ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln42_3', conv2D0.cpp:42) [125]  (4.170 ns)
	'add' operation 8 bit of DSP[133] ('add_ln42_3', conv2D0.cpp:42) [133]  (2.100 ns)

 <State 6>: 6.270ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln42', conv2D0.cpp:42) [122]  (4.170 ns)
	'add' operation 8 bit of DSP[130] ('add_ln42', conv2D0.cpp:42) [130]  (2.100 ns)

 <State 7>: 5.769ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[130] ('add_ln42', conv2D0.cpp:42) [130]  (2.100 ns)
	'add' operation 8 bit ('add_ln42_2', conv2D0.cpp:42) [132]  (0.000 ns)
	'add' operation 8 bit ('acc', conv2D0.cpp:42) [137]  (3.669 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
