<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="550eb3c5a432405b9324e15c5ef7c990"/>
    <Option Name="Part" Val="xc7vx485tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="xilinx.com:vc707:part0:1.2"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/ConvEngine.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/ConvEngine.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/GlobalPackage.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/WeightBankPkg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvPackage.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineDataBankPkg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineOutput_Datapath_Alternate.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineOutput_Control_Level1_DDR.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineOutput_Control_Level1_DataBank.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineOutput_Control.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineOutput_Top.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/DSP_UsingLUT.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineDataDDRTOBank_DataPath.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineDataDDRToBank_Control.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineDataDDRToBank_Top.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightDDRToBank_WriteControl.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightDDRToBank_ReadControl.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_WriteControl_Level1_v2.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_ReadControl_Level1_v2.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_WriteControl_Level2.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_v2.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_ReadControl_Level2_v1.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBankToMACDatapath_v4.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBankToMACControl_v3.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_MainControl_Level2_v2.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBankTop.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBankToMACTop.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineTop.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineMACunits_DataPath.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineMACUnit_Top.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/TestPackage.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineOutput_Datapath.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Test.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ShiftUnit.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1.hwh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/new/DataBRAM_ShiftUnitInterface.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightStreaming_WriteControl_Level1.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightStreaming_ReadControl_Level1.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightLocalMemory_ReadControl_Level1.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightLocalMemory.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/BRAMunit.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/WeightBank.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_ReadControl_Level1.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBankToMACDatapath_v3.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/WeightBankMACInterfcae_v2.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/WordBankMACInterface.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_WriteControl_Level1.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineWeightBank_MainControl_Level2_v1.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineDataBank.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineOutputToDDRAndBank_DataPath.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineDataBank_WriteControl.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ConvEngineDataBank_ReadControl.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ConvEngineOutput_Top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/StreamWriteControl.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/StreamWriteControl.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/ReadTextFileLibrary.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/ConvEngineOutput_Top_tb.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/MainTestBench.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/LocalMemControl_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/FIFO_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/ConvEngineWeightBank_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/ConvEngineWeightBank_ReadControl_level1_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/ConvEngineWeightBankTop_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/ConvEngineWeightBankToMAC_Control_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/ConvEngineDataDDRToBank_Top_tb.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ConvEngineOutput_Top_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="NLNetlistMode" Val="funcsim"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_0_True_Dual_Port" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_0_True_Dual_Port">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0_True_Dual_Port/blk_mem_gen_0_True_Dual_Port.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_0_True_Dual_Port"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_1_TDP_Ar18w72_Br72w72" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_1_TDP_Ar18w72_Br72w72">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_1_TDP_Ar18w72_Br72w72/blk_mem_gen_1_TDP_Ar18w72_Br72w72.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_1_TDP_Ar18w72_Br72w72"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite72_Bread18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite72_Bread18">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite72_Bread18/blk_mem_gen_SDP_Awrite72_Bread18.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite72_Bread18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite72depth512_Bread72" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite72depth512_Bread72">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite72depth512_Bread72/blk_mem_gen_SDP_Awrite72depth512_Bread72.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite72depth512_Bread72"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="xbip_dsp48_macro_A18_B18_P48_NoRounding" Type="BlockSrcs" RelSrcDir="$PSRCDIR/xbip_dsp48_macro_A18_B18_P48_NoRounding">
      <File Path="$PSRCDIR/sources_1/ip/xbip_dsp48_macro_A18_B18_P48_NoRounding/xbip_dsp48_macro_A18_B18_P48_NoRounding.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="xbip_dsp48_macro_A18_B18_P48_NoRounding"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite18depth8192_Bread18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite18depth8192_Bread18">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite18depth8192_Bread18/blk_mem_gen_SDP_Awrite18depth8192_Bread18.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite18depth8192_Bread18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite36depth2048_bread36" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite36depth2048_bread36">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite36depth2048_bread36/blk_mem_gen_SDP_Awrite36depth2048_bread36.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite36depth2048_bread36"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM/blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM/blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM/blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM/blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite144depth256_Bread144" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite144depth256_Bread144">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite144depth256_Bread144/blk_mem_gen_SDP_Awrite144depth256_Bread144.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite144depth256_Bread144"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_Width576bit_Depth512" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_Width576bit_Depth512">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_Width576bit_Depth512/fifo_generator_Width576bit_Depth512.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_Width576bit_Depth512"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits" Type="BlockSrcs" RelSrcDir="$PSRCDIR/xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits">
      <File Path="$PSRCDIR/sources_1/ip/xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits/xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits" Type="BlockSrcs" RelSrcDir="$PSRCDIR/xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits">
      <File Path="$PSRCDIR/sources_1/ip/xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits/xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128/fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_Width160_Depth128" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_Width160_Depth128">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_Width160_Depth128/fifo_generator_Width160_Depth128.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_Width160_Depth128"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM/blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_Width160_Depth512" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_Width160_Depth512">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_Width160_Depth512/fifo_generator_Width160_Depth512.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_Width160_Depth512"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_Width320_Depth16_DistRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_Width320_Depth16_DistRAM">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_Width320_Depth16_DistRAM/fifo_generator_Width320_Depth16_DistRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_Width320_Depth16_DistRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_Width16_Depth16_DistRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_Width16_Depth16_DistRAM">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_Width16_Depth16_DistRAM/fifo_generator_Width16_Depth16_DistRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_Width16_Depth16_DistRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="xbip_dsp48_macro_Test" Type="BlockSrcs" RelSrcDir="$PSRCDIR/xbip_dsp48_macro_Test">
      <File Path="$PSRCDIR/sources_1/ip/xbip_dsp48_macro_Test/xbip_dsp48_macro_Test.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="xbip_dsp48_macro_Test"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_Width480_Depth16_DistRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_Width480_Depth16_DistRAM">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_Width480_Depth16_DistRAM/fifo_generator_Width480_Depth16_DistRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_Width480_Depth16_DistRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_Width28_Depth16_DistRAM" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_Width28_Depth16_DistRAM">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_Width28_Depth16_DistRAM/fifo_generator_Width28_Depth16_DistRAM.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_Width28_Depth16_DistRAM"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design">
          <Option Id="MoreOptsStr"><![CDATA[-mode out_of_context]]></Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_0_True_Dual_Port_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_0_True_Dual_Port" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_0_True_Dual_Port" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_0_True_Dual_Port_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_1_TDP_Ar18w72_Br72w72_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_1_TDP_Ar18w72_Br72w72" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_1_TDP_Ar18w72_Br72w72" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_1_TDP_Ar18w72_Br72w72_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite72_Bread18_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite72_Bread18" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite72_Bread18" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite72_Bread18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite72depth512_Bread72_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite72depth512_Bread72" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite72depth512_Bread72" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite72depth512_Bread72_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="xbip_dsp48_macro_A18_B18_P48_NoRounding_synth_1" Type="Ft3:Synth" SrcSet="xbip_dsp48_macro_A18_B18_P48_NoRounding" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_A18_B18_P48_NoRounding" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/xbip_dsp48_macro_A18_B18_P48_NoRounding_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite18depth8192_Bread18_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite18depth8192_Bread18" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite18depth8192_Bread18" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite18depth8192_Bread18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite36depth2048_bread36_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite36depth2048_bread36" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite36depth2048_bread36" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite36depth2048_bread36_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite144depth256_Bread144_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite144depth256_Bread144" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite144depth256_Bread144" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite144depth256_Bread144_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_Width576bit_Depth512_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_Width576bit_Depth512" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width576bit_Depth512" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_Width576bit_Depth512_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits_synth_1" Type="Ft3:Synth" SrcSet="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits_synth_1" Type="Ft3:Synth" SrcSet="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_Width160_Depth128_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_Width160_Depth128" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width160_Depth128" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_Width160_Depth128_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_Width160_Depth512_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_Width160_Depth512" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width160_Depth512" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_Width160_Depth512_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_Width320_Depth16_DistRAM_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_Width320_Depth16_DistRAM" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width320_Depth16_DistRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_Width320_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_Width16_Depth16_DistRAM_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_Width16_Depth16_DistRAM" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width16_Depth16_DistRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_Width16_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="xbip_dsp48_macro_Test_synth_1" Type="Ft3:Synth" SrcSet="xbip_dsp48_macro_Test" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_Test" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/xbip_dsp48_macro_Test_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_Width480_Depth16_DistRAM_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_Width480_Depth16_DistRAM" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width480_Depth16_DistRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_Width480_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_Width28_Depth16_DistRAM_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_Width28_Depth16_DistRAM" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width28_Depth16_DistRAM" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_Width28_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_0_True_Dual_Port_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_0_True_Dual_Port" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_0_True_Dual_Port_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_1_TDP_Ar18w72_Br72w72_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_1_TDP_Ar18w72_Br72w72" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_1_TDP_Ar18w72_Br72w72_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite72_Bread18_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite72_Bread18" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite72_Bread18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite72depth512_Bread72_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite72depth512_Bread72" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite72depth512_Bread72_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="xbip_dsp48_macro_A18_B18_P48_NoRounding_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_A18_B18_P48_NoRounding" Description="Vivado Implementation Defaults" SynthRun="xbip_dsp48_macro_A18_B18_P48_NoRounding_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite18depth8192_Bread18_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite18depth8192_Bread18" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite18depth8192_Bread18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite36depth2048_bread36_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite36depth2048_bread36" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite36depth2048_bread36_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite72depth65536_Bread72_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite144depth32768_Bread144_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_TDP_Awrite288read288depth16384_BsimilarToA_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite144depth256_Bread144_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite144depth256_Bread144" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite144depth256_Bread144_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_Width576bit_Depth512_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width576bit_Depth512" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_Width576bit_Depth512_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits" Description="Vivado Implementation Defaults" SynthRun="xbip_dsp48_macro_A18_B18_Output34_SimpleRoundingOf14Bits_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits" Description="Vivado Implementation Defaults" SynthRun="xbip_dsp48_macro_A18_B18_Output36_SimpleRoundingOf12Bits_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_WriteWidth20_ReadSameAsWrite_Depth128_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_Width160_Depth128_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width160_Depth128" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_Width160_Depth128_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_SDP_Awrite288depth16384_Bread288_128BRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_Width160_Depth512_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width160_Depth512" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_Width160_Depth512_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_Width320_Depth16_DistRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width320_Depth16_DistRAM" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_Width320_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_Width16_Depth16_DistRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width16_Depth16_DistRAM" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_Width16_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="xbip_dsp48_macro_Test_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="xbip_dsp48_macro_Test" Description="Vivado Implementation Defaults" SynthRun="xbip_dsp48_macro_Test_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_Width480_Depth16_DistRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width480_Depth16_DistRAM" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_Width480_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_Width28_Depth16_DistRAM_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="fifo_generator_Width28_Depth16_DistRAM" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_Width28_Depth16_DistRAM_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
