[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430FR5994IPMR production of TEXAS INSTRUMENTS from the text:MSP430FR599x, MSP430FR596x Mixed-Signal Microcontrollers\n1 Features\n• Embedded microcontroller\n– 16-bit RISC architecture up to 16 ‑MHz clock\n– Up to 256KB of ferroelectric random access\nmemory (FRAM)\n• Ultra-low-power writes\n• Fast write at 125 ns per word (64KB in\n4 ms)\n• Flexible allocation of data and application\ncode in memory\n• 1015 write cycle endurance\n• Radiation resistant and nonmagnetic\n– Wide supply voltage range from 3.6 V down to\n1.8 V (minimum supply voltage is restricted by\nSVS levels, see the SVS specifications )\n• Optimized ultra-low-power modes\n– Active mode: 118 µA/MHz\n– Standby with VLO (LPM3): 500 nA\n– Standby with real-time clock (RTC) (LPM3.5):\n350 nA (the RTC is clocked by a 3.7-pF crystal)\n– Shutdown (LPM4.5): 45 nA\n• Low-energy accelerator (LEA) for signal\nprocessing (MSP430FR599x only)\n– Operation independent of CPU\n– 4KB of RAM shared with CPU\n– Efficient 256-point complex FFT:\nUp to 40x faster than Arm® Cortex®-M0+ core\n• Intelligent digital peripherals\n– 32-bit hardware multiplier (MPY)\n– 6-channel internal DMA\n– RTC with calendar and alarm functions\n– Six 16-bit timers with up to seven capture/\ncompare registers each\n– 32- and 16-bit cyclic redundancy check (CRC)\n• High-performance analog\n– 16-channel analog comparator\n– 12-bit analog-to-digital converter (ADC)\nfeaturing window comparator, internal reference\nand sample-and-hold, up to 20 external input\nchannels• Multifunction input/output ports\n– All pins support capacitive-touch capability with\nno need for external components\n– Accessible bit-, byte-, and word-wise (in pairs)\n– Edge-selectable wake from LPM on all ports\n– Programmable pullup and pulldown on all ports\n• Code security and encryption\n– 128- or 256-bit AES security encryption and\ndecryption coprocessor\n– Random number seed for random number\ngeneration algorithms\n– IP encapsulation protects memory from\nexternal access\n• Enhanced serial communication\n– Up to four eUSCI_A serial communication ports\n• UART with automatic baud-rate detection\n• IrDA encode and decode\n– Up to four eUSCI_B serial communication ports\n• I2C with multiple-slave addressing\n– Hardware UART or I2C bootloader (BSL)\n• Flexible clock system\n– Fixed-frequency DCO with 10 selectable\nfactory-trimmed frequencies\n– Low-power low-frequency internal clock source\n(VLO)\n– 32-kHz crystals (LFXT)\n– High-frequency crystals (HFXT)\n• Development tools and software (also see Tools\nand Software )\n– Development kits ( MSP-EXP430FR5994\nLaunchPad™ development kit and\nMSP‑TS430PN80B  target socket board)\n–MSP430Ware™ software for MSP430™\nmicrocontrollers\n•Device Comparison  summarizes the available\ndevices\n2 Applications\n•Grid infrastructure\n•Factory automation & control\n•Building automation\n•Wearable fitness & activity monitor\n•Wearable electronicswww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 1\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,\nintellectual property matters and other important disclaimers. PRODUCTION DATA.\n3 Description\nThe MSP430FR599x microcontrollers (MCUs) take low power and performance to the next level with the unique\nlow-energy accelerator (LEA) for digital signal processing. This accelerator delivers 40x the performance of\nArm® Cortex®-M0+ MCUs to help developers efficiently process data using complex functions such as FFT, FIR,\nand matrix multiplication. Implementation requires no DSP expertise with a free optimized DSP Library available.\nAdditionally, with up to 256KB of unified memory with FRAM, these devices offer more space for advanced\napplications and flexibility for effortless implementation of over-the-air firmware updates.\nThe MSP ultra-low-power (ULP) FRAM microcontroller platform combines uniquely embedded FRAM and a\nholistic ultra-low-power system architecture, allowing system designers to increase performance while lowering\nenergy consumption. FRAM technology combines the low-energy fast writes, flexibility, and endurance of RAM\nwith the nonvolatile behavior of flash.\nMSP430FR599x MCUs are supported by an extensive hardware and software ecosystem with reference designs\nand code examples to get your design started quickly. Development kits for the MSP430FR599x include the\nMSP-EXP430FR5994 LaunchPad ™ development kit  and the MSP-TS430PN80B 80-pin target development\nboard . TI also provides free MSP430Ware™  software , which is available as a component of Code Composer\nStudio™ IDE desktop and cloud versions within TI Resource Explorer.\nFor complete module descriptions, see the MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User\'s\nGuide .\nDevice Information\nPART NUMBER (1) (2)PACKAGE BODY SIZE(3)\nMSP430FR5994IZVW NFBGA (87) 6 mm × 6 mm\nMSP430FR5994IPN LQFP (80) 12 mm × 12 mm\nMSP430FR5994IPM LQFP (64) 10 mm × 10 mm\nMSP430FR5994IRGZ VQFN (48) 7 mm × 7 mm\n(1) For the most current part, package, and ordering information for all available devices, see the\nPackage Option Addendum  in Section 12 , or see the TI website at www.ti.com .\n(2) For a comparison of all available device variants, see Section 6 .\n(3) The sizes shown here are approximations. For the package dimensions with tolerances, see the\nMechanical Data  in Section 12 .MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n2 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n4 Functional Block Diagram\nFigure 4-1  shows the functional block diagram of the devices.\nEEM\n(S3+1):Comp_E\n(up to 16\ninputs)\nFRCTL_A\n256KB\n128KBRAM\n4KB + 4KBPower\nManagement\nLDO\nSVS\nBrownoutSMCLKACLKLFXOUT,\nHFXOUTLFXIN,\nHFXIN\nSpy-Bi-WireBus\nControl\nLogicMAB\nMDB\nMABMDBMCLKP1.x, P2.x\n2x8\nI/O Port\nPJ\n1x8 I/OsI/O Ports\nP3, P4\n2x8 I/Os\nPB\n1x16 I/OsI/O Ports\nP1, P2\n2x8 I/Os\nPA\n1x16 I/OsP3.x, P4.x PJ.x\n1x 2x8 8\nMPY32AES256\nSecurity\nEncryption,\nDecryption\n(128, 256)ADC12_B\n(up to 16\nstandard\ninputs,\nup to 8\ndifferential\ninputs)Clock\nSystem\nCPUXV2\nwith 16\nregisters\nJTAG\nInterfaceDMA\nController\n6 channels\nWatchdogREF_A\nVoltage\nReference\nMPU\nIP Encap\nT 0 B\nTimer_B\n7 CC\nRegisters\n(int, ext)TA0\nTimer_A\n3 CC\nRegisters\n(int, ext)TA1\nTimer_A\n3 CC\nRegisters\n(int, ext)T 2(int) A\nT 3(int) A\nTimer_A\n2 CC\nRegisters\nRTC_CeUSCI_B0\neUSCI_B1\neUSCI_B2\neUSCI_B3\n(I C, SPI)2Capacitive Touch I/O 0, Capacitive Touch I/O 1\nLPM3.5 DomainLEA\nSubsystemeUSCI_A0\neUSCI_A1\neUSCI_A2\neUSCI_A3\n(UART,\nIrDA, SPI)I/O Ports\nP7, P8\n2x8 I/Os\nPD\n1x16 I/OsI/O Ports\nP5, P6\n2x8 I/Os\nPC\n1x16 I/OsP5.x, P6.x P7.x, P8.x\n2x8 2x8\nCRC32\nCRC-32-\nISO-3309CRC16\nCRC-16-\nCCITT\nTA4\nTimer_A\n2 CC\nRegisters\n(int, ext)Tiny RAM\n22B\nA. The device has 8KB of RAM, and 4KB of the RAM is shared with the LEA subsystem. The CPU has priority over the LEA subsystem.\nB. The LEA subsystem is available on the MSP430FR599x MCUs only.\nFigure 4-1. Functional Block Diagramwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 2\n4 Functional Block Diagram .............................................. 3\n5 Revision History .............................................................. 5\n6 Device Comparison ......................................................... 7\n6.1 Related Products........................................................ 8\n7 Terminal Configuration and Functions .......................... 9\n7.1 Pin Diagrams.............................................................. 9\n7.2 Pin Attributes............................................................. 14\n7.3 Signal Descriptions................................................... 20\n7.4 Pin Multiplexing......................................................... 28\n7.5 Buffer Types.............................................................. 28\n7.6 Connection of Unused Pins...................................... 28\n8 Specifications ................................................................ 29\n8.1 Absolute Maximum Ratings...................................... 29\n8.2 ESD Ratings............................................................. 29\n8.3 Recommended Operating Conditions....................... 30\n8.4 Active Mode Supply Current Into V CC Excluding\nExternal Current.......................................................... 31\n8.5 Typical Characteristics, Active Mode Supply\nCurrents....................................................................... 32\n8.6 Low-Power Mode (LPM0, LPM1) Supply\nCurrents Into V CC Excluding External Current............ 32\n8.7 Low-Power Mode (LPM2, LPM3, LPM4) Supply\nCurrents (Into V CC) Excluding External Current.......... 33\n8.8 Low-Power Mode (LPMx.5) Supply Currents\n(Into V CC) Excluding External Current......................... 35\n8.9 Typical Characteristics, Low-Power Mode\nSupply Currents........................................................... 36\n8.10 Typical Characteristics, Current Consumption\nper Module.................................................................. 37\n8.11 Thermal Packaging Characteristics........................ 37\n8.12 Timing and Switching Characteristics..................... 38\n9 Detailed Description ...................................................... 669.1 Overview................................................................... 66\n9.2 CPU.......................................................................... 66\n9.3 Low-Energy Accelerator (LEA) for Signal\nProcessing (MSP430FR599x Only)............................ 66\n9.4 Operating Modes...................................................... 67\n9.5 Interrupt Vector Table and Signatures....................... 70\n9.6 Bootloader (BSL)...................................................... 73\n9.7 JTAG Operation........................................................ 74\n9.8 FRAM Controller A (FRCTL_A)................................ 75\n9.9 RAM.......................................................................... 75\n9.10 Tiny RAM................................................................ 75\n9.11 Memory Protection Unit (MPU) Including IP\nEncapsulation.............................................................. 75\n9.12 Peripherals.............................................................. 76\n9.13 Input/Output Diagrams............................................ 86\n9.14 Device Descriptors (TLV)...................................... 124\n9.15 Memory Map......................................................... 127\n9.16 Identification.......................................................... 147\n10 Applications, Implementation, and Layout ............. 148\n10.1 Device Connection and Layout Fundamentals..... 148\n10.2 Peripheral- and Interface-Specific Design\nInformation................................................................ 151\n11 Device and Documentation Support ........................ 153\n11.1 Getting Started...................................................... 153\n11.2 Device Nomenclature............................................ 153\n11.3 Tools and Software................................................ 154\n11.4 Documentation Support........................................ 156\n11.5 Related Links........................................................ 157\n11.6 Support Resources............................................... 157\n11.7 Trademarks........................................................... 157\n11.8 Electrostatic Discharge Caution............................ 158\n11.9 Export Control Notice............................................ 158\n11.10 Glossary.............................................................. 158\n12 Mechanical, Packaging, and Orderable\nInformation .................................................................. 159MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n4 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n5 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from revision C to revision D\nChanges from August 31, 2018 to January 15, 2021 Page\n• Updated the numbering format for tables, figures, and cross references throughout the document.................. 1\n• Format updates and corrections to external links as needed............................................................................. 1\n• Changed the column "FRAM Program + Information (KB)" in Section 6 , Device Comparison  .......................... 7\n• Added ball L5 to the COUT signal on the ZVW package in Section 7.3 , Signal Descriptions  ......................... 20\n• Added the note that begins "XT1CLK and VLOCLK can be active during LPM4..." ........................................ 67\n• Added the INTERRUPT VECTOR REGISTER column, moved register names from the INTERRUPT FLAG\ncolumn, and corrected interrupt flag names as necessary in Table 9-4 , Interrupt Sources, Flags, Vectors, and\nSignatures  ........................................................................................................................................................ 70\n• Corrected the interrupt flags for Port 4 to Port 8 in Table 9-4 , Interrupt Sources, Flags, and Vectors  ............. 70\n• Corrected the note on the P1DIR.x column for the UCB0SOMI/UCB0SCL row (changed eUSCI_A0 to\neUSCI_B0) in Table 9-22 , Port P1 (P1.6 and P1.7) Pin Functions  .................................................................. 91\n• Corrected the value of P5SEL1.5 (changed from 0 to 1) and P5SEL0.5 (from 1 to 0) for the N/A and DVSS\nrows on P5.5 in Table 9-31 , Port P5 (P5.0 to P5.7) Pin Functions  ................................................................ 106\n• Corrected eUSCI module in the note "Direction controlled by eUSCI_B1 module" (changed from eUSCI_B0 to\neUSCI_B1) ..................................................................................................................................................... 106\nChanges from revision B to revision C\nChanges from February 1, 2017 to August 30, 2018 Page\n• Updated Section 6.1 , Related Products  ............................................................................................................. 8\n• Added note (1) to Section 8.12.1.2 , SVS ......................................................................................................... 38\n• Corrected the value of P6SEL1.x (changed from 0 to 1) for the N/A and DVSS rows on P6.5, P6.6, and P6.7\nin Table 9-32 , Port P6 (P6.0 to P6.7) Pin Functions  ...................................................................................... 108\n• Changed capacitor value from 4.7 µF to 470 nF in Figure 10-5 , ADC12_B Grounding and Noise\nConsiderations  ............................................................................................................................................... 151\n• Changed capacitor value from 4.7 µF to 470 nF in the last paragraph of Section 10.2.1.2 , Design\nRequirements  ................................................................................................................................................ 151\n• Updated text and figure in Section 11.2 , Device Nomenclature  .................................................................... 153\nChanges from revision A to revision B\nChanges from October 18, 2016 to January 31, 2017 Page\n• Changed document status from Advance Information to Production Data......................................................... 1\n• Updated all electrical and timing specifications and typical characteristics graphs with production data......... 29\nChanges from initial release to revision A\nChanges from March 17, 2016 to October 17, 2016 Page\n• Changed from 35x Faster  to Up to 40x Faster  in the list item that starts "Efficient 256-Point Complex FFT..." in\nSection 1 , Features  ............................................................................................................................................ 1\n• Added Section 6.1 , Related Products  ................................................................................................................ 8\n• Added second row to t Sample  parameter in Section 8.12.9.2 , 12-Bit ADC, Timing Parameters  ....................... 58\n• Removed ADC12DIV from equation for the t CONVERT  TYP time, because ADC12CLK is after division........... 58\n• Added "R S < 10 kΩ" to the note that starts "Approximately 10 Tau (τ) are needed..." on Section 8.12.9.2 , 12-\nBit ADC, Timing Parameters  ............................................................................................................................ 58www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n• Changed from "If the RST/NMI pin is unused...with a 2.2-nF pulldown capacitor" to "If the RST/NMI pin is\nunused...with a 10-nF pulldown capacitor" in Section 10.1.4 , Reset  ............................................................. 150MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n6 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n6 Device Comparison\nTable 6-1  summarizes the available family members.\nTable 6-1. Device Comparison\nDEVICE (1) (2)FRAM\nProgram +\nInformation\n(KB)SRAM\n(KB)CLOCK\nSYSTEMLEAADC12_B\n(Channels)Comp_E Timer_A (3)Timer_B (4)eUSCI_A(5)eUSCI_B (6)AES BSL I/Os PACKAGE\nMSP430FR5994 256 + 0.5 8DCO\nHFXT\nLFXTYes20 external,\n2 internal\n16 ch.3, 3 (7)\n2, 2,2 (8) 74 4\nYes UART6880 PN (LQFP)\n87 ZVW (NFBGA)\n17 external,\n2 internal3 3 54 64 PM (LQFP)\n16 external,\n2 internal2 1 40 48 RGZ (VQFN)\nMSP430FR5992 128 + 0.5 8DCO\nHFXT\nLFXTYes20 external,\n2 internal\n16 ch.3, 3 (7)\n2, 2,2 (8) 74 4\nYes UART6880 PN (LQFP)\n87 ZVW (NFBGA)\n17 external,\n2 internal3 3 54 64 PM (LQFP)\n16 external,\n2 internal2 1 40 48 RGZ (VQFN)\nMSP430FR5964 256 + 0.5 8DCO\nHFXT\nLFXTNo20 external,\n2 internal\n16 ch.3, 3 (7)\n2, 2,2 (8) 74 4\nYes UART6880 PN (LQFP)\n87 ZVW (NFBGA)\n17 external,\n2 internal3 3 54 64 PM (LQFP)\n16 external,\n2 internal2 1 40 48 RGZ (VQFN)\nMSP430FR5962 128 + 0.5 8DCO\nHFXT\nLFXTNo20 external,\n2 internal\n16 ch.3, 3 (7)\n2, 2,2 (8) 74 4\nYes UART6880 PN (LQFP)\n87 ZVW (NFBGA)\n17 external,\n2 internal3 3 54 64 PM (LQFP)\n16 external,\n2 internal2 1 40 48 RGZ (VQFN)\nMSP430FR59941 256 + 0.5 8DCO\nHFXT\nLFXTYes20 external,\n2 internal\n16 ch.3, 3 (7)\n2, 2,2 (8) 74 4\nYes I2C6880 PN (LQFP)\n87 ZVW (NFBGA)\n17 external,\n2 internal3 3 54 64 PM (LQFP)\n16 external,\n2 internal2 1 40 48 RGZ (VQFN)\n(1) For the most current package and ordering information, see the Package Option Addendum  in Section 12 , or see the TI website at www.ti.com .\n(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging .\n(3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture/compare registers and PWM output generators available. For example, a\nnumber sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 capture/compare registers and PWM output generators and the second\ninstantiation having 5 capture/compare registers and PWM output generators, respectively.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n(4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture/compare registers and PWM output generators available. For example, a\nnumber sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 capture/compare registers and PWM output generators and the second\ninstantiation having 5 capture/compare registers and PWM output generators, respectively.\n(5) eUSCI_A supports UART with automatic baud-rate detection, IrDA encode and decode, and SPI.\n(6) eUSCI_B supports I2C with multiple slave addresses and SPI.\n(7) Timers TA0 and TA1 provide internal and external capture/compare inputs and internal and external PWM outputs.\n(8) Timers TA2 and TA3 provide only internal capture/compare inputs and only internal PWM outputs (if any). Timer TA4 provides internal and external capture/compare inputs and internal\nand external PWM outputs.\nNote: TA4 in the RGZ package provides only internal capture/compare inputs and only internal PWM outputs.\n6.1 Related Products\nFor information about other devices in this family of products or related products, see the following links.\n16-bit and 32-bit microcontrollers\nHigh-performance, low-power solutions to enable the autonomous future\nProducts for MSP430 ultra-low-power sensing & measurement MCUs\nOne platform. One ecosystem. Endless possibilities.\nReference designs for MSP430FR5994\nFind reference designs leveraging the best in TI technology – from analog and power management to embedded processors.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n8 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n7 Terminal Configuration and Functions\n7.1 Pin Diagrams\nFigure 7-1  shows the bottom view of the pinout of the 87-pin ZVW package, and Figure 7-2  shows the top view\nof the pinout.\nDVSS3 RSTDVCC3\nP2.3DGND\nL1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11\nK1\nJ1\nH1\nG1\nF1\nE1\nD1\nC1\nB1\nA1B1K2 K3 K4 K5 K6 K7 K8 K9 K10 K11\nJ2\nH2\nG2\nF2\nE2\nD2\nC2\nA2B3\nA3H4\nG4\nF4\nE4\nD4\nB4\nA4H5\nD5\nB5\nA5H6\nD6\nB6\nA6H7\nD7\nB7\nA7H8\nG8\nF8\nE8\nD8\nB8\nA8B9\nA9J10\nH10\nG10\nF10\nE10\nD10\nC10\nB10\nA10J11\nH11\nG11\nF11\nE11\nD11\nC11\nB11\nA11AGNDDGND P8.2 P3.4\nAVSS1P2.0\nLFOUTLFINP2.7HFOUTHFINDVSS1\nP2.4 P2.2 P1.7 P5.1 P5.2 P4.6 DGND\nP5.4\nP2.6 TST P8.3 P3.6 P3.7 P4.4 P4.5 P5.5\nP4.2 P4.3 P2.5 P5.7 P5.6\nP4.0 P7.7 P4.1 P6.4 P6.5\nP7.4 P7.5 P7.6 P6.6 AVSS3\nP7.2 PJ.3 P7.3 P6.0 AVSS2 P8.0 P4.7 P6.1\nPJ.1 PJ.2 P6.7\nPJ.0 P1.5 P7.1 P1.4 P6.3 P3.2 P3.1 P1.2 AGND\nDGND P1.3 P7.0 DVCC2 P6.2 P3.3 P3.0 P1.1 P1.0 DVSS2AVCC1DVCC1 DGND P2.1 P8.1 P3.5 P1.6 P5.0 P5.3\nOn devices with UART BSL: P2.0 is BSLTX, P2.1 is BSLRX\nOn devices with I2C BSL: P1.6 is BSLSDA, P1.7 is BSLSCL\nFigure 7-1. 87-Pin ZVW Package (Bottom View)www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nL1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11\nK1\nJ1\nH1\nG1\nF1\nE1\nD1\nC1\nB1\nA1L1K2 K3 K4 K5 K6 K7 K8 K9 K10 K11\nJ2\nH2\nG2\nF2\nE2\nD2\nC2\nA2B3\nA3H4\nG4\nF4\nE4\nD4\nB4\nA4H5\nD5\nB5\nA5H6\nD6\nB6\nA6H7\nD7\nB7\nA7H8\nG8\nF8\nE8\nD8\nB8\nA8B9\nA9J10\nH10\nG10\nF10\nE10\nD10\nC10\nB10\nA10J11\nH11\nG11\nF11\nE11\nD11\nC11\nB11\nA11DVSS3 RSTDVCC3\nP2.3DGND\nAGNDDGND P8.2 P3.4\nAVSS1P2.0\nLFOUTLFINP2.7HFOUTHFINDVSS1\nP2.4 P2.2 P1.7 P5.1 P5.2 P4.6 DGND\nP5.4\nP2.6 TST P8.3 P3.6 P3.7 P4.4 P4.5 P5.5\nP4.2 P4.3 P2.5 P5.7 P5.6\nP4.0 P7.7 P4.1 P6.4 P6.5\nP7.4 P7.5 P7.6 P6.6 AVSS3\nP7.2 PJ.3 P7.3 P6.0 AVSS2 P8.0 P4.7 P6.1\nPJ.1 PJ.2 P6.7\nPJ.0 P1.5 P7.1 P1.4 P6.3 P3.2 P3.1 P1.2 AGND\nDGND P1.3 P7.0 DVCC2 P6.2 P3.3 P3.0 P1.1 P1.0 DVSS2AVCC1DVCC1 DGND P2.1 P8.1 P3.5 P1.6 P5.0 P5.3Figure 7-2. 87-Pin ZVW Package (Top View)MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nFigure 7-3  shows the pinout of the 80-pin PN package.\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\nDVSS322DVCC2\n23 24 25 26 27 28 29 30 31 32 33 34P5.0/UCB1SIMO/UCB1SDA\n35 36 37 38 39 40414243444546474849505152535455565758596061626364\nDVCC1\n65666768697071727374757677787980\nP1.4/TB0.1/UCA0STE/A4/C4P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-\nP1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\nP1.2/TA1.1/TA0CLK/COUT/A2/C2\nP3.0/A12/C12\nP3.1/A13/C13\nP3.2/A14/C14\nP3.3/A15/C15\nP1.3/TA1.2/UCB0STE/A3/C3\nP1.5/TB0.2/UCA0CLK/A5/C5P4.7\nPJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C6PJ.1/TDI/TCLK/MCLK/SRSCG0/C7PJ.2/TMS/ACLK/SROSCOFF/C8PJ.3/TCK/SRCPUOFF/C9P4.0/A8P4.1/A9P4.2/A10P4.3/A11\nP2.5/TB0.0/UCA1TXD/UCA1SIMO\nP2.6/TB0.1/UCA1RXD/UCA1SOMI\nTEST/SBWTCK\nRST/NMI/SBWTDIOP2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLKP2.1/TB0.0/UCA0RXD/UCA0SOMIP2.2/TB0.2/UCB0CLKP3.4/TB0.3/SMCLKP3.5/TB0.4/COUTP3.6/TB0.5P3.7/TB0.6P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.0P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.0P4.4/TB0.5P4.5P4.6DVSS1P2.7P2.3/TA0.0/UCA1STE/A6/C10AVSS3PJ.6/HFXINPJ.7/HFXOUTAVSS2PJ.4/LFXINPJ.5/LFXOUTAVSS1AVCC1\nP2.4/TA1.0/UCA1CLK/A7/C11\nDVSS2P5.1/UCB1SOMI/UCB1SCLP5.2/UCB1CLK/TA4CLKP5.3/UCB1STEP5.4/UCA2TXD/UCA2SIMO/TB0OUTHP5.5/UCA2RXD/UCA2SOMI/ACLKP5.6/UCA2CLK/TA4.0/SMCLKP5.7/UCA2STE/TA4.1/MCLK\nP8.0P6.0/UCA3TXD/UCA3SIMO\nP6.1/UCA3RXD/UCA3SOMI\nP6.2/UCA3CLK\nP6.3/UCA3STE\nP8.1\nDVCC3P6.4/UCB3SIMO/UCB3SDAP6.5/UCB3SOMI/UCB3SCLP6.6/UCB3CLKP6.7/UCB3STE\nP8.2P8.3P7.0/UCB2SIMO/UCB2SDA\nP7.2/UCB2CLK\nP7.3/UCB2STE/TA4.1P7.1/UCB2SOMI/UCB2SCL\nP7.4/TA4.0/A16\nP7.6/A18P7.7/A19P7.5/A17\nOn devices with UART BSL: P2.0 is BSLTX, P2.1 is BSLRX\nOn devices with I2C BSL: P1.6 is BSLSDA, P1.7 is BSLSCL\nFigure 7-3. 80-Pin PN Package (Top View)www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nFigure 7-4  shows the pinout of the 64-pin PM package.\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 323334353637383940414243444546474849505152535455565758596061626364\nDVCC2P1.4/TB0.1/UCA0STE/A4/C4P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-\nP1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\nP1.2/TA1.1/TA0CLK/COUT/A2/C2\nP3.0/A12/C12\nP3.1/A13/C13\nP3.2/A14/C14\nP3.3/A15/C15\nP1.3/TA1.2/UCB0STE/A3/C3\nP1.5/TB0.2/UCA0CLK/A5/C5P4.7\nDVSS2P8.0P7.0/UCB2SIMO/UCB2SDA\nP7.1/UCB2SOMI/UCB2SCL\nPJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C6PJ.1/TDI/TCLK/MCLK/SRSCG0/C7PJ.2/TMS/ACLK/SROSCOFF/C8PJ.3/TCK/SRCPUOFF/C9P4.0/A8P4.1/A9P4.2/A10P4.3/A11\nP2.5/TB0.0/UCA1TXD/UCA1SIMO\nP2.6/TB0.1/UCA1RXD/UCA1SOMI\nTEST/SBWTCK\nRST/NMI/SBWTDIO\nP2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLKP7.2/UCB2CLK\nP7.3/UCB2STE/TA4.1\nP7.4//TA4.0/A16P5.0/UCB1SIMO/UCB1SDA\nP2.1/TB0.0/UCA0RXD/UCA0SOMIP2.2/TB0.2/UCB0CLKP3.4/TB0.3/SMCLKP3.5/TB0.4/COUTP3.6/TB0.5P3.7/TB0.6P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.0P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.0P4.4/TB0.5P4.5P4.6DVSS1\nP5.1/UCB1SOMI/UCB1SCLP5.2/UCB1CLK/TA4CLKP5.3/UCB1STEDVCC1P2.7P2.3/TA0.0/UCA1STE/A6/C10AVSS3PJ.6/HFXINPJ.7/HFXOUTAVSS2PJ.4/LFXINPJ.5/LFXOUTAVSS1AVCC1\nP2.4/TA1.0/UCA1CLK/A7/C11P5.4/UCA2TXD/UCA2SIMO/TB0OUTHP5.5/UCA2RXD/UCA2SOMI/ACLKP5.6/UCA2CLK/TA4.0/SMCLKP5.7/UCA2STE/TA4.1/MCLK\nOn devices with UART BSL: P2.0 is BSLTX, P2.1 is BSLRX\nOn devices with I2C BSL: P1.6 is BSLSDA, P1.7 is BSLSCL\nFigure 7-4. 64-Pin PM Package (Top View)MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nFigure 7-5  shows the pinout of the 48-pin RGZ package.\nP1.4/TB0.1/UCA0STE/A4/C41 P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-\n2 P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\n3 P1.2/TA1.1/TA0CLK/COUT/A2/C2\n4 P3.0/A12/C12\n5 P3.1/A13/C13\n6 P3.2/A14/C14\n7 P3.3/A15/C15\n8\nP1.3/TA1.2/UCB0STE/A3/C3 9\n10\nP1.5/TB0.2/UCA0CLK/A5/C5 11P4.7\n12 PJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C6\n13\nPJ.1/TDI/TCLK/MCLK/SRSCG0/C714\nPJ.2/TMS/ACLK/SROSCOFF/C815\nPJ.3/TCK/SRCPUOFF/C916\nP4.0/A817\nP4.1/A918\nP4.2/A1019\nP4.3/A1120\nP2.5/TB0.0/UCA1TXD/UCA1SIMO21\nP2.6/TB0.1/UCA1RXD/UCA1SOMI22\nTEST/SBWTCK23\nRST/NMI/SBWTDIO24\nP2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLK25 P2.1/TB0.0/UCA0RXD/UCA0SOMI26 P2.2/TB0.2/UCB0CLK27 P3.4/TB0.3/SMCLK28 P3.5/TB0.4/COUT29 P3.6/TB0.530 P3.7/TB0.631 P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.032 P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.033 P4.4/TB0.534 P4.535 P4.636 DVSS137\nDVCC1\n38\nP2.7\n39\nP2.3/TA0.0/UCA1STE/A6/C10\n4041\nAVSS\n42\nPJ.6/HFXIN\n43\nPJ.7/HFXOUT\n44\nAVSS\n45\nPJ.4/LFXIN\n46\nPJ.5/LFXOUT\n47\nAVSS1\n48\nAVCC1 P2.4/TA1.0/UCA1CLK/A7/C11\nTI recommends connecting the QFN thermal pad to V SS.\nOn devices with UART BSL: P2.0 is BSLTX, P2.1 is BSLRX\nOn devices with I2C BSL: P1.6 is BSLSDA, P1.7 is BSLSCL\nFigure 7-5. 48-Pin RGZ Package (Top View)www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n7.2 Pin Attributes\nTable 7-1  summarizes the attributes of the pins.\nTable 7-1. Pin Attributes\nPIN NUMBER (1)\nSIGNAL NAME (2) (3)SIGNAL TYPE (4)BUFFER TYPE\n(5)POWER\nSOURCE (6)RESET STATE\nAFTER BOR (7)PN PM RGZ ZVW\n1 1 1 A10P1.0 I/O LVCMOS DVCC OFF\nTA0.1 I/O LVCMOS DVCC –\nDMAE0 I LVCMOS DVCC –\nRTCCLK O LVCMOS DVCC –\nA0 I Analog DVCC –\nC0 I Analog DVCC –\nVREF- O Analog DVCC –\nVeREF- I Analog DVCC –\n2 2 2 A9P1.1 I/O LVCMOS DVCC OFF\nTA0.2 I/O LVCMOS DVCC –\nTA1CLK I LVCMOS DVCC –\nCOUT O LVCMOS DVCC –\nA1 I Analog DVCC –\nC1 I Analog DVCC –\nVREF+ O Analog DVCC –\nVeREF+ I Analog DVCC –\n3 3 3 B9P1.2 I/O LVCMOS DVCC OFF\nTA1.1 I/O LVCMOS DVCC –\nTA0CLK I LVCMOS DVCC –\nCOUT O LVCMOS DVCC –\nA2 I Analog DVCC –\nC2 I Analog DVCC –\n4 4 4 A8P3.0 I/O LVCMOS DVCC OFF\nA12 I Analog DVCC –\nC12 I Analog DVCC –\n5 5 5 B8P3.1 I/O LVCMOS DVCC –\nA13 I Analog DVCC –\nC13 I Analog DVCC –\n6 6 6 B7P3.2 I/O LVCMOS DVCC OFF\nA14 I Analog DVCC –\nC14 I Analog DVCC –\n7 7 7 A7P3.3 I/O LVCMOS DVCC OFF\nA15 I Analog DVCC –\nC15 I Analog DVCC –\n8 – – D8P6.0 I/O LVCMOS DVCC OFF\nUCA3TXD O LVCMOS DVCC –\nUCA3SIMO I/O LVCMOS DVCC –\n9 – – D7P6.1 I/O LVCMOS DVCC OFF\nUCA3RXD I LVCMOS DVCC –\nUCA3SOMI I/O LVCMOS DVCC –MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-1. Pin Attributes (continued)\nPIN NUMBER (1)\nSIGNAL NAME (2) (3)SIGNAL TYPE (4)BUFFER TYPE\n(5)POWER\nSOURCE (6)RESET STATE\nAFTER BOR (7)PN PM RGZ ZVW\n10 – – A6P6.2 I/O LVCMOS DVCC OFF\nUCA3CLK I/O LVCMOS DVCC –\n11 – – B6P6.3 I/O LVCMOS DVCC OFF\nUCA3STE I/O LVCMOS DVCC –\n12 8 8 D6 P4.7 I/O LVCMOS DVCC OFF\n13 9 – A5P7.0 I/O LVCMOS DVCC OFF\nUCB2SIMO I/O LVCMOS DVCC –\nUCB2SDA I/O LVCMOS DVCC –\n14 10 – B5P7.1 I/O LVCMOS DVCC OFF\nUCB2SOMI I/O LVCMOS DVCC –\nUCB2SCL I/O LVCMOS DVCC –\n15 11 – D5 P8.0 I/O LVCMOS DVCC OFF\n16 12 9 A4P1.3 I/O LVCMOS DVCC OFF\nTA1.2 I/O LVCMOS DVCC –\nUCB0STE I/O LVCMOS DVCC –\nA3 I Analog DVCC –\nC3 I Analog DVCC –\n17 13 10 B3P1.4 I/O LVCMOS DVCC OFF\nTB0.1 I/O LVCMOS DVCC –\nUCA0STE I/O LVCMOS DVCC –\nA4 I Analog DVCC –\nC4 I Analog DVCC –\n18 14 11 B4P1.5 I/O LVCMOS DVCC OFF\nTB0.2 I/O LVCMOS DVCC –\nUCA0CLK I/O LVCMOS DVCC –\nA5 I Analog DVCC –\nC5 I Analog DVCC –\n19 15 – A2 DVSS2 P Power – N/A\n20 16 – A3 DVCC2 P Power – N/A\n21 17 12 B1PJ.0 I/O LVCMOS DVCC OFF\nTDO O LVCMOS DVCC –\nTB0OUTH I LVCMOS DVCC –\nSMCLK O LVCMOS DVCC –\nSRSCG1 O LVCMOS DVCC –\nC6 I Analog DVCC –\n22 18 13 C1PJ.1 I/O LVCMOS DVCC OFF\nTDI I LVCMOS DVCC –\nTCLK I LVCMOS DVCC –\nMCLK O LVCMOS DVCC –\nSRSCG0 O LVCMOS DVCC –\nC7 I Analog DVCC –www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-1. Pin Attributes (continued)\nPIN NUMBER (1)\nSIGNAL NAME (2) (3)SIGNAL TYPE (4)BUFFER TYPE\n(5)POWER\nSOURCE (6)RESET STATE\nAFTER BOR (7)PN PM RGZ ZVW\n23 19 14 C2PJ.2 I/O LVCMOS DVCC OFF\nTMS I LVCMOS DVCC –\nACLK O LVCMOS DVCC –\nSROSCOFF O LVCMOS DVCC –\nC8 I Analog DVCC –\n24 20 15 D2PJ.3 I/O LVCMOS DVCC OFF\nTCK I LVCMOS DVCC –\nSRCPUOFF O LVCMOS DVCC –\nC9 I Analog DVCC –\n25 21 – D1P7.2 I/O LVCMOS DVCC OFF\nUCB2CLK I/O LVCMOS DVCC –\n26 22 – D4P7.3 I/O LVCMOS DVCC OFF\nUCB2STE I/O LVCMOS DVCC –\nTA4.1 I/O LVCMOS DVCC –\n27 23 – E1P7.4 I/O LVCMOS DVCC OFF\nTA4.0 I/O LVCMOS DVCC –\nA16 I Analog DVCC –\n28 – – E2P7.5 I/O LVCMOS DVCC OFF\nA17 I Analog DVCC –\n29 – – E4P7.6 I/O LVCMOS DVCC OFF\nA18 I Analog DVCC –\n30 – – F2P7.7 I/O LVCMOS DVCC OFF\nA19 I Analog DVCC –\n31 24 16 F1P4.0 I/O LVCMOS DVCC OFF\nA8 I Analog DVCC –\n32 25 17 F4P4.1 I/O LVCMOS DVCC OFF\nA9 I Analog DVCC –\n33 26 18 G1P4.2 I/O LVCMOS DVCC OFF\nA10 I Analog DVCC –\n34 27 19 G2P4.3 I/O LVCMOS DVCC OFF\nA11 I Analog DVCC –\n35 28 20 G4P2.5 I/O LVCMOS DVCC OFF\nTB0.0 I/O LVCMOS DVCC –\nUCA1TXD O LVCMOS DVCC –\nUCA1SIMO I/O LVCMOS DVCC –\n36 29 21 H1P2.6 I/O LVCMOS DVCC OFF\nTB0.1 O LVCMOS DVCC –\nUCA1RXD I LVCMOS DVCC –\nUCA1SOMI I/O LVCMOS DVCC –\n37 30 22 H2TEST I LVCMOS DVCC OFF\nSBWTCK I LVCMOS DVCC –\n38 31 23 J2RST I LVCMOS DVCC OFF\nNMI I LVCMOS DVCC –\nSBWTDIO I/O LVCMOS DVCC –MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n16 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-1. Pin Attributes (continued)\nPIN NUMBER (1)\nSIGNAL NAME (2) (3)SIGNAL TYPE (4)BUFFER TYPE\n(5)POWER\nSOURCE (6)RESET STATE\nAFTER BOR (7)PN PM RGZ ZVW\n39 – – J1 DVSS3 P Power – N/A\n40 – – K1 DVCC3 P Power – N/A\n41 32 24 L2P2.0 I/O LVCMOS DVCC OFF\nTB0.6 I/O LVCMOS DVCC –\nUCA0TXD O LVCMOS DVCC –\nBSLTX O LVCMOS DVCC –\nUCA0SIMO I/O LVCMOS DVCC –\nTB0CLK I LVCMOS DVCC –\nACLK O LVCMOS DVCC –\n42 33 25 L3P2.1 I/O LVCMOS DVCC OFF\nTB0.0 I/O LVCMOS DVCC –\nUCA0RXD I LVCMOS DVCC –\nBSLRX I LVCMOS DVCC –\nUCA0SOMI I/O LVCMOS DVCC –\n43 34 26 K3P2.2 I/O LVCMOS DVCC OFF\nTB0.2 O LVCMOS DVCC –\nUCB0CLK I/O LVCMOS DVCC –\n44 – – L4 P8.1 I/O LVCMOS DVCC OFF\n45 – – K4 P8.2 I/O LVCMOS DVCC OFF\n46 – – H4 P8.3 I/O LVCMOS DVCC OFF\n47 35 27 K5P3.4 I/O LVCMOS DVCC OFF\nTB0.3 I/O LVCMOS DVCC –\nSMCLK O LVCMOS DVCC –\n48 36 28 L5P3.5 I/O LVCMOS DVCC OFF\nTB0.4 I/O LVCMOS DVCC –\nCOUT O LVCMOS DVCC –\n49 37 29 H5P3.6 I/O LVCMOS DVCC OFF\nTB0.5 I/O LVCMOS DVCC –\n50 38 30 H6P3.7 I/O LVCMOS DVCC OFF\nTB0.6 I/O LVCMOS DVCC –\n51 39 31 L6P1.6 I/O LVCMOS DVCC OFF\nTB0.3 I/O LVCMOS DVCC –\nUCB0SIMO I/O LVCMOS DVCC –\nUCB0SDA I/O LVCMOS DVCC –\nBSLSDA I/O LVCMOS DVCC –\nTA0.0 I/O LVCMOS DVCC –\n52 40 32 K6P1.7 I/O LVCMOS DVCC OFF\nTB0.4 I/O LVCMOS DVCC –\nUCB0SOMI I/O LVCMOS DVCC –\nUCB0SCL I/O LVCMOS DVCC –\nBSLSCL I/O LVCMOS DVCC –\nTA1.0 I/O LVCMOS DVCC –www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-1. Pin Attributes (continued)\nPIN NUMBER (1)\nSIGNAL NAME (2) (3)SIGNAL TYPE (4)BUFFER TYPE\n(5)POWER\nSOURCE (6)RESET STATE\nAFTER BOR (7)PN PM RGZ ZVW\n53 41 – L7P5.0 I/O LVCMOS DVCC OFF\nUCB1SIMO I/O LVCMOS DVCC –\nUCB1SDA I/O LVCMOS DVCC –\n54 42 – K7P5.1 I/O LVCMOS DVCC OFF\nUCB1SOMI I/O LVCMOS DVCC –\nUCB1SCL I/O LVCMOS DVCC –\n55 43 – K8P5.2 I/O LVCMOS DVCC OFF\nUCB1CLK I/O LVCMOS DVCC –\nTA4CLK I LVCMOS DVCC –\n56 44 – L8P5.3 I/O LVCMOS DVCC OFF\nUCB1STE I/O LVCMOS DVCC –\n57 45 33 H7P4.4 I/O LVCMOS DVCC OFF\nTB0.5 I/O LVCMOS DVCC –\n58 46 34 H8 P4.5 I/O LVCMOS DVCC OFF\n59 47 35 K9 P4.6 I/O LVCMOS DVCC OFF\n60 48 36 L9 DVSS1 P Power – N/A\n61 49 37 L10 DVCC1 P Power – N/A\n62 50 38 F11 P2.7 I/O LVCMOS DVCC OFF\n63 51 39 J11P2.3 I/O LVCMOS DVCC OFF\nTA0.0 I/O LVCMOS DVCC –\nUCA1STE I/O LVCMOS DVCC –\nA6 I Analog DVCC –\nC10 I Analog DVCC –\n64 52 40 K11P2.4 I/O LVCMOS DVCC OFF\nTA1.0 I/O LVCMOS DVCC –\nUCA1CLK I/O LVCMOS DVCC –\nA7 I Analog DVCC –\nC11 I Analog DVCC –\n65 53 – J10P5.4 I/O LVCMOS DVCC OFF\nUCA2TXD O LVCMOS DVCC –\nUCA2SIMO I/O LVCMOS DVCC –\nTB0OUTH I LVCMOS DVCC –\n66 54 – H10P5.5 I/O LVCMOS DVCC OFF\nUCA2RXD I LVCMOS DVCC –\nUCA2SOMI I/O LVCMOS DVCC –\nACLK O LVCMOS DVCC –\n67 55 – G10P5.6 I/O LVCMOS DVCC OFF\nUCA2CLK I/O LVCMOS DVCC –\nTA4.0 I/O LVCMOS DVCC –\nSMCLK O LVCMOS DVCC –\n68 56 – G8P5.7 I/O LVCMOS DVCC OFF\nUCA2STE I/O LVCMOS DVCC –\nTA4.1 I/O LVCMOS DVCC –\nMCLK O LVCMOS DVCC –MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n18 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-1. Pin Attributes (continued)\nPIN NUMBER (1)\nSIGNAL NAME (2) (3)SIGNAL TYPE (4)BUFFER TYPE\n(5)POWER\nSOURCE (6)RESET STATE\nAFTER BOR (7)PN PM RGZ ZVW\n69 – – F8P6.4 I/O LVCMOS DVCC OFF\nUCB3SIMO I/O LVCMOS DVCC –\nUCB3SDA I/O LVCMOS DVCC –\n70 – – F10P6.5 I/O LVCMOS DVCC OFF\nUCB3SOMI I/O LVCMOS DVCC –\nUCB3SCL I/O LVCMOS DVCC –\n71 – – E8P6.6 I/O LVCMOS DVCC OFF\nUCB3CLK I/O LVCMOS DVCC –\n72 – – C10P6.7 I/O LVCMOS DVCC OFF\nUCB3STE I/O LVCMOS DVCC –\n73 57 41 E10 AVSS3 P Power – N/A\n74 58 42 H11PJ.6 I/O LVCMOS DVCC –\nHFXIN I Analog DVCC –\n75 59 43 G11PJ.7 I/O LVCMOS DVCC OFF\nHFXOUT O Analog DVCC –\n76 60 44 D10 AVSS2 P Power – N/A\n77 61 45 E11PJ.4 I/O LVCMOS DVCC OFF\nLFXIN I Analog DVCC –\n78 62 46 D11PJ.5 I/O LVCMOS DVCC OFF\nLFXOUT O Analog DVCC –\n79 63 47 C11 AVSS1 P Power – N/A\n80 64 48 B11 AVCC1 P Power – N/A\n– – – A1 DGND P Power – N/A\n– – – A11 AGND P Power – N/A\n– – – B10 AGND P Power – N/A\n– – – K2 DGND P Power – N/A\n– – – K10 DGND P Power – N/A\n– – – L1 DGND P Power – N/A\n– – – L11 DGND P Power – N/A\n– – Pad – QFN Pad P Power – N/A\n(1) N/A = not available\n(2) The signal that is listed first for each pin is the reset default pin name.\n(3) Signal Types: I = Input, O = Output, I/O = Input or Output.\n(4) Buffer Types: LVCMOS, Analog, or Power (see Table 7-3  for details)\n(5) To determine the pin mux encodings for each pin, see Section 9.13 .\n(6) The power source shown in this table is the I/O power source, which may differ from the module power source.\n(7) Reset States:\nOFF = High impedance with Schmitt-trigger input and pullup or pulldown (if available) disabled\nN/A = Not applicablewww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n7.3 Signal Descriptions\nSection 7.3  describes the signals for all device variants and package options.\nTable 7-2. Signal Descriptions\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nADCA0 A10 1 1 1 I ADC analog input A0\nA1 A9 2 2 2 I ADC analog input A1\nA2 B9 3 3 3 I ADC analog input A2\nA3 A4 16 12 9 I ADC analog input A3\nA4 B3 17 13 10 I ADC analog input A4\nA5 B4 18 14 11 I ADC analog input A5\nA6 J11 63 51 39 I ADC analog input A6\nA7 K11 64 52 40 I ADC analog input A7\nA8 F1 31 24 16 I ADC analog input A8\nA9 F4 32 25 17 I ADC analog input A9\nA10 G1 33 26 18 I ADC analog input A10\nA11 G2 34 27 19 I ADC analog input A11\nA12 A8 4 4 4 I ADC analog input A12\nA13 B8 5 5 5 I ADC analog input A13\nA14 B7 6 6 6 I ADC analog input A14\nA15 A7 7 7 7 I ADC analog input A15\nA16 E1 27 23 – I ADC analog input A16\nA17 E2 28 – – I ADC analog input A17\nA18 E4 29 – – I ADC analog input A18\nA19 F2 30 – – I ADC analog input A19\nVREF+ A9 2 2 2 O Output of positive reference voltage\nVREF- A10 1 1 1 O Output of negative reference voltage\nVeREF+ A9 2 2 2 I Input for an external positive reference voltage to the ADC\nVeREF- A10 1 1 1 IInput for an external negative reference voltage to the\nADC\nBSL (I2C)BSLSCL K6 52 40 32 I/O I2C BSL clock\nBSLSDA L6 51 39 31 I/O I2C BSL data\nBSL (UART)BSLRX L3 42 33 25 I UART BSL receive\nBSLTX L2 41 32 24 O UART BSL transmit\nClockACLKC2\nH1023\n41\n6619\n32\n5414\n24O ACLK output\nHFXIN H11 74 58 42 I Input for high-frequency crystal oscillator HFXT\nHFXOUT G11 75 59 43 O Output for high-frequency crystal oscillator HFXT\nLFXIN E11 77 61 45 I Input for low-frequency crystal oscillator LFXT\nLFXOUT D11 78 62 46 O Output of low-frequency crystal oscillator LFXT\nMCLKC1\nG822\n6818\n5613 O MCLK output\nSMCLKB1\nG1021\n47\n6717\n35\n5512\n27O SMCLK outputMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n20 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-2. Signal Descriptions (continued)\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nComparatorC0 A10 1 1 1 I Comparator input C0\nC1 A9 2 2 2 I Comparator input C1\nC2 B9 3 3 3 I Comparator input C2\nC3 A4 16 12 9 I Comparator input C3\nC4 B3 17 13 10 I Comparator input C4\nC5 B4 18 14 11 I Comparator input C5\nC6 B1 21 17 12 I Comparator input C6\nC7 C1 22 18 13 I Comparator input C7\nC8 C2 23 19 14 I Comparator input C8\nC9 D2 24 20 15 I Comparator input C9\nC10 J11 63 51 39 I Comparator input C10\nC11 K11 64 52 40 I Comparator input C11\nC12 A8 4 4 4 I Comparator input C12\nC13 B8 5 5 5 I Comparator input C13\nC14 B7 6 6 6 I Comparator input C14\nC15 A7 7 7 7 I Comparator input C15\nCOUTA9\nB9\nL52\n3\n482\n3\n362\n3\n28O Comparator output\nDMA DMAE0 A10 1 1 1 I External DMA trigger\nDebugSBWTCK H2 37 30 22 I Spy-Bi-Wire input clock\nSBWTDIO J2 38 31 23 I/O Spy-Bi-Wire data input/output\nSRCPUOFF D2 24 20 15 O Low-power debug: CPU Status register bit CPUOFF\nSROSCOFF C2 23 19 14 O Low-power debug: CPU Status register bit OSCOFF\nSRSCG0 C1 22 18 13 O Low-power debug: CPU Status register bit SCG0\nSRSCG1 B1 21 17 12 O Low-power debug: CPU Status register bit SCG1\nTCK D2 24 20 15 I Test clock\nTCLK C1 22 18 13 I Test clock input\nTDI C1 22 18 13 I Test data input\nTDO B1 21 17 12 O Test data output port\nTEST H2 37 30 22 I Test mode pin – select digital I/O on JTAG pins\nTMS C2 23 19 14 I Test mode selectwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-2. Signal Descriptions (continued)\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nGPIOP1.0 A10 1 1 1 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP1.1 A9 2 2 2 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP1.2 B9 3 3 3 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP1.3 A4 16 12 9 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP1.4 B3 17 13 10 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP1.5 B4 18 14 11 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP1.6 L6 51 39 31 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP1.7 K6 52 40 32 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nGPIOP2.0 L2 41 32 24 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP2.1 L3 42 33 25 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP2.2 K3 43 34 26 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP2.3 J11 63 51 39 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP2.4 K11 64 52 40 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP2.5 G4 35 28 20 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP2.6 H1 36 29 21 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP2.7 F11 62 50 38 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nGPIOP3.0 A8 4 4 4 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP3.1 B8 5 5 5 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP3.2 B7 6 6 6 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP3.3 A7 7 7 7 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP3.4 K5 47 35 27 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP3.5 L5 48 36 28 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP3.6 H5 49 37 29 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP3.7 H6 50 38 30 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n22 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-2. Signal Descriptions (continued)\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nGPIOP4.0 F1 31 24 16 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP4.1 F4 32 25 17 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP4.2 G1 33 26 18 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP4.3 G2 34 27 19 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP4.4 H7 57 45 33 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP4.5 H8 58 46 34 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP4.6 K9 59 47 35 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP4.7 D6 12 8 8 I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nGPIOP5.0 L7 53 41 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP5.1 K7 54 42 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP5.2 K8 55 43 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP5.3 L8 56 44 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP5.4 J10 65 53 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP5.5 H10 66 54 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP5.6 G10 67 55 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP5.7 G8 68 56 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nGPIOP6.0 D8 8 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP6.1 D7 9 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP6.2 A6 10 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP6.3 B6 11 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP6.4 F8 69 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP6.5 F10 70 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP6.6 E8 71 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP6.7 C10 72 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 23\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-2. Signal Descriptions (continued)\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nGPIOP7.0 A5 13 9 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP7.1 B5 14 10 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP7.2 D1 25 21 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP7.3 D4 26 22 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP7.4 E1 27 23 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP7.5 E2 28 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP7.6 E4 29 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP7.7 F2 30 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nGPIOP8.0 D5 15 11 – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP8.1 L4 44 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP8.2 K4 45 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nP8.3 H4 46 – – I/OGeneral-purpose digital I/O with port interrupt and wake\nup from LPMx.5\nGPIOPJ.0 B1 21 17 12 I/O General-purpose digital I/O\nPJ.1 C1 22 18 13 I/O General-purpose digital I/O\nPJ.2 C2 23 19 14 I/O General-purpose digital I/O\nPJ.3 D2 24 20 15 I/O General-purpose digital I/O\nPJ.4 E11 77 61 45 I/O General-purpose digital I/O\nPJ.5 D11 78 62 46 I/O General-purpose digital I/O\nPJ.6 H11 74 58 42 I/O General-purpose digital I/O\nPJ.7 G11 75 59 43 I/O General-purpose digital I/O\nI2CUCB0SCL K6 52 40 32 I/O I2C clock – eUSCI_B0 I2C mode\nUCB0SDA L6 51 39 31 I/O I2C data – eUSCI_B0 I2C mode\nUCB1SCL K7 54 42 – I/O I2C clock – eUSCI_B1 I2C mode\nUCB1SDA L7 53 41 – I/O I2C data – eUSCI_B1 I2C mode\nUCB2SCL B5 14 10 – I/O I2C clock – eUSCI_B2 I2C mode\nUCB2SDA A5 13 9 – I/O I2C data – eUSCI_B2 I2C mode\nUCB3SCL F10 70 – – I/O I2C clock – eUSCI_B3 I2C mode\nUCB3SDA F8 69 – – I/O I2C data – eUSCI_B3 I2C modeMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n24 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-2. Signal Descriptions (continued)\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nPowerAGNDB10\nA11– – – P Analog ground\nAVCC1 B11 80 64 48 P Analog power supply\nAVSS1 C11 79 63 47 P Analog ground supply\nAVSS2 D10 76 60 44 P Analog ground supply\nAVSS3 E10 73 57 41 P Analog ground supply\nDGNDA1\nK2\nK10\nL1\nL11– – – P Digital ground\nDVCC1 L10 61 49 37 P Digital power supply\nDVCC2 A3 20 16 – P Digital power supply\nDVCC3 K1 40 – – P Digital power supply\nDVSS1 L9 60 48 36 P Digital ground supply\nDVSS2 A2 19 15 – P Digital ground supply\nDVSS3 J1 39 – – P Digital ground supply\nQFN Pad – – – Pad PQFN package exposed thermal pad. TI recommends\nconnection to V SS.\nRTC RTCCLK A10 1 1 1 ORTC clock calibration output (not available on\nMSP430FR5x5x devices)www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 25\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-2. Signal Descriptions (continued)\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nSPIUCA0CLK B4 18 14 11 I/OClock signal input – eUSCI_A0 SPI slave mode\nClock signal output – eUSCI_A0 SPI master mode\nUCA0SIMO L2 41 32 24 I/O Slave in/master out – eUSCI_A0 SPI mode\nUCA0SOMI L3 42 33 25 I/O Slave out/master in – eUSCI_A0 SPI mode\nUCA0STE B3 17 13 10 I/O Slave transmit enable – eUSCI_A0 SPI mode\nUCA1CLK K11 64 52 40 I/OClock signal input – eUSCI_A1 SPI slave mode\nClock signal output – eUSCI_A1 SPI master mode\nUCA1SIMO G4 35 28 20 I/O Slave in/master out – eUSCI_A1 SPI mode\nUCA1SOMI H1 36 29 21 I/O Slave out/master in – eUSCI_A1 SPI mode\nUCA1STE J11 63 51 39 I/O Slave transmit enable – eUSCI_A1 SPI mode\nUCA2CLK G10 67 55 – I/OClock signal input – eUSCI_A2 SPI slave mode\nClock signal output – eUSCI_A2 SPI master mode\nUCA2SIMO J10 65 53 – I/O Slave in/master out – eUSCI_A2 SPI mode\nUCA2SOMI H10 66 54 – I/O Slave out/master in – eUSCI_A2 SPI mode\nUCA2STE G8 68 56 – I/O Slave transmit enable – eUSCI_A2 SPI mode\nUCA3CLK A6 10 – – I/OClock signal input – eUSCI_A3 SPI slave mode\nClock signal output – eUSCI_A3 SPI master mode\nUCA3SIMO D8 8 – – I/O Slave in/master out – eUSCI_A3 SPI mode\nUCA3SOMI D7 9 – – I/O Slave out/master in – eUSCI_A3 SPI mode\nUCA3STE B6 11 – – I/O Slave transmit enable – eUSCI_A3 SPI mode\nUCB0CLK K3 43 34 26 I/OClock signal input – eUSCI_B0 SPI slave mode\nClock signal output – eUSCI_B0 SPI master mode\nUCB0SIMO L6 51 39 31 I/O Slave in/master out – eUSCI_B0 SPI mode\nUCB0SOMI K6 52 40 32 I/O Slave out/master in – eUSCI_B0 SPI mode\nUCB0STE A4 16 12 9 I/O Slave transmit enable – eUSCI_B0 SPI mode\nUCB1CLK K8 55 43 – I/OClock signal input – eUSCI_B1 SPI slave mode\nClock signal output – eUSCI_B1 SPI master mode\nUCB1SIMO L7 53 41 – I/O Slave in/master out – eUSCI_B1 SPI mode\nUCB1SOMI K7 54 42 – I/O Slave out/master in – eUSCI_B1 SPI mode\nUCB1STE L8 56 44 – I/O Slave transmit enable – eUSCI_B1 SPI mode\nUCB2CLK D1 25 21 – I/OClock signal input – eUSCI_B2 SPI slave mode\nClock signal output – eUSCI_B2 SPI master mode\nUCB2SIMO A5 13 9 – I/O Slave in/master out – eUSCI_B2 SPI mode\nUCB2SOMI B5 14 10 – I/O Slave out/master in – eUSCI_B2 SPI mode\nUCB2STE D4 26 22 – I/O Slave transmit enable – eUSCI_B2 SPI mode\nUCB3CLK E8 71 – – I/OClock signal input – eUSCI_B3 SPI slave mode\nClock signal output – eUSCI_B3 SPI master mode\nUCB3SIMO F8 69 – – I/O Slave in/master out – eUSCI_B3 SPI mode\nUCB3SOMI F10 70 – – I/O Slave out/master in – eUSCI_B3 SPI mode\nUCB3STE C10 72 – – I/O Slave transmit enable – eUSCI_B3 SPI mode\nSystemNMI J2 38 31 23 I Nonmaskable interrupt input\nRST J2 38 31 23 I Reset input active lowMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n26 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 7-2. Signal Descriptions (continued)\nFUNCTION SIGNAL NAMEPIN NO.(1)PIN\nTYPE(2) DESCRIPTION\nZVW PN PM RGZ\nTimerTA0.0 L6 51 39 31 I/O TA0 CCR0 capture: CCI0A input, compare: Out0\nTA0.0 J11 63 51 39 I/O TA0 CCR0 capture: CCI0B input, compare: Out0\nTA0.1 A10 1 1 1 I/O TA0 CCR1 capture: CCI1A input, compare: Out1\nTA0.2 A9 2 2 2 I/O TA0 CCR2 capture: CCI2A input, compare: Out2\nTA0CLK B9 3 3 3 I TA0 input clock\nTA1.0 K6 52 40 32 I/O TA1 CCR0 capture: CCI0A input, compare: Out0\nTA1.0 K11 64 52 40 I/O TA1 CCR0 capture: CCI0B input, compare: Out0\nTA1.1 B9 3 3 3 I/O TA1 CCR1 capture: CCI1A input, compare: Out1\nTA1.2 A4 16 12 9 I/O TA1 CCR2 capture: CCI2A input, compare: Out2\nTA1CLK A9 2 2 2 I TA1 input clock\nTA4.0 E1 27 23 – I/O TA4 CCR0 capture: CCI0B input, compare: Out0\nTA4.0 G10 67 55 – I/O TA4 CCR0 capture: CCI0A input, compare: Out0\nTA4.1 D4 26 22 – I/O TA4CCR1 capture: CCI1B input, compare: Out1\nTA4.1 G8 68 56 – I/O TA4 CCR1 capture: CCI1A input, compare: Out1\nTA4CLK K8 55 43 – I TA4 input clock\nTB0.0 G4 35 28 20 I/O TB0 CCR0 capture: CCI0B input, compare: Out0\nTB0.0 L3 42 33 25 I/O TB0 CCR0 capture: CCI0A input, compare: Out0\nTB0.1 B3 17 13 10 I/O TB0 CCR1 capture: CCI1A input, compare: Out1\nTB0.1 H1 36 29 21 O TB0 CCR1 compare: Out1\nTB0.2 B4 18 14 11 I/O TB0 CCR2 capture: CCI2A input, compare: Out2\nTB0.2 K3 43 34 26 O TB0 CCR2 compare: Out2\nTB0.3 K5 47 35 27 I/O TB0 CCR3 capture: CCI3A input, compare: Out3\nTB0.3 L6 51 39 31 I/O TB0 CCR3 capture: CCI3B input, compare: Out3\nTB0.4 L5 48 36 28 I/O TB0 CCR4 capture: CCI4A input, compare: Out4\nTB0.4 K6 52 40 32 I/O TB0 CCR4 capture: CCI4B input, compare: Out4\nTB0.5 H5 49 37 29 I/O TB0 CCR5 capture: CCI5A input, compare: Out5\nTB0.5 H7 57 45 33 I/O TB0CCR5 capture: CCI5B input, compare: Out5\nTB0.6 L2 41 32 24 I/O TB0 CCR6 capture: CCI6B input, compare: Out6\nTB0.6 H6 50 38 30 I/O TB0 CCR6 capture: CCI6A input, compare: Out6\nTB0CLK L2 41 32 24 I TB0 clock input\nTB0OUTHB1\nJ1021\n6517\n5312 I Switch all PWM outputs high impedance input – TB0\nUARTUCA0RXD L3 42 33 25 I Receive data – eUSCI_A0 UART mode\nUCA0TXD L2 41 32 24 O Transmit data – eUSCI_A0 UART mode\nUCA1RXD H1 36 29 21 I Receive data – eUSCI_A1 UART mode\nUCA1TXD G4 35 28 20 O Transmit data – eUSCI_A1 UART mode\nUCA2RXD H10 66 54 – I Receive data – eUSCI_A2 UART mode\nUCA2TXD J10 65 53 – O Transmit data – eUSCI_A2 UART mode\nUCA3RXD D7 9 – – I Receive data – eUSCI_A3 UART mode\nUCA3TXD D8 8 – – O Transmit data – eUSCI_A3 UART mode\n(1) N/A = not available\n(2) I = input, O = output, P = powerwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 27\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n7.4 Pin Multiplexing\nPin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the\ndevice is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see\nSection 9.13 .\n7.5 Buffer Types\nTable 7-3  describes the buffer types that are referenced in Table 7-1 .\nTable 7-3. Buffer Type\nBUFFER TYPE\n(STANDARD)NOMINAL\nVOLTAGEHYSTERESIS PU OR PD(1)NOMINAL\nPU OR PD\nSTRENGTH\n(µA)(1)OUTPUT DRIVE\nSTRENGTH\n(mA)(1)COMMENTS\nAnalog(2)3.0 V No N/A N/A N/ASee analog modules in\nSection 8  for details\nLVCMOS 3.0 V Yes(3)ProgrammableSee Section\n8.12.5See Section\n8.12.5.3\nPower (DVCC)(4)3.0 V No N/A N/A N/ASVS enables hysteresis on\nDVCC\nPower (AVCC)(4)3.0 V No N/A N/A N/A\nPower (DVSS\nand AVSS)(4) 0 V No N/A N/A N/A\n(1) N/A = not applicable\n(2) This is a switch, not a buffer.\n(3) Only for input pins\n(4) This is supply input, not a buffer.\n7.6 Connection of Unused Pins\nTable 7-4  lists the correct termination of all unused pins.\nTable 7-4. Connection of Unused Pins\nPIN (1)POTENTIAL COMMENT\nAVCC DVCC\nAVSS DVSS\nPx.0 to Px.7 Open Switched to port function, output direction (PxDIR.n = 1)\nRST/NMI DVCC or V CC 47-kΩ pullup or internal pullup selected with 10-nF (2.2 nF(2)) pulldown\nPJ.0/TDO\nPJ.1/TDI\nPJ.2/TMS\nPJ.3/TCKOpenThe JTAG pins are shared with general-purpose I/O function (PJ.x). If not being used, these should\nbe switched to port function, output direction. When used as JTAG pins, these pins should remain\nopen.\nTEST Open This pin always has an internal pulldown enabled.\n(1) For any unused pin with a secondary function that is shared with general-purpose I/O, follow the guidelines for the Px.0 to Px.7 pins.\n(2) The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire\nJTAG mode with TI tools like FET interfaces or GANG programmers.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n28 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8 Specifications\n8.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltage applied at DVCC and AVCC pins to V SS –0.3 4.1 V\nVoltage difference between DVCC and AVCC pins(1)±0.3 V\nVoltage applied to any pin (2)–0.3VCC + 0.3 V\n(4.1 V Max)V\nDiode current at any device pin ±2 mA\nStorage temperature, T stg (3)–40 125 °C\n(1) Voltage differences between DVCC and AVCC exceeding the specified limits may cause malfunction of the device including erroneous\nwrites to RAM and FRAM.\n(2) All voltages referenced to V SS.\n(3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow\ntemperatures not higher than classified on the device label on the shipping boxes or reels.\n8.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±1000\nV\nCharged-device model (CDM), per JEDEC specification JESD22-C101(2)±250\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as\n±1000 V may actually have higher performance.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as\n±250 V may actually have higher performance.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 29\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.3 Recommended Operating Conditions\nTYP data are based on V CC = 3.0 V and T A = 25°C, unless otherwise noted\nMIN NOM MAX UNIT\nVCC Supply voltage range applied at all DVCC and AVCC pins(1) (2) (3)1.8(6)3.6 V\nVSS Supply voltage applied at all DVSS and AVSS pins. 0 V\nTA Operating free-air temperature –40 85 °C\nTJ Operating junction temperature –40 85 °C\nCDVCC Capacitor value at DVCC(4)1–20% µF\nfSYSTEM Processor frequency (maximum MCLK frequency)(5)No FRAM wait states\n(NWAITSx = 0)0 8(8) \nMHz\nWith FRAM wait states\n(NWAITSx = 1)(7) 0 16(9) \nfACLK Maximum ACLK frequency 50 kHz\nfSMCLK Maximum SMCLK frequency 16(9)MHz\n(1) TI recommends powering AVCC and DVCC pins from the same source. At a minimum, during power up, power down, and device\noperation, the voltage difference between AVCC and DVCC must not exceed the limits specified under Absolute Maximum Ratings .\nExceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.\n(2) Fast supply voltage changes can trigger a BOR reset even within the recommended supply voltage range. To avoid unwanted BOR\nresets, the supply voltage must change by less than 0.05 V per microsecond (±0.05 V/µs). Following the data sheet recommendation\nfor capacitor C DVCC  should limit the slopes accordingly.\n(3) Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.\n(4) For each supply pin pair (DVCC and DVSS, AVCC and AVSS), place a low-ESR ceramic capacitor of 100 nF (minimum) as close as\npossible (within a few millimeters) to the respective pin pairs.\n(5) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.\n(6) The minimum supply voltage is defined by the supervisor SVS levels. See the PMM SVS threshold parameters for the exact values.\n(7) Wait states only occur on actual FRAM accesses; that is, on FRAM cache misses. RAM and peripheral accesses are always\nexcecuted without wait states.\n(8) DCO settings and HF cyrstals with a typical value less than or equal to the specified MAX value are permitted.\n(9) DCO settings and HF cyrstals with a typical value less than or equal to the specified MAX value are permitted. If a clock sources with a\nhigher typical value is used, the clock must be divided in the clock system.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n30 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.4 Active Mode Supply Current Into V CC Excluding External Current\nover recommended operating free-air temperature (unless otherwise noted)(1) (2) (see Figure 8-1 )\nPARAMETEREXECUTION\nMEMORYVCCFREQUENCY (f MCLK  = fSMCLK )\nUNIT1 MHz\n0 WAIT STATES\n(NWAITSx = 0)4 MHz\n0 WAIT STATES\n(NWAITSx = 0)8 MHz\n0 WAIT STATES\n(NWAITSx = 0)12 MHz\n1 WAIT STATE\n(NWAITSx = 1)16 MHz\n1 WAIT STATE\n(NWAITSx = 1)\nTYP MAX TYP MAX TYP MAX TYP MAX TYP MAX\nIAM, FRAM_UNI\n(Unified memory)(3) FRAM 3.0 V 225 665 1275 1550 1970 µA\nIAM, FRAM (0%)(4) (5)FRAM\n0% cache hit\nratio3.0 V 420 1455 2850 2330 3000 µA\nIAM, FRAM (50%)(4) (5)FRAM\n50% cache hit\nratio3.0 V 275 855 1650 1770 2265 µA\nIAM, FRAM (66%)(4) (5)FRAM\n66% cache hit\nratio3.0 V 220 650 1240 1490 1880 µA\nIAM, FRAM (75%)(4) (5)FRAM\n75% cache hit\nratio3.0 V 192 261 535 1015 1170 1290 1490 1620 1870 µA\nIAM, FRAM (100%(4) (5)FRAM\n100% cache hit\nratio3.0 V 125 255 450 670 790 µA\nIAM, RAM  (6) (5)RAM 3.0 V 140 325 590 880 1070 µA\nIAM, RAM only  (7) (5)RAM 3.0 V 90 182 280 540 830 1020 1313 µA\n(1) All inputs are tied to 0 V or to V CC. Outputs do not source or sink any current.\n(2) Characterized with program executing typical data processing.\nfACLK = 32768 Hz, f MCLK = fSMCLK  = fDCO at specified frequency, except for 12 MHz. For 12 MHz, f DCO= 24 MHz and\nfMCLK = fSMCLK  = fDCO / 2.\nAt MCLK frequencies above 8 MHz, the FRAM requires wait states. When wait states are required, the effective MCLK frequency\n(fMCLK,eff ) decreases. The effective MCLK frequency also depends on the cache hit ratio. SMCLK is not affected by the number of wait\nstates or the cache hit ratio.\nThe following equation can be used to compute f MCLK,eff :\nfMCLK,eff  = fMCLK / [wait states × (1 – cache hit ratio) + 1]\nFor example, with 1 wait state and 75% cache hit ratio f MCKL,eff  = fMCLK / [1 × (1 – 0.75) + 1] = f MCLK / 1.25.\n(3) Represents typical program execution. Program and data reside entirely in FRAM. All execution is from FRAM.\n(4) Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache\nhit ratio represents number cache accesess divided by the total number of FRAM accesses. For example, a 75% ratio implies three of\nevery four accesses is from cache, and the remaining are FRAM accesses.\n(5) See Figure 8-1  for typical curves. The characteristic equation shown in the graph is computed using the least squares method for best\nlinear fit using the typical data shown in Section 8.4 .\n(6) Program and data reside entirely in RAM. All execution is from RAM.\n(7) Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 31\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.5 Typical Characteristics, Active Mode Supply Currents\nfMCLK, MCLK Frequency (MHz)IAM, Active Mode Current (µA)\n1 2 3 4 5 6 7 8050010001500200025003000\nI(AM,75%)  [µA] = 118 × f [MHz] + 74I(AM,0%)\nI(AM,50%)\nI(AM,66%)\nI(AM,75%)\nI(AM,100%)\nI(AM,RAM)\nFigure 8-1. Typical Active Mode Supply Currents, No Wait States\n8.6 Low-Power Mode (LPM0, LPM1) Supply Currents Into V CC Excluding External Current\nover recommended operating free-air temperature (unless otherwise noted)(1) (2)\nPARAMETER VCCFREQUENCY (f SMCLK )\nUNIT 1 MHz 4 MHz 8 MHz 12 MHz 16 MHz\nTYP MAX TYP MAX TYP MAX TYP MAX TYP MAX\nILPM02.2 V 75 105 165 240 220\nµA\n3.0 V 85 135 115 175 250 240 290\nILPM12.2 V 40 65 130 215 195\nµA\n3.0 V 40 67 65 130 215 195 222\n(1) All inputs are tied to 0 V or to V CC. Outputs do not source or sink any current.\n(2) Current for watchdog timer clocked by SMCLK included.\nfACLK = 32768 Hz, f MCLK = 0 MHz, f SMCLK  = fDCO at specified frequency - except for 12 MHz: here f DCO=24MHz and f SMCLK  = fDCO / 2.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n32 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.7 Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into V CC) Excluding External\nCurrent\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (see Figure 8-2\nand Figure 8-3 )\nPARAMETER VCC–40°C 25°C 60°C 85°C\nUNIT\nTYP MAX TYP MAX TYP MAX TYP MAX\nILPM2,XT12Low-power mode 2, 12-pF crystal(2)\n(3) (4)2.2 V 0.8 1.3 4.1 10.8\nμA\n3.0 V 0.8 1.3 4.1 10.8\nILPM2,XT3.7Low-power mode 2, 3.7-pF crystal(2)\n(5) (4)2.2 V 0.6 1.2 4.0 10.7\nμA\n3.0 V 0.6 1.2 4.0 10.7\nILPM2,VLOLow-power mode 2, VLO, includes\nSVS(6)2.2 V 0.5 1.0 3.8 10.5\nμA\n3.0 V 0.5 1.0 3.8 10.5\nILPM3,XT12Low-power mode 3, 12-pF crystal,\nincludes SVS(2) (3) (7)2.2 V 0.8 1.0 2.2 4.5\nμA\n3.0 V 0.8 1.0 2.2 4.5\nILPM3,XT3.7Low-power mode 3, 3.7-pF crystal,\nexcludes SVS(2) (5) (8)\n(also see Figure 8-2 )2.2 V 0.5 0.7 2.1 4.4\nμA\n3.0 V 0.5 0.7 2.1 4.4\nILPM3,VLOLow-power mode 3, VLO, excludes\nSVS(9)2.2 V 0.4 0.5 1.9 4.2\nμA\n3.0 V 0.4 0.5 1.9 4.2\nILPM3,VLO,\nRAMoffLow-power mode 3, VLO, excludes\nSVS, RAM powered down\ncompletely(9)2.2 V 0.36 0.47 1.4 2.6\nμA\n3.0 V 0.36 0.47 1.4 2.6\nILPM4,SVSLow-power mode 4, includes\nSVS(10)2.2 V 0.5 0.6 1.9 4.3\nμA\n3.0 V 0.5 0.6 1.9 4.3\nILPM4Low-power mode 4, excludes\nSVS(11)2.2 V 0.3 0.4 1.7 4.0\nμA\n3.0 V 0.3 0.4 1.7 4.0\nILPM4,RAMoffLow-power mode 4, excludes SVS,\nRAM powered down completely(11)2.2 V 0.3 0.37 1.2 2.5\nμA\n3.0 V 0.3 0.37 1.2 2.5\nIIDLE,GroupAAdditional idle current if one or more\nmodules from Group A (see Table\n9-3) are activated in LPM3 or LPM43.0 V 0.02 0.3 μA\nIIDLE,GroupBAdditional idle current if one or more\nmodules from Group B (see Table\n9-3) are activated in LPM3 or LPM43.0 V 0.02 0.35 μA\nIIDLE,GroupCAdditional idle current if one or more\nmodules from Group C (see Table\n9-3) are activated in LPM3 or LPM43.0 V 0.02 0.38 μA\n(1) All inputs are tied to 0 V or to V CC. Outputs do not source or sink any current.\n(2) Not applicable for devices with HF crystal oscillator only.\n(3) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance\nare chosen to closely match the required 12.5 pF load.\n(4) Low-power mode 2, crystal oscillator test conditions:\nCurrent for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included.\nCPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),\nfXT1 = 32768 Hz, f ACLK = fXT1, fMCLK = fSMCLK  = 0 MHz\n(5) Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are\nchosen to closely match the required 3.7-pF load.\n(6) Low-power mode 2, VLO test conditions:\nCurrent for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). Current for brownout and SVS included.\nCPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),\nfXT1 = 0 Hz, f ACLK = fVLO, fMCLK = fSMCLK  = 0 MHz\n(7) Low-power mode 3, 12-pF crystal including SVS test conditions:\nCurrent for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1).\nCPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 33\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nfXT1 = 32768 Hz, f ACLK = fXT1, fMCLK = fSMCLK  = 0 MHz\nActivating additional peripherals increases the current consumption due to active supply current contribution and due to additional idle\ncurrent. See the idle currents specified for the respective peripheral groups.\n(8) Low-power mode 3, 3.7-pF crystal excluding SVS test conditions:\nCurrent for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE\n= 0).\nCPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),\nfXT1 = 32768 Hz, f ACLK = fXT1, fMCLK = fSMCLK  = 0 MHz\nActivating additional peripherals increases the current consumption due to active supply current contribution and due to additional idle\ncurrent. See the idle currents specified for the respective peripheral groups.\n(9) Low-power mode 3, VLO excluding SVS test conditions:\nCurrent for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). RAM disabled (RCCTL0 = 5A55h). Current for\nbrownout included. SVS disabled (SVSHE = 0).\nCPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),\nfXT1 = 0 Hz, f ACLK = fVLO, fMCLK = fSMCLK  = 0 MHz\nActivating additional peripherals increases the current consumption due to active supply current contribution and due to additional idle\ncurrent. See the idle currents specified for the respective peripheral groups.\n(10) Low-power mode 4 including SVS test conditions:\nCurrent for brownout and SVS included (SVSHE = 1).\nCPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),\nfXT1 = 0 Hz, f ACLK = 0 Hz, f MCLK = fSMCLK  = 0 MHz\nActivating additional peripherals increases the current consumption due to active supply current contribution and due to additional idle\ncurrent. See the idle currents specified for the respective peripheral groups.\n(11) Low-power mode 4 excluding SVS test conditions:\nCurrent for brownout included. SVS disabled (SVSHE = 0). RAM disabled (RCCTL0 = 5A55h).\nCPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),\nfXT1 = 0 Hz, f ACLK = 0 Hz, f MCLK = fSMCLK  = 0 MHz\nActivating additional peripherals increases the current consumption due to active supply current contribution and due to additional idle\ncurrent. See the idle currents specified for the respective peripheral groups.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n34 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.8 Low-Power Mode (LPMx.5) Supply Currents (Into V CC) Excluding External Current\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)(see Figure 8-4\nand Figure 8-5 )\nPARAMETER VCC–40°C 25°C 60°C 85°C\nUNIT\nTYP MAX TYP MAX TYP MAX TYP MAX\nILPM3.5,XT12Low-power mode 3.5, 12-pF crystal\nincluding SVS (2) (3) (4)2.2 V 0.45 0.5 0.55 0.75\nμA\n3.0 V 0.45 0.5 0.55 0.75\nILPM3.5,XT3.7Low-power mode 3.5, 3.7-pF crystal\nexcluding SVS (2) (5) (6)2.2 V 0.3 0.35 0.4 0.65\nμA\n3.0 V 0.3 0.35 0.4 0.65\nILPM4.5,SVSLow-power mode 4.5, including\nSVS(7)2.2 V 0.23 0.25 0.28 0.4\nμA\n3.0 V 0.23 0.25 0.28 0.4\nILPM4.5Low-power mode 4.5, excluding\nSVS(8)2.2 V 0.035 0.045 0.075 0.15\nμA\n3.0 V 0.035 0.045 0.075 0.15\n(1) All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current\n(2) Not applicable for devices with HF crystal oscillator only.\n(3) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance\nare chosen to closely match the required 12.5 pF load.\n(4) Low-power mode 3.5, 1-pF crystal including SVS test conditions:\nCurrent for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.\nPMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),\nfXT1 = 32768 Hz, f ACLK = fXT1, fMCLK = fSMCLK  = 0 MHz\n(5) Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are\nchosen to closely match the required 3.7-pF load.\n(6) Low-power mode 3.5, 3.7-pF crystal excluding SVS test conditions:\nCurrent for RTC clocked by XT1 included.Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.\nPMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),\nfXT1 = 32768 Hz, f ACLK = fXT1, fMCLK = fSMCLK  = 0 MHz\n(7) Low-power mode 4.5 including SVS test conditions:\nCurrent for brownout and SVS included (SVSHE = 1). Core regulator disabled.\nPMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),\nfXT1 = 0 Hz, f ACLK = 0 Hz, f MCLK = fSMCLK  = 0 MHz\n(8) Low-power mode 4.5 excluding SVS test conditions:\nCurrent for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.\nPMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),\nfXT1 = 0 Hz, f ACLK = 0 Hz, f MCLK = fSMCLK  = 0 MHzwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 35\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.9 Typical Characteristics, Low-Power Mode Supply Currents\nTemperature (°C)ILPM3, LPM3 Supply Current (µA)\n-40 -20 0 20 40 60 80 1000.511.522.533.5\n3.0 V, SVS off\n2.2 V, SVS off\n3.0 V, SVS on\n2.2 V, SVS on\nFigure 8-2. LPM3 Supply Current vs Temperature\nTemperature (°C)ILPM4, LPM4 Supply Current (µA)\n-40 -20 0 20 40 60 80 10000.511.522.53\n3.0 V, SVS off\n2.2 V, SVS off\n3.0 V, SVS on\n2.2 V, SVS on Figure 8-3. LPM4 Supply Current vs Temperature\nTemperature (°C)ILPM3.5 , LPM3.5 Supply Current (µA)\n-40 -20 0 20 40 60 80 1000.20.250.30.350.40.450.50.550.60.65\n2.2 V, SVS Off\n3.0 V, SVS Off\nFigure 8-4. LPM3.5 Supply Current vs Temperature\nTemperature (°C)ILPM4.5 , LPM4.5 Supply Current (µA)\n-40 -20 0 20 40 60 80 10000.050.10.150.20.250.30.350.40.450.5\n2.2 V, SVS off\n3.0 V, SVS off\n2.2 V, SVS on\n3.0 V, SVS on Figure 8-5. LPM4.5 Supply Current vs TemperatureMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n36 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.10 Typical Characteristics, Current Consumption per Module\nMODULE TEST CONDITIONS (1)REFERENCE CLOCK MIN TYP MAX UNIT\nTimer_A Module input clock 3 μA/MHz\nTimer_B Module input clock 5 μA/MHz\neUSCI_A UART mode Module input clock 6.3 μA/MHz\neUSCI_A SPI mode Module input clock 4 μA/MHz\neUSCI_B SPI mode Module input clock 4 μA/MHz\neUSCI_B I2C mode, 100 kbaud Module input clock 4 μA/MHz\nRTC_C 32 kHz 100 nA\nMPY Only from start to end of operation MCLK 28 μA/MHz\nCRC16 Only from start to end of operation MCLK 3.3 μA/MHz\nCRC32 Only from start to end of operation MCLK 3.3 μA/MHz\nLEA256 Point Complex FFT, Data = nonzero\nMCLK86\nµA/MHz\n256 Point Complex FFT, Data = zero 66\n(1) For other module currents not listed here, see the module-specific parameter sections.\n8.11 Thermal Packaging Characteristics\nTHERMAL METRIC(1) (2)PACKAGE VALUE UNIT\nRθJA Junction-to-ambient thermal resistance, still air\nQFN-48 (RGZ)27.5 °C/W\nRθJC(TOP) Junction-to-case (top) thermal resistance 12.5 °C/W\nRθJB Junction-to-board thermal resistance 4.4 °C/W\nΨJB Junction-to-board thermal characterization parameter 4.4 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.2 °C/W\nRθJC(BOTTOM) Junction-to-case (bottom) thermal resistance 0.8 °C/W\nRθJA Junction-to-ambient thermal resistance, still air\nQFP-64 (PM)53.2 °C/W\nRθJC(TOP) Junction-to-case (top) thermal resistance 14.3 °C/W\nRθJB Junction-to-board thermal resistance 24.7 °C/W\nΨJB Junction-to-board thermal characterization parameter 24.4 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.6 °C/W\nRθJA Junction-to-ambient thermal resistance, still air\nQFP-80 (PN)47.9 °C/W\nRθJC(TOP) Junction-to-case (top) thermal resistance 13.0 °C/W\nRθJB Junction-to-board thermal resistance 22.5 °C/W\nΨJB Junction-to-board thermal characterization parameter 22.2 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.6 °C/W\nRθJA Junction-to-ambient thermal resistance, still air\nBGA-87 (ZVW)60.6 °C/W\nRθJC(TOP) Junction-to-case (top) thermal resistance 18.1 °C/W\nRθJB Junction-to-board thermal resistance 31.8 °C/W\nΨJB Junction-to-board thermal characterization parameter 30.1 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.7 °C/W\n(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics .\n(2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC (Rθ JC) value, which is based on a\nJEDEC-defined 1S0P system) and will change based on environment and application. For more information, see these EIA/JEDEC\nstandards:\n• JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)\n• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages\n• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages\n• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurementswww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 37\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12 Timing and Switching Characteristics\n8.12.1 Power Supply Sequencing\nTI recommends powering AVCC and DVCC pins from the same source. At a minimum, during power up, power\ndown, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits\nspecified in Section 8.1 . Exceeding the specified limits may cause malfunction of the device including erroneous\nwrites to RAM and FRAM.\nSection 8.12.1.1  lists the power ramp requirements.\n8.12.1.1 Brownout and Device Reset Power Ramp Requirements\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVVCC_BOR– Brownout power-down level (1)| dDV CC/dt | < 3 V/s 0.73 1.66 V\nVVCC_BOR+ Brownout power-up level(1)| dDV CC/dt | < 3 V/s(2)0.79 1.75 V\n(1) Fast supply voltage changes can trigger a BOR reset even within the recommended supply voltage range. To avoid unwanted BOR\nresets, the supply voltage must change by less than 0.05 volts per microsecond (±0.05 V/µs). Following the data sheet\nrecommendation for capacitor C DVCC  should limit the slopes accordingly.\n(2) The brownout levels are measured with a slowly changing supply.\nSection 8.12.1.2  lists the supply voltage supervisor characteristics.\n8.12.1.2 SVS\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISVSH,LPM SVS H current consumption, low power modes 170 300 nA\nVSVSH- SVS H power-down level(1)1.75 1.80 1.85 V\nVSVSH+ SVS H power-up level(1)1.77 1.88 1.99 V\nVSVSH_hys SVS H hysteresis 40 150 mV\ntPD,SVSH, AM SVS H propagation delay, active mode dVVcc/dt = –10 mV/µs 10 µs\n(1) For additional information, see the Dynamic Voltage Scaling Power Solution for MSP430 Devices With Single-Channel LDO Reference\nDesign .\n8.12.2 Reset Timing\nSection 8.12.2.1  lists the input requirements of the reset pin.\n8.12.2.1 Reset Input\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nVCC MIN MAX UNIT\nt(RST) External reset pulse duration on RST (1)2.2 V, 3.0 V 2 µs\n(1) Not applicable if RST/NMI pin configured as NMI .MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n38 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.3 Clock Specifications\nLFXTCLK (see Section 8.12.3.1 ) is a low-frequency oscillator that can be used either with low-frequency 32768-\nHz watch crystals, standard crystals, resonators, or external clock sources in the 50 kHz or below range. When\nin bypass mode, LFXTCLK can be driven with an external square-wave signal.\n8.12.3.1 Low-Frequency Crystal Oscillator, LFXT\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER (1)TEST CONDITIONS VCC MIN TYP MAX UNIT\nIVCC.LFXT Current consumptionfOSC = 32768 Hz,\nLFXTBYPASS = 0, LFXTDRIVE = {0},\nTA = 25°C, C L,eff = 3.7 pF, ESR ≈ 44 kΩ\n3.0 V180\nnAfOSC = 32768 Hz,\nLFXTBYPASS = 0, LFXTDRIVE = {1},\nTA = 25°C, C L,eff = 6 pF, ESR ≈ 40 kΩ185\nfOSC = 32768 Hz,\nLFXTBYPASS = 0, LFXTDRIVE = {2},\nTA = 25°C, C L,eff = 9 pF, ESR ≈ 40 kΩ225\nfOSC = 32768 Hz,\nLFXTBYPASS = 0, LFXTDRIVE = {3},\nTA = 25°C, C L,eff = 12.5 pF, ESR ≈ 40 kΩ330\nfLFXTLFXT oscillator crystal\nfrequencyLFXTBYPASS = 0 32768 Hz\nDCLFXT LFXT oscillator duty cycleMeasured at ACLK,\nfLFXT = 32768 Hz30% 70%\nfLFXT,SWLFXT oscillator logic-level\nsquare-wave input frequencyLFXTBYPASS = 1 (2) (3)10.5 32.768 50 kHz\nDCLFXT, SWLFXT oscillator logic-level\nsquare-wave input duty cycleLFXTBYPASS = 1 30% 70%\nOALFXTOscillation allowance for\nLF crystals (4)LFXTBYPASS = 0, LFXTDRIVE = {1},\nfLFXT = 32768 Hz, C L,eff = 6 pF210\nkΩ\nLFXTBYPASS = 0, LFXTDRIVE = {3},\nfLFXT = 32768 Hz, C L,eff = 12.5 pF300\nCLFXINIntegrated load capacitance at\nLFXIN terminal (5) (6) 2 pF\nCLFXOUTIntegrated load capacitance at\nLFXOUT terminal (5) (6) 2 pF\ntSTART,LFXT Start-up time (7)fOSC = 32768 Hz\nLFXTBYPASS = 0, LFXTDRIVE = {0},\nTA = 25°C, C L,eff = 3.7 pF,3.0 V 800\nms\nfOSC = 32768 Hz\nLFXTBYPASS = 0, LFXTDRIVE = {3},\nTA = 25°C, C L,eff = 12.5 pF3.0 V 1000\nfFault,LFXT Oscillator fault frequency (8) (9)0 3500 Hz\n(1) To improve EMI on the LFXT oscillator, the following guidelines should be observed.\n• Keep the trace between the device and the crystal as short as possible.\n• Design a good ground plane around the oscillator pins.\n• Prevent crosstalk from other clock or data lines into oscillator pins LFXIN and LFXOUT.\n• Avoid running PCB traces underneath or adjacent to the LFXIN and LFXOUT pins.\n• Use assembly materials and processes that avoid any parasitic load on the oscillator LFXIN and LFXOUT pins.\n• If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.\n(2) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics\ndefined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by DC LFXT, SW .\n(3) Maximum frequency of operation of the entire device cannot be exceeded.\n(4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the\nLFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following\nguidelines, but should be evaluated based on the actual crystal selected for the application:www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 39\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n• For LFXTDRIVE = {0}, C L,eff = 3.7 pF\n• For LFXTDRIVE = {1}, C L,eff = 6 pF\n• For LFXTDRIVE = {2}, 6 pF ≤ C L,eff ≤ 9 pF\n• For LFXTDRIVE = {3}, 9 pF ≤ C L,eff ≤ 12.5 pF\n(5) This represents all the parasitic capacitance present at the LFXIN and LFXOUT terminals, respectively, including parasitic bond and\npackage capacitance. The effective load capacitance, C L,eff can be computed as C IN × C OUT / (C IN + C OUT), where C IN and C OUT are\nthe total capacitance at the LFXIN and LFXOUT terminals, respectively.\n(6) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers.\nRecommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF.\nThe PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective\nload capacitance of the selected crystal is met.\n(7) Includes startup counter of 1024 clock cycles. \n(8) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specification may set the\nflag. A static condition or stuck at fault condition will set the flag.\n(9) Measured with logic-level input frequency but also applies to operation with crystals.\nHFXTCLK (see Section 8.12.3.2 ) is a high-frequency oscillator that can be used with standard crystals or\nresonators in the 4 ‑MHz to 24-MHz range. When in bypass mode, HFXTCLK can be driven with an external\nsquare-wave signal.\n8.12.3.2 High-Frequency Crystal Oscillator, HFXT\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER (1)TEST CONDITIONS VCC MIN TYP MAX UNIT\nIDVCC.HFXTHFXT oscillator crystal current\nHF mode at typical ESRfOSC = 4 MHz,\nHFXTBYPASS = 0, HFXTDRIVE = 0,\nHFFREQ = 1 (2), TA = 25°C,\nCL,eff = 18 pF, typical ESR, C shunt\n3.0 V75\nμAfOSC = 8 MHz,\nHFXTBYPASS = 0, HFXTDRIVE = 1,\nHFFREQ = 1, T A = 25°C,\nCL,eff = 18 pF, typical ESR, C shunt120\nfOSC = 16 MHz,\nHFXTBYPASS = 0, HFXTDRIVE = 2,\nHFFREQ = 2, T A = 25°C\nCL,eff = 18 pF, typical ESR, C shunt190\nfOSC = 24 MHz\nHFXTBYPASS = 0, HFXTDRIVE = 3,\nHFFREQ = 3, T A = 25°C\nCL,eff = 18 pF, typical ESR, C shunt250\nfHFXTHFXT oscillator crystal\nfrequency, crystal modeHFXTBYPASS = 0, HFFREQ = 1 (2) (3)4 8\nMHz HFXTBYPASS = 0, HFFREQ = 2 (3)8.01 16\nHFXTBYPASS = 0, HFFREQ = 3 (3)16.01 24\nDCHFXT HFXT oscillator duty cycle.Measured at SMCLK,\nfHFXT = 16 MHz40% 50% 60%\nfHFXT,SWHFXT oscillator logic-level\nsquare-wave input frequency,\nbypass modeHFXTBYPASS = 1, HFFREQ = 0 (4) (3)0.9 4\nMHzHFXTBYPASS = 1, HFFREQ = 1 0 (4) (3)4.01 8\nHFXTBYPASS = 1, HFFREQ = 20 (4) (3)8.01 16\nHFXTBYPASS = 1, HFFREQ = 3 0 (4) (3)16.01 24\nDCHFXT, SWHFXT oscillator logic-level\nsquare-wave input duty cycleHFXTBYPASS = 1 40% 60%MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n40 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.3.2 High-Frequency Crystal Oscillator, HFXT (continued)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER (1)TEST CONDITIONS VCC MIN TYP MAX UNIT\nOAHFXTOscillation allowance for\nHFXT crystals(5)HFXTBYPASS = 0, HFXTDRIVE = 0,\nHFFREQ = 1 (2),\nfHFXT,HF  = 4 MHz, C L,eff = 16 pF450\nΩHFXTBYPASS = 0, HFXTDRIVE = 1,\nHFFREQ = 1\nfHFXT,HF  = 8 MHz, C L,eff = 16 pF320\nHFXTBYPASS = 0, HFXTDRIVE = 2,\nHFFREQ = 2\nfHFXT,HF  = 16 MHz, C L,eff = 16 pF200\nHFXTBYPASS = 0, HFXTDRIVE = 3,\nHFFREQ = 3\nfHFXT,HF  = 24 MHz, C L,eff = 16 pF200\ntSTART,HFXT Startup time (6)fOSC = 4 MHz,\nHFXTBYPASS = 0, HFXTDRIVE = 0,\nHFFREQ = 1, T A = 25°C, C L,eff = 16 pF\n3.0 V1.6\nms\nfOSC = 24 MHz,\nHFXTBYPASS = 0, HFXTDRIVE = 3,\nHFFREQ = 3, T A = 25°C, C L,eff = 16 pF0.6\nCHFXINIntegrated load capacitance at\nHFXIN terminaI (7) (8) 2 pF\nCHFXOUTIntegrated load capacitance at\nHFXOUT terminaI (7) (8) 2 pF\nfFault,HFXT Oscillator fault frequency (9) (10)0 800 kHz\n(1) To improve EMI on the HFXT oscillator the following guidelines should be observed.\n• Keep the traces between the device and the crystal as short as possible.\n• Design a good ground plane around the oscillator pins.\n• Prevent crosstalk from other clock or data lines into oscillator pins HFXIN and HFXOUT.\n• Avoid running PCB traces underneath or adjacent to the HFXIN and HFXOUT pins.\n• Use assembly materials and processes that avoid any parasitic load on the oscillator HFXIN and HFXOUT pins.\n• If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.\n(2) HFFREQ = {0} is not supported for HFXT crystal mode of operation.\n(3) Maximum frequency of operation of the entire device cannot be exceeded.\n(4) When HFXTBYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics\ndefined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by DC HFXT, SW .\n(5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.\n(6) Includes startup counter of 1024 clock cycles.\n(7) This represents all the parasitic capacitance present at the HFXIN and HFXOUT terminals, respectively, including parasitic bond and\npackage capacitance. The effective load capacitance, C L,eff can be computed as C IN × C OUT / (C IN + C OUT), where C IN and C OUT is the\ntotal capacitance at the HFXIN and HFXOUT terminals, respectively.\n(8) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers.\nRecommended effective load capacitance values supported are 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF. The\nPCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load\ncapacitance of the selected crystal is met.\n(9) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX might set the flag. A static\ncondition or stuck at fault condition will set the flag.\n(10) Measured with logic-level input frequency but also applies to operation with crystals.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 41\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nThe DCO (see Section 8.12.3.3 ) is an internal digitally controlled oscillator (DCO) with selectable frequencies.\n8.12.3.3 DCO\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfDCO1DCO frequency range\n1 MHz, trimmedMeasured at SMCLK, divide by 1,\nDCORSEL = 0, DCOFSEL = 0,\nDCORSEL = 1, DCOFSEL = 0 1±3.5% MHz\nfDCO2.7DCO frequency range\n2.7 MHz, trimmedMeasured at SMCLK, divide by 1,\nDCORSEL = 0, DCOFSEL = 1 2.667 ±3.5% MHz\nfDCO3.5DCO frequency range\n3.5 MHz, trimmedMeasured at SMCLK, divide by 1,\nDCORSEL = 0, DCOFSEL = 2 3.5 ±3.5% MHz\nfDCO4DCO frequency range\n4 MHz, trimmedMeasured at SMCLK, divide by 1\nDCORSEL = 0, DCOFSEL = 34±3.5% MHz\nfDCO5.3DCO frequency range\n5.3 MHz, trimmedMeasured at SMCLK, divide by 1,\nDCORSEL = 0, DCOFSEL = 4,\nDCORSEL = 1, DCOFSEL = 1 5.333 ±3.5% MHz\nfDCO7DCO frequency range\n7 MHz, trimmedMeasured at SMCLK, divide by 1,\nDCORSEL = 0, DCOFSEL = 5,\nDCORSEL = 1, DCOFSEL = 2 7±3.5% MHz\nfDCO8DCO frequency range\n8 MHz, trimmedMeasured at SMCLK, divide by 1,\nDCORSEL = 0, DCOFSEL = 6,\nDCORSEL = 1, DCOFSEL = 3 8±3.5% MHz\nfDCO16DCO frequency range\n16 MHz, trimmedMeasured at SMCLK, divide by 1,\nDCORSEL = 1, DCOFSEL = 4 16±3.5% MHz\nfDCO21DCO frequency range\n21 MHz, trimmedMeasured at SMCLK, divide by 2,\nDCORSEL = 1, DCOFSEL = 5 21±3.5% MHz\nfDCO24DCO frequency range\n24 MHz, trimmedMeasured at SMCLK, divide by 2,\nDCORSEL = 1, DCOFSEL = 6 24±3.5% MHz\nfDCO,DC Duty cycleMeasured at SMCLK, divide by 1,\nNo external divide, all DCORSEL and\nDCOFSEL settings except DCORSEL = 1\nwith DCOFSEL = 5, and DCORSEL = 1 with\nDCOFSEL = 6 48% 50% 52%\ntDCO, JITTER DCO jitterBased on f signal = 10 kHz and DCO used for\n12-bit SAR ADC sampling source. This\nachieves greather than 74-dB SNR due to\njitter (that is, limited by ADC performance). 2 3 ns\ndfDCO/dT DCO temperature drift(1)3.0 V 0.01 %/°C\n(1) Calculated using the box method: (MAX(–40°C to 85°C) - MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C - (-40°C))\n8.12.3.4 Internal Very-Low-Power Low-Frequency Oscillator (VLO)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nIVLO Current consumption 100 nA\nfVLO VLO frequency (1)Measured at ACLK 6 9.4 14 kHz\ndfVLO/dT VLO frequency temperature drift Measured at ACLK(2)0.2 %/°C\ndfVLO/dVCC VLO frequency supply voltage drift Measured at ACLK(3)0.7 %/V\nfVLO,DC Duty cycle Measured at ACLK 40% 50% 60%\n(1) VLO frequency may decrease in LPM3 or LPM4 mode. The typical ratio of VLO freuqencies (LPM3/4 to AM) is 85%.\n(2) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))\n(3) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n42 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nThe module oscillator (MODOSC) is an internal low-power oscillator with 5-MHz typical frequency (see Section\n8.12.3.5 ).\n8.12.3.5 Module Oscillator (MODOSC)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIMODOSC Current consumption Enabled 25 μA\nfMODOSC MODOSC frequency 4.0 4.8 5.4 MHz\nfMODOSC /dT MODOSC frequency temperature drift(1)0.08 %/℃\nfMODOSC /dVCC MODOSC frequency supply voltage drift(2)1.4 %/V\nDCMODOSC Duty cycle Measured at SMCLK, divide by 1 40% 50% 60%\n(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))\n(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)\n8.12.4 Wake-up Characteristics\nSection 8.12.4.1  lists the wake-up times.\n8.12.4.1 Wake-up Times From Low-Power Modes and Reset\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-6\nand Figure 8-7 )\nPARAMETERTEST\nCONDITIONSVCC MIN TYP MAX UNIT\ntWAKE-UP FRAM(Additional) wake-up time to activate the FRAM\nin AM if previously disabled by the FRAM\ncontroller or from an LPM if immediate\nactivation is selected for wakeup6 10 μs\ntWAKE-UP LPM0 Wake-up time from LPM0 to active mode(1)2.2 V, 3.0 V400 ns +\n1.5 / f DCO\ntWAKE-UP LPM1 Wake-up time from LPM1 to active mode(1)2.2 V, 3.0 V 6 μs\ntWAKE-UP LPM2 Wake-up time from LPM2 to active mode(1)2.2 V, 3.0 V 6 μs\ntWAKE-UP LPM3 Wake-up time from LPM3 to active mode(1)2.2 V, 3.0 V6.6 +\n2.0 / f DCO9.6 +\n2.5 / f DCOμs\ntWAKE-UP LPM4 Wake-up time from LPM4 to active mode(1) 2.2 V, 3.0 V6.6 +\n2.0 / f DCO9.6 +\n2.5 / f DCOμs\ntWAKE-UP LPM3.5 Wake-up time from LPM3.5 to active mode(2)2.2 V, 3.0 V 250 350 μs\ntWAKE-UP LPM4.5 Wake-up time from LPM4.5 to active mode(2)SVSHE = 1 2.2 V, 3.0 V 250 350 μs\nSVSHE = 0 2.2 V, 3.0 V 0.4 0.8 ms\ntWAKE-UP-RSTWake-up time from a RST pin triggered reset to\nactive mode(2) 2.2 V, 3.0 V 300 403 μs\ntWAKE-UP-BOR Wake-up time from power-up to active mode (2)2.2 V, 3.0 V 0.5 1 ms\n(1) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first\nexternally observable MCLK clock edge with MCLKREQEN = 1. This time includes the activation of the FRAM during wake up. With\nMCLKREQEN = 0, the externally observable MCLK clock is gated one additional cycle.\n(2) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first\ninstruction of the user program is executed.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 43\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.4.2 Typical Characteristics, Average LPM Currents vs Wake-up Frequency\nWake-up Frequency (Hz)Average Wake-up Current (µA)\n0.001 0.01 0.1 1 10 100 1000 10000 1000000.111010010005000\nLPM0\nLPM1\nLPM2,XT12\nLPM3,XT12\nLPM3.5,XT12\nThe average wake-up current does not include the energy required in active mode; for example, for an interrupt service routine (ISR) or\nto reconfigure the device.\nFigure 8-6. Average LPM Currents vs Wake-up Frequency at 25°C\nWake-up Frequency (Hz)Average Wake-up Current (µA)\n0.001 0.01 0.1 1 10 100 1000 10000 1000000.111010010005000\nLPM0\nLPM1\nLPM2,XT12\nLPM3,XT12\nLPM3.5,XT12\nThe average wake-up current does not include the energy required in active mode; for example, for an ISR or to reconfigure the device.\nFigure 8-7. Average LPM Currents vs Wake-up Frequency at 85°CMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n44 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.4.3 Typical Wake-up Charge\nSection 8.12.4.3  lists the typical charge required to wake up from LPM or reset.\nPARAMETER (1) TEST\nCONDITIONSMIN TYP MAX UNIT\nQWAKE-UP FRAMCharge used for activating the FRAM in AM or during wake-up\nfrom LPM0 if previously disabled by the FRAM controller.16.5 nAs\nQWAKE-UP LPM0Charge used for wake-up from LPM0 to active mode (with\nFRAM active)3.8 nAs\nQWAKE-UP LPM1Charge used for wake-up from LPM1 to active mode (with\nFRAM active)21 nAs\nQWAKE-UP LPM2Charge used for wake-up from LPM2 to active mode (with\nFRAM active)22 nAs\nQWAKE-UP LPM3Charge used for wake-up from LPM3 to active mode (with\nFRAM active)25 nAs\nQWAKE-UP LPM4Charge used for wake-up from LPM4 to active mode (with\nFRAM active)25 nAs\nQWAKE-UP LPM3.5 Charge used for wake-up from LPM3.5 to active mode(2)121 nAs\nQWAKE-UP LPM4.5 Charge used for wake-up from LPM4.5 to active mode(2)SVSHE = 1 123\nnAs\nSVSHE = 0 121\nQWAKE-UP-RESETCharge used for reset from RST or BOR event to active\nmode(2) 102 nAs\n(1) Charge used during the wake-up time from a given low-power mode to active mode. This does not include the energy required in\nactive mode (for example, for an ISR).\n(2) Charge required until start of user code. This does not include the energy required to reconfigure the device.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 45\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.5 Digital I/Os\nSection 8.12.5.1  lists the characteristics of the digital inputs.\n8.12.5.1 Digital Inputs\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVIT+ Positive-going input threshold voltage2.2 V 1.2 1.65\nV\n3.0 V 1.65 2.25\nVIT– Negative-going input threshold voltage2.2 V 0.55 1.00\nV\n3.0 V 0.75 1.35\nVhys Input voltage hysteresis (V IT+ – V IT–)2.2 V 0.44 0.98\nV\n3.0 V 0.60 1.30\nRPull Pullup or pulldown resistorFor pullup: V IN = V SS,\nFor pulldown: V IN = V CC20 35 50 kΩ\nCI,dig Input capacitance, digital only port pins VIN = V SS or V CC 3 pF\nCI,anaInput capacitance, port pins with shared\nanalog functions(1) VIN = V SS or V CC 5 pF\nIlkg(Px.y) High-impedance input leakage current See (2) (3) 2.2 V,\n3.0 V–20 +20 nA\nt(int)External interrupt timing (external trigger\npulse duration to set interrupt flag)(4)Ports with interrupt capability (see\nthe Functional Block Diagram  and\nSignal Descriptions ) 2.2 V,\n3.0 V20 ns\nt(RST) External reset pulse duration on RST (5) 2.2 V,\n3.0 V2 µs\n(1) If the port pins PJ.4/LFXIN and PJ.5/LFXOUT are used as digital I/Os, they are connected by a 4-pF capacitor and a 35-MΩ resistor in\nseries. At frequencies of approximately 1 kHz and lower, the 4-pF capacitor can add to the pin capacitance of PJ.4/LFXIN and/or PJ.5/\nLFXOUT.\n(2) The input leakage current is measured with V SS or V CC applied to the corresponding pins, unless otherwise noted.\n(3) The input leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor\nis disabled.\n(4) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t (int) is met. It may be set by trigger signals\nshorter than t (int).\n(5) Not applicable if RST/NMI pin configured as NMI .MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n46 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.5.2  lists the characteristics of the digital outputs.\n8.12.5.2 Digital Outputs\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVOHHigh-level output voltage\n(see Figure 8-10  and Figure 8-11 )I(OHmax)  = –1 mA(1)\n2.2 VVCC – 0.25 VCC \nVI(OHmax)  = –3 mA(2)VCC – 0.60 VCC \nI(OHmax)  = –2 mA(1)\n3.0 VVCC – 0.25 VCC \nI(OHmax)  = –6 mA(2)VCC – 0.60 VCC \nVOLLow-level output voltage\n(see Figure 8-8  and Figure 8-9 )I(OLmax)  = 1 mA(1)\n2.2 VVSS VSS + 0.25 \nVI(OLmax)  = 3 mA(2)VSS VSS + 0.60 \nI(OLmax)  = 2 mA(1)\n3.0 VVSS VSS + 0.25 \nI(OLmax)  = 6 mA(2)VSS VSS + 0.60 \nfPx.y Port output frequency (with load)(3)CL = 20 pF, R L (4) (5)2.2 V 16\nMHz\n3.0 V 16\nfPort_CLK Clock output frequency(3)ACLK, MCLK, or SMCLK at\nconfigured output port,\nCL = 20 pF(5)2.2 V 16\nMHz\n3.0 V 16\ntrise,digPort output rise time, digital only port\npinsCL = 20 pF2.2 V 4 15\nns\n3.0 V 3 15\ntfall,digPort output fall time, digital only port\npinsCL = 20 pF2.2 V 4 15\nns\n3.0 V 3 15\ntrise,anaPort output rise time, port pins with\nshared analog functionsCL = 20 pF2.2 V 6 15\nns\n3.0 V 4 15\ntfall,anaPort output fall time, port pins with\nshared analog functionsCL = 20 pF2.2 V 6 15\nns\n3.0 V 4 15\n(1) The maximum total current, I (OHmax)  and I (OLmax) , for all outputs combined should not exceed ±48 mA to hold the maximum voltage\ndrop specified.\n(2) The maximum total current, I (OHmax)  and I (OLmax) , for all outputs combined should not exceed ±100 mA to hold the maximum voltage\ndrop specified.\n(3) The port can output frequencies at least up to the specified limit, and it might support higher frequencies.\n(4) A resistive divider with 2 × R1 and R1 = 1.6 kΩ between V CC and V SS is used as load. The output is connected to the center tap of the\ndivider. C L = 20 pF is connected from the output to V SS.\n(5) The output voltage reaches at least 10% and 90% V CC at the specified toggle frequency.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 47\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.5.3 Typical Characteristics, Digital Outputs at 3.0 V and 2.2 V\n051015\n0 0.5 1 1.5 2Low-Level Output Current (mA)\nLow-Level Output Voltage (V)25°C\n85°C\nC001P1.1\nVCC = 2.2 V\nFigure 8-8. Typical Low-Level Output Current vs\nLow-Level Output Voltage\n0102030\n0 0.5 1 1.5 2 2.5 3Low-Level Output Current (mA)\nLow-Level Output Voltage (V)25°C\n85°C\nC001P1.1VCC = 3.0 V\nFigure 8-9. Typical Low-Level Output Current vs\nLow-Level Output Voltage\n-15-10-50\n0 0.5 1 1.5 2High-Level Output Current (mA)\nHigh-Level Output Voltage (V)25°C\n85°C\nC001P1.1\nVCC = 2.2 V\nFigure 8-10. Typical High-Level Output Current vs\nHigh-Level Output Voltage\n-30-20-100\n0 0.5 1 1.5 2 2.5 3High-Level Output Current (mA)\nHigh-Level Output Voltage (V)25°C\n85°C\nC001P1.1VCC = 3.0 V\nFigure 8-11. Typical High-Level Output Current vs\nHigh-Level Output Voltage\n8.12.5.4 Pin-Oscillator Frequency, Ports Px\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfoPx.yPin-oscillator frequency\n(see Figure 8-12  and Figure 8-13 )Px.y, C L = 10 pF(1)3.0 V 1200 kHz\nPx.y, C L = 20 pF(1)3.0 V 650 kHz\n(1) C L is the external load capacitance connected from the output to V SS and includes all parasitic effects such as PCB traces.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n48 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.5.5 Typical Characteristics, Pin-Oscillator Frequency\nCL, Load Capacitance (pF)Pin Oscillator Frequency (kHz)\n10 20 30 4050607080100 20010020030040050060070080010002000\nBest Fit\n25°C\n85°C\nVCC = 2.2 V One output active at a time.\nFigure 8-12. Typical Oscillation Frequency vs\nLoad Capacitance\nCL, Load Capacitance (pF)Pin Oscillator Frequency (kHz)\n10 20 30 4050607080100 20010020030040050060070080010002000\nBest Fit\n25°C\n85°CVCC = 3.0 V One output active at a time.\nFigure 8-13. Typical Oscillation Frequency vs\nLoad Capacitancewww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 49\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.6 LEA (Low-Energy Accelerator) (MSP430FR599x Only)\nThe LEA module is a hardware engine designed for operations that involve vector-based signal processing.\nSection 8.12.6.1  lists the performance characteristics of the LEA module.\n8.12.6.1 Low Energy Accelerator Performance\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfLEAFrequency for specified\nperformanceMCLK 16 MHz\nW_LEA_FFTLEA subsystem energy on\nfast Fourier transformComplex FFT 128-point Q.15 with\nrandom data in LEA-RAMVCore = 3 V,\nMCLK = 16 MHz350 nJ\nW_LEA_FIRLEA subsystem energy on\nfinite impulse responseReal FIR on random Q.31 data with\n128 taps on 24 pointsVCore = 3 V,\nMCLK = 16 MHz2.6 µJ\nW_LEA_ADDLEA subsystem energy on\nadditionsOn 32 Q.31 elements with random\nvalue out of LEA-RAM with linear\naddress incrementVCore = 3 V,\nMCLK = 16 MHz6.6 nJ\n8.12.7 Timer_A and Timer_B\nTimer_A and Timer_B are 16-bit timers and counters with multiple capture/compare registers. Section 8.12.7.1\nlists the Timer_A characteristics, and Section 8.12.7.2  lists the Timer_B characteristics.\n8.12.7.1 Timer_A\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nfTA Timer_A input clock frequencyInternal: SMCLK or ACLK,\nExternal: TACLK,\nDuty cycle = 50% ±10%2.2 V, 3.0 V 16 MHz\ntTA,cap Timer_A capture timingAll capture inputs, minimum pulse duration required\nfor capture 2.2 V, 3.0 V 20 ns\n8.12.7.2 Timer_B\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nfTB Timer_B input clock frequencyInternal: SMCLK or ACLK,\nExternal: TBCLK,\nDuty cycle = 50% ±10%2.2 V, 3.0 V 16 MHz\ntTB,cap Timer_B capture timingAll capture inputs, minimum pulse duration required\nfor capture 2.2 V, 3.0 V 20 nsMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n50 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.8 eUSCI\nThe enhanced universal serial communication interface (eUSCI) supports multiple serial communication modes\nwith one hardware module. The eUSCI_A module supports UART and SPI modes. The eUSCI_B module\nsupports I2C and SPI modes.\nSection 8.12.8.1  lists the UART clock frequencies.\n8.12.8.1 eUSCI (UART Mode) Clock Frequency\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nfeUSCI eUSCI input clock frequencyInternal: SMCLK or ACLK,\nExternal: UCLK,\nDuty cycle = 50% ±10%16 MHz\nfBITCLK BITCLK clock frequency (equals baud rate in MBaud) 4 MHz\nSection 8.12.8.2  lists the UART operating characteristics.\n8.12.8.2 eUSCI (UART Mode)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\ntt UART receive deglitch time(1)UCGLITx = 0\n2.2 V, 3.0 V5 30\nnsUCGLITx = 1 20 90\nUCGLITx = 2 35 160\nUCGLITx = 3 50 220\n(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch\ntime can limit the maximum useable baud rate. To ensure that pulses are correctly recognized, their duration should exceed the\nmaximum specification of the deglitch time.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 51\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.8.3  lists the SPI master mode clock frequencies.\n8.12.8.3 eUSCI (SPI Master Mode) Clock Frequency\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nfeUSCI eUSCI input clock frequencyInternal: SMCLK or ACLK,\nDuty cycle = 50% ±10%16 MHz\nSection 8.12.8.4  lists the SPI master mode operating characteristics.\n8.12.8.4 eUSCI (SPI Master Mode)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\ntSTE,LEAD STE lead time, STE active to clock UCSTEM = 1, UCMODEx = 01 or 10 1\nUCxCLK\ncycles tSTE,LAGSTE lag time, Last clock to STE\ninactiveUCSTEM = 1, UCMODEx = 01 or 10 1\ntSTE,ACCSTE access time, STE active to\nSIMO data outUCSTEM = 0, UCMODEx = 01 or 102.2 V,\n3.0 V60 ns\ntSTE,DISSTE disable time, STE inactive to\nSOMI high impedanceUCSTEM = 0, UCMODEx = 01 or 102.2 V,\n3.0 V80 ns\ntSU,MI SOMI input data setup time2.2 V 40 \nns\n3.0 V 40 \ntHD,MI SOMI input data hold time2.2 V 0 \nns\n3.0 V 0 \ntVALID,MO SIMO output data valid time(2) UCLK edge to SIMO valid,\nCL = 20 pF2.2 V 11\nns\n3.0 V 10\ntHD,MO SIMO output data hold time(3)CL = 20 pF2.2 V 0\nns\n3.0 V 0\n(1) f UCxCLK  = 1/2 t LO/HI with t LO/HI = max(t VALID,MO(eUSCI)  + tSU,SI(Slave) , tSU,MI(eUSCI)  + tVALID,SO(Slave) )\nFor the slave parameters t SU,SI(Slave)  and t VALID,SO(Slave) , see the SPI parameters of the attached slave.\n(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams\nin Figure 8-14  and Figure 8-15 .\n(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data\non the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure\n8-14 and Figure 8-15 .MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n52 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\ntSU,MI\ntHD,MIUCLK\nSOMI\nSIMOtVALID,MOCKPL = 0\nCKPL = 1\ntLOW/HIGH tLOW/HIGH1/fUCxCLKSTE tSTE,LEAD tSTE,LAGUCMODEx = 01\nUCMODEx = 10\ntHD,MO\ntSTE,ACC tSTE,DISFigure 8-14. SPI Master Mode, CKPH = 0\ntSU,MItHD,MIUCLK\nSOMI\nSIMOtVALID,MOCKPL = 0\nCKPL = 1\ntLOW/HIGH tLOW/HIGH1/fUCxCLKtSTE,LEAD tSTE,LAG\ntSTE,ACCUCMODEx = 01\nUCMODEx = 10STE\ntHD,MO\ntSTE,DIS\nFigure 8-15. SPI Master Mode, CKPH = 1www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 53\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.8.5  lists the SPI slave mode operating characteristics.\n8.12.8.5 eUSCI (SPI Slave Mode)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\ntSTE,LEAD STE lead time, STE active to clock2.2 V 45 \nns\n3.0 V 40 \ntSTE,LAG STE lag time, Last clock to STE inactive2.2 V 2 \nns\n3.0 V 3 \ntSTE,ACC STE access time, STE active to SOMI data out2.2 V 45\nns\n3.0 V 40\ntSTE,DISSTE disable time, STE inactive to SOMI high\nimpedance2.2 V 50\nns\n3.0 V 45\ntSU,SI SIMO input data setup time2.2 V 4 \nns\n3.0 V 4 \ntHD,SI SIMO input data hold time2.2 V 7 \nns\n3.0 V 7 \ntVALID,SO SOMI output data valid time(2) UCLK edge to SOMI valid,\nCL = 20 pF2.2 V 35\nns\n3.0 V 35\ntHD,SO SOMI output data hold time(3)CL = 20 pF2.2 V 0\nns\n3.0 V 0\n(1) f UCxCLK  = 1/2 t LO/HI with t LO/HI ≥ max(t VALID,MO(Master)  + tSU,SI(eUSCI) , tSU,MI(Master)  + tVALID,SO(eUSCI) )\nFor the master parameters t SU,MI(Master)  and t VALID,MO(Master) , see the SPI parameters of the attached master.\n(2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams\nin Figure 8-16  and Figure 8-17 .\n(3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure\n8-16 and Figure 8-17 .MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n54 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nUCLKCKPL = 0\nCKPL = 1\nSOMISIMOtSU,SI\ntHD,SI\ntVALID,SOtLOW/HIGH1/fUCxCLK\ntLOW/HIGH\ntSTE,DIS tSTE,ACCSTE tSTE,LEAD tSTE,LAGUCMODEx = 01\nUCMODEx = 10\ntHD,SOFigure 8-16. SPI Slave Mode, CKPH = 0\nUCLKCKPL = 0\nCKPL = 1\nSOMISIMOtSU,SItHD,SI\ntVALID,SOtHD,SOtLOW/HIGH1/fUCxCLK\ntLOW/HIGH\ntSTE,DIS tSTE,ACCSTE tSTE,LEAD tSTE,LAGUCMODEx = 01\nUCMODEx = 10\nFigure 8-17. SPI Slave Mode, CKPH = 1www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 55\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.8.6  lists the I2C mode operating characteristics.\n8.12.8.6 eUSCI (I2C Mode)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-18 )\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfeUSCI eUSCI input clock frequencyInternal: SMCLK or ACLK,\nExternal: UCLK,\nDuty cycle = 50% ±10%16 MHz\nfSCL SCL clock frequency 2.2 V, 3.0 V 0 400 kHz\ntHD,STA Hold time (repeated) STARTfSCL = 100 kHz\n2.2 V, 3.0 V4.0\nµs\nfSCL > 100 kHz 0.6\ntSU,STA Setup time for a repeated STARTfSCL = 100 kHz\n2.2 V, 3.0 V4.7\nµs\nfSCL > 100 kHz 0.6\ntHD,DAT Data hold time 2.2 V, 3.0 V 0 ns\ntSU,DAT Data setup time 2.2 V, 3.0 V 100 ns\ntSU,STO Setup time for STOPfSCL = 100 kHz\n2.2 V, 3.0 V4.0\nµs\nfSCL > 100 kHz 0.6\ntSPPulse duration of spikes suppressed by\ninput filterUCGLITx = 0\n2.2 V, 3.0 V50 250\nnsUCGLITx = 1 25 125\nUCGLITx = 2 12.5 62.5\nUCGLITx = 3 6.3 31.5\ntTIMEOUT Clock low time-outUCCLTOx = 1\n2.2 V, 3.0 V27\nms UCCLTOx = 2 30\nUCCLTOx = 3 33\nSDA\nSCL\ntHD,DATtSU,DATtHD,STA\ntHIGH tLOWtBUF tHD,STA tSU,STA\ntSP\ntSU,STO\nFigure 8-18. I2C Mode TimingMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n56 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.9 ADC12_B\nThe ADC12_B module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR\ncore, sample select control, and up to 32 independent conversion-and-control buffers. The conversion-and-\ncontrol buffer allows up to 32 independent analog-to-digital converter (ADC) samples to be converted and stored\nwithout any CPU intervention.\nSection 8.12.9.1  lists the power supply and input range conditions.\n8.12.9.1 12-Bit ADC, Power Supply and Input Range Conditions\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN NOM MAX UNIT\nV(Ax) Analog input voltage range(1)All ADC12 analog input pins Ax 0 AVCC V\nI(ADC12_B)\nsingle-ended\nmodeOperating supply current into\nAVCC plus DVCC terminals(2) (3)fADC12CLK  = MODCLK, ADC12ON = 1,\nADC12PWRMD = 0, ADC12DIF = 0,\nREFON = 0, ADC12SHTx = 0,\nADC12DIV = 03.0 V 145 199\nµA\n2.2 V 140 190\nI(ADC12_B)\ndifferential modeOperating supply current into\nAVCC plus DVCC terminals(2) (3)fADC12CLK  = MODCLK, ADC12ON = 1,\nADC12PWRMD = 0, ADC12DIF = 1,\nREFON = 0, ADC12SHTx= 0,\nADC12DIV = 03.0 V 175 245\nµA\n2.2 V 170 230\nI(ADC12_B)\nsingle-ended\nlow-power modeOperating supply current into\nAVCC plus DVCC terminals(2) (3)fADC12CLK  = MODCLK / 4, ADC12ON = 1,\nADC12PWRMD = 1, ADC12DIF = 0,\nREFON = 0, ADC12SHTx = 0,\nADC12DIV = 03.0 V 85 125\nµA\n2.2 V 83 120\nI(ADC12_B)\ndifferential low-\npower modeOperating supply current into\nAVCC plus DVCC terminals(2) (3)fADC12CLK  = MODCLK / 4, ADC12ON = 1,\nADC12PWRMD = 1, ADC12DIF = 1,\nREFON = 0, ADC12SHTx= 0,\nADC12DIV = 03.0 V 110 165\nµA\n2.2 V 109 160\nCI Input capacitanceOnly one terminal Ax can be selected at\none time2.2 V 10 15 pF\nRI Input MUX ON-resistance 0 V ≤ V (Ax) ≤ AV CC>2 V 0.5 4\nkΩ\n<2 V 1 10\n(1) The analog input voltage range must be within the selected reference voltage range V R+ to V R– for valid conversion results.\n(2) The internal reference supply current is not included in current consumption parameter I (ADC12_B) .\n(3) Approximately 60% (typical) of the total current into the AVCC and DVCC terminals is from AVCC.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 57\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.9.2  lists the timing parameters.\n8.12.9.2 12-Bit ADC, Timing Parameters\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfADC12CLKFrequency for specified\nperformanceFor specified performance of ADC12 linearity parameters\nwith ADC12PWRMD = 0.\nIf ADC12PWRMD = 1, the maximum is 1/4 of the value\nshown here.0.45 5.4 MHz\nfADC12CLKFrequency for reduced\nperformanceLinearity parameters have reduced performance 32.768 kHz\nfADC12OSC Internal oscillator(3)ADC12DIV = 0, f ADC12CLK  = fADC12OSC  from MODCLK 4 4.8 5.4 MHz\ntCONVERT Conversion timeREFON = 0, Internal oscillator,\nfADC12CLK  = fADC12OSC  from MODCLK, ADC12WINC = 02.6 3.5\nµs\nExternal f ADC12CLK  from ACLK, MCLK, or SMCLK,\nADC12SSEL ≠ 0 (2)\ntADC12ONTurnon settling time of the\nADCSee (1)100 ns\ntADC12OFFTime ADC must be off before\nit can be turned on againtADC12OFF  must be met to make sure that t ADC12ON  time\nholds100 ns\ntSample Sampling timeRS = 400 Ω, R I = 4 kΩ,\nCI = 15 pF, C pext= 8 pF(4)All pulse sample mode\n(ADC12SHP = 1) and extended\nsample mode (ADC12SHP = 0)\nwith buffered reference\n(ADC12VRSEL = 0x1, 0x3, 0x5,\n0x7, 0x9, 0xB, 0xD, 0xF)1\nµs\nExtended sample mode\n(ADC12SHP = 0) with\nunbuffered reference\n(ADC12VRSEL = 0x0, 0x2, 0x4,\n0x6, 0xC, 0xE)  (5)\n(1) The condition is that the error in a conversion started after t ADC12ON  is less than ±0.5 LSB. The reference and input signal are already\nsettled.\n(2) 14 × 1 / f ADC12CLK . If ADC12WINC = 1 then 15 × 1 / f ADC12CLK\n(3) The ADC12OSC is sourced directly from MODOSC inside the UCS.\n(4) Approximately 10 Tau (τ) are needed to get an error of less than ±0.5 LSB: t sample  = ln(2n+2) x (R S + R I) x (C I + C pext), where n = ADC\nresolution = 12, R S= external source resistance, C pext = external parasitic capacitance.\n(5) 6 × 1/f ADC12CLKMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n58 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.9.3  lists the linearity parameters.\n8.12.9.3 12-Bit ADC, Linearity Parameters\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nEIIntegral linearity error (INL) for\ndifferential input With external voltage reference (ADC12VRSEL = 0x2,\n0x3, 0x4, 0x14, 0x15), 1.2 V ≤ (V R+ – V R–) ≤ AV CC±1.8 \nLSB\nIntegral linearity error (INL) for\nsingle-ended inputs±2.2 \nED Differential linearity error (DNL)With external voltage reference (ADC12VRSEL = 0x2,\n0x3, 0x4, 0x14, 0x15)–0.99 +1.0 LSB\nEO Offset error (1) (2)ADC12VRSEL = 0x1 without TLV calibration,\nTLV calibration data can be used to improve the\nparameter (3) ±0.5 ±1.5 mV\nEG Gain errorWith internal voltage reference VREF = 2.5 V\n(ADC12VRSEL = 0x1, 0x7, 0x9, 0xB, or 0xD) ±0.2% ±1.7% \nWith internal voltage reference VREF = 1.2 V\n(ADC12VRSEL = 0x1, 0x7, 0x9, 0xB, or 0xD) ±0.2% ±2.5% \nWith external voltage reference without internal buffer\n(ADC12VRSEL = 0x2 or 0x4) without TLV calibration,\nVR+ = 2.5 V, V R– = AVSS ±1 ±3 \nLSB\nWith external voltage reference with internal buffer\n(ADC12VRSEL = 0x3),\nVR+ = 2.5 V, V R– = AVSS ±2 ±27 \nET Total unadjusted errorWith internal voltage reference VREF = 2.5 V\n(ADC12VRSEL = 0x1, 0x7, 0x9, 0xB, or 0xD) ±0.2% ±1.8%\nWith internal voltage reference VREF = 1.2 V\n(ADC12VRSEL = 0x1, 0x7, 0x9, 0xB, or 0xD)±0.2% ±2.6% \nWith external voltage reference without internal buffer\n(ADC12VRSEL = 0x2 or 0x4) without TLV calibration,\nVR+ = 2.5 V, V R– = AVSS ±1 ±5 \nLSB\nWith external voltage reference with internal buffer\n(ADC12VRSEL = 0x3),\nVR+ = 2.5 V, V R– = AVSS ±1 ±28 \n(1) Offset is measured as the input voltage (at which ADC output transitions from 0 to 1) minus 0.5 LSB.\n(2) Offset increases as I R drop increases when V R– is AVSS.\n(3) For details, see the Device Descriptor Table  section in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx\nFamily User\'s Guide .\n8.12.9.4 12-Bit ADC, Dynamic Performance With External Reference\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nResolution Number of no missing code output-code bits 12 bits\nSNRSignal-to-noise with differential inputs VR+ = 2.5 V, V R– = AV SS 71\ndB\nSignal-to-noise with single-ended inputs VR+ = 2.5 V, V R– = AV SS 70\nENOBEffective number of bits with differential inputs(1)VR+ = 2.5 V, V R– = AV SS 11.4\nbitsEffective number of bits with single-ended inputs(1)VR+ = 2.5 V, V R– = AV SS 11.1\nEffective number of bits with 32.768-kHz clock\n(reduced performance)(1)Reduced performance with\nfADC12CLK  from ACLK, LFXT\n32.768 kHz,\nVR+ = 2.5 V, V R– = AV SS10.9\n(1) ENOB = (SINAD – 1.76) / 6.02www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 59\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.9.5  lists the dynamic performance characteristics when using an internal reference.\n8.12.9.5 12-Bit ADC, Dynamic Performance With Internal Reference\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nResolution Number of no missing code output code bits 12 bits\nSNRSignal-to-noise with differential inputs VR+ = 2.5 V, V R– = AV SS 70\ndB\nSignal-to-noise with single-ended inputs VR+ = 2.5 V, V R– = AV SS 69\nENOBEffective number of bits with differential inputs(1)VR+ = 2.5 V, V R– = AV SS 11.4\nbitsEffective number of bits with single-ended inputs(1)VR+ = 2.5 V, V R– = AV SS 11.0\nEffective number of bits with 32.768-kHz clock (reduced\nperformance)(1)Reduced performance with f ADC12CLK\nfrom ACLK LFXT 32.768 kHz,\nVR+ = 2.5 V, V R– = AV SS10.9\n(1) ENOB = (SINAD – 1.76) / 6.02\nSection 8.12.9.6  lists the temperature sensor and built-in V1/2 characteristics.\n8.12.9.6 12-Bit ADC, Temperature Sensor and Built-In V 1/2\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVSENSOR Temperature sensor voltage(1) (2) (see Figure 8-19 )ADC12ON = 1, ADC12TCMAP = 1,\nTA = 0°C700 mV\nTCSENSOR See (2)ADC12ON = 1, ADC12TCMAP = 1 2.5 mV/°C\ntSENSOR(sample)Sample time required if ADCTCMAP = 1 and channel\n(MAX – 1) is selected(3)ADC12ON = 1, ADC12TCMAP = 1,\nError of conversion result ≤ 1 LSB30 µs\nV1/2AVCC voltage divider for ADC12BATMAP = 1 on MAX\ninput channelADC12ON = 1, ADC12BATMAP = 1 47.5% 50% 52.5%\nIV 1/2 Current for battery monitor during sample time ADC12ON = 1, ADC12BATMAP = 1 38 72 µA\ntV 1/2 (sample)Sample time required if ADC12BATMAP = 1 and\nchannel MAX is selected(4) ADC12ON = 1, ADC12BATMAP = 1 1.7 µs\n(1) The temperature sensor offset can be as much as ±30°C. TI recommends a single-point calibration to minimize the offset error of the\nbuilt-in temperature sensor.\n(2) The device descriptor structure contains calibration values for 30°C ±3°C and 85°C ±3°C for each of the available reference voltage\nlevels. The sensor voltage can be computed as V SENSE  = TC SENSOR  × (Temperature, °C) + V SENSOR , where TC SENSOR  and V SENSOR\ncan be computed from the calibration values for higher accuracy.\n(3) The typical equivalent impedance of the sensor is 250 kΩ. The sample time required includes the sensor on time (t SENSOR(on) ).\n(4) The on time (t V1/2(on) ) is included in the sampling time (t V1/2(sample) ); no additional on time is needed.\n500550600650700750800850900950\n–40 –20 0 20 40 60 80Typical Temperature Sensor Voltage  (mV)\nAmbient Temperature (°C)\nFigure 8-19. Typical Temperature Sensor VoltageMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n60 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSection 8.12.9.7  lists the external reference characteristics.\n8.12.9.7 12-Bit ADC, External Reference\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVR+Positive external reference voltage input VeREF+\nor VeREF- based on ADC12VRSEL bitVR+ > V R– 1.2 AVCC V\nVR–Negative external reference voltage input VeREF+\nor VeREF- based on ADC12VRSEL bitVR+ > V R– 0 1.2 V\nVR+ – V R– Differential external reference voltage input VR+ > V R– 1.2 AVCC V\nIVeREF+ ,\nIVeREF-Static input current singled-ended input mode1.2 V ≤ V eREF+ ≤ VAVCC, VeREF-  = 0 V\nfADC12CLK  = 5 MHz, ADC12SHTx = 1h,\nADC12DIF = 0, ADC12PWRMD = 0±10 \nµA\n1.2 V ≤ V eREF+ ≤ VAVCC , VeREF-  = 0 V\nfADC12CLK  = 5 MHz, ADC12SHTx = 8h,\nADC12DIF = 0, ADC12PWRMD = 01±2.5 \nIVeREF+ ,\nIVeREF-Static input current differential input mode1.2 V ≤ V eREF+ ≤ VAVCC, VeREF-  = 0 V\nfADC12CLK  = 5 MHz, ADC12SHTx = 1h,\nADC12DIF = 1, , ADC12PWRMD = 0±20 \nµA\n1.2 V ≤ V eREF+ ≤ VAVCC , VeREF-  = 0 V\nfADC12CLK  = 5 MHz, ADC12SHTx = 8h,\nADC12DIF = 1, , ADC12PWRMD = 1±5 \nIVeREF+ Peak input current with single-ended input 0 V ≤ V eREF+  ≤ V AVCC, ADC12DIF = 0 1.5 mA\nIVeREF+ Peak input current with differential input 0 V ≤ V eREF+  ≤ V AVCC, ADC12DIF = 1 3 mA\nCVeREF+/- Capacitance at VeREF+ or VeREF- terminal See (2)10 µF\n(1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C I, is\nalso the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the\nrecommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.\n(2) Two decoupling capacitors, 10 µF and 470 nF, should be connected to VeREF to decouple the dynamic current required for an external\nreference source if it is used for the ADC12_B. Also see the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx\nFamily User\'s Guide .www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 61\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.10 Reference\nThe reference module (REF) generates all of the critical reference voltages that can be used by various analog\nperipherals in a given device. The heart of the reference system is the bandgap from which all other references\nare derived by unity or noninverting gain stages. The REFGEN subsystem consists of the bandgap, the bandgap\nbias, and the noninverting buffer stage, which generates the three primary voltage reference available in the\nsystem (1.2 V, 2.0 V, and 2.5 V).\nSection 8.12.10.1  lists the operating characteristics of the built-in reference.\n8.12.10.1 REF, Built-In Reference\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREF+Positive built-in reference\nvoltage outputREFVSEL = {2} for 2.5 V, REFON = 1 2.7 V 2.5 ±1.5% \nV REFVSEL = {1} for 2.0 V, REFON = 1 2.2 V 2.0 ±1.5% \nREFVSEL = {0} for 1.2 V, REFON = 1 1.8 V 1.2 ±1.8% \nNoise RMS noise at VREF (1)From 0.1 Hz to 10 Hz, REFVSEL = {0} 30 130 µV\nVOS_BUF_INTVREF ADC BUF_INT buffer\noffset(3)TA = 25°C , ADC on, REFVSEL = {0},\nREFON = 1, REFOUT = 0–16 +16 mV\nVOS_BUF_EXTVREF ADC BUF_EXT\nbuffer offset(2)TA = 25°C, REFVSEL = {0} , REFOUT = 1,\nREFON = 1 or ADC on–16 +16 mV\nAVCC(min)AVCC minimum voltage,\nPositive built-in reference\nactiveREFVSEL = {0} for 1.2 V 1.8 \nV REFVSEL = {1} for 2.0 V 2.2\nREFVSEL = {2} for 2.5 V 2.7\nIREF+Operating supply current\ninto AVCC terminal(4) REFON = 1 3 V 19 26 µA\nIREF+_ADC_BUFOperating supply current\ninto AVCC terminal(4)ADC on, REFOUT = 0, REFVSEL = {0, 1, 2},\nADC12PWRMD = 0,\n3 V247 400\nµAADC on, REFOUT = 1, REFVSEL = {0, 1, 2},\nADC12PWRMD = 01053 1820\nADC on, REFOUT = 0, REFVSEL = {0, 1, 2},\nADC12PWRMD = 1153 240\nADC on, REFOUT = 1, REFVSEL = {0, 1, 2},\nADC12PWRMD = 1581 1030\nADC OFF, REFON = 1, REFOUT = 1,\nREFVSEL = {0, 1, 2}1105 1890\nIO(VREF+)VREF maximum load\ncurrent, VREF+ terminalREFVSEL = {0, 1, 2},\nAVCC = AV CC(min)  for each reference level,\nREFON = REFOUT = 1–1000 10 µA\nΔVout/\nΔIo(VREF+)Load-current regulation,\nVREF+ terminalREFVSEL = {0, 1, 2},\nIO(VREF+)  = +10 µA or –1000 µA\nAVCC = AV CC(min)  for each reference level,\nREFON = REFOUT = 11500µV/m\nA\nCVREF+/-Capacitance at VREF+ and\nVREF- terminalsREFON = REFOUT = 1 0 100 pF\nTCREF+Temperature coefficient of\nbuilt-in referenceREFVSEL = {0, 1, 2}, REFON = REFOUT = 1,\nTA = –40°C to 85°C(5) 24 50ppm/K\nPSRR_DCPower supply rejection ratio\n(DC)AVCC = AV CC(min)  to AV CC(max) , TA = 25°C,\nREFVSEL = {0, 1, 2}, REFON = REFOUT = 1100 400 µV/V\nPSRR_ACPower supply rejection ratio\n(AC)dAV CC= 0.1 V at 1 kHz 3.0 mV/V\ntSETTLESettling time of reference\nvoltage(6)AVCC = AV CC(min)  to AV CC(max) ,\nREFVSEL = {0, 1, 2}, REFON = 0 → 140 80 µsMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n62 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.10.1 REF, Built-In Reference (continued)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nTbuf_settleSettling time of ADC\nreference voltage buffer(6)AVCC = AV CC(min)  to AV CC(max) ,\nREFVSEL = {0, 1, 2}, REFON = 1 (internal note\nshould be for buf_int REFOUT=0 or buf_ext=1 )0.4 2µs\n(1) Internal reference noise affects ADC performance when ADC uses internal reference. See Designing With the MSP430FR58xx,\nFR59xx, FR68xx, and FR69xx ADC  for details on optimizing ADC performance for your application with the choice of internal or\nexternal reference.\n(2) Buffer offset affects ADC gain error and thus total unadjusted error.\n(3) Buffer offset affects ADC gain error and thus total unadjusted error.\n(4) The internal reference current is supplied through the AVCC terminal.\n(5) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C)/(85°C – (–40°C)).\n(6) The condition is that the error in a conversion started after t REFON  is less than ±0.5 LSB.\n8.12.11 Comparator\nThe COMP_E module supports precision slope analog-to-digital conversions, supply voltage supervision, and\nmonitoring of external analog signals. Section 8.12.11.1  lists the comparator characteristics.\n8.12.11.1 Comparator_E\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nIAVCC_COMPComparator operating\nsupply current into\nAVCC, excludes\nreference resistor ladderCEPWRMD = 00, CEON = 1,\nCERSx = 00 (fast)\n2.2 V,\n3.0 V12 16\nµACEPWRMD = 01, CEON = 1,\nCERSx = 00 (medium)10 14\nCEPWRMD = 10, CEON = 1,\nCERSx = 00 (slow), T A = 30°C0.1 0.3\nCEPWRMD = 10, CEON = 1,\nCERSx = 00 (slow), T A = 85°C0.3 1.3\nIAVCC_COMP_REFQuiescent current of\nComparator and resistor\nladder into AVCC,\nincluding REF module\ncurrentCEPWRMD = 10,\nCEREFLx = 01,\nCERSx = 10,\nCEON = 1, REFON = 0CEREFACC = 0\n2.2 V,\n3.0 V31 38\nµA\nCEREFACC = 1 16 19\nVREF Reference voltage levelCERSx = 11, CEREFLx = 01,\nCEREFACC = 01.8 V 1.152 1.2 1.248\nVCERSx = 11, CEREFLx = 10,\nCEREFACC = 02.2 V 1.92 2.0 2.08\nCERSx = 11, CEREFLx = 11,\nCEREFACC = 02.7 V 2.40 2.5 2.60\nCERSx = 11, CEREFLx = 01,\nCEREFACC = 11.8 V 1.10 1.2 1.245\nCERSx = 11, CEREFLx = 10,\nCEREFACC = 12.2 V 1.90 2.0 2.08\nCERSx = 11, CEREFLx = 11,\nCEREFACC = 12.7 V 2.35 2.5 2.60\nVICCommon mode input\nrange0 VCC – 1 V\nVOFFSET Input offset voltageCEPWRMD = 00 –16 16\nmV CEPWRMD = 01 –12 12\nCEPWRMD = 10 –37 37\nCIN Input capacitanceCEPWRMD = 00 or CEPWRMD = 01 10\npF\nCEPWRMD = 10 10www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 63\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.11.1 Comparator_E (continued)\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nRSIN Series input resistanceOn (switch closed) 1 3kΩ\nOff (switch open) 50 MΩ\ntPDPropagation delay,\nresponse timeCEF = 0,\nOverdrive ≥ 20 mVCEPWRMD = 00 193 330\nns\nCEPWRMD = 01 230 400\nCEPWRMD = 10 5 15 µs\ntPD,filterPropagation delay with\nfilter activeCEPWRMD = 00 or 01,\nCEF = 1,\nOverdrive ≥ 20 mVCEFDLY = 00 700 1000 ns\nCEFDLY = 01 1.0 1.9\nµs CEFDLY = 10 2.0 3.7\nCEFDLY = 11 4.0 7.7\ntEN_CMP Comparator enable timeCEON = 0 → 1,\nVIN+ and V IN– from pins,\nOverdrive ≥ 20 mVCEPWRMD = 00 0.9 1.5\nµs CEPWRMD = 01 0.9 1.5\nCEPWRMD = 10 15 65\ntEN_CMP_VREFComparator and\nreference ladder and\nreference voltage enable\ntimeCEON = 0 → 1, CEREFLX = 10,\nCERSx = 10 or 11,\nCEREF0 = CEREF1 = 0x0F, REFON = 0120 220 µs\ntEN_CMP_RLComparator and\nreference ladder enable\ntimeCEON = 0 → 1, CEREFLX = 10,\nCERSx = 10, REFON = 1,\nCEREF0 = CEREF1 = 0x0F10 30 µs\nVCE_REFReference voltage for a\ngiven tapVIN = reference into resistor ladder\n(n = 0 to 31)VIN ×\n(n + 0.5)\n/ 32VIN ×\n(n + 1) /\n 32VIN ×\n(n + 1.5)\n/ 32V\n8.12.12 FRAM\nFRAM is a nonvolatile memory that reads and writes like standard SRAM. The FRAM can be read in a similar\nfashion to SRAM and needs no special requirements. Similarly, any writes to unprotected segments can be\nwritten in the same fashion as SRAM.\nSection 8.12.12.1  lists the operating characteristics of the FRAM.\n8.12.12.1 FRAM\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nRead and write endurance 1015cycles\ntRetention Data retention durationTJ = 25°C 100\nyears TJ = 70°C 40\nTJ = 85°C 10\nIWRITE Current to write into FRAM IREAD (1)nA\nIERASE Erase current n/a(2)nA\ntWRITE Write time tREAD (3)ns\ntREAD Read timeNWAITSx = 0 1 / f SYSTEM  (4)\nns\nNWAITSx = 1 2 / f SYSTEM  (4)\n(1) Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read\ncurrent (I READ) is included in the active mode current consumption, I AM,FRAM .\n(2) FRAM does not require a special erase sequence.\n(3) Writing into FRAM is as fast as reading.\n(4) The maximum read (and write) speed is specified by f SYSTEM  using the appropriate wait state settings (NWAITSx).MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n64 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n8.12.13 Emulation and Debug\nThe MSP family supports the standard JTAG interface, which requires four signals for sending and receiving\ndata. The JTAG signals are shared with general-purpose I/Os. The TEST/SBWTCK pin is used to enable the\nconnection of external development tools with the device through Spy-Bi-Wire or JTAG debug protocols. The\nconnection is usually enabled when the TEST/SBWTCK is high. When the connection is enabled, the device\nenters a debug mode. In the debug mode, the times for entry to and wake up from low-power modes may be\ndifferent compared to normal operation. Pay careful attention to the real-time behavior when using low-power\nmodes with the device connected to a development tool.\nSection 8.12.13.1  lists the JTAG and Spy-Bi-Wire interface characteristics.\n8.12.13.1 JTAG and Spy-Bi-Wire Interface\nover recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)\nPARAMETER VCC MIN TYP MAX UNIT\nIJTAG Supply current adder when JTAG active (but not clocked) 2.2 V, 3.0 V 40 100 μA\nfSBW Spy-Bi-Wire input frequency 2.2 V, 3.0 V 0 10 MHz\ntSBW,Low Spy-Bi-Wire low clock pulse duration 2.2 V, 3.0 V 0.04 15 μs\ntSBW, EnSpy-Bi-Wire enable time (TEST high to acceptance of first clock\nedge)(1) 2.2 V, 3.0 V 110 μs\ntSBW,Rst Spy-Bi-Wire return to normal operation time 15 100 μs\nfTCK TCK input frequency, 4-wire JTAG(2)2.2 V 0 16 \nMHz\n3.0 V 0 16 \nRinternal Internal pulldown resistance on TEST 2.2 V, 3.0 V 20 35 50 kΩ\nfTCLKTCLK and MCLK frequency during JTAG access, no FRAM\naccess (limited by f SYSTEM )16 MHz\ntTCLK,Low/HighTCLK low or high clock pulse duration, no FRAM access25 ns\nfTCLK,FRAMTCLK and MCLK frequency during JTAG access, including\nFRAM access (limited by f SYSTEM  with no FRAM wait states)4MHz\ntTCLK,FRAM,Low/HighTCLK low or high clock pulse duration, including FRAM accesses100 ns\n(1) Tools that access the Spy-Bi-Wire and the BSL interfaces must wait for the t SBW,En  time after the first transition of the TEST/SBWTCK\npin (low to high), before the second transition of the pin (high to low) during the entry sequence.\n(2) f TCK may be restricted to meet the timing requirements of the module selected.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 65\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9 Detailed Description\n9.1 Overview\nThe TI MSP430FR59xx family of ultra-low-power microcontrollers consists of several devices featuring different\nsets of peripherals. The architecture, combined with seven low-power modes, is optimized to achieve extended\nbattery life for example in portable measurement applications. The devices features a powerful 16-bit RISC CPU,\n16-bit registers, and constant generators that contribute to maximum code efficiency.\nThe device is an MSP430FR59xx family device with Low-Energy Accelerator (LEA) (available only on the\nMSP430FR599x MCUs), up to six 16-bit timers, up to eight eUSCIs that support UART, SPI, and I2C, a\ncomparator, a hardware multiplier, an AES accelerator, a 6-channel DMA, an RTC module with alarm\ncapabilities, up to 67 I/O pins, and a high-performance 12-bit ADC.\n9.2 CPU\nThe MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations,\nother than program-flow instructions, are performed as register operations in conjunction with seven addressing\nmodes for source operand and four addressing modes for destination operand.\nThe CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register\noperation execution time is one cycle of the CPU clock.\nFour of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant\ngenerator, respectively. The remaining registers are general-purpose registers.\nPeripherals are connected to the CPU using data, address, and control buses. The peripherals can be managed\nwith all instructions.\nThe instruction set consists of the original 51 instructions with three formats and seven address modes and\nadditional instructions for the expanded address range. Each instruction can operate on word and byte data.\n9.3 Low-Energy Accelerator (LEA) for Signal Processing (MSP430FR599x Only)\nThe LEA module is a hardware engine designed for operations that involve vector-based signal processing, such\nas FIR, IIR, and FFT. The subsystem offers fast performance and low energy consumption when performing\nvector-based digital signal processing computations; for performance benchmarks comparing the LEA module to\nusing the CPU or other processors, see Benchmarking the Signal Processing Capabilities of the Low-Energy\nAccelerator on MSP MCUs .\nThe LEA module requires MCLK to be operational; therefore, the subsystem can run only in active mode or\nLPM0 (see Table 9-1 ). While the LEA module is running, the LEA data operations are performed on a shared\n4KB of RAM out of the 8KB of total RAM (see Table 9-41 ). This shared RAM can also be used by the regular\napplication. The MSP CPU and the LEA module can run simultaneously and independently unless they access\nthe same system RAM.\nDirect access to LEA registers is not supported, and TI recommends using the optimized Digital Signal\nProcessing (DSP) Library for MSP Microcontrollers  for the operations that the LEA module supports.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n66 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.4 Operating Modes\nThe MCU has one active mode and seven software selectable low-power modes of operation. An interrupt event can wake up the device from low-power\nmodes LPM0 through LPM4, service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes\nLPM3.5 and LPM4.5 disable the core supply to minimize power consumption.\nNote\nXT1CLK and VLOCLK can be active during LPM4 if requested by low-frequency peripherals such as RTC or WDT.\nTable 9-1. Operating Modes\nMODEAM LPM0 LPM1 LPM2 LPM3 LPM4 LPM3.5 LPM4.5\nACTIVEACTIVE,\nFRAM OFF(1) CPU OFF(2)CPU OFF STANDBY STANDBY OFF RTC ONLYSHUTDOWN\nWITH SVSSHUTDOWN\nWITHOUT SVS\nMaximum system clock 16 MHz 16 MHz 16 MHz 50 kHz 50 kHz 0(3)50 kHz 0(3)\nTypical current consumption,\nTA = 25°C120 µA/MHz 65 µA/MHz 92 µA at 1 MHz 40 µA at 1 MHz 1.0 µA 0.7 µA 0.5 µA 0.45 µA 0.3 µA 0.07 µA\nTypical wake-up time N/A Instant 6 µs 6 µs 7 µs 7 µs 250 µs 250 µs 400 µs\nWake-up events N/A All AllLF\nRTC\nI/O\nCompLF\nRTC\nI/O\nCompI/O\nCompRTC\nI/OI/O\nCPU On Off Off Off Off Off Reset Reset\nLEA (MSP430FR599x only) On On (4)Off Off Off Off Off Reset Reset\nFRAM On Off(1) Standby\n(or off(1))Off Off Off Off Off Off\nHigh-frequency peripherals(5)Available Available Available Off Off Off Reset Reset\nLow-frequency peripherals(5)Available Available Available Available Available  (6)Off RTC Reset\nUnclocked peripherals(5)Available Available Available Available Available  (6)Available  (6)Reset Reset\nMCLK On On(4)Off Off Off Off Off Off Off\nSMCLK Optional(7)Optional(7)Optional(7)Off Off Off Off Off\nACLK On On On On On Off Off Off\nFull retention Yes Yes Yes Yes Yes Yes No No\nSVS Always Always Always Optional(8)Optional(8)optional(8)Optional(8)On(9)Off(10)\nBrownout Always Always Always Always Always Always Always Always\n(1) FRAM disabled in FRAM controller A\n(2) Disabling the FRAM through the FRAM controller A allows the application to lower the LPM current consumption but the wake-up time increases when FRAM is accessed (for example,\nto fetch an interrupt vector). For a wake up that does not access FRAM (for example, a DMA transfer to RAM) the wake-up time is not increased.\n(3) All clocks disabled\n(4) Only while the LEA module is performing the task enabled by CPU during AM. The LEA module cannot be enabled in LPM0.\n(5) See Section 9.4.1  for a detailed description of high-frequency, low-frequency, and unclocked peripherals.\n(6) See Section 9.4.2 , which describes the use of peripherals in LPM3 and LPM4.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 67\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n(7) Controlled by SMCLKOFF\n(8) Activate SVS (SVSHE = 1) results in higher current consumption. SVS is not included in typical current consumption.\n(9) SVSHE = 1\n(10) SVSHE = 0MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n68 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.4.1 Peripherals in Low-Power Modes\nPeripherals can be in different states that impact the achievable power modes of the device. The states depend\non the operational modes of the peripherals (see Table 9-2 ). The states are:\n• A peripheral is in a high-frequency state  if it requires or uses a clock with a "high" frequency of more than\n50 kHz.\n• A peripheral is in a low-frequency state  if it requires or uses a clock with a "low" frequency of 50 kHz or less.\n• A peripheral is in an unclocked state  if it does not require or use an internal clock.\nIf the CPU requests a power mode that does not support the current state of all active peripherals, the device\ndoes not enter the requested power mode, but it does enter a power mode that still supports the current state of\nthe peripherals, except if an external clock is used. If an external clock is used, the application must use the\ncorrect frequency range for the requested power mode.\nTable 9-2. Peripheral States\nPERIPHERAL IN HIGH-FREQUENCY STATE(1)IN LOW-FREQUENCY STATE(2)IN UNCLOCKED STATE(3)\nWDT Clocked by SMCLK Clocked by ACLK Not applicable\nDMA(4)Not applicable Not applicable Waiting for a trigger\nRTC_C Not applicable Clocked by LFXT Not applicable\nTimer_A TAxClocked by SMCLK or\nclocked by external clock >50 kHzClocked by ACLK or\nclocked by external clock ≤50 kHzClocked by external clock ≤50 kHz\nTimer_B TBxClocked by SMCLK or\nclocked by external clock >50 kHzClocked by ACLK or\nclocked by external clock ≤50 kHzClocked by external clock ≤50 kHz\neUSCI_Ax in\nUART modeClocked by SMCLK Clocked by ACLK Waiting for first edge of START bit.\neUSCI_Ax in SPI\nmaster modeClocked by SMCLK Clocked by ACLK Not applicable\neUSCI_Ax in SPI\nslave modeClocked by external clock >50 kHz Clocked by external clock ≤50 kHz Clocked by external clock ≤50 kHz\neUSCI_Bx in I2C\nmaster modeClocked by SMCLK or\nclocked by external clock >50 kHzClocked by ACLK or\nclocked by external clock ≤50 kHzNot applicable\neUSCI_Bx in I2C\nslave modeClocked by external clock >50 kHz Clocked by external clock ≤50 kHzWaiting for START condition or\nclocked by external clock ≤50 kHz\neUSCI_Bx in SPI\nmaster modeClocked by SMCLK Clocked by ACLK Not applicable\neUSCI_Bx in SPI\nslave modeClocked by external clock >50 kHz Clocked by external clock ≤50 kHz Clocked by external clock ≤50 kHz\nADC12_B Clocked by SMCLK or by MODOSC Clocked by ACLK Waiting for a trigger\nREF_A Not applicable Not applicable Always\nCOMP_E Not applicable Not applicable Always\nCRC(5)Not applicable Not applicable Not applicable\nMPY(5)Not applicable Not applicable Not applicable\nAES(5)Not applicable Not applicable Not applicable\n(1) Peripherals are in a state that requires or uses a clock with a "high" frequency of more than 50 kHz\n(2) Peripherals are in a state that requires or uses a clock with a "low" frequency of 50 kHz or less.\n(3) Peripherals are in a state that does not require or does not use an internal clock.\n(4) The DMA always transfers data in active mode but can wait for a trigger in any low-power mode. A DMA trigger during a low-power\nmode causes a temporary transition into active mode for the time of the transfer.\n(5) This peripheral operates during active mode only and will delay the transition into a low-power mode until its operation is completed.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 69\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.4.2 Idle Currents of Peripherals in LPM3 and LPM4\nMost peripherals can be operational in LPM3 if clocked by ACLK. Some modules are operational in LPM4,\nbecause they do not require a clock to operate (for example, the comparator). Activating a peripheral in LPM3 or\nLPM4 increases the current consumption due to its active supply current contribution but also due to an\nadditional idle current. To reduce the idle current adder, certain peripherals are grouped together (see Table 9-3 ).\nTo achieve optimal current consumption, use modules within one group and limit the number of groups with\nactive modules. Modules not listed in Table 9-3  are either already included in the standard LPM3 current\nconsumption or cannot be used in LPM3 or LPM4.\nThe idle current adder is very small at room temperature (25°C) but increases at high temperatures (85°C). See\nthe I IDLE current parameters in Section 8  for details.\nTable 9-3. Peripheral Groups\nGROUP A GROUP B GROUP C\nTimer TA1 Timer TA0 Timer TA4\nTimer TA2 Timer TA3 eUSCI_A2\nTimer TB0 Comparator eUSCI_A3\neUSCI_A0 ADC12_B eUSCI_B1\neUSCI_A1 REF_A eUSCI_B2\neUSCI_B0 eUSCI_B3\n9.5 Interrupt Vector Table and Signatures\nThe interrupt vectors, the power-up start address and signatures are in the address range 0FFFFh to 0FF80h.\nFigure 9-1  summarizes the content of this address range.\n0FFFFh\nJTAG PasswordBSL PasswordReset Vector\nInterrupt\nVectors\nSignaturesReserved\n0FF88h\n0FF80h0FFE0h\nFigure 9-1. Interrupt Vectors, Signatures and Passwords\nThe power-up start address or reset vector is at 0FFFFh to 0FFFEh. This location contains a 16-bit address\npointing to the start address of the application program.\nThe interrupt vectors start at 0FFFDh and extend to lower addresses. Each vector contains the 16-bit address of\nthe appropriate interrupt-handler instruction sequence. Table 9-4  shows the device specific interrupt vector\nlocations.\nThe vectors programmed into the address range from 0FFFFh to 0FFE0h are used as BSL password (if enabled\nby the corresponding signature).\nThe signatures are at 0FF80h and extend to higher addresses. Signatures are evaluated during device start-up.\nTable 9-5  lists the device-specific signature locations.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n70 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nA JTAG password can be programmed starting at address 0FF88h and extending to higher addresses. The\npassword can extend into the interrupt vector locations using the interrupt vector addresses as additional bits for\nthe password. The length of the JTAG password depends on the JTAG signature.\nSee the System Resets, Interrupts, and Operating Modes, System Control Module (SYS)  chapter in the\nMSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User\'s Guide  for details.\nTable 9-4. Interrupt Sources, Flags, and Vectors\nINTERRUPT SOURCE INTERRUPT FLAGINTERRUPT\nVECTOR\nREGISTERSYSTEM\nINTERRUPTWORD\nADDRESSPRIORITY\nSystem Reset\nSYSRSTIV(1)Reset 0FFFEh HighestPower up, brownout,\nsupply supervisorSVSHIFG\nExternal reset, RST PMMRSTIFG\nWatchdog time-out\n(watchdog mode)WDTIFG\nWDT, FRCTL MPU, CS,\nPMM password violationWDTPW, FRCTLPW, MPUPW, CSPW,\nPMMPW\nFRAM uncorrectable bit\nerror detectionUBDIFG\nMPU segment violation MPUSEGIIFG, MPUSEG1IFG,\nMPUSEG2IFG, MPUSEG3IFG\nSoftware POR, BOR PMMPORIFG, PMMBORIFG\nSystem NMI\nSYSSNIV(1)(Non)maskable(3)0FFFChVacant memory access(2)VMAIFG\nJTAG mailbox JMBINIFG, JMBOUTIFG\nFRAM access time error ACCTEIFG\nFRAM write protection\nerrorWPIFG\nFRAM bit error detection CBDIFG, UBDIFG\nMPU segment violation MPUSEGIIFG, MPUSEG1IFG,\nMPUSEG2IFG, MPUSEG3IFG\nUser NMI\nSYSUNIV(1)(Non)maskable(3)0FFFAh External NMI NMIIFG\nOscillator fault OFIFG\nComparator_E CEIFG, CEIIFG CEIV(1)Maskable 0FFF8h\nTB0 TB0CCR0 CCIFG Maskable 0FFF6h\nTB0TB0CCR1 CCIFG to TB0CCR6 CCIFG,\nTB0CTL.TBIFGTB0IV(1)Maskable 0FFF4h\nWatchdog timer (interval\ntimer mode)WDTIFG Maskable 0FFF2h\neUSCI_A0 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCA0IV(1)Maskable 0FFF0h UCSTTIFG, UCTXCPTIFG, UCRXIFG,\nUCTXIFG (UART mode)\neUSCI_B0 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCB0IV(1)Maskable 0FFEEhUCALIFG, UCNACKIFG, UCSTTIFG,\nUCSTPIFG, UCRXIFG0, UCTXIFG0,\nUCRXIFG1, UCTXIFG1, UCRXIFG2,\nUCTXIFG2, UCRXIFG3, UCTXIFG3,\nUCCNTIFG, UCBIT9IFG (I2C mode)\nADC12_B(4)ADC12IFG0 to ADC12IFG31,\nADC12LOIFG, ADC12INIFG,\nADC12HIIFG, ADC12RDYIFG,\nADC21OVIFG, ADC12TOVIFGADC12IV(1)Maskable 0FFEChwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 71\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-4. Interrupt Sources, Flags, and Vectors (continued)\nINTERRUPT SOURCE INTERRUPT FLAGINTERRUPT\nVECTOR\nREGISTERSYSTEM\nINTERRUPTWORD\nADDRESSPRIORITY\nTA0 TA0CCR0 CCIFG Maskable 0FFEAh\nTA0TA0CCR1 CCIFG, TA0CCR2 CCIFG,\nTA0CTL.TAIFGTA0IV(1)Maskable 0FFE8h\neUSCI_A1 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCA1IV(1)Maskable 0FFE6h UCSTTIFG, UCTXCPTIFG, UCRXIFG,\nUCTXIFG (UART mode)\nDMADMA0CTL.DMAIFG, DMA1CTL.DMAIFG,\nDMA2CTL.DMAIFGDMAIV(1)Maskable 0FFE4h\nTA1 TA1CCR0 CCIFG Maskable 0FFE2h\nTA1TA1CCR1 CCIFG, TA1CCR2 CCIFG,\nTA1CTL.TAIFGTA1IV(1)Maskable 0FFE0h\nI/O port P1 P1IFG.0 to P1IFG.7 P1IV(1)Maskable 0FFDEh\nTA2 TA2CCR0 CCIFG Maskable 0FFDCh\nTA2 TA2CCR1 CCIFG, TA2CTL.TAIFG TA2IV(1)Maskable 0FFDAh\nI/O port P2 P2IFG.0 to P2IFG.7 P2IV(1)Maskable 0FFD8h\nTA3 TA3CCR0 CCIFG Maskable 0FFD6h\nTA3 TA3CCR1 CCIFG, TA3CTL.TAIFG TA3IV(1)Maskable 0FFD4h\nI/O port P3 P3IFG.0 to P3IFG.7 P3IV(1)Maskable 0FFD2h\nI/O port P4 P4IFG.0 to P4IFG.7 P4IV(1)Maskable 0FFD0h\nRTC_CRTCRDYIFG, RTCTEVIFG, RTCAIFG,\nRT0PSIFG, RT1PSIFG, RTCOFIFGRTCIV(1)Maskable 0FFCEh\nAES AESRDYIFG Maskable 0FFCCh\nTA4 TA4CCR0 CCIFG Maskable 0FFCAh\nTA4 TA4CCR1 CCIFG, TA4CTL.TAIFG TA4IV(1)Maskable 0FFC8h\nI/O port P5 P5IFG.0 to P5IFG.7 P5IV(1)Maskable 0FFC6h\nI/O port P6 P6IFG.0 to P6IFG.7 P6IV(1)Maskable 0FFC4h\neUSCI_A2 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCA2IV(1)Maskable 0FFC2h UCSTTIFG, UCTXCPTIFG, UCRXIFG,\nUCTXIFG (UART mode)\neUSCI_A3 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCA3IV(1)Maskable 0FFC0h UCSTTIFG, UCTXCPTIFG, UCRXIFG,\nUCTXIFG (UART mode)\neUSCI_B1 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCB1IV(1)Maskable 0FFBEhUCALIFG, UCNACKIFG, UCSTTIFG,\nUCSTPIFG, UCRXIFG0, UCTXIFG0,\nUCRXIFG1, UCTXIFG1, UCRXIFG2,\nUCTXIFG2, UCRXIFG3, UCTXIFG3,\nUCCNTIFG, UCBIT9IFG (I2C mode)\neUSCI_B2 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCB2IV(1)Maskable 0FFBChUCALIFG, UCNACKIFG, UCSTTIFG,\nUCSTPIFG, UCRXIFG0, UCTXIFG0,\nUCRXIFG1, UCTXIFG1, UCRXIFG2,\nUCTXIFG2, UCRXIFG3, UCTXIFG3,\nUCCNTIFG, UCBIT9IFG (I2C mode)\neUSCI_B3 receive or\ntransmitUCRXIFG, UCTXIFG (SPI mode)\nUCB3IV(1)Maskable 0FFBAhUCALIFG, UCNACKIFG, UCSTTIFG,\nUCSTPIFG, UCRXIFG0, UCTXIFG0,\nUCRXIFG1, UCTXIFG1, UCRXIFG2,\nUCTXIFG2, UCRXIFG3, UCTXIFG3,\nUCCNTIFG, UCBIT9IFG (I2C mode)MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n72 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-4. Interrupt Sources, Flags, and Vectors (continued)\nINTERRUPT SOURCE INTERRUPT FLAGINTERRUPT\nVECTOR\nREGISTERSYSTEM\nINTERRUPTWORD\nADDRESSPRIORITY\nI/O port P7 P7IFG.0 to P7IFG.7 P7IV(1)Maskable 0FFB8h\nI/O port P8 P8IFG.0 to P8IFG.7 P8IV(1)Maskable 0FFB6h\nLEA (MSP430FR599x\nonly)CMDIFG, SDIIFG, OORIFG,TIFG,\nCOVLIFGLEAIV(1)Maskable 0FFB4h Lowest\n(1) Multiple source flags\n(2) A reset is generated if the CPU tries to fetch instructions from peripheral space.\n(3) (Non)maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable bit cannot disable it.\n(4) Only on devices with ADC, otherwise reserved.\nTable 9-5. Signatures\nSIGNATURE WORD ADDRESS\nIP Encapsulation Signature 2 0FF8Ah\nIP Encapsulation Signature 1(1)0FF88h\nBSL Signature 2 0FF86h\nBSL Signature 1 0FF84h\nJTAG Signature 2 0FF82h\nJTAG Signature 1 0FF80h\n(1) Must not contain 0AAAAh if used as the JTAG password.\n9.6 Bootloader (BSL)\nThe BSL can program the FRAM or RAM using a UART serial interface (FRxxxx devices) or an I2C interface\n(FRxxxx1 devices). Access to the device memory through the BSL is protected by an user-defined password.\nTable 9-6  lists the pins that are required to use the BSL. BSL entry requires a specific entry sequence on the\nRST/NMI/SBWTDIO and TEST/SBWTCK pins. For a complete description of the features of the BSL and its\nimplementation, see the MSP430 FRAM Devices Bootloader (BSL) User\'s Guide . Visit Bootloader (BSL) for\nMSP low-power microcontrollers  for more information.\nTable 9-6. BSL Pin Requirements and Functions\nDEVICE SIGNAL BSL FUNCTION\nRST/NMI/SBWTDIO Entry sequence signal\nTEST/SBWTCK Entry sequence signal\nP2.0 Devices with UART BSL (FRxxxx): Data transmit\nP2.1 Devices with UART BSL (FRxxxx): Data receive\nP1.6 Devices with I2C BSL (FRxxxx1): Data\nP1.7 Devices with I2C BSL (FRxxxx1): Clock\nDVCC Power supply\nDVSS Ground supplywww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 73\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.7 JTAG Operation\n9.7.1 JTAG Standard Interface\nThe MSP family supports the standard JTAG interface, which requires four signals for sending and receiving\ndata. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the\nJTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP\ndevelopment tools and device programmers. Table 9-7  lists the JTAG pin requirements. For further details on\ninterfacing to development tools and device programmers, see the MSP430 Hardware Tools User\'s Guide . For a\ncomplete description of the features of the JTAG interface and its implementation, see MSP430 Programming\nWith the JTAG Interface .\nTable 9-7. JTAG Pin Requirements and Functions\nDEVICE SIGNAL DIRECTION FUNCTION\nPJ.3/TCK IN JTAG clock input\nPJ.2/TMS IN JTAG state control\nPJ.1/TDI/TCLK IN JTAG data input, TCLK input\nPJ.0/TDO OUT JTAG data output\nTEST/SBWTCK IN Enable JTAG pins\nRST/NMI/SBWTDIO IN External reset\nDVCC Power supply\nDVSS Ground supply\n9.7.2 Spy-Bi-Wire Interface\nIn addition to the standard JTAG interface, the MSP family supports the two wire Spy-Bi-Wire interface. Spy-Bi-\nWire can be used to interface with MSP development tools and device programmers. The Spy-Bi-Wire interface\npin requirements are shown in Table 9-8 . For further details on interfacing to development tools and device\nprogrammers, see the MSP430 Hardware Tools User\'s Guide . For a complete description of the features of the\nJTAG interface and its implementation, see MSP430 Programming With the JTAG Interface .\nTable 9-8. Spy-Bi-Wire Pin Requirements and Functions\nDEVICE SIGNAL DIRECTION FUNCTION\nTEST/SBWTCK IN Spy-Bi-Wire clock input\nRST/NMI/SBWTDIO IN, OUT Spy-Bi-Wire data input and output\nDVCC Power supply\nDVSS Ground supplyMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n74 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.8 FRAM Controller A (FRCTL_A)\nThe FRAM can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in system by the CPU\n(also see Table 9-45  for control and configuration registers). Features of the FRAM include:\n• Ultra-low-power ultra-fast-write nonvolatile memory\n• Byte and word access capability\n• Programmable wait state generation\n• Error correction coding (ECC)\nNote\nWait States\nFor MCLK frequencies > 8 MHz, wait states must be configured following the flow described in the\n"Wait State Control" section of the FRAM Controller A (FRCTRL_A)  chapter in the MSP430FR58xx,\nMSP430FR59xx, and MSP430FR6xx Family User\'s Guide .\nFor important software design information regarding FRAM including but not limited to partitioning the memory\nlayout according to application-specific code, constant, and data space requirements, the use of FRAM to\noptimize application energy consumption, and the use of the Memory Protection Unit (MPU) to maximize\napplication robustness by protecting the program code against unintended write accesses, see MSP430™\nFRAM Technology – How To and Best Practices .\n9.9 RAM\nThe RAM is made up of three sectors: Sector 0 = 2KB, Sector 1 = 2KB, and Sector 2 = 4KB (shared with the\nLEA module). Each sector can be individually powered down in LPM3 and LPM4 to save leakage. Data is lost\nwhen sectors are powered down in LPM3 and LPM4. See Table 9-47  for control and configuration registers.\n9.10 Tiny RAM\nTiny RAM provides 22 bytes of RAM in addition to the complete RAM (see Table 9-41 ). This memory is always\navailable, even in LPM3 and LPM4, while the complete RAM can be powered down in LPM3 and LPM4. Tiny\nRAM can be used to hold data or a very small stack when the complete RAM is powered down in LPM3 and\nLPM4. No memory is available in LPMx.5.\n9.11 Memory Protection Unit (MPU) Including IP Encapsulation\nThe FRAM can be protected by the MPU from inadvertent CPU execution, read access, or write access. See\nTable 9-67  for control and configuration registers. Features of the MPU include:\n• IP encapsulation with programmable boundaries in steps of 1KB (prevents reads from "outside"; for example,\nthrough JTAG or by non-IP software).\n• Main memory partitioning is programmable up to three segments in steps of 1KB.\n• Access rights of each segment can be individually selected (main and information memory).\n• Access violation flags with interrupt capability for easy servicing of access violations.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 75\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.12 Peripherals\nPeripherals are connected to the CPU through data, address, and control buses. The peripherals can be\nmanaged using all instructions. For complete module descriptions, see the MSP430FR58xx, MSP430FR59xx,\nand MSP430FR6xx Family User\'s Guide .\n9.12.1 Digital I/O\nUp to nine 8-bit I/O ports are implemented (see Table 9-52  through Table 9-56  for control and configuration\nregisters):\n• All individual I/O bits are independently programmable.\n• Any combination of input, output, and interrupt conditions is possible.\n• Programmable pullup or pulldown on all ports.\n• Edge-selectable interrupt and LPM3.5 and LPM4.5 wake-up input capability is available for all pins of ports\nP1 to P8.\n• Read and write access to port control registers is supported by all instructions.\n• Ports can be accessed byte-wise or word-wise in pairs.\n• All pins of ports P1 to P8, and PJ support capacitive touch functionality.\n• No cross-currents during start-up.\nNote\nConfiguration of Digital I/Os After BOR Reset\nTo prevent any cross currents during start-up of the device, all port pins are high-impedance with\nSchmitt triggers and their module functions disabled. To enable the I/O functionality after a BOR reset,\nfirst configure the ports and then clear the LOCKLPM5 bit. For details, see the Configuration After\nReset  section of the Digital I/O  chapter in the MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx\nFamily User\'s Guide .\n9.12.2 Oscillator and Clock System (CS)\nThe clock system includes support for a 32-kHz watch-crystal oscillator XT1 (LF), an internal very-low-power\nlow-frequency oscillator (VLO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency\ncrystal oscillator XT2 (HF). The clock system module is designed to meet the requirements of both low system\ncost and low power consumption. A fail-safe mechanism exists for all crystal sources. See Table 9-49  for control\nand configuration registers.\nThe clock system module provides the following clock signals:\n• Auxiliary clock (ACLK). ACLK can be sourced from a 32-kHz watch crystal (LFXT1), the internal VLO, or a\ndigital external low-frequency (<50 kHz) clock source.\n• Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced from a high-frequency crystal\n(HFXT2), the internal DCO, a 32-kHz watch crystal (LFXT1), the internal VLO, or a digital external clock\nsource.\n• Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by\nsame sources made available to MCLK.\n9.12.3 Power-Management Module (PMM)\nThe PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM also\nincludes supply voltage supervisor (SVS) and brownout protection. The brownout circuit provides the proper\ninternal reset signal to the device during power on and power off. The SVS circuitry detects if the supply voltage\ndrops below a safe level and below a user-selectable level. SVS circuitry is available on the primary and core\nsupplies. See Table 9-44  for control and configuration registers.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n76 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.12.4 Hardware Multiplier (MPY)\nThe multiplication operation is supported by a dedicated peripheral module. The module performs operations\nwith 32-, 24-, 16-, and 8-bit operands. The module supports signed multiplication, unsigned multiplication, signed\nmultiply-and-accumulate, and unsigned multiply-and-accumulate operations. See Table 9-65  for control and\nconfiguration registers.\n9.12.5 Real-Time Clock (RTC_C)\nThe RTC_C module contains an integrated real-time clock (RTC) with the following features:\n• Calendar mode with leap year correction\n• General-purpose counter mode\nThe internal calendar compensates for months with fewer than 31 days and includes leap year correction. The\nRTC_C also supports flexible alarm functions and offset-calibration hardware. RTC operation is available in\nLPM3.5 modes to minimize power consumption. See Table 9-64  for control and configuration registers.\n9.12.6 Watchdog Timer (WDT_A)\nThe primary function of the WDT_A module is to perform a controlled system restart if a software problem\noccurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed\nin an application, the module can be configured as an interval timer and can generate interrupts at selected time\nintervals. Table 9-9  lists the clocks that can source WDT_A. See Table 9-48  for control and configuration\nregisters.\nTable 9-9. WDT_A Clocks\nWDTSSELNORMAL OPERATION\n(WATCHDOG AND INTERVAL TIMER\nMODE)\n00 SMCLK\n01 ACLK\n10 VLOCLK\n11 LFMODCLK\n9.12.7 System Module (SYS)\nThe SYS module manages many of the system functions within the device. These include power-on reset (POR)\nand power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators\n(see Table 9-10 ), bootloader (BSL) entry mechanisms, and configuration management (device descriptors). The\nSYS module also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used\nin the application. See Table 9-50  for control and configuration registers.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 77\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-10. System Module Interrupt Vector Registers\nINTERRUPT VECTOR\nREGISTERADDRESS INTERRUPT EVENT VALUE PRIORITY\nSYSRSTIV, System Reset 019EhNo interrupt pending 00h\nBrownout (BOR) 02h Highest\nRSTIFG RST/NMI (BOR) 04h\nPMMSWBOR software BOR (BOR) 06h\nLPMx.5 wake up (BOR) 08h\nSecurity violation (BOR) 0Ah\nReserved 0Ch\nSVSHIFG SVSH event (BOR) 0Eh\nReserved 10h\nReserved 12h\nPMMSWPOR software POR (POR) 14h\nWDTIFG watchdog timeout (PUC) 16h\nWDTPW password violation (PUC) 18h\nFRCTLPW password violation (PUC) 1Ah\nUncorrectable FRAM bit error detection (PUC) 1Ch\nPeripheral area fetch (PUC) 1Eh\nPMMPW PMM password violation (PUC) 20h\nMPUPW MPU password violation (PUC) 22h\nCSPW CS password violation (PUC) 24h\nMPUSEGIPIFG encapsulated IP memory segment violation\n(PUC)26h\nMPUSEGIIFG information memory segment violation (PUC) 28h\nMPUSEG1IFG segment 1 memory violation (PUC) 2Ah\nMPUSEG2IFG segment 2 memory violation (PUC) 2Ch\nMPUSEG3IFG segment 3 memory violation (PUC) 2Eh\nReserved 30h to 3Eh Lowest\nSYSSNIV, System NMI 019ChNo interrupt pending 00h\nReserved 02h Highest\nUncorrectable FRAM bit error detection 04h\nFRAM access time error 06h\nMPUSEGIPIFG encapsulated IP memory segment violation 08h\nMPUSEGIIFG information memory segment violation 0Ah\nMPUSEG1IFG segment 1 memory violation 0Ch\nMPUSEG2IFG segment 2 memory violation 0Eh\nMPUSEG3IFG segment 3 memory violation 10h\nVMAIFG vacant memory access 12h\nJMBINIFG JTAG mailbox input 14h\nJMBOUTIFG JTAG mailbox output 16h\nCorrectable FRAM bit error detection 18h\nFRAM write protection detection 1Ah\nLEA time-out fault(1)1Ch\nLEA command fault(1)1Eh LowestMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n78 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-10. System Module Interrupt Vector Registers (continued)\nINTERRUPT VECTOR\nREGISTERADDRESS INTERRUPT EVENT VALUE PRIORITY\nSYSUNIV, User NMI 019AhNo interrupt pending 00h\nNMIIFG NMI pin 02h Highest\nOFIFG oscillator fault 04h\nReserved 06h\nReserved 08h\nReserved 0Ah to 1Eh Lowest\n(1) Reserved on MSP430FR596x.\n9.12.8 DMA Controller\nThe DMA controller allows movement of data from one memory address to another without CPU intervention.\nFor example, the DMA controller can be used to move data from the ADC12_B conversion memory to RAM.\nUsing the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces\nsystem power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move\ndata to or from a peripheral. See Table 9-66  for control and configuration registers. Table 9-11  lists the available\nDMA triggers.\nTable 9-11. DMA Trigger Assignments\nTRIGGER\n(1) CHANNEL 0 CHANNEL 1 CHANNEL 2 CHANNEL 3 CHANNEL 4 CHANNEL 5\n0 DMAREQ DMAREQ DMAREQ DMAREQ DMAREQ DMAREQ\n1 TA0CCR0 CCIFG TA0CCR0 CCIFG TA0CCR0 CCIFG TA0CCR0 CCIFG TA0CCR0 CCIFG TA0CCR0 CCIFG\n2 TA0CCR2 CCIFG TA0CCR2 CCIFG TA0CCR2 CCIFG TA0CCR2 CCIFG TA0CCR2 CCIFG TA0CCR2 CCIFG\n3 TA1CCR0 CCIFG TA1CCR0 CCIFG TA1CCR0 CCIFG TA1CCR0 CCIFG TA1CCR0 CCIFG TA1CCR0 CCIFG\n4 TA1CCR2 CCIFG TA1CCR2 CCIFG TA1CCR2 CCIFG TA1CCR2 CCIFG TA1CCR2 CCIFG TA1CCR2 CCIFG\n5 TA2CCR0 CCIFG TA2CCR0 CCIFG TA2CCR0 CCIFG TA2CCR0 CCIFG TA2CCR0 CCIFG TA2CCR0 CCIFG\n6 TA3CCR0 CCIFG TA3CCR0 CCIFG TA3CCR0 CCIFG TA3CCR0 CCIFG TA3CCR0 CCIFG TA3CCR0 CCIFG\n7 TB0CCR0 CCIFG TB0CCR0 CCIFG TB0CCR0 CCIFG TB0CCR0 CCIFG TB0CCR0 CCIFG TB0CCR0 CCIFG\n8 TB0CCR2 CCIFG TB0CCR2 CCIFG TB0CCR2 CCIFG TB0CCR2 CCIFG TB0CCR2 CCIFG TB0CCR2 CCIFG\n9 TA4CCR0 CCIFG TA4CCR0 CCIFG TA4CCR0 CCIFG TA4CCR0 CCIFG TA4CCR0 CCIFG TA4CCR0 CCIFG\n10 Reserved Reserved Reserved Reserved Reserved Reserved\n11 AES Trigger 0 AES Trigger 0 AES Trigger 0 AES Trigger 0 AES Trigger 0 AES Trigger 0\n12 AES Trigger 1 AES Trigger 1 AES Trigger 1 AES Trigger 1 AES Trigger 1 AES Trigger 1\n13 AES Trigger 2 AES Trigger 2 AES Trigger 2 AES Trigger 2 AES Trigger 2 AES Trigger 2\n14 UCA0RXIFG UCA0RXIFG UCA0RXIFG UCA2RXIFG UCA2RXIFG UCA2RXIFG\n15 UCA0TXIFG UCA0TXIFG UCA0TXIFG UCA2TXIFG UCA2TXIFG UCA2TXIFG\n16 UCA1RXIFG UCA1RXIFG UCA1RXIFG UCA3RXIFG UCA3RXIFG UCA3RXIFG\n17 UCA1TXIFG UCA1TXIFG UCA1TXIFG UCA3TXIFG UCA3TXIFG UCA3TXIFG\n18UCB0RXIFG (SPI)\nUCB0RXIFG0 (I2C)UCB0RXIFG (SPI)\nUCB0RXIFG0 (I2C)UCB0RXIFG (SPI)\nUCB0RXIFG0 (I2C)UCB1RXIFG (SPI)\nUCB1RXIFG0 (I2C)UCB2RXIFG (SPI)\nUCB2RXIFG0 (I2C)UCB3RXIFG (SPI)\nUCB3RXIFG0 (I2C)\n19UCB0TXIFG (SPI)\nUCB0TXIFG0 (I2C)UCB0TXIFG (SPI)\nUCB0TXIFG0 (I2C)UCB0TXIFG (SPI)\nUCB0TXIFG0 (I2C)UCB1TXIFG (SPI)\nUCB1TXIFG0 (I2C)UCB2TXIFG (SPI)\nUCB2TXIFG0 (I2C)UCB3TXIFG (SPI)\nUCB3TXIFG0 (I2C)\n20 UCB0RXIFG1 (I2C) UCB0RXIFG1 (I2C) UCB0RXIFG1 (I2C) UCB1RXIFG1 (I2C) UCB2RXIFG1 (I2C) UCB3RXIFG1 (I2C)\n21 UCB0TXIFG1 (I2C) UCB0TXIFG1 (I2C) UCB0TXIFG1 (I2C) UCB1TXIFG1 (I2C) UCB2TXIFG1 (I2C) UCB3TXIFG1 (I2C)\n22 UCB0RXIFG2 (I2C) UCB0RXIFG2 (I2C) UCB0RXIFG2 (I2C) UCB1RXIFG2 (I2C) UCB2RXIFG2 (I2C) UCB3RXIFG2 (I2C)\n23 UCB0TXIFG2 (I2C) UCB0TXIFG2 (I2C) UCB0TXIFG2 (I2C) UCB1TXIFG2 (I2C) UCB2TXIFG2 (I2C) UCB3TXIFG2 (I2C)\n24 UCB0RXIFG3 (I2C) UCB0RXIFG3 (I2C) UCB0RXIFG3 (I2C) UCB1RXIFG3 (I2C) UCB2RXIFG3 (I2C) UCB3RXIFG3 (I2C)\n25 UCB0TXIFG3 (I2C) UCB0TXIFG3 (I2C) UCB0TXIFG3 (I2C) UCB1TXIFG3 (I2C) UCB2TXIFG3 (I2C) UCB3TXIFG3 (I2C)\n26ADC12 end of\nconversionADC12 end of\nconversionADC12 end of\nconversionADC12 end of\nconversionADC12 end of\nconversionADC12 end of\nconversion\n27 LEA ready(2)LEA ready(2)LEA ready(2)LEA ready(2)LEA ready(2)LEA ready(2)www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 79\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-11. DMA Trigger Assignments (continued)\nTRIGGER\n(1) CHANNEL 0 CHANNEL 1 CHANNEL 2 CHANNEL 3 CHANNEL 4 CHANNEL 5\n28 Reserved Reserved Reserved Reserved Reserved Reserved\n29 MPY ready MPY ready MPY ready MPY ready MPY ready MPY ready\n30 DMA2IFG DMA0IFG DMA1IFG DMA5IFG DMA3IFG DMA4IFG\n31 DMAE0 DMAE0 DMAE0 DMAE0 DMAE0 DMAE0\n(1) If a reserved trigger source is selected, no trigger is generated.\n(2) Reserved on MSP430FR596x.\n9.12.9 Enhanced Universal Serial Communication Interface (eUSCI)\nThe eUSCI modules are used for serial data communication. The eUSCI module supports synchronous\ncommunication protocols such as SPI (3 pin or 4 pin) and I2C, and asynchronous communication protocols such\nas UART, enhanced UART with automatic baud-rate detection, and IrDA.\nThe eUSCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, and IrDA.\nThe eUSCI_Bn module provides support for SPI (3 pin or 4 pin) and I2C.\nUp to four eUSCI_A modules and up to four eUSCI_B modules are implemented. See Table 9-68  through Table\n9-75 for control and configuration registers.\n9.12.10 TA0, TA1, and TA4\nTA0, TA1, and TA4 are 16-bit timers and counters (Timer_A type) with three (TA0 and TA1) or two (TA4) capture/\ncompare registers each. Each timer can support multiple captures or compares, PWM outputs, and interval\ntiming (see Table 9-12 , Table 9-13 , and Table 9-14 ). Each timer has extensive interrupt capabilities. Interrupts\nmay be generated from the counter on overflow conditions and from each of the capture/compare registers. See\nTable 9-57 , Table 9-58 , and Table 9-76  for control and configuration registers.\nTable 9-12. TA0 Signal Connections\nINPUT PORT PINDEVICE INPUT\nSIGNALMODULE INPUT\nSIGNALMODULE\nBLOCKMODULE\nOUTPUT SIGNALDEVICE OUTPUT\nSIGNALOUTPUT PORT PIN\nP1.2 TA0CLK TACLK\nTimer N/A N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nP1.2 TA0CLK INCLK\nP1.6 TA0.0 CCI0A\nCCR0 TA0 TA0.0P1.6\nP2.3 TA0.0 CCI0B P2.3\nDVSS GND\nDVCC VCC\nP1.0 TA0.1 CCI1A\nCCR1 TA1 TA0.1P1.0\nCOUT (internal) CCI1BADC12(internal)(1)\nADC12SHSx = {1}\nDVSS GND\nDVCC VCC\nP1.1 TA0.2 CCI2A\nCCR2 TA2 TA0.2P1.1\nACLK (internal) CCI2B\nDVSS GND\nDVCC VCC\n(1) Only on devices with ADCMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n80 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-13. TA1 Signal Connections\nINPUT PORT PINDEVICE INPUT\nSIGNALMODULE INPUT\nSIGNALMODULE\nBLOCKMODULE\nOUTPUT SIGNALDEVICE OUTPUT\nSIGNALOUTPUT PORT PIN\nP1.1 TA1CLK TACLK\nTimer N/A N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nP1.1 TA1CLK INCLK\nP1.7 TA1.0 CCI0A\nCCR0 TA0 TA1.0P1.7\nP2.4 TA1.0 CCI0B P2.4\nDVSS GND\nDVCC VCC\nP1.2 TA1.1 CCI1A\nCCR1 TA1 TA1.1P1.2\nCOUT (internal) CCI1BADC12(internal)(1)\nADC12SHSx = {4}\nDVSS GND\nDVCC VCC\nP1.3 TA1.2 CCI2A\nCCR2 TA2 TA1.2P1.3\nACLK (internal) CCI2B\nDVSS GND\nDVCC VCC\n(1) Only on devices with ADC\nTable 9-14. TA4 Signal Connections\nINPUT PORT PINDEVICE INPUT\nSIGNALMODULE INPUT\nSIGNALMODULE\nBLOCKMODULE\nOUTPUT SIGNALDEVICE OUTPUT\nSIGNALOUTPUT PORT PIN\nP5.2 TA4CLK TACLK\nTimer N/A N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nP5.2 TA4CLK INCLK\nP5.6 TA4.0 CCI0A\nCCR0 TA0 TA4.0P7.4 TA4.0 CCI0B\nDVSS GND\nDVCC VCC\nP5.7 TA4.1 CCI1A\nCCR1 TA1 TA4.1P7.3 TA4.1 CCI1BADC12(internal)(1)\nADC12SHSx = {7}\nDVSS GND\nDVCC VCCwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 81\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.12.11 TA2 and TA3\nTA2 and TA3 are 16-bit timers and counters (Timer_A type) with two capture/compare registers each and with\ninternal connections only. Each timer can support multiple captures or compares, PWM outputs, and interval\ntiming (see Table 9-15  and Table 9-16 ). Each timer has extensive interrupt capabilities. Interrupts may be\ngenerated from the counter on overflow conditions and from each of the capture/compare registers. See Table\n9-60 and Table 9-62  for control and configuration registers.\nTable 9-15. TA2 Signal Connections\nDEVICE INPUT SIGNAL MODULE INPUT NAME MODULE BLOCKMODULE OUTPUT\nSIGNALDEVICE OUTPUT\nSIGNAL\nCOUT (internal) TACLK\nTimer N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nFrom Capacitive Touch I/O\n0 (internal)INCLK\nTA3 CCR0 output\n(internal)CCI0A\nCCR0 TA0TA3 CCI0A input\nACLK (internal) CCI0B\nDVSS GND\nDVCC VCC\nFrom Capacitive Touch I/O\n0 (internal)CCI1A\nCCR1 TA1ADC12(internal)(1)\nADC12SHSx = {5}\nCOUT (internal) CCI1B\nDVSS GND\nDVCC VCC\n(1) Only on devices with ADC\nTable 9-16. TA3 Signal Connections\nDEVICE INPUT SIGNAL MODULE INPUT NAME MODULE BLOCKMODULE OUTPUT\nSIGNALDEVICE OUTPUT\nSIGNAL\nCOUT (internal) TACLK\nTimer N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nFrom Capacitive Touch I/O\n1 (internal)INCLK\nTA2 CCR0 output\n(internal)CCI0A\nCCR0 TA0TA2 CCI0A input\nACLK (internal) CCI0B\nDVSS GND\nDVCC VCC\nFrom Capacitive Touch I/O\n1 (internal)CCI1A\nCCR1 TA1ADC12(internal)(1)\nADC12SHSx = {6}\nCOUT (internal) CCI1B\nDVSS GND\nDVCC VCC\n(1) Only on devices with ADCMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n82 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.12.12 TB0\nTB0 is a 16-bit timer and counter (Timer_B type) with seven capture/compare registers. TB0 can support\nmultiple captures or compares, PWM outputs, and interval timing (see Table 9-17 ). TB0 has extensive interrupt\ncapabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/\ncompare registers. See Table 9-59  for control and configuration registers.\nTable 9-17. TB0 Signal Connections\nINPUT PORT PINDEVICE INPUT\nSIGNALMODULE INPUT\nSIGNALMODULE BLOCKMODULE\nOUTPUT SIGNALDEVICE OUTPUT\nSIGNALOUTPUT PORT PIN\nP2.0 TB0CLK TBCLK\nTimer N/A N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nP2.0 TB0CLK INCLK\nP2.1 TB0.0 CCI0A\nCCR0 TB0 TB0.0P2.1\nP2.5 TB0.0 CCI0B P2.5\nDVSS GNDADC12 (internal)(1)\nADC12SHSx = {2}\nDVCC VCC\nP1.4 TB0.1 CCI1A\nCCR1 TB1 TB0.1P1.4\nCOUT (internal) CCI1B P2.6\nDVSS GNDADC12 (internal)(1)\nADC12SHSx = {3}\nDVCC VCC\nP1.5 TB0.2 CCI2A\nCCR2 TB2 TB0.2P1.5\nACLK (internal) CCI2B P2.2\nDVSS GND\nDVCC VCC\nP3.4 TB0.3 CCI3A\nCCR3 TB3 TB0.3P3.4\nP1.6 TB0.3 CCI3B P1.6\nDVSS GND\nDVCC VCC\nP3.5 TB0.4 CCI4A\nCCR4 TB4 TB0.4P3.5\nP1.7 TB0.4 CCI4B P1.7\nDVSS GND\nDVCC VCC\nP3.6 TB0.5 CCI5A\nCCR5 TB5 TB0.5P3.6\nP4.4 TB0.5 CCI5B P4.4\nDVSS GND\nDVCC VCC\nP3.7 TB0.6 CCI6A\nCCR6 TB6 TB0.6P3.7\nP2.0 TB0.6 CCI6B P2.0\nDVSS GND\nDVCC VCC\n(1) Only on devices with ADCwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 83\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.12.13 ADC12_B\nThe ADC12_B module supports fast 12-bit analog-to-digital conversions with differential and single-ended\ninputs. The module implements a 12-bit SAR core, sample select control, a reference generator, and a\nconversion result buffer. A window comparator with lower and upper limits allows CPU-independent result\nmonitoring with three window comparator interrupt flags. See Table 9-77  for control and configuration registers.\nTable 9-18  summarizes the available external trigger sources.\nTable 9-19  lists the available multiplexing between internal and external analog inputs.\nTable 9-18. ADC12_B Trigger Signal Connections\nADC12SHSx CONNECTED TRIGGER\nSOURCE BINARY DECIMAL\n000 0 Software (ADC12SC)\n001 1 TA0 CCR1 output\n010 2 TB0 CCR0 output\n011 3 TB0 CCR1 output\n100 4 TA1 CCR1 output\n101 5 TA2 CCR1 output\n110 6 TA3 CCR1 output\n111 7 TA4 CCR1 output\nTable 9-19. ADC12_B External and Internal Signal Mapping\nCONTROL BIT IN ADC12CTL3\nREGISTEREXTERNAL ADC INPUT\n(CONTROL BIT = 0)INTERNAL ADC INPUT\n(CONTROL BIT = 1)\nADC12BATMAP A31 Battery monitor\nADC12TCMAP A30 Temperature sensor\nADC12CH0MAP A29 N/A(1)\nADC12CH1MAP A28 N/A(1)\nADC12CH2MAP A27 N/A(1)\nADC12CH3MAP A26 N/A(1)\n(1) N/A = No internal signal is available on this device.\n9.12.14 Comparator_E\nThe primary function of the Comparator_E module is to support precision slope analog-to-digital conversions,\nbattery voltage supervision, and monitoring of external analog signals. See Table 9-78  for control and\nconfiguration registers.\n9.12.15 CRC16\nThe CRC16 module produces a signature based on a sequence of entered data values and can be used for data\nchecking purposes. The CRC16 module signature is based on the CRC-CCITT standard. See Table 9-46  for\ncontrol and configuration registers.\n9.12.16 CRC32\nThe CRC32 module produces a signature based on a sequence of entered data values and can be used for data\nchecking purposes. The CRC32 signature is based on the ISO 3309 standard. See Table 9-79  for control and\nconfiguration registers.\n9.12.17 AES256 Accelerator\nThe AES accelerator module performs encryption and decryption of 128-bit data with 128-, 192-, or 256-bit keys\naccording to the Advanced Encryption Standard (AES) (FIPS PUB 197) in hardware. See Table 9-80  for control\nand configuration registers.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n84 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.12.18 True Random Seed\nThe Device Descriptor Information (TLV) section contains a 128-bit true random seed that can be used to\nimplement a deterministic random number generator.\n9.12.19 Shared Reference (REF)\nThe REF module generates all critical reference voltages that can be used by the various analog peripherals in\nthe device.\n9.12.20 Embedded Emulation\n9.12.20.1 Embedded Emulation Module (EEM) (S Version)\nThe EEM supports real-time in-system debugging. The S version of the EEM has the following features:\n• Three hardware triggers or breakpoints on memory access\n• One hardware trigger or breakpoint on CPU register write access\n• Up to four hardware triggers can be combined to form complex triggers or breakpoints\n• One cycle counter\n• Clock control on module level\n9.12.20.2 EnergyTrace++ Technology\nThe devices implement circuitry to support EnergyTrace++ technology. The EnergyTrace++ technology allows\nyou to observe information about the internal states of the microcontroller. These states include the CPU\nprogram counter (PC), the ON or OFF status of the peripherals and the system clocks (regardless of the clock\nsource), and the low-power mode currently in use. These states can always be read by a debug tool, even when\nthe microcontroller sleeps in LPMx.5 modes.\nThe activity of the following modules can be observed:\n• LEA is running (MSP430FR599x only).\n• MPY is calculating.\n• WDT is counting.\n• RTC is counting.\n• ADC: a sequence, sample, or conversion is active.\n• REF: REFBG or REFGEN active and BG in static mode.\n• COMP is on.\n• AES is encrypting or decrypting.\n• eUSCI_A0 is transferring (receiving or transmitting) data.\n• eUSCI_A1 is transferring (receiving or transmitting) data.\n• eUSCI_A2 is transferring (receiving or transmitting) data.\n• eUSCI_A3 is transferring (receiving or transmitting) data.\n• eUSCI_B0 is transferring (receiving or transmitting) data.\n• eUSCI_B1 is transferring (receiving or transmitting) data.\n• eUSCI_B2 is transferring (receiving or transmitting) data.\n• eUSCI_B3 is transferring (receiving or transmitting) data.\n• TB0 is counting.\n• TA0 is counting.\n• TA1 is counting.\n• TA2 is counting.\n• TA3 is counting.\n• TA4 is counting.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 85\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13 Input/Output Diagrams\n9.13.1 Capacitive Touch Functionality on Ports P1 to P8, and PJ\nAll port pins provide the Capacitive Touch functionality (see Figure 9-2 ). The Capacitive Touch functionality is\ncontrolled using the Capacitive Touch I/O control registers CAPTIO0CTL and CAPTIO1CTL as described in the\nMSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User\'s Guide . The Capacitive Touch functionality\nis not shown in the individual pin schematics in the following sections.\n0\n1\n0\n11PxREN.y\nPxOUT.yDirection ControlAnalog Enable\nCapacitive Touch Enable 0\nOutput SignalDVSS\nDVCC\nInput SignalPx.y\nCapacitive Touch Signal 0\nCapacitive Touch Signal 1END QCapacitive Touch Enable 1\nFunctional representation only.\nFigure 9-2. Capacitive Touch Functionality on PortsMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n86 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.2 Port P1 (P1.0 to P1.2) Input/Output With Schmitt Trigger\nFigure 9-3  shows the port diagram. Table 9-20  summarizes the selection of the pin functions.\nP1.0/TA0.1/DMAE0/RTCCLK/\nA0/C0/VREF-/VeREF-\nP1.1/TA0.2/TA1CLK/COUT/\nA1/C1VREF+/VeREF+\nP1.2/TA1.1/TA0CLK/COUT/A2/C2P1SEL1.xP1DIR.x\nP1IN.x\nEN\nTo modulesFrom module 1P1OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCBPD.x\nP1REN.x\n0 10 0\n1 0\n1 1\nP1SEL0.x0 10 0\n1 0\n1 1From module 2(ADC) Reference\n(P1.0, P1.1)\nDVSS\nFunctional representation only.\nFigure 9-3. Port P1 (P1.0 to P1.2) Diagramwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 87\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-20. Port P1 (P1.0 to P1.2) Pin Functions\nPIN NAME (P1.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP1DIR.x P1SEL1.x P1SEL0.x\nP1.0/TA0.1/DMAE0/RTCCLK/A0/C0/\nVREF-/VeREF-0P1.0 (I/O)0 = Input,\n1 = Output0 0\nTA0.CCI1A 0\n0 1\nTA0.1 1\nDMAE0 0\n1 0\nRTCCLK(4)1\nA0, C0, VREF-, VeREF-(2) (3)X 1 1\nP1.1/TA0.2/TA1CLK/COUT/A1/C1/ VREF\n+/VeREF+1P1.1 (I/O)0 = Input,\n1 = Output0 0\nTA0.CCI2A 0\n0 1\nTA0.2 1\nTA1CLK 0\n1 0\nCOUT(5)1\nA1, C1, VREF+, VeREF+(2) (3)X 1 1\nP1.2/TA1.1/TA0CLK/COUT/A2/C2 2P1.2 (I/O)0 = Input,\n1 = Output0 0\nTA1.CCI1A 0\n0 1\nTA1.1 1\nTA0CLK 0\n1 0\nCOUT(5)1\nA2, C2(2) (3)X 1 1\n(1) X = Don\'t care\n(2) Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when\napplying analog signals.\n(3) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents\nwhen applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator\nmodule automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.\n(4) Do not use this pin as RTCCLK output if the DMAE0 functionality is used on any other pin. Select an alternate RTCCLK output pin.\n(5) Do not use this pin as COUT output if the TA1CLK functionality is used on any other pin. Select an alternate COUT output pin.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n88 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.3 Port P1 (P1.3 to P1.5) Input/Output With Schmitt Trigger\nFigure 9-4  shows the port diagram. Table 9-21  summarizes the selection of the pin functions.\nP1.3/TA1.2/UCB0STE/A3/C3\nP1.4/TB0.1/UCA0STE/A4/C4\nP1.5/TB0.2/UCA0CLK/A5/C5 P1SEL1.xP1DIR.x\nP1IN.x\nEN\nTo modulesFrom module 1P1OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCBPD.x\nP1REN.x\n0 10 0\n1 0\n1 1\nP1SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nDVSS\nFunctional representation only.\nFigure 9-4. Port P1 (P1.3 to P1.5) Diagramwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 89\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-21. Port P1 (P1.3 to P1.5) Pin Functions\nPIN NAME (P1.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP1DIR.x P1SEL1.x P1SEL0.x\nP1.3/TA1.2/UCB0STE/A3/C3 3P1.3 (I/O)0 = Input,\n1 = Output0 0\nTA1.CCI2A 0\n0 1\nTA1.2 1\nUCB0STE X(2)1 0\nA3, C3(4) (5)X 1 1\nP1.4/TB0.1/UCA0STE/A4/C4 4P1.4 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI1A 0\n0 1\nTB0.1 1\nUCA0STE X(3)1 0\nA4, C4(4) (5)X 1 1\nP1.5/TB0.2/UCA0CLK/A5/C5 5P1.5(I/O)0 = Input,\n1 = Output0 0\nTB0.CCI2A 0\n0 1\nTB0.2 1\nUCA0CLK X(3)1 0\nA5, C5(4) (5)X 1 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_B0 module.\n(3) Direction controlled by eUSCI_A0 module.\n(4) Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when\napplying analog signals.\n(5) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents\nwhen applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator\nmodule automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n90 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.4 Port P1 (P1.6 and P1.7) Input/Output With Schmitt Trigger\nFigure 9-5  shows the port diagram. Table 9-22  summarizes the selection of the pin functions.\nP1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.0\nP1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.0\nP1SEL1.xP1DIR.x\nP1IN.x\nEN\nTo modulesFrom module 1P1OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP1REN.x\n0 10 0\n1 0\n1 1\nP1SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nFrom module 3\nFunctional representation only.\nFigure 9-5. Port P1 (P1.6 and P1.7) Diagram\nTable 9-22. Port P1 (P1.6 and P1.7) Pin Functions\nPIN NAME (P1.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP1DIR.x P1SEL1.x P1SEL0.x\nP1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.0 6P1.6 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI3B 0\n0 1\nTB0.3 1\nUCB0SIMO/UCB0SDA X(2)1 0\nTA0.CCI0A 0\n1 1\nTA0.0 1\nP1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.0 7P1.7 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI4B 0\n0 1\nTB0.4 1\nUCB0SOMI/UCB0SCL X(2)1 0\nTA1.CCI0A 0\n1 1\nTA1.0 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_B0 module.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 91\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.5 Port P2 (P2.0 to P2.2) Input/Output With Schmitt Trigger\nFigure 9-6  shows the port diagram. Table 9-23  summarizes the selection of the pin functions.\nP2.0/TB0.6/UCA0TXD/UCA0SIMO/\nTB0CLK/ACLK\nP2.1/TB0.0/UCA0RXD/UCA0SOMI/\nTB0.0\nP2.2/TB0.2/UCB0CLKP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesFrom module 1P2OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nFrom module 3\nFunctional representation only.\nFigure 9-6. Port P2 (P2.0 to P2.2) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n92 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-23. Port P2 (P2.0 to P2.2) Pin Functions\nPIN NAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.0/TB0.6/UCA0TXD/UCA0SIMO/\nTB0CLK/ACLK0P2.0 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI6B 0\n0 1\nTB0.6 1\nUCA0TXD/UCA0SIMO X(2)1 0\nTB0CLK 0\n1 1\nACLK(4)1\nP2.1/TB0.0/UCA0RXD/UCA0SOMI 1P2.1 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI0A 0\nX 1\nTB0.0 1\nUCA0RXD/UCA0SOMI X(2)1 0\nP2.2/TB0.2/UCB0CLK 2P2.2 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nTB0.2 1\nUCB0CLK X (3)1 0\nN/A 0\n1 1\nInternally tied to DVSS 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_A0 module.\n(3) Direction controlled by eUSCI_B0 module.\n(4) Do not use this pin as ACLK output if the TB0CLK functionality is used on any other pin. Select an alternate ACLK output pin.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 93\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.6 Port P2 (P2.3 and P2.4) Input/Output With Schmitt Trigger\nFigure 9-7  shows the port diagram. Table 9-24  summarizes the selection of the pin functions.\nP2.3/TA0.0/UCA1STE/A6/C10\nP2.4/TA1.0/UCA1CLK/A7/C11\nP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesFrom module 1P2OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCBPD.x\nP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nDVSS\nFunctional representation only.\nFigure 9-7. Port P2 (P2.3 and P2.4) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n94 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-24. Port P2 (P2.3 and P2.4) Pin Functions\nPIN NAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.3/TA0.0/UCA1STE/A6/C10 3P2.3 (I/O)0 = Input,\n1 = Output0 0\nTA0.CCI0B 0\n0 1\nTA0.0 1\nUCA1STE X (2)1 0\nA6, C10(3) (4)X 1 1\nP2.4/TA1.0/UCA1CLK/A7/C11 4P2.4 (I/O)0 = Input,\n1 = Output0 0\nTA1.CCI0B 0\n0 1\nTA1.0 1\nUCA1CLK X (2)1 0\nA7, C11(3) (4)X 1 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_A1 module.\n(3) Setting P2SEL1.x and P2SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when\napplying analog signals.\n(4) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents\nwhen applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator\nmodule automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 95\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.7 Port P2 (P2.5 and P2.6) Input/Output With Schmitt Trigger\nFigure 9-8  shows the port diagram. Table 9-25  summarizes the selection of the pin functions.\nP2.5/TB0.0/UCA1TXD/UCA1SIMO\nP2.6/TB0.1/UCA1RXD/UCA1SOMI\nP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesFrom module 1P2OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nDVSS\nFunctional representation only.\nFigure 9-8. Port P2 (P2.5 and P2.6) Diagram\nTable 9-25. Port P2 (P2.5 and P2.6) Pin Functions\nPIN NAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.5/TB0.0/UCA1TXD/UCA1SIMO 5P2.5(I/O)0 = Input,\n1 = Output0 0\nTB0.CCI0B 0\n0 1\nTB0.0 1\nUCA1TXD/UCA1SIMO X(2)1 0\nN/A 0\n1 1\nInternally tied to DVSS 1\nP2.6/TB0.1/UCA1RXD/UCA1SOMI 6P2.6(I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nTB0.1 1\nUCA1RXD/UCA1SOMI X(2)1 0\nN/A 0\n1 1\nInternally tied to DVSS 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_A1 module.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n96 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.8 Port P2 (P2.7) Input/Output With Schmitt Trigger\nFigure 9-9  shows the port diagram. Table 9-26  summarizes the selection of the pin functions.\nP2.7\nP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesP2OUT.x10 DVSS\nDVCC 1\nDPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1DVSS\nDVSS\nDVSS\nFunctional representation only.\nFigure 9-9. Port P2 (P2.7) Diagram\nTable 9-26. Port P2 (P2.7) Pin Functions\nPIN NAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.7 7P2.7(I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\n(1) X = Don\'t carewww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 97\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.9 Port P3 (P3.0 to P3.3) Input/Output With Schmitt Trigger\nFigure 9-10  shows the port diagram. Table 9-27  summarizes the selection of the pin functions.\nP3.0/A12/C12\nP3.1/A13/C13\nP3.2/A14/C14\nP3.3/A15/C15P3SEL1.xP3DIR.x\nP3IN.x\nEN\nTo modulesDVSSP3OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCBPD.x\nP3REN.x\n0 10 0\n1 0\n1 1\nP3SEL0.x0 10 0\n1 0\n1 1DVSS\nDVSS\nFunctional representation only.\nFigure 9-10. Port P3 (P3.0 to P3.3) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n98 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-27. Port P3 (P3.0 to P3.3) Pin Functions\nPIN NAME (P3.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP3DIR.x P3SEL1.x P3SEL0.x\nP3.0/A12/C12 0P3.0 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA12/C12(2) (3)X 1 1\nP3.1/A13/C13 1P3.1 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA13/C13(2) (3)X 1 1\nP3.2/A14/C14 2P3.2 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA14/C14(2) (3)X 1 1\nP3.3/A15/C15 3P3.3 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA15/C15(2) (3)X 1 1\n(1) X = Don\'t care\n(2) Setting P3SEL1.x and P3SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when\napplying analog signals.\n(3) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents\nwhen applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator\nmodule automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 99\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.10 Port P3 (P3.4 to P3.7) Input/Output With Schmitt Trigger\nFigure 9-11  shows the port diagram. Table 9-28  summarizes the selection of the pin functions.\nP3.4/TB0.3/SMCLK\nP3.5/TB0.4/CBOUT\nP3.6/TB0.5\nP3.7/TB0.6P3SEL1.xP3DIR.x\nP3IN.x\nEN\nTo modulesFrom module 1P3OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP3REN.x\n0 10 0\n1 0\n1 1\nP3SEL0.x0 10 0\n1 0\n1 1From module 2\nFrom module 3\nFunctional representation only.\nFigure 9-11. Port P3 (P3.4 to P3.7) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n100 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-28. Port P3 (P3.4 to P3.7) Pin Functions\nPIN NAME (P3.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP3DIR.x P3SEL1.x P3SEL0.x\nP3.4/TB0.3/SMCLK 4P3.4 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI3A 0\n0 1\nTB0.3 1\nN/A 0\n1 X\nSMCLK 1\nP3.5/TB0.4/COUT 5P3.5 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI4A 0\n0 1\nTB0.4 1\nN/A 0\n1 X\nCOUT 1\nP3.6/TB0.5 6P3.6 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI5A 0\n0 1\nTB0.5 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP3.7/TB0.6 7P3.7 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI6A 0\n0 1\nTB0.6 1\nN/A 0\n1 X\nInternally tied to DVSS 1\n(1) X = Don\'t carewww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 101\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.11 Port P4 (P4.0 to P4.3) Input/Output With Schmitt Trigger\nFigure 9-12  shows the port diagram. Table 9-29  summarizes the selection of the pin functions.\nP4.0/A8\nP4.1/A9\nP4.2/A10\nP4.3/A11P4SEL1.xP4DIR.x\nP4IN.x\nEN\nTo modulesDVSSP4OUT.x10 DVSS\nDVCC 1\nDPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputP4REN.x\n0 10 0\n1 0\n1 1\nP4SEL0.x0 10 0\n1 0\n1 1DVSS\nDVSS\nFunctional representation only.\nFigure 9-12. Port P4 (P4.0 to P4.3) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n102 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-29. Port P4 (P4.0 to P4.3) Pin Functions\nPIN NAME (P4.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP4DIR.x P4SEL1.x P4SEL0.x\nP4.0/A8 0P4.0 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA8(2)X 1 1\nP4.1/A9 1P4.1 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA9(2)X 1 1\nP4.2/A10 2P4.2 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA10(2)X 1 1\nP4.3/A11 3P4.3 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA11(2)X 1 1\n(1) X = Don\'t care\n(2) Setting P4SEL1.x and P4SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when\napplying analog signals.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 103\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.12 Port P4 (P4.4 to P4.7) Input/Output With Schmitt Trigger\nFigure 9-13  shows the port diagram. Table 9-30  summarizes the selection of the pin functions.\nP4.4/TB0.5\nP4.5\nP4.6\nP4.7P4SEL1.xP4DIR.x\nP4IN.x\nEN\nTo modulesFrom module 1P4OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP4REN.x\n0 10 0\n1 0\n1 1\nP4SEL0.x0 10 0\n1 0\n1 1 DVSSDVSS\nFunctional representation only.\nFigure 9-13. Port P4 (P4.4 to P4.7) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n104 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-30. Port P4 (P4.4 to P4.7) Pin Functions\nPIN NAME (P4.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP4DIR.x P4SEL1.x P4SEL0.x\nP4.4/TB0.5 4P4.4 (I/O)0 = Input,\n1 = Output0 0\nTB0.CCI5B 0\n0 1\nTB0.5 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP4.5 5P4.5 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP4.6 6P4.6 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP4.7 7P4.7 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\n(1) X = Don\'t carewww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 105\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.13 Port P5 (P5.0 to P5.7) Input/Output With Schmitt Trigger\nFigure 9-14  shows the port diagram. Table 9-31  summarizes the selection of the pin functions.\nP5.0/UCB1SIMO/UCB1SDA\nP5.1/UCB1SOMI/UCB1SCL\nP5.2/UCB1CLK/TA4CLK\nP5.3/UCB1STE\nP5.4/UCA2TXD/UCA2SIMO/TB0OUTH\nP5.5/UCA2RXD/UCA2SOMI/ACLK\nP5.6/UCA2CLK/TA4.0/SMCLK\nP5.7/UCA2STE/TA4.1/MCLKP5SEL1.xP5DIR.x\nP5IN.x\nEN\nTo modulesFrom module 1P5OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP5REN.x\n0 10 0\n1 0\n1 1\nP5SEL0.x0 10 0\n1 0\n1 1 DVSSDVSS\nFunctional representation only.\nFigure 9-14. Port P5 (P5.0 to P5.7) Diagram\nTable 9-31. Port P5 (P5.0 to P5.7) Pin Functions\nPIN NAME (P5.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP5DIR.x P5SEL1.x P5SEL0.x\nP5.0/UCB1SIMO/UCB1SDA 0P5.0 (I/O)0 = Input,\n1 = Output0 0\nUCB1SIMO/UCB1SDA X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP5.1/UCB1SOMI/UCB1SCL 1P5.1 (I/O)0 = Input,\n1 = Output0 0\nUCB1SOMI/UCB1SCL X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP5.2/UCB1CLK/TA4CLK 2P5.2 (I/O)0 = Input,\n1 = Output0 0\nUCB1CLK X(2)0 1\nTA4CLK 0\n1 0\nInternally tied to DVSS 1\nN/A 0\n1 1\nInternally tied to DVSS 1MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n106 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-31. Port P5 (P5.0 to P5.7) Pin Functions (continued)\nPIN NAME (P5.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP5DIR.x P5SEL1.x P5SEL0.x\nP5.3/UCB1STE 3P5.3 (I/O)0 = Input,\n1 = Output0 0\nUCB1STE X(2)0 1\nN/A 0\n1 1\nInternally tied to DVSS 1\nP5.4/UCA2TXD/UCA2SIMO/\nTB0OUTH4P5.4 (I/O)0 = Input,\n1 = Output0 0\nUCA2TXD/UCA2SIMO X(3)0 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nTB0OUTH 0\n1 1\nInternally tied to DVSS 1\nP5.5/UCA2RXD/UCA2SOMI/\nACLK5P5.5 (I/O)0 = Input,\n1 = Output0 0\nUCA2RXD/UCA2SOMI X(3)0 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nN/A 0\n1 1\nACLK 1\nP5.6/UCA2CLK/TA4.0/SMCLK 6P5.6 (I/O)0 = Input,\n1 = Output0 0\nUCA2CLK X(3)0 1\nTA4.CCI0A 0\n1 0\nTA4.0 1\nN/A 0\n1 1\nSMCLK 1\nP5.7/UCA2STE/TA4.1/MCLK 7P5.7 (I/O)0 = Input,\n1 = Output0 0\nUCA2STE X(3)0 1\nTA4.CCI1A 0\n1 0\nTA4.1 1\nNA 0\n1 1\nMCLK 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_B1 module.\n(3) Direction controlled by eUSCI_A2 module.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 107\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.14 Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger\nFigure 9-15  shows the port diagram. Table 9-32  summarizes the selection of the pin functions.\nP6.0/UCA3TXD/UCA3SIMO\nP6.1/UCA3RXD/UCA3SOMI\nP6.2/UCA3CLK\nP6.3/UCA3STE\nP6.4/UCB3SIMO/UCB3SDA\nP6.5/UCB3SOMI/UCB3SCL\nP6.6/UCB3CLK\nP6.7/UCB3STEP6SEL1.xP6DIR.x\nP6IN.x\nEN\nTo modulesFrom module 1P6OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP6REN.x\n0 10 0\n1 0\n1 1\nP6SEL0.x0 10 0\n1 0\n1 1 DVSSDVSS\nFunctional representation only.\nFigure 9-15. Port P6 (P6.0 to P6.7) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n108 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-32. Port P6 (P6.0 to P6.7) Pin Functions\nPIN NAME (P6.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP6DIR.x P6SEL1.x P6SEL0.x\nP6.0/UCA3TXD/UCA3SIMO 0P6.0 (I/O)0 = Input,\n1 = Output0 0\nUCA3TXD/UCA3SIMO X(3)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP6.1/UCA3RXD/UCA3SOMI 1P6.1 (I/O)0 = Input,\n1 = Output0 0\nUCA3RXD/UCA3SOMI X(3)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP6.2/UCA3CLK 2P6.2 (I/O)0 = Input,\n1 = Output0 0\nUCA3CLK X(3)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP6.3/UCA3STE 3P6.3 (I/O)0 = Input,\n1 = Output0 0\nUCA3STE X(3)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP6.4/UCB3SIMO/UCB3SDA 4P6.4 (I/O)0 = Input,\n1 = Output0 0\nUCB3SIMO/UCB3SDA X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP6.5/UCB3SOMI/UCB3SCL 5P6.5 (I/O)0 = Input,\n1 = Output0 0\nUCB3SOMI/UCB3SCL X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP6.6/UCB3CLK 6P6.6 (I/O)0 = Input,\n1 = Output0 0\nUCB3CLK X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP6.7/UCB3STE 7P6.7 (I/O)0 = Input,\n1 = Output0 0\nUCB3STE X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_B3 module.\n(3) Direction controlled by eUSCI_A3 module.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 109\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.15 Port P7 (P7.0 to P7.3) Input/Output With Schmitt Trigger\nFigure 9-16  shows the port diagram. Table 9-33  summarizes the selection of the pin functions.\nP7.0/UCB2SIMO/UCB2SDA\nP7.1/UCB2SOMI/UCB2SCL\nP7.2/UCB2CLK\nP7.3/UCB2STE/TA4.1P7SEL1.xP7DIR.x\nP7IN.x\nEN\nTo modulesFrom module 1P7OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP7REN.x\n0 10 0\n1 0\n1 1\nP7SEL0.x0 10 0\n1 0\n1 1 DVSSDVSS\nFunctional representation only.\nFigure 9-16. Port P7 (P7.0 to P7.3) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n110 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-33. Port P7 (P7.0 to P7.3) Pin Functions\nPIN NAME (P7.x) x FUNCTIONCONTROL BITS AND SIGNALS (1)\nP7DIR.x P7SEL1.x P7SEL0.x\nP7.0/UCB2SIMO/UCB2SDA 0P7.0 (I/O)0 = Input,\n1 = Output0 0\nUCB2SIMO/UCB2SDA X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP7.1/UCB2SOMI/UCB2SCL 1P7.1 (I/O)0 = Input,\n1 = Output0 0\nUCB2SOMI/UCB2SCL X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP7.2/UCB2CLK 2P7.2 (I/O)0 = Input,\n1 = Output0 0\nUCB2CLK X(2)0 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP7.3/UCB2STE/TA4.1 3P7.3 (I/O)0 = Input,\n1 = Output0 0\nUCB2STE X(2)0 1\nTA4.CCI1B 0\n1 0\nTA4.1 1\nN/A 0\n1 1\nInternally tied to DVSS 1\n(1) X = Don\'t care\n(2) Direction controlled by eUSCI_B2 module.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 111\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.16 Port P7 (P7.4 to P7.7) Input/Output With Schmitt Trigger\nFigure 9-17  shows the port diagram. Table 9-34  summarizes the selection of the pin functions.\nP7.4/TA4.0/A16\nP7.5/A17\nP7.6/A18\nP7.7/A19P7SEL1.xP7DIR.x\nP4IN.x\nEN\nTo modulesDVSSP7OUT.x10 DVSS\nDVCC 1\nDPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputP7REN.x\n0 10 0\n1 0\n1 1\nP7SEL0.x0 10 0\n1 0\n1 1DVSS\nDVSS\nFunctional representation only.\nFigure 9-17. Port P7 (P7.3 to P7.7) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n112 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-34. Port P7 (P7.3 to P7.7) Pin Functions\nPIN NAME (P7.x) x FUNCTIONCONTROL BITS AND SIGNALS (1)\nP7DIR.x P7SEL1.x P7SEL0.x\nP7.4/TA4.0/A16 4P7.4 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nTA4.CCI0B 0\n1 0\nTA4.0 1\nA16(2)X 1 1\nP7.5/A17 5P7.5 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA17(2)X 1 1\nP7.6/A18 6P7.6 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA18(2)X 1 1\nP7.7/A19 7P7.7 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 0\nInternally tied to DVSS 1\nA19(2)X 1 1\n(1) X = Don\'t care\n(2) Setting P7SEL1.x and P7SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when\napplying analog signals.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 113\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.17 Port P8 (P8.0 to P8.3) Input/Output With Schmitt Trigger\nFigure 9-18  shows the port diagram. Table 9-35  summarizes the selection of the pin functions.\nP8.0\nP8.1\nP8.2\nP8.3P8SEL1.xP8DIR.x\nP8IN.x\nEN\nTo modulesFrom module 1P8OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP8REN.x\n0 10 0\n1 0\n1 1\nP8SEL0.x0 10 0\n1 0\n1 1 DVSSDVSS\nFunctional representation only.\nFigure 9-18. Port P8 (P8.0 to P8.3) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n114 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-35. Port P8 (P8.0 to P8.3) Pin Functions\nPIN NAME (P8.x) x FUNCTIONCONTROL BITS AND SIGNALS (1)\nP8DIR.x P8SEL1.x P8SEL0.x\nP8.0 0P8.0(I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP8.1 1P8.1 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP8.2 2P8.2 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\nP8.3 3P8.3 (I/O)0 = Input,\n1 = Output0 0\nN/A 0\n0 1\nInternally tied to DVSS 1\nN/A 0\n1 X\nInternally tied to DVSS 1\n(1) X = Don\'t carewww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 115\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.18 Port PJ (PJ.4 and PJ.5) Input/Output With Schmitt Trigger\nFigure 9-19  and Figure 9-20  show the port diagrams. Table 9-36  summarizes the selection of the pin functions.\nPJ.4/LFXIN\nPJSEL1.4PJDIR.4\nPJIN.4\nEN\nTo modulesDVSSPJOUT.410 DVSS\nDVCC 1\nDTo LFXT XINPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.4\n0 10 0\n1 0\n1 1\nPJSEL0.40 10 0\n1 0\n1 1DVSS\nDVSS\nFunctional representation only.\nFigure 9-19. Port PJ (PJ.4) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n116 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nPJ.5/LFXOUT\nPJSEL1.5PJDIR.5\nPJIN.5\nEN\nTo modulesDVSSPJOUT.510 DVSS\nDVCC 1\nDTo LFXT XOUTPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.5\n0 10 0\n1 0\n1 1\nPJSEL0.50 10 0\n1 0\n1 1DVSS\nDVSSPJSEL1.4PJSEL0.4\nLFXTBYPASSFunctional representation only.\nFigure 9-20. Port PJ (PJ.5) Diagramwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 117\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-36. Port PJ (PJ.4 and PJ.5) Pin Functions\nPIN NAME (PJ.x) x FUNCTIONCONTROL BITS AND SIGNALS (1)\nPJDIR.x PJSEL1.5 PJSEL0.5 PJSEL1.4 PJSEL0.4LFXT\nBYPASS\nPJ.4/LFXIN 4PJ.4 (I/O)0 = Input,\n1 = OutputX X 0 0 X\nN/A 0\nX X 1 X X\nInternally tied to DVSS 1\nLFXIN crystal mode(3)X X X 0 1 0\nLFXIN bypass mode(3)X X X 0 1 1\nPJ.5/LFXOUT 5PJ.5 (I/O)0 = Input,\n1 = Output0 00 0\n0\n1 X\nX X 1(4)\nN/A 0 See (2)See (2)0 0\n0\n1 X\nX X 1(4)\nInternally tied to DVSS 1 See (2)See (2)0 0\n0\n1 X\nX X 1(4)\nLFXOUT crystal mode(3)X X X 0 1 0\n(1) X = Don\'t care\n(2) If PJSEL0.5 = 1 or PJSEL1.5 = 1, the general-purpose I/O functionality is disabled. No input function is available. Configured as output,\nthe pin is actively pulled to zero.\n(3) If PJSEL1.4 = 0 and PJSEL0.4 = 1, the general-purpose I/O is disabled. When LFXTBYPASS = 0, PJ.4 and PJ.5 are configured for\ncrystal operation and PJSEL1.5 and PJSEL0.5 are don\'t care. When LFXTBYPASS = 1, PJ.4 is configured for bypass operation and\nPJ.5 is configured as general-purpose I/O.\n(4) When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n118 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.19 Port PJ (PJ.6 and PJ.7) Input/Output With Schmitt Trigger\nFigure 9-21  and Figure 9-22  show the port diagrams. Table 9-37  summarizes the selection of the pin functions.\nPJ.6/HFXIN\nPJSEL1.6PJDIR.6\nPJIN.6\nEN\nTo modulesDVSSPJOUT.610 DVSS\nDVCC 1\nDTo HFXT XINPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.6\n0 10 0\n1 0\n1 1\nPJSEL0.60 10 0\n1 0\n1 1DVSS\nDVSS\nFunctional representation only.\nFigure 9-21. Port PJ (PJ.6) Diagramwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 119\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nPJ.7/HFXOUT\nPJSEL1.7PJDIR.7\nPJIN.7\nEN\nTo modulesDVSSPJOUT.710 DVSS\nDVCC 1\nDTo HFXT XOUTPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.7\n0 10 0\n1 0\n1 1\nPJSEL0.70 10 0\n1 0\n1 1DVSS\nDVSSPJSEL1.6\nHFXTBYPASSPJSEL0.6Functional representation only.\nFigure 9-22. Port PJ (PJ.7) DiagramMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n120 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-37. Port PJ (PJ.6 and PJ.7) Pin Functions\nPIN NAME (PJ.x) x FUNCTIONCONTROL BITS AND SIGNALS (1)\nPJDIR.x PJSEL1.7 PJSEL0.7 PJSEL1.6 PJSEL0.6 HFXTBYPASS\nPJ.6/HFXIN 6PJ.6 (I/O)0 = Input,\n1 = OutputX X 0 0 X\nN/A 0\nX X 1 X X\nInternally tied to DVSS 1\nHFXIN crystal mode(3)X X X 0 1 0\nHFXIN bypass mode(3)X X X 0 1 1\nPJ.7/HFXOUT 7PJ.7 (I/O)(2) 0 = Input,\n1 = Output0 00 0\n0\n1 X\nX X 1(4)\nN/A 0 See (2)See (2)0 0\n0\n1 X\nX X 1(4)\nInternally tied to DVSS 1 See (2)See (2)0 0\n0\n1 X\nX X 1(4)\nHFXOUT crystal mode(3)X X X 0 1 0\n(1) X = Don\'t care\n(2) With PJSEL0.7 = 1 or PJSEL1.7 =1 the general-purpose I/O functionality is disabled. No input function is available. Configured as\noutput the pin is actively pulled to zero.\n(3) Setting PJSEL1.6 = 0 and PJSEL0.6 = 1 causes the general-purpose I/O to be disabled. When HFXTBYPASS = 0, PJ.6 and PJ.7 are\nconfigured for crystal operation and PJSEL1.6 and PJSEL0.7 are do not care. When HFXTBYPASS = 1, PJ.6 is configured for bypass\noperation and PJ.7 is configured as general-purpose I/O.\n(4) When PJ.6 is configured in bypass mode, PJ.7 is configured as general-purpose I/O.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 121\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.13.20 Port PJ (PJ.0 to PJ.3) JTAG Pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger\nFigure 9-23  shows the port diagram. Table 9-38  summarizes the selection of the pin functions.\nPJ.0/TDO/TB0OUTH/SMCLK/\nSRSCG1/C6\nPJ.1/TDI/TCLK/MCLK/\nSRSCG0/C7\nPJ.2/TMS/ACLK/\nSROSCOFF/C8\nPJ.3/TCK/\nSRCPUOFF/C9PJSEL1.xPJDIR.x\nPJIN.x\nEN\nTo modules\nand JTAGFrom module 1PJOUT.x10 DVSS\nDVCC 1\nDPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.x\n0 10 0\n1 0\n1 1\nPJSEL0.x0 10 0\n1 0\n1 1From Status Register (SR)\nDVSS01\n01JTAG enable\nFrom JTAG\nFrom JTAGTo Comparator\nFrom Comparator\nCBPD.x\nFunctional representation only.\nFigure 9-23. Port PJ (PJ.0 to PJ.3) Diagram\nTable 9-38. Port PJ (PJ.0 to PJ.3) Pin Functions\nPIN NAME (PJ.x) x FUNCTIONCONTROL BITS OR SIGNALS(1)\nPJDIR.x PJSEL1.x PJSEL0.x CEPDx (Cx)\nPJ.0/TDO/TB0OUTH/\nSMCLK/SRSCG1/C60PJ.0 (I/O)(2) 0 = Input,\n1 = Output0 0 0\nTDO(3)X X X 0\nTB0OUTH 0\n0 1 0\nSMCLK(6)1\nN/A 0\n1 0 0\nCPU Status Register Bit SCG1 1\nN/A 0\n1 1 0\nInternally tied to DVSS 1\nC6(5)X X X 1MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n122 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-38. Port PJ (PJ.0 to PJ.3) Pin Functions (continued)\nPIN NAME (PJ.x) x FUNCTIONCONTROL BITS OR SIGNALS(1)\nPJDIR.x PJSEL1.x PJSEL0.x CEPDx (Cx)\nPJ.1/TDI/TCLK/MCLK/\nSRSCG0/C71PJ.1 (I/O)(2) 0 = Input,\n1 = Output0 0 0\nTDI/TCLK(3) (4)X X X 0\nN/A 0\n0 1 0\nMCLK 1\nN/A 0\n1 0 0\nCPU Status Register Bit SCG0 1\nN/A 0\n1 1 0\nInternally tied to DVSS 1\nC7(5)X X X 1\nPJ.2/TMS/ACLK/\nSROSCOFF/C82PJ.2 (I/O)(2) 0 = Input,\n1 = Output0 0 0\nTMS(3) (4)X X X 0\nN/A 0\n0 1 0\nACLK 1\nN/A 0\n1 0 0\nCPU Status Register Bit OSCOFF 1\nN/A 0\n1 1 0\nInternally tied to DVSS 1\nC8(5)X X X 1\nPJ.3/TCK/SRCPUOFF/C9 3PJ.3 (I/O)(2) 0 = Input,\n1 = Output0 0 0\nTCK(3) (4)X X X 0\nN/A 0\n0 1 0\nInternally tied to DVSS 1\nN/A 0\n1 0 0\nCPU Status Register Bit CPUOFF 1\nN/A 0\n1 1 0\nInternally tied to DVSS 1\nC9(5)X X X 1\n(1) X = Don\'t care\n(2) Default condition\n(3) The pin direction is controlled by the JTAG module. JTAG mode selection is made through the SYS module or by the Spy-Bi-Wire four-\nwire entry sequence. Neither PJSEL1.x and PJSEL0.x nor CEPDx bits have an effect in these cases.\n(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don\'t care.\n(5) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents\nwhen applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator\nmodule automatically disables The output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.\n(6) Do not use this pin as SMCLK output if the TB0OUTH functionality is used on any other pin. Select an alternate SMCLK output pin.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 123\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.14 Device Descriptors (TLV)\nTable 9-40  lists the contents of the device descriptor tag-length-value (TLV) structure for MSP430FR59xx(1)\ndevices including AES. Table 9-39  summarizes the Device IDs of the MSP430FR59xx(1) devices.\nTable 9-39. Device IDs\nDEVICE PACKAGEDEVICE ID\n01A05h 01A04h\nMSP430FR5994 ZVW, PN, PM, and RGZ 0x82 0xA1\nMSP430FR59941 ZVW, PN, PM, and RGZ 0x82 0xA2\nMSP430FR5992 ZVW, PN, PM, and RGZ 0x82 0xA3\nMSP430FR5964 ZVW, PN, PM, and RGZ 0x82 0xA4\nMSP430FR5962 ZVW, PN, PM, and RGZ 0x82 0xA6\nTable 9-40. Device Descriptor Table\nDESCRIPTION (1)MSP430FR59xx (UART BSL) MSP430FR59941 (I2C BSL)\nADDRESS VALUE ADDRESS VALUE\nInfo BlockInfo Length 01A00h 06h 01A00h 06h\nCRC Length 01A01h 06h 01A01h 06h\nCRC Value01A02h Per unit 01A02h Per unit\n01A03h Per unit 01A03h Per unit\nDevice ID01A04h\nSee Table 9-39 01A04h See Table 9-39\n01A05h\nHardware Revision 01A06h Per unit 01A06h Per unit\nFirmware Revision 01A07h Per unit 01A07h Per unit\nDie RecordDie Record Tag 01A08h 08h 01A08h 08h\nDie Record length 01A09h 0Ah 01A09h 0Ah\nLot/Wafer ID01A0Ah Per unit 01A0Ah Per unit\n01A0Bh Per unit 01A0Bh Per unit\n01A0Ch Per unit 01A0Ch Per unit\n01A0Dh Per unit 01A0Dh Per unit\nDie X Position01A0Eh Per unit 01A0Eh Per unit\n01A0Fh Per unit 01A0Fh Per unit\nDie Y Position01A10h Per unit 01A10h Per unit\n01A11h Per unit 01A11h Per unit\nTest Results01A12h Per unit 01A12h Per unit\n01A13h Per unit 01A13h Per unitMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n124 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-40. Device Descriptor Table (continued)\nDESCRIPTION (1)MSP430FR59xx (UART BSL) MSP430FR59941 (I2C BSL)\nADDRESS VALUE ADDRESS VALUE\nADC12 CalibrationADC12 Calibration Tag 01A14h 11h 01A14h 11h\nADC12 Calibration Length 01A15h 10h 01A15h 10h\nADC Gain Factor(2)01A16h Per unit 01A16h Per unit\n01A17h Per unit 01A17h Per unit\nADC Offset(3)01A18h Per unit 01A18h Per unit\n01A19h Per unit 01A19h Per unit\nADC 1.2-V Reference\nTemperature Sensor 30°C01A1Ah Per unit 01A1Ah Per unit\n01A1Bh Per unit 01A1Bh Per unit\nADC 1.2-V Reference\nTemperature Sensor 85°C01A1Ch Per unit 01A1Ch Per unit\n01A1Dh Per unit 01A1Dh Per unit\nADC 2.0-V Reference\nTemperature Sensor 30°C01A1Eh Per unit 01A1Eh Per unit\n01A1Fh Per unit 01A1Fh Per unit\nADC 2.0-V Reference\nTemperature Sensor 85°C01A20h Per unit 01A20h Per unit\n01A21h Per unit 01A21h Per unit\nADC 2.5-V Reference\nTemperature Sensor 30°C01A22h Per unit 01A22h Per unit\n01A23h Per unit 01A23h Per unit\nADC 2.5-V Reference\nTemperature Sensor 85°C01A24h Per unit 01A24h Per unit\n01A25h Per unit 01A25h Per unit\nREF CalibrationREF Calibration Tag 01A26h 12h 01A26h 12h\nREF Calibration Length 01A27h 06h 01A27h 06h\nREF 1.2-V Reference01A28h Per unit 01A28h Per unit\n01A29h Per unit 01A29h Per unit\nREF 2.0-V Reference01A2Ah Per unit 01A2Ah Per unit\n01A2Bh Per unit 01A2Bh Per unit\nREF 2.5-V Reference01A2Ch Per unit 01A2Ch Per unit\n01A2Dh Per unit 01A2Dh Per unit\nRandom Number128-Bit Random Number Tag 01A2Eh 15h 01A2Eh 15h\nRandom Number Length 01A2Fh 10h 01A2Fh 10h\n128-Bit Random Number(4)01A30h Per unit 01A30h Per unit\n01A31h Per unit 01A31h Per unit\n01A32h Per unit 01A32h Per unit\n01A33h Per unit 01A33h Per unit\n01A34h Per unit 01A34h Per unit\n01A35h Per unit 01A35h Per unit\n01A36h Per unit 01A36h Per unit\n01A37h Per unit 01A37h Per unit\n01A38h Per unit 01A38h Per unit\n01A39h Per unit 01A39h Per unit\n01A3Ah Per unit 01A3Ah Per unit\n01A3Bh Per unit 01A3Bh Per unit\n01A3Ch Per unit 01A3Ch Per unit\n01A3Dh Per unit 01A3Dh Per unit\n01A3Eh Per unit 01A3Eh Per unit\n01A3Fh Per unit 01A3Fh Per unitwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 125\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-40. Device Descriptor Table (continued)\nDESCRIPTION (1)MSP430FR59xx (UART BSL) MSP430FR59941 (I2C BSL)\nADDRESS VALUE ADDRESS VALUE\nBSL ConfigurationBSL Tag 01A40h 1Ch 01A40h 1Ch\nBSL Length 01A41h 02h 01A41h 02h\nBSL Interface 01A42h 00h 01A42h 01h\nBSL Interface Configuration 01A43h 00h 01A43h 48h\n(1) NA = Not applicable, Per unit = content can differ among individual units\n(2) ADC Gain: the gain correction factor is measured at room temperature using a 2.5-V external voltage reference without internal buffer\n(ADC12VRSEL = 0x2, 0x4, or 0xE). Other settings (for example, using internal reference) can result in different correction factors.\n(3) ADC Offset: the offset correction factor is measured at room temperature using ADC12VRSEL= 0x2 or 0x4, an external reference, V R+\n= external 2.5 V, V R– = AVSS.\n(4) 128-Bit Random Number: The random number is generated during production test using Microsoft\'s CryptGenRandom() function.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n126 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.15 Memory Map\nTable 9-41  summarizes the memory map for all device variants.\nTable 9-41. Memory Organization\n(1)MSP430FR5994, MSP430FR5964 MSP430FR5992, MSP430FR5962\nMemory (FRAM)\nMain: interrupt vectors and signatures\nMain: code memoryTotal size256KB\n00FFFFh to 00FF80h\n043FFFh to 004000h128KB\n00FFFFh to 00FF80h\n0023FFFh to 004000h\nRAM\n(shared with LEA on MSP430FR599x)4KB\n003BFFh to 002C00h4KB\n003BFFh to 002C00h\nRAM4KB\n002BFFh to 001C00h4KB\n002BFFh to 001C00h\nDevice descriptor (TLV) (FRAM)256 bytes\n001AFFh to 001A00h256 bytes\n001AFFh to 001A00h\nInformation memory (FRAM)Info A128 bytes\n0019FFh to 001980h128 bytes\n0019FFh to 001980h\nInfo B128 bytes\n00197Fh to 001900h128 bytes\n00197Fh to 001900h\nInfo C128 bytes\n0018FFh to 001880h128 bytes\n0018FFh to 001880h\nInfo D128 bytes\n00187Fh to 001800h128 bytes\n00187Fh to 001800h\nBootloader (BSL) memory (ROM)BSL 3512 bytes\n0017FFh to 001600h512 bytes\n0017FFh to 001600h\nBSL 2512 bytes\n0015FFh to 001400h512 bytes\n0015FFh to 001400h\nBSL 1512 bytes\n0013FFh to 001200h512 bytes\n0013FFh to 001200h\nBSL 0512 bytes\n0011FFh to 001000h512 bytes\n0011FFh to 001000h\nPeripherals Size4KB\n000FFFh to 000020h4KB\n000FFFh to 000020h\nTiny RAM Size22 bytes\n000001Fh to 00000Ah22 bytes\n000001Fh to 00000Ah\nReserved Size10 bytes\n000009h to 000000h10 bytes\n000009h to 000000h\n(1) All address space not listed is considered vacant memory.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 127\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.15.1 Peripheral File Map\nTable 9-42  lists the base address and offset range for the supported module registers. For complete module\nregister descriptions, see the MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User\'s Guide .\nTable 9-42. Peripherals\nMODULE NAME BASE ADDRESSOFFSET ADDRESS\nRANGE\nSpecial Functions (see Table 9-43 ) 0100h 000h to 01Fh\nPMM (see Table 9-44 ) 0120h 000h to 01Fh\nFRAM Controller A (see Table 9-45 ) 0140h 000h to 00Fh\nCRC16 (see Table 9-46 ) 0150h 000h to 007h\nRAM Controller (see Table 9-47 ) 0158h 000h to 00Fh\nWatchdog (see Table 9-48 ) 015Ch 000h to 001h\nCS (see Table 9-49 ) 0160h 000h to 00Fh\nSYS (see Table 9-50 ) 0180h 000h to 01Fh\nShared Reference (see Table 9-51 ) 01B0h 000h to 001h\nPort P1, P2 (see Table 9-52 ) 0200h 000h to 01Fh\nPort P3, P4 (see Table 9-53 ) 0220h 000h to 01Fh\nPort P5, P6 (see Table 9-54 ) 0240h 000h to 01Fh\nPort P7, P8 (see Table 9-55 ) 0260h 000h to 01Fh\nPort PJ (see Table 9-56 ) 0320h 000h to 01Fh\nTA0 (see Table 9-57 ) 0340h 000h to 02Fh\nTA1 (see Table 9-58 ) 0380h 000h to 02Fh\nTB0 (see Table 9-59 ) 03C0h 000h to 02Fh\nTA2 (see Table 9-60 ) 0400h 000h to 02Fh\nCapacitive Touch I/O 0 (see Table 9-61 ) 0430h 000h to 00Fh\nTA3 (see Table 9-62 ) 0440h 000h to 02Fh\nCapacitive Touch I/O 1 (see Table 9-63 ) 0470h 000h to 00Fh\nReal-Time Clock (RTC_C) (see Table 9-64 ) 04A0h 000h to 01Fh\n32-Bit Hardware Multiplier (see Table 9-65 ) 04C0h 000h to 02Fh\nDMA General Control (see Table 9-66 ) 0500h 000h to 00Fh\nDMA Channel 0 (see Table 9-66 ) 0510h 000h to 00Fh\nDMA Channel 1 (see Table 9-66 ) 0520h 000h to 00Fh\nDMA Channel 2 (see Table 9-66 ) 0530h 000h to 00Fh\nDMA Channel 3 (see Table 9-66 ) 0540h 000h to 00Fh\nDMA Channel 4 (see Table 9-66 ) 0550h 000h to 00Fh\nDMA Channel 5 (see Table 9-66 ) 0560h 000h to 00Fh\nMPU Control (see Table 9-67 ) 05A0h 000h to 00Fh\neUSCI_A0 (see Table 9-68 ) 05C0h 000h to 01Fh\neUSCI_A1 (see Table 9-69 ) 05E0h 000h to 01Fh\neUSCI_A2 (see Table 9-70 ) 0600h 000h to 01Fh\neUSCI_A3 (see Table 9-71 ) 0620h 000h to 01Fh\neUSCI_B0 (see Table 9-72 ) 0640h 000h to 02Fh\neUSCI_B1 (see Table 9-73 ) 0680h 000h to 02Fh\neUSCI_B2 (see Table 9-74 ) 06C0h 000h to 02Fh\neUSCI_B3 (see Table 9-75 ) 0700h 000h to 02Fh\nTA4 (see Table 9-76 ) 07C0h 000h to 02Fh\nADC12_B (see Table 9-77 ) 0800h 000h to 09FhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n128 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-42. Peripherals (continued)\nMODULE NAME BASE ADDRESSOFFSET ADDRESS\nRANGE\nComparator_E (see Table 9-78 ) 08C0h 000h to 00Fh\nCRC32 (see Table 9-79 ) 0980h 000h to 02Fh\nAES (see Table 9-80 ) 09C0h 000h to 00Fh\nLEA(1) (MSP430FR599x only) 0A80h 000h to 07Fh\n(1) Direct access to LEA registers is not supported, and TI recommends using the optimized Digital\nSignal Processing (DSP) Library for MSP Microcontrollers  for the operations that the LEA module\nsupports.\nTable 9-43. Special Function Registers (Base Address: 0100h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nSFR interrupt enable SFRIE1 00h\nSFR interrupt flag SFRIFG1 02h\nSFR reset pin control SFRRPCR 04h\nTable 9-44. PMM Registers (Base Address: 0120h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nPMM control 0 PMMCTL0 00h\nPMM interrupt flags PMMIFG 0Ah\nPM5 control 0 PM5CTL0 10h\nTable 9-45. FRAM Controller A (FRCTL_A) Control Registers (Base Address: 0140h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nFRAM control 0 FRCTL0 00h\nGeneral control 0 GCCTL0 04h\nGeneral control 1 GCCTL1 06h\nTable 9-46. CRC16 Registers (Base Address: 0150h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nCRC data input CRC16DI 00h\nCRC data input reverse byte CRCDIRB 02h\nCRC initialization and result CRCINIRES 04h\nCRC result reverse byte CRCRESR 06h\nTable 9-47. RAM Controller Registers (Base Address: 0158h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nRAM controller control 0 RCCTL0 00h\nTable 9-48. Watchdog Registers (Base Address: 015Ch)\nREGISTER DESCRIPTION ACRONYM OFFSET\nWatchdog timer control WDTCTL 00hwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 129\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-49. CS Registers (Base Address: 0160h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nCS control 0 CSCTL0 00h\nCS control 1 CSCTL1 02h\nCS control 2 CSCTL2 04h\nCS control 3 CSCTL3 06h\nCS control 4 CSCTL4 08h\nCS control 5 CSCTL5 0Ah\nCS control 6 CSCTL6 0Ch\nTable 9-50. SYS Registers (Base Address: 0180h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nSystem control SYSCTL 00h\nJTAG mailbox control SYSJMBC 06h\nJTAG mailbox input 0 SYSJMBI0 08h\nJTAG mailbox input 1 SYSJMBI1 0Ah\nJTAG mailbox output 0 SYSJMBO0 0Ch\nJTAG mailbox output 1 SYSJMBO1 0Eh\nUser NMI vector generator SYSUNIV 1Ah\nSystem NMI vector generator SYSSNIV 1Ch\nReset vector generator SYSRSTIV 1Eh\nTable 9-51. Shared Reference Registers (Base Address: 01B0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nShared reference control REFCTL 00hMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n130 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-52. Port P1, P2 Registers (Base Address: 0200h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nPort P1 input P1IN 00h\nPort P1 output P1OUT 02h\nPort P1 direction P1DIR 04h\nPort P1 resistor enable P1REN 06h\nPort P1 selection 0 P1SEL0 0Ah\nPort P1 selection 1 P1SEL1 0Ch\nPort P1 interrupt vector word P1IV 0Eh\nPort P1 complement selection P1SELC 16h\nPort P1 interrupt edge select P1IES 18h\nPort P1 interrupt enable P1IE 1Ah\nPort P1 interrupt flag P1IFG 1Ch\nPort P2 input P2IN 01h\nPort P2 output P2OUT 03h\nPort P2 direction P2DIR 05h\nPort P2 resistor enable P2REN 07h\nPort P2 selection 0 P2SEL0 0Bh\nPort P2 selection 1 P2SEL1 0Dh\nPort P2 complement selection P2SELC 17h\nPort P2 interrupt vector word P2IV 1Eh\nPort P2 interrupt edge select P2IES 19h\nPort P2 interrupt enable P2IE 1Bh\nPort P2 interrupt flag P2IFG 1Dhwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 131\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-53. Port P3, P4 Registers (Base Address: 0220h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nPort P3 input P3IN 00h\nPort P3 output P3OUT 02h\nPort P3 direction P3DIR 04h\nPort P3 resistor enable P3REN 06h\nPort P3 selection 0 P3SEL0 0Ah\nPort P3 selection 1 P3SEL1 0Ch\nPort P3 interrupt vector word P3IV 0Eh\nPort P3 complement selection P3SELC 16h\nPort P3 interrupt edge select P3IES 18h\nPort P3 interrupt enable P3IE 1Ah\nPort P3 interrupt flag P3IFG 1Ch\nPort P4 input P4IN 01h\nPort P4 output P4OUT 03h\nPort P4 direction P4DIR 05h\nPort P4 resistor enable P4REN 07h\nPort P4 selection 0 P4SEL0 0Bh\nPort P4 selection 1 P4SEL1 0Dh\nPort P4 complement selection P4SELC 17h\nPort P4 interrupt vector word P4IV 1Eh\nPort P4 interrupt edge select P4IES 19h\nPort P4 interrupt enable P4IE 1Bh\nPort P4 interrupt flag P4IFG 1DhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n132 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-54. Port P5, P6 Registers (Base Address: 0240h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nPort P5 input P5IN 00h\nPort P5 output P5OUT 02h\nPort P5 direction P5DIR 04h\nPort P5 resistor enable P5REN 06h\nPort P5 selection 0 P5SEL0 0Ah\nPort P5 selection 1 P5SEL1 0Ch\nPort P5 interrupt vector word P5IV 0Eh\nPort P5 complement selection P5SELC 16h\nPort P5 interrupt edge select P5IES 18h\nPort P5 interrupt enable P5IE 1Ah\nPort P5 interrupt flag P5IFG 1Ch\nPort P6 input P6IN 01h\nPort P6 output P6OUT 03h\nPort P6 direction P6DIR 05h\nPort P6 resistor enable P6REN 07h\nPort P6 selection 0 P6SEL0 0Bh\nPort P6 selection 1 P6SEL1 0Dh\nPort P6 complement selection P6SELC 17h\nPort P6 interrupt vector word P6IV 1Eh\nPort P6 interrupt edge select P6IES 19h\nPort P6 interrupt enable P6IE 1Bh\nPort P6 interrupt flag P6IFG 1Dhwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 133\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-55. Port P7, P8 Registers (Base Address: 0260h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nPort P7 input P7IN 00h\nPort P7 output P7OUT 02h\nPort P7 direction P7DIR 04h\nPort P7 resistor enable P7REN 06h\nPort P7 selection 0 P7SEL0 0Ah\nPort P7 selection 1 P7SEL1 0Ch\nPort P7 interrupt vector word P7IV 0Eh\nPort P7 complement selection P7SELC 16h\nPort P7 interrupt edge select P7IES 18h\nPort P7 interrupt enable P7IE 1Ah\nPort P7 interrupt flag P7IFG 1Ch\nPort P8 input P8IN 01h\nPort P8 output P8OUT 03h\nPort P8 direction P8DIR 05h\nPort P8 resistor enable P8REN 07h\nPort P8 selection 0 P8SEL0 0Bh\nPort P8 selection 1 P8SEL1 0Dh\nPort P8 complement selection P8SELC 17h\nPort P8 interrupt vector word P8IV 1Eh\nPort P8 interrupt edge select P8IES 19h\nPort P8 interrupt enable P8IE 1Bh\nPort P8 interrupt flag P8IFG 1DhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n134 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-56. Port PJ Registers (Base Address: 0320h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nPort PJ input PJIN 00h\nPort PJ output PJOUT 02h\nPort PJ direction PJDIR 04h\nPort PJ resistor enable PJREN 06h\nPort PJ selection 0 PJSEL0 0Ah\nPort PJ selection 1 PJSEL1 0Ch\nPort PJ complement selection PJSELC 16h\nTable 9-57. TA0 Registers (Base Address: 0340h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nTA0 control TA0CTL 00h\nCapture/compare control 0 TA0CCTL0 02h\nCapture/compare control 1 TA0CCTL1 04h\nCapture/compare control 2 TA0CCTL2 06h\nTA0 counter TA0R 10h\nCapture/compare 0 TA0CCR0 12h\nCapture/compare 1 TA0CCR1 14h\nCapture/compare 2 TA0CCR2 16h\nTA0 expansion 0 TA0EX0 20h\nTA0 interrupt vector TA0IV 2Eh\nTable 9-58. TA1 Registers (Base Address: 0380h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nTA1 control TA1CTL 00h\nCapture/compare control 0 TA1CCTL0 02h\nCapture/compare control 1 TA1CCTL1 04h\nCapture/compare control 2 TA1CCTL2 06h\nTA1 counter TA1R 10h\nCapture/compare 0 TA1CCR0 12h\nCapture/compare 1 TA1CCR1 14h\nCapture/compare 2 TA1CCR2 16h\nTA1 expansion 0 TA1EX0 20h\nTA1 interrupt vector TA1IV 2Ehwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 135\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-59. TB0 Registers (Base Address: 03C0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nTB0 control TB0CTL 00h\nCapture/compare control 0 TB0CCTL0 02h\nCapture/compare control 1 TB0CCTL1 04h\nCapture/compare control 2 TB0CCTL2 06h\nCapture/compare control 3 TB0CCTL3 08h\nCapture/compare control 4 TB0CCTL4 0Ah\nCapture/compare control 5 TB0CCTL5 0Ch\nCapture/compare control 6 TB0CCTL6 0Eh\nTB0 counter TB0R 10h\nCapture/compare 0 TB0CCR0 12h\nCapture/compare 1 TB0CCR1 14h\nCapture/compare 2 TB0CCR2 16h\nCapture/compare 3 TB0CCR3 18h\nCapture/compare 4 TB0CCR4 1Ah\nCapture/compare 5 TB0CCR5 1Ch\nCapture/compare 6 TB0CCR6 1Eh\nTB0 expansion 0 TB0EX0 20h\nTB0 interrupt vector TB0IV 2Eh\nTable 9-60. TA2 Registers (Base Address: 0400h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nTA2 control TA2CTL 00h\nCapture/compare control 0 TA2CCTL0 02h\nCapture/compare control 1 TA2CCTL1 04h\nTA2 counter TA2R 10h\nCapture/compare 0 TA2CCR0 12h\nCapture/compare 1 TA2CCR1 14h\nTA2 expansion 0 TA2EX0 20h\nTA2 interrupt vector TA2IV 2Eh\nTable 9-61. Capacitive Touch I/O 0 Registers (Base Address: 0430h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nCapacitive Touch I/O 0 control CAPTIO0CTL 0Eh\nTable 9-62. TA3 Registers (Base Address: 0440h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nTA3 control TA3CTL 00h\nCapture/compare control 0 TA3CCTL0 02h\nCapture/compare control 1 TA3CCTL1 04h\nTA3 counter TA3R 10h\nCapture/compare 0 TA3CCR0 12h\nCapture/compare 1 TA3CCR1 14h\nTA3 expansion 0 TA3EX0 20h\nTA3 interrupt vector TA3IV 2EhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n136 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-63. Capacitive Touch I/O 1 Registers (Base Address: 0470h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nCapacitive Touch I/O 1 control CAPTIO1CTL 0Eh\nTable 9-64. RTC_C Registers (Base Address: 04A0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nRTC control 0 RTCCTL0 00h\nRTC password RTCPWD 01h\nRTC control 1 RTCCTL1 02h\nRTC control 3 RTCCTL3 03h\nRTC offset calibration RTCOCAL 04h\nRTC temperature compensation RTCTCMP 06h\nRTC prescaler 0 control RTCPS0CTL 08h\nRTC prescaler 1 control RTCPS1CTL 0Ah\nRTC prescaler 0 RTCPS0 0Ch\nRTC prescaler 1 RTCPS1 0Dh\nRTC interrupt vector word RTCIV 0Eh\nRTC seconds/counter 1 RTCSEC/RTCNT1 10h\nRTC minutes/counter 2 RTCMIN/RTCNT2 11h\nRTC hours/counter 3 RTCHOUR/RTCNT3 12h\nRTC day of week/counter 4 RTCDOW/RTCNT4 13h\nRTC days RTCDAY 14h\nRTC month RTCMON 15h\nRTC year RTCYEAR 16h\nRTC alarm minutes RTCAMIN 18h\nRTC alarm hours RTCAHOUR 19h\nRTC alarm day of week RTCADOW 1Ah\nRTC alarm days RTCADAY 1Bh\nBinary-to-BCD conversion BIN2BCD 1Ch\nBCD-to-binary conversion BCD2BIN 1Ehwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 137\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-65. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\n16-bit operand 1 – multiply MPY 00h\n16-bit operand 1 – signed multiply MPYS 02h\n16-bit operand 1 – multiply accumulate MAC 04h\n16-bit operand 1 – signed multiply accumulate MACS 06h\n16-bit operand 2 OP2 08h\n16 × 16 result low word RESLO 0Ah\n16 × 16 result high word RESHI 0Ch\n16 × 16 sum extension SUMEXT 0Eh\n32-bit operand 1 – multiply low word MPY32L 10h\n32-bit operand 1 – multiply high word MPY32H 12h\n32-bit operand 1 – signed multiply low word MPYS32L 14h\n32-bit operand 1 – signed multiply high word MPYS32H 16h\n32-bit operand 1 – multiply accumulate low word MAC32L 18h\n32-bit operand 1 – multiply accumulate high word MAC32H 1Ah\n32-bit operand 1 – signed multiply accumulate low word MACS32L 1Ch\n32-bit operand 1 – signed multiply accumulate high word MACS32H 1Eh\n32-bit operand 2 – low word OP2L 20h\n32-bit operand 2 – high word OP2H 22h\n32 × 32 result 0 – least significant word RES0 24h\n32 × 32 result 1 RES1 26h\n32 × 32 result 2 RES2 28h\n32 × 32 result 3 – most significant word RES3 2Ah\nMPY32 control 0 MPY32CTL0 2ChMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n138 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-66. DMA Registers (Base Address DMA General Control: 0500h,\nChannel 0: 0510h, Channel 1: 0520h, Channel 2: 0530h,\nChannel 3: 0540h, Channel 4: 0550h, Channel 5: 0560h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nDMA channel 0 control DMA0CTL 00h\nDMA channel 0 source address low DMA0SAL 02h\nDMA channel 0 source address high DMA0SAH 04h\nDMA channel 0 destination address low DMA0DAL 06h\nDMA channel 0 destination address high DMA0DAH 08h\nDMA channel 0 transfer size DMA0SZ 0Ah\nDMA channel 1 control DMA1CTL 00h\nDMA channel 1 source address low DMA1SAL 02h\nDMA channel 1 source address high DMA1SAH 04h\nDMA channel 1 destination address low DMA1DAL 06h\nDMA channel 1 destination address high DMA1DAH 08h\nDMA channel 1 transfer size DMA1SZ 0Ah\nDMA channel 2 control DMA2CTL 00h\nDMA channel 2 source address low DMA2SAL 02h\nDMA channel 2 source address high DMA2SAH 04h\nDMA channel 2 destination address low DMA2DAL 06h\nDMA channel 2 destination address high DMA2DAH 08h\nDMA channel 2 transfer size DMA2SZ 0Ah\nDMA channel 3 control DMA3CTL 00h\nDMA channel 3 source address low DMA3SAL 02h\nDMA channel 3 source address high DMA3SAH 04h\nDMA channel 3 destination address low DMA3DAL 06h\nDMA channel 3 destination address high DMA3DAH 08h\nDMA channel 3 transfer size DMA3SZ 0Ah\nDMA channel 4 control DMA4CTL 00h\nDMA channel 4 source address low DMA4SAL 02h\nDMA channel 4 source address high DMA4SAH 04h\nDMA channel 4 destination address low DMA4DAL 06h\nDMA channel 4 destination address high DMA4DAH 08h\nDMA channel 4 transfer size DMA4SZ 0Ah\nDMA channel 5 control DMA5CTL 00h\nDMA channel 5 source address low DMA5SAL 02h\nDMA channel 5 source address high DMA5SAH 04h\nDMA channel 5 destination address low DMA5DAL 06h\nDMA channel 5 destination address high DMA5DAH 08h\nDMA channel 5 transfer size DMA5SZ 0Ah\nDMA module control 0 DMACTL0 00h\nDMA module control 1 DMACTL1 02h\nDMA module control 2 DMACTL2 04h\nDMA module control 3 DMACTL3 06h\nDMA module control 4 DMACTL4 08h\nDMA interrupt vector DMAIV 0Ehwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 139\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-67. MPU Control Registers (Base Address: 05A0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nMPU control 0 MPUCTL0 00h\nMPU control 1 MPUCTL1 02h\nMPU segmentation border 2 MPUSEGB2 04h\nMPU segmentation border 1 MPUSEGB1 06h\nMPU access management MPUSAM 08h\nMPU IP control 0 MPUIPC0 0Ah\nMPU IP encapsulation segment border 2 MPUIPSEGB2 0Ch\nMPU IP encapsulation segment border 1 MPUIPSEGB1 0Eh\nTable 9-68. eUSCI_A0 Registers (Base Address: 05C0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_A control word 0 UCA0CTLW0 00h\neUSCI _A control word 1 UCA0CTLW1 02h\neUSCI_A baud rate 0 UCA0BR0 06h\neUSCI_A baud rate 1 UCA0BR1 07h\neUSCI_A modulation control UCA0MCTLW 08h\neUSCI_A status word UCA0STATW 0Ah\neUSCI_A receive buffer UCA0RXBUF 0Ch\neUSCI_A transmit buffer UCA0TXBUF 0Eh\neUSCI_A LIN control UCA0ABCTL 10h\neUSCI_A IrDA transmit control UCA0IRTCTL 12h\neUSCI_A IrDA receive control UCA0IRRCTL 13h\neUSCI_A interrupt enable UCA0IE 1Ah\neUSCI_A interrupt flags UCA0IFG 1Ch\neUSCI_A interrupt vector word UCA0IV 1Eh\nTable 9-69. eUSCI_A1 Registers (Base Address:05E0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_A control word 0 UCA1CTLW0 00h\neUSCI _A control word 1 UCA1CTLW1 02h\neUSCI_A baud rate 0 UCA1BR0 06h\neUSCI_A baud rate 1 UCA1BR1 07h\neUSCI_A modulation control UCA1MCTLW 08h\neUSCI_A status word UCA1STATW 0Ah\neUSCI_A receive buffer UCA1RXBUF 0Ch\neUSCI_A transmit buffer UCA1TXBUF 0Eh\neUSCI_A LIN control UCA1ABCTL 10h\neUSCI_A IrDA transmit control UCA1IRTCTL 12h\neUSCI_A IrDA receive control UCA1IRRCTL 13h\neUSCI_A interrupt enable UCA1IE 1Ah\neUSCI_A interrupt flags UCA1IFG 1Ch\neUSCI_A interrupt vector word UCA1IV 1EhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n140 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-70. eUSCI_A2 Registers (Base Address:0600h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_A control word 0 UCA2CTLW0 00h\neUSCI _A control word 1 UCA2CTLW1 02h\neUSCI_A baud rate 0 UCA2BR0 06h\neUSCI_A baud rate 1 UCA2BR1 07h\neUSCI_A modulation control UCA2MCTLW 08h\neUSCI_A status word UCA2STATW 0Ah\neUSCI_A receive buffer UCA2RXBUF 0Ch\neUSCI_A transmit buffer UCA2TXBUF 0Eh\neUSCI_A LIN control UCA2ABCTL 10h\neUSCI_A IrDA transmit control UCA2IRTCTL 12h\neUSCI_A IrDA receive control UCA2IRRCTL 13h\neUSCI_A interrupt enable UCA2IE 1Ah\neUSCI_A interrupt flags UCA2IFG 1Ch\neUSCI_A interrupt vector word UCA2IV 1Eh\nTable 9-71. eUSCI_A3 Registers (Base Address:0620h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_A control word 0 UCA3CTLW0 00h\neUSCI _A control word 1 UCA3CTLW1 02h\neUSCI_A baud rate 0 UCA3BR0 06h\neUSCI_A baud rate 1 UCA3BR1 07h\neUSCI_A modulation control UCA3MCTLW 08h\neUSCI_A status word UCA3STATW 0Ah\neUSCI_A receive buffer UCA3RXBUF 0Ch\neUSCI_A transmit buffer UCA3TXBUF 0Eh\neUSCI_A LIN control UCA3ABCTL 10h\neUSCI_A IrDA transmit control UCA3IRTCTL 12h\neUSCI_A IrDA receive control UCA3IRRCTL 13h\neUSCI_A interrupt enable UCA3IE 1Ah\neUSCI_A interrupt flags UCA3IFG 1Ch\neUSCI_A interrupt vector word UCA3IV 1Ehwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 141\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-72. eUSCI_B0 Registers (Base Address: 0640h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_B control word 0 UCB0CTLW0 00h\neUSCI_B control word 1 UCB0CTLW1 02h\neUSCI_B bit rate 0 UCB0BR0 06h\neUSCI_B bit rate 1 UCB0BR1 07h\neUSCI_B status word UCB0STATW 08h\neUSCI_B byte counter threshold UCB0TBCNT 0Ah\neUSCI_B receive buffer UCB0RXBUF 0Ch\neUSCI_B transmit buffer UCB0TXBUF 0Eh\neUSCI_B I2C own address 0 UCB0I2COA0 14h\neUSCI_B I2C own address 1 UCB0I2COA1 16h\neUSCI_B I2C own address 2 UCB0I2COA2 18h\neUSCI_B I2C own address 3 UCB0I2COA3 1Ah\neUSCI_B received address UCB0ADDRX 1Ch\neUSCI_B address mask UCB0ADDMASK 1Eh\neUSCI I2C slave address UCB0I2CSA 20h\neUSCI interrupt enable UCB0IE 2Ah\neUSCI interrupt flags UCB0IFG 2Ch\neUSCI interrupt vector word UCB0IV 2Eh\nTable 9-73. eUSCI_B1 Registers (Base Address: 0680h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_B control word 0 UCB1CTLW0 00h\neUSCI_B control word 1 UCB1CTLW1 02h\neUSCI_B bit rate 0 UCB1BR0 06h\neUSCI_B bit rate 1 UCB1BR1 07h\neUSCI_B status word UCB1STATW 08h\neUSCI_B byte counter threshold UCB1TBCNT 0Ah\neUSCI_B receive buffer UCB1RXBUF 0Ch\neUSCI_B transmit buffer UCB1TXBUF 0Eh\neUSCI_B I2C own address 0 UCB1I2COA0 14h\neUSCI_B I2C own address 1 UCB1I2COA1 16h\neUSCI_B I2C own address 2 UCB1I2COA2 18h\neUSCI_B I2C own address 3 UCB1I2COA3 1Ah\neUSCI_B received address UCB1ADDRX 1Ch\neUSCI_B address mask UCB1ADDMASK 1Eh\neUSCI I2C slave address UCB1I2CSA 20h\neUSCI interrupt enable UCB1IE 2Ah\neUSCI interrupt flags UCB1IFG 2Ch\neUSCI interrupt vector word UCB1IV 2EhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n142 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-74. eUSCI_B2 Registers (Base Address: 06C0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_B control word 0 UCB2CTLW0 00h\neUSCI_B control word 1 UCB2CTLW1 02h\neUSCI_B bit rate 0 UCB2BR0 06h\neUSCI_B bit rate 1 UCB2BR1 07h\neUSCI_B status word UCB2STATW 08h\neUSCI_B byte counter threshold UCB2TBCNT 0Ah\neUSCI_B receive buffer UCB2RXBUF 0Ch\neUSCI_B transmit buffer UCB2TXBUF 0Eh\neUSCI_B I2C own address 0 UCB2I2COA0 14h\neUSCI_B I2C own address 1 UCB2I2COA1 16h\neUSCI_B I2C own address 2 UCB2I2COA2 18h\neUSCI_B I2C own address 3 UCB2I2COA3 1Ah\neUSCI_B received address UCB2ADDRX 1Ch\neUSCI_B address mask UCB2ADDMASK 1Eh\neUSCI I2C slave address UCB2I2CSA 20h\neUSCI interrupt enable UCB2IE 2Ah\neUSCI interrupt flags UCB2IFG 2Ch\neUSCI interrupt vector word UCB2IV 2Eh\nTable 9-75. eUSCI_B3 Registers (Base Address: 0700h)\nREGISTER DESCRIPTION ACRONYM OFFSET\neUSCI_B control word 0 UCB3CTLW0 00h\neUSCI_B control word 1 UCB3CTLW1 02h\neUSCI_B bit rate 0 UCB3BR0 06h\neUSCI_B bit rate 1 UCB3BR1 07h\neUSCI_B status word UCB3STATW 08h\neUSCI_B byte counter threshold UCB3TBCNT 0Ah\neUSCI_B receive buffer UCB3RXBUF 0Ch\neUSCI_B transmit buffer UCB3TXBUF 0Eh\neUSCI_B I2C own address 0 UCB3I2COA0 14h\neUSCI_B I2C own address 1 UCB3I2COA1 16h\neUSCI_B I2C own address 2 UCB3I2COA2 18h\neUSCI_B I2C own address 3 UCB3I2COA3 1Ah\neUSCI_B received address UCB3ADDRX 1Ch\neUSCI_B address mask UCB3ADDMASK 1Eh\neUSCI I2C slave address UCB3I2CSA 20h\neUSCI interrupt enable UCB3IE 2Ah\neUSCI interrupt flags UCB3IFG 2Ch\neUSCI interrupt vector word UCB3IV 2Ehwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 143\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-76. TA4 Registers (Base Address: 07C0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nTA4 control TA4CTL 00h\nCapture/compare control 0 TA4CCTL0 02h\nCapture/compare control 1 TA4CCTL1 04h\nTA4 counter TA4R 10h\nCapture/compare 0 TA4CCR0 12h\nCapture/compare 1 TA4CCR1 14h\nTA4 expansion 0 TA4EX0 20h\nTA4 interrupt vector TA4IV 2Eh\nTable 9-77. ADC12_B Registers (Base Address: 0800h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nADC12_B control 0 ADC12CTL0 00h\nADC12_B control 1 ADC12CTL1 02h\nADC12_B control 2 ADC12CTL2 04h\nADC12_B control 3 ADC12CTL3 06h\nADC12_B window comparator low threshold register ADC12LO 08h\nADC12_B window comparator high threshold register ADC12HI 0Ah\nADC12_B interrupt flag register 0 ADC12IFGR0 0Ch\nADC12_B interrupt flag register 1 ADC12IFGR1 0Eh\nADC12_B interrupt flag register 2 ADC12IFGR2 10h\nADC12_B interrupt enable register 0 ADC12IER0 12h\nADC12_B interrupt enable register 1 ADC12IER1 14h\nADC12_B interrupt enable register 2 ADC12IER2 16h\nADC12_B interrupt vector ADC12IV 18h\nADC12_B memory control 0 ADC12MCTL0 20h\nADC12_B memory control 1 ADC12MCTL1 22h\nADC12_B memory control 2 ADC12MCTL2 24h\nADC12_B memory control 3 ADC12MCTL3 26h\nADC12_B memory control 4 ADC12MCTL4 28h\nADC12_B memory control 5 ADC12MCTL5 2Ah\nADC12_B memory control 6 ADC12MCTL6 2Ch\nADC12_B memory control 7 ADC12MCTL7 2Eh\nADC12_B memory control 8 ADC12MCTL8 30h\nADC12_B memory control 9 ADC12MCTL9 32h\nADC12_B memory control 10 ADC12MCTL10 34h\nADC12_B memory control 11 ADC12MCTL11 36h\nADC12_B memory control 12 ADC12MCTL12 38h\nADC12_B memory control 13 ADC12MCTL13 3Ah\nADC12_B memory control 14 ADC12MCTL14 3Ch\nADC12_B memory control 15 ADC12MCTL15 3Eh\nADC12_B memory control 16 ADC12MCTL16 40h\nADC12_B memory control 17 ADC12MCTL17 42h\nADC12_B memory control 18 ADC12MCTL18 44h\nADC12_B memory control 19 ADC12MCTL19 46h\nADC12_B memory control 20 ADC12MCTL20 48h\nADC12_B memory control 21 ADC12MCTL21 4AhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n144 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-77. ADC12_B Registers (Base Address: 0800h) (continued)\nREGISTER DESCRIPTION ACRONYM OFFSET\nADC12_B memory control 22 ADC12MCTL22 4Ch\nADC12_B memory control 23 ADC12MCTL23 4Eh\nADC12_B memory control 24 ADC12MCTL24 50h\nADC12_B memory control 25 ADC12MCTL25 52h\nADC12_B memory control 26 ADC12MCTL26 54h\nADC12_B memory control 27 ADC12MCTL27 56h\nADC12_B memory control 28 ADC12MCTL28 58h\nADC12_B memory control 29 ADC12MCTL29 5Ah\nADC12_B memory control 30 ADC12MCTL30 5Ch\nADC12_B memory control 31 ADC12MCTL31 5Eh\nADC12_B memory 0 ADC12MEM0 60h\nADC12_B memory 1 ADC12MEM1 62h\nADC12_B memory 2 ADC12MEM2 64h\nADC12_B memory 3 ADC12MEM3 66h\nADC12_B memory 4 ADC12MEM4 68h\nADC12_B memory 5 ADC12MEM5 6Ah\nADC12_B memory 6 ADC12MEM6 6Ch\nADC12_B memory 7 ADC12MEM7 6Eh\nADC12_B memory 8 ADC12MEM8 70h\nADC12_B memory 9 ADC12MEM9 72h\nADC12_B memory 10 ADC12MEM10 74h\nADC12_B memory 11 ADC12MEM11 76h\nADC12_B memory 12 ADC12MEM12 78h\nADC12_B memory 13 ADC12MEM13 7Ah\nADC12_B memory 14 ADC12MEM14 7Ch\nADC12_B memory 15 ADC12MEM15 7Eh\nADC12_B memory 16 ADC12MEM16 80h\nADC12_B memory 17 ADC12MEM17 82h\nADC12_B memory 18 ADC12MEM18 84h\nADC12_B memory 19 ADC12MEM19 86h\nADC12_B memory 20 ADC12MEM20 88h\nADC12_B memory 21 ADC12MEM21 8Ah\nADC12_B memory 22 ADC12MEM22 8Ch\nADC12_B memory 23 ADC12MEM23 8Eh\nADC12_B memory 24 ADC12MEM24 90h\nADC12_B memory 25 ADC12MEM25 92h\nADC12_B memory 26 ADC12MEM26 94h\nADC12_B memory 27 ADC12MEM27 96h\nADC12_B memory 28 ADC12MEM28 98h\nADC12_B memory 29 ADC12MEM29 9Ah\nADC12_B memory 30 ADC12MEM30 9Ch\nADC12_B memory 31 ADC12MEM31 9Ehwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 145\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nTable 9-78. Comparator_E Registers (Base Address: 08C0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nComparator_E control 0 CECTL0 00h\nComparator_E control 1 CECTL1 02h\nComparator_E control 2 CECTL2 04h\nComparator_E control 3 CECTL3 06h\nComparator_E interrupt CEINT 0Ch\nComparator_E interrupt vector word CEIV 0Eh\nTable 9-79. CRC32 Registers (Base Address: 0980h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nCRC32 data input CRC32DIW0 00h\nReserved 02h\nReserved 04h\nCRC32 data input reverse CRC32DIRBW0 06h\nCRC32 initialization and result word 0 CRC32INIRESW0 08h\nCRC32 initialization and result word 1 CRC32INIRESW1 0Ah\nCRC32 result reverse word 1 CRC32RESRW1 0Ch\nCRC32 result reverse word 0 CRC32RESRW1 0Eh\nCRC16 data input CRC16DIW0 10h\nReserved 12h\nReserved 14h\nCRC16 data input reverse CRC16DIRBW0 16h\nCRC16 initialization and result word 0 CRC16INIRESW0 18h\nReserved 1Ah\nReserved 1Ch\nCRC16 result reverse word 0 CRC16RESRW0 1Eh\nReserved 20h\nReserved 22h\nReserved 24h\nReserved 26h\nReserved 28h\nReserved 2Ah\nReserved 2Ch\nReserved 2Eh\nTable 9-80. AES Accelerator Registers (Base Address: 09C0h)\nREGISTER DESCRIPTION ACRONYM OFFSET\nAES accelerator control 0 AESACTL0 00h\nReserved 02h\nAES accelerator status AESASTAT 04h\nAES accelerator key AESAKEY 06h\nAES accelerator data in AESADIN 008h\nAES accelerator data out AESADOUT 00Ah\nAES accelerator XORed data in AESAXDIN 00Ch\nAES accelerator XORed data in (no trigger) AESAXIN 00EhMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n146 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n9.16 Identification\n9.16.1 Revision Identification\nThe device revision information is shown as part of the top-side marking on the device package. The device-\nspecific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data\nsheet, see Section 11.4 .\nThe hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on\nthis value, see the Hardware Revision entry in Section 9.14 .\n9.16.2 Device Identification\nThe device type can be identified from the top-side marking on the device package. The device-specific errata\nsheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see\nSection 11.4 .\nA device identification value is also stored in the Device Descriptor structure in the Info Block section. For details\non this value, see the Device ID entry in Section 9.14 .\n9.16.3 JTAG Identification\nProgramming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in\nMSP430 Programming With the JTAG Interface .www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 147\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n10 Applications, Implementation, and Layout\nNote\nInformation in the following Applications section is not part of the TI component specification, and TI\ndoes not warrant its accuracy or completeness. TI\'s customers are responsible for determining\nsuitability of components for their purposes. Customers should validate and test their design\nimplementation to confirm system functionality.\n10.1 Device Connection and Layout Fundamentals\nThis section discusses the recommended guidelines when designing with the MSP MCU. These guidelines are\nto make sure that the device has proper connections for powering, programming, debugging, and optimum\nanalog performance.\n10.1.1 Power Supply Decoupling and Bulk Capacitors\nTI recommends connecting a combination of a 1-µF plus a 100-nF low-ESR ceramic decoupling capacitor to\neach AVCC and DVCC pin. Higher-value capacitors may be used but can impact supply rail ramp-up time.\nDecoupling capacitors must be placed as close as possible to the pins that they decouple (within a few\nmillimeters). Additionally, TI recommends separated grounds with a single-point connection for better noise\nisolation from digital to analog circuits on the board and to achieve high analog accuracy.\nDigital Power\nSupply Decoupling\n100 nF 1 F µ\nAnalog Power\nSupply DecouplingDVCC\nDVSS\nAVCC\nAVSS+\n+\n100 nF 1 F µ\nFigure 10-1. Power Supply Decoupling\n10.1.2 External Oscillator\nDepending on the device variant (see Section 6 ), the device can support a low-frequency crystal (32 kHz) on the\nLFXT pins, a high-frequency crystal on the HFXT pins, or both. External bypass capacitors for the crystal\noscillator pins are required.\nIt is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of\nthe respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the\nassociated LFXOUT and HFXOUT pins can be used for other purposes. If they are left unused, they must be\nterminated according to Section 7.6 .\nFigure 10-2  shows a typical connection diagram.\nCL1 CL2LFXIN\nor\nHFXINLFXOUT\nor\nHFXOUT\nFigure 10-2. Typical Crystal ConnectionMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n148 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nSee MSP430 32-kHz Crystal Oscillators  for more information on selecting, testing, and designing a crystal\noscillator with the MSP MCUs.\n10.1.3 JTAG\nWith the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-\nFET430UIF) can be used to program and debug code on the target board. In addition, the connections also\nsupport the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if\ndesired. Figure 10-3  shows the connections between the 14-pin JTAG connector and the target device required\nto support in-system programming and debugging for 4-wire JTAG communication. Figure 10-4  shows the\nconnections for 2-wire JTAG mode (Spy-Bi-Wire).\nThe connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical.\nBoth can supply VCC to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF\ninterface modules and MSP-GANG have a VCC sense feature that, if used, requires an alternate connection (pin\n4 instead of pin 2). The VCC-sense feature senses the local VCC present on the target board (that is, a battery\nor other local power supply) and adjusts the output signals accordingly. Figure 10-3  and Figure 10-4  show a\njumper block that supports both scenarios of supplying VCC to the target board. If this flexibility is not required,\nthe desired VCC connections may be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be\nconnected at the same time.\nFor additional design information regarding the JTAG interface, see the MSP430 Hardware Tools User’s Guide .\n1\n3\n5\n7\n9\n11\n132\n4\n6\n8\n10\n12\n14TDO/TDI\nTDI\nTMS\nTCK\nGNDTESTJTAG\nVCC TOOL\nVCC TARGETJ1 (see Note A)\nJ2 (see Note A)VCC\nR1\n47 k /c87AV /DVCCCC\nRST/NMI/SBWTDIO\nTDO/TDI\nTDI\nTMS\nTCK\nTEST/SBWTCK\nAV /DVSS SSMSP430FRxxx\nC1\n2.2 nF\n(see Note B)RSTImportant to connect\nCopyright © 2016, Texas Instruments Incorporated\nA. If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection\nJ2.\nB. The upper limit for C1 is 2.2 nF when using current TI tools.\nFigure 10-3. Signal Connections for 4-Wire JTAG Communicationwww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 149\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n1\n3\n5\n7\n9\n11\n132\n4\n6\n8\n10\n12\n14\nTEST/SBWTCKMSP430FRxxx\nRST/NMI/SBWTDIOTDO/TDI\nTCK\nGNDJTAGR1\n47 kΩ\nSee Note B\nVCC TOOL\nVCC TARGET\nC1\n2.2 nF\nSee Note BJ1 (see Note A)\nJ2 (see Note A)Important to connect\nAV /DVCCCC\nAV /DVSS SSVCC\nCopyright © 2016, Texas Instruments IncorporatedA. Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or\nprogramming adapter.\nB. The device RST/NMI/SBWTDIO pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any\ncapacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 2.2 nF\nwhen using current TI tools.\nFigure 10-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)\n10.1.4 Reset\nThe reset pin can be configured as a reset function (default) or as an NMI function in the SFRRPCR register.\nIn reset mode, the RST/NMI pin is active low, and a pulse applied to this pin that meets the reset timing\nspecifications generates a BOR-type device reset.\nSetting SYSNMI causes the RST/NMI pin to be configured as an external NMI source. The external NMI is edge\nsensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI.\nWhen an external NMI event occurs, the NMIIFG is set.\nThe RST/NMI pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or\npulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the RST/NMI\npin is unused, it is required either to select and enable the internal pullup or to connect an external 47-k Ω pullup\nresistor to the RST/NMI pin with a 10-nF pulldown capacitor. The pulldown capacitor should not exceed 2.2 nF\nwhen using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like\nFET interfaces or GANG programmers.\nSee the MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User\'s Guide  for more information on the\nreferenced control registers and bits.\n10.1.5 Unused Pins\nFor details on the connection of unused pins, see Section 7.6 .MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n150 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n10.1.6 General Layout Recommendations\n• Proper grounding and short traces for external crystal to reduce parasitic capacitance. See MSP430 32-kHz\nCrystal Oscillators  for recommended layout guidelines.\n• Proper bypass capacitors on DVCC, AVCC, and reference pins if used.\n• Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching\nsignals such as PWM or JTAG signals away from the oscillator circuit.\n• Proper ESD level protection should be considered to protect the device from unintended high-voltage\nelectrostatic discharge. See MSP430 System-Level ESD Considerations  for guidelines.\n10.1.7 Do\'s and Don\'ts\nTI recommends powering AVCC and DVCC pins from the same source. At a minimum, during power up, power\ndown, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits\nspecified in Section 8.1 . Exceeding the specified limits may cause malfunction of the device, including erroneous\nwrites to RAM and FRAM.\n10.2 Peripheral- and Interface-Specific Design Information\n10.2.1 ADC12_B Peripheral\n10.2.1.1 Partial Schematic\nFigure 10-5  shows the recommended decoupling circuit when an external voltage reference is used. The internal\nreference module has a maximum drive current as specified in the I O(VREF+)  parameter of the REF module.\nUsing an\nExternal\nPositive\nReference\nUsing an\nExternal\nNegative\nReferenceVEREF-VREF+/VEREF+\n+\n+470 nF 10 µF\n470 nF 10 µFAVSS\nFigure 10-5. ADC12_B Grounding and Noise Considerations\n10.2.1.2 Design Requirements\nAs with any high-resolution ADC, the appropriate printed-circuit-board layout and grounding techniques should\nbe followed to eliminate ground loops, unwanted parasitic effects, and noise.\nGround loops are formed when return current from the ADC flows through paths that are common with other\nanalog or digital circuitry. If care is not taken, this current can generate small, unwanted offset voltages that can\nadd to or subtract from the reference or input voltages of the ADC. The general guidelines in Section 10.1.1 ,\ncombined with the connections shown in Section 10.2.1.1 , prevent these offsets.\nIn addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or\nswitching power supplies can corrupt the conversion result. TI recommends a noise-free design using separate\nanalog and digital ground planes with a single-point connection to achieve high accuracy.\nThe reference voltage must be a stable voltage for accurate measurements. The capacitor values that are\nselected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage\nenters the device. In this case, the 10-µF capacitor is used to buffer the reference pin and filter any low-\nfrequency ripple. A 470-nF bypass capacitor filters out any high-frequency noise.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 151\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n10.2.1.3 Detailed Design Procedure\nFor additional design information, see Designing With the MSP430FR58xx, FR59xx, FR68xx, and FR69xx ADC .\n10.2.1.4 Layout Guidelines\nComponents that are shown in the partial schematic (see Figure 10-5 ) should be placed as close as possible to\nthe respective device pins. Avoid long traces, because they add additional parasitic capacitance, inductance,\nand resistance on the signal.\nAvoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because\nthe high-frequency switching can be coupled into the analog signal.\nIf differential mode is used for the ADC12_B, the analog differential input signals must be routed closely together\nto minimize the effect of noise on the resulting signal.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n152 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n11 Device and Documentation Support\n11.1 Getting Started\nFor more information on the MSP family of microcontrollers and the tools and libraries that are available to help\nwith your development, visit the MSP430 ultra-low-power sensing & measurement MCUs overview .\n11.2 Device Nomenclature\nTo designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP\nMCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These\nprefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully\nqualified production devices (MSP).\nXMS  – Experimental device that is not necessarily representative of the final device\'s electrical specifications\nMSP  – Fully qualified production device\nXMS devices are shipped against the following disclaimer:\n"Developmental product is intended for internal evaluation purposes."\nMSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated\nfully. TI\'s standard warranty applies.\nPredictions show that prototype devices (XMS) have a greater failure rate than the standard production devices.\nTI recommends that these devices not be used in any production system because their expected end-use failure\nrate still is undefined. Only qualified production devices are to be used.\nTI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature\nrange, package type, and distribution format. Figure 11-1  provides a legend for reading the complete device\nname.\nProcessor Family MSP = Mixed Signal Processor\nXMS = Experimental Silicon\nPlatform 430 = TI’s 16-bit MSP430 Low-Power Microcontroller Platform\nMemoryType FR = FRAM\nSeries 5 = Up to 16 MHz without LCD\nFeature Set First Digit: AES\n9 = AESSecond Digit: Oscillators, LEA\n9 = HFXT/LFXT and LEA\n6 = HFXT/LFXTThird Digit: FRAM (KB)\n4 = 256\n2 = 128Optional Fourth Digit: BSL\n1 = I C2\nNo value = UART\nTemperature Range\nPackaging www.ti.com/packaging\nDistribution Format T = Small reel\nR = Large reel\nNo markings = Tube or trayI = –40°C to 85°CFeature Set\nSeriesProcessor Family\nTemperature RangePlatform\nMemory TypeDistribution Format\nPackagingMSP 430 FR 5 9941 IRGC R\nOptional: BSL\nFRAMAES\nOscillators, LEA\nFigure 11-1. Device Nomenclaturewww.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 153\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n11.3 Tools and Software\nAll MSP microcontrollers are supported by a wide variety of software and hardware development tools. Tools are\navailable from TI and various third parties. See them all at MSP430 ultra-low-power MCUs – Design &\ndevelopment .\nTable 11-1  lists the debug features supported in the hardware of the MSP430FR599x and MSP430FR596x\nMCUs. See the Code Composer Studio ™ IDE for MSP430 ™ MCUs User\'s Guide  for details on the available\nhardware features.\nTable 11-1. Debug Features\nMSP\nARCHITECTURE4-WIRE\nJTAG2-WIRE\nJTAGBREAK-\nPOINTS\n(N)RANGE\nBREAK-\nPOINTSCLOCK\nCONTROLSTATE\nSEQUENCERTRACE\nBUFFERLPMx.5\nDEBUGGING\nSUPPORTEnergyTrace++\nTECHNOLOGY\nMSP430Xv2 Yes Yes 3 Yes Yes No No Yes Yes\nEnergyTrace™ technology is supported with Code Composer Studio IDE version 6.0 and newer. It requires\nspecialized debugger circuitry, which is supported with the second-generation onboard eZ-FET flash emulation\ntool and second-generation stand-alone MSP-FET JTAG emulator. See the following documents for detailed\ninformation:\nMSP430 Advanced Power Optimizations: ULP Advisor™ and EnergyTrace™ Technology\nAdvanced Debugging Using the Enhanced Emulation Module (EEM) With Code Composer Studio™ IDE\nMSP430™ Hardware Tools User\'s Guide\nDesign Kits and Evaluation Modules\nMSP430FR5994 LaunchPad™ Development Kit\nThe MSP-EXP430FR5994 LaunchPad Development Kit is an easy-to-use Evaluation Module (EVM) for the\nMSP430FR5994 microcontroller (MCU). It contains everything needed to start developing on the ultra-low-power\nMSP430FRx FRAM microcontroller platform, including an onboard debug probe for programming, debugging,\nand energy measurements.\n80-pin Target Development Board and MSP-FET Programmer Bundle for MSP430F599x MCUs\nThe target socket boards allow easy programming and debugging of the device using JTAG. They also feature\nheader pinouts for prototyping. Target socket boards are orderable individually or as a kit with the JTAG\nprogrammer and debugger included.\n80-pin Target Development Board for MSP430F599x MCUs\nThe MSP-TS430PN80B is a stand-alone 80-pin ZIF socket target board that is used to program and debug the\nMSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.\nSoftware\nMSP430Ware™ Software\nMSP430Ware software is a collection of code examples, data sheets, and other design resources for all\nMSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing\nMSP430 MCU design resources, MSP430Ware software also includes a high-level API called MSP Driver\nLibrary. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a\ncomponent of CCS or as a stand-alone package.\nMSP430FR599x, MSP430FR596x Code Examples\nC code examples are available for every MSP device that configures each of the integrated peripherals for\nvarious application needs.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n154 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nCapacitive Touch Software Library\nFree C libraries for enabling capacitive touch capabilities on MSP430 MCUs. The library features several\ncapacitive touch implementations including the RO and RC method. In addition to the full C code libraries,\nhardware design considerations are also provided as a simple guide for including capacitive touch into any\nMSP430 MCU-based application.\nMSP EnergyTrace Technology\nEnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and\ndisplays the application’s energy profile and helps to optimize it for ultra-low-power consumption.\nMSP Driver Library\nDriver Library\'s abstracted API keeps you above the bits and bytes of the MSP430 hardware by providing easy-\nto-use function calls. Thorough documentation is delivered through a helpful API Guide, which includes details\non each function call and the recognized parameters. Developers can use Driver Library functions to write\ncomplete projects with minimal overhead.\nDigital Signal Processing Library\nThe Texas Instruments Digital Signal Processing library is a set of highly optimized functions to perform many\ncommon signal processing operations on fixed-point numbers for MSP430 ™ and MSP432™ microcontrollers.\nThis function set is typically used for applications where processing-intensive transforms are done in real-time for\nminimal energy and with very high accuracy. This library\'s optimal utilization of the MSP families\' intrinsic\nhardware for fixed-point math allows for significant performance gains.\nFRAM Embedded Software Utilities for MSP Ultra-Low-Power Microcontrollers\nThe FRAM Utilities is designed to grow as a collection of embedded software utilities that leverage the ultra-low-\npower and virtually unlimited write endurance of FRAM. The utilities are available for MSP430FRxx FRAM\nmicrocontrollers and provide example code to help start application development. Included utilities include\nCompute Through Power Loss (CTPL). CTPL is utility API set that enables ease of use with LPMx.5 low-power\nmodes and a powerful shutdown mode that allows an application to save and restore critical system components\nwhen a power loss is detected.\nDevelopment Tools\nCode Composer Studio Integrated Development Environment for MSP Microcontrollers\nCode Composer Studio is an integrated development environment (IDE) that supports all MSP microcontroller\ndevices. Code Composer Studio comprises a suite of embedded software utilities used to develop and debug\nembedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment,\ndebugger, profiler, and many other features.\nUniflash Standalone Flash Tool for TI Microcontrollers\nCCS Uniflash is a stand-alone tool used to program on-chip flash memory on TI MCUs and on-board flash\nmemory for Sitara processors. Uniflash has a GUI, command line, and scripting interface. CCS Uniflash is\navailable free of charge.\nMSP MCU Programmer and Debugger\nThe MSP-FET is a powerful emulation development tool – often called a debug probe – that allows users to\nquickly begin application development on MSP low-power microcontrollers (MCU). Creating MCU software\nusually requires downloading the resulting binary program to the MSP device for validation and debugging. The\nMSP-FET provides a debug communication pathway between a host computer and the target MSP.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 155\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nMSP-GANG Production Programmer\nThe MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight\nidentical MSP430 or MSP432 Flash or FRAM devices at the same time. The MSP Gang Programmer connects\nto a host PC using a standard RS-232 or USB connection and provides flexible programming options that allow\nthe user to fully customize the process. The MSP Gang Programmer is provided with an expansion board, called\nthe Gang Splitter, that implements the interconnections between the MSP Gang Programmer and multiple target\ndevices.\n11.4 Documentation Support\nThe following documents describe the MSP430FR599x and MSP430FR596x MCUs. Copies of these documents\nare available on the Internet at www.ti.com .\nReceiving notification of document updates\nTo receive notification of documentation updates—including silicon errata—go to the product folder for your\ndevice on ti.com  (for links to the product folders, see Section 11.5 ). In the upper right corner, click the "Alert me"\nbutton. This registers you to receive a weekly digest of product information that has changed (if any). For change\ndetails, check the revision history of any revised document.\nErrata\nMSP430FR5994 Device Erratasheet\nDescribes the known exceptions to the functional specifications.\nMSP430FR59941 Device Erratasheet\nDescribes the known exceptions to the functional specifications.\nMSP430FR5992 Device Erratasheet\nDescribes the known exceptions to the functional specifications.\nMSP430FR5964 Device Erratasheet\nDescribes the known exceptions to the functional specifications.\nMSP430FR5962 Device Erratasheet\nDescribes the known exceptions to the functional specifications.\nUser\'s Guides\nMSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User\'s Guide\nDetailed description of all modules and peripherals available in this device family.\nMSP430 FRAM Device Bootloader (BSL) User\'s Guide\nThe bootloader (BSL) on MSP430 MCUs lets users communicate with embedded memory in the MSP430 MCU\nduring the prototyping phase, final production, and in service. Both the programmable memory (FRAM) and the\ndata memory (RAM) can be modified as required.\nMSP430 Programming With the JTAG Interface\nThis document describes the functions that are required to erase, program, and verify the memory module of the\nMSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition,\nit describes how to program the JTAG access security fuse that is available on all MSP430 devices. This\ndocument describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG\ninterface, which is also referred to as Spy-Bi-Wire (SBW).MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n156 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nMSP430 Hardware Tools User\'s Guide\nThis manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the\nprogram development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the\nparallel port interface and the USB interface, are described.\nApplication Reports\nMSP430 32-kHz Crystal Oscillators\nSelection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal\noscillator. This application report summarizes crystal oscillator function and explains the parameters to select the\ncorrect crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout\nare given. The document also contains detailed information on the possible oscillator tests to ensure stable\noscillator operation in mass production.\nMSP430 System-Level ESD Considerations\nSystem-level ESD has become increasingly demanding with silicon technology scaling towards lower voltages\nand the need for designing cost-effective and ultra-low-power components. This application report addresses\nthree different ESD topics to help board designers and OEMs understand and design robust system-level\ndesigns: (1) Component-level ESD testing and system-level ESD testing; (2) General design guidelines for\nsystem-level ESD protection at different levels; (3) Introduction to System Efficient ESD Design (SEED).\nMSP430™ FRAM Technology – How To and Best Practices\nFRAM is a nonvolatile memory technology that behaves similar to SRAM while enabling a whole host of new\napplications, but also changing the way firmware should be designed. This application report outlines the how to\nand best practices of using FRAM technology in MSP430 MCUs from an embedded software development\nperspective. It discusses how to implement a memory layout according to application-specific code, constant,\ndata space requirements, the use of FRAM to optimize application energy consumption, and the use of the\nMemory Protection Unit (MPU) to maximize application robustness by protecting the program code against\nunintended write accesses.\n11.5 Related Links\nTable 11-2  lists quick access links. Categories include technical documents, support and community resources,\ntools and software, and quick access to sample or buy.\nTable 11-2. Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nMSP430FR5994 Click here Click here Click here Click here Click here\nMSP430FR59941 Click here Click here Click here Click here Click here\nMSP430FR5992 Click here Click here Click here Click here Click here\nMSP430FR5964 Click here Click here Click here Click here Click here\nMSP430FR5962 Click here Click here Click here Click here Click here\n11.6 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight\nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do\nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n11.7 Trademarks\nLaunchPad™, MSP430Ware™, MSP430™, Code Composer Studio™, EnergyTrace™, MSP432™, and TI E2E™\nare trademarks of Texas Instruments.\nArm® and Cortex® are registered trademarks of Arm Limited.\nAll trademarks are the property of their respective owners.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 157\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n11.8 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled\nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may\nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published\nspecifications.\n11.9 Export Control Notice\nRecipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as\ndefined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled\nproduct restricted by other applicable national regulations, received from disclosing party under nondisclosure\nobligations (if any), or any direct product of such technology, to any destination to which such export or re-export\nis restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S.\nDepartment of Commerce and other competent Government authorities to the extent required by those laws.\n11.10 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.MSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021 www.ti.com\n158 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\n12 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most\ncurrent data available for the designated devices. This data is subject to change without notice and revision of\nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.www.ti.comMSP430FR5994, MSP430FR59941, MSP430FR5992, MSP430FR5964, MSP430FR5962\nSLASE54D – MARCH 2016 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 159\nProduct Folder Links: MSP430FR5994  MSP430FR59941  MSP430FR5992  MSP430FR5964  MSP430FR5962\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430FR5962IPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5962\nMSP430FR5962IPNR ACTIVE LQFP PN801000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5962\nMSP430FR5962IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5962\nMSP430FR5962IZVWR ACTIVE NFBGA ZVW 871000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FR5962\nMSP430FR5964IPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5964\nMSP430FR5964IPNR ACTIVE LQFP PN801000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5964\nMSP430FR5964IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5964\nMSP430FR5964IZVWR ACTIVE NFBGA ZVW 871000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FR5964\nMSP430FR5992IPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5992\nMSP430FR5992IPNR ACTIVE LQFP PN801000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5992\nMSP430FR5992IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5992\nMSP430FR5992IZVWR ACTIVE NFBGA ZVW 871000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FR5992\nMSP430FR59941IPM ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59941\nMSP430FR59941IPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59941\nMSP430FR59941IPN ACTIVE LQFP PN80119RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59941\nMSP430FR59941IPNR ACTIVE LQFP PN801000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59941\nMSP430FR59941IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59941\nMSP430FR59941IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59941\nMSP430FR59941IZVW ACTIVE NFBGA ZVW 87250RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FR59941\nMSP430FR59941IZVWR ACTIVE NFBGA ZVW 871000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FR59941\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430FR5994IPM ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5994\nMSP430FR5994IPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5994\nMSP430FR5994IPN ACTIVE LQFP PN80119RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5994\nMSP430FR5994IPNR ACTIVE LQFP PN801000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5994\nMSP430FR5994IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5994\nMSP430FR5994IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5994\nMSP430FR5994IZVW ACTIVE NFBGA ZVW 87250RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FR5994\nMSP430FR5994IZVWR ACTIVE NFBGA ZVW 871000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FR5994\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 3(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 18-Jan-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430FR5962IPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nMSP430FR5962IPNR LQFP PN801000 330.0 24.416.016.02.024.024.0 Q2\nMSP430FR5962IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5962IZVWR NFBGA ZVW 871000 330.0 16.4 6.36.31.512.016.0 Q1\nMSP430FR5964IPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nMSP430FR5964IPNR LQFP PN801000 330.0 24.416.016.02.024.024.0 Q2\nMSP430FR5964IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5964IZVWR NFBGA ZVW 871000 330.0 16.4 6.36.31.512.016.0 Q1\nMSP430FR5992IPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nMSP430FR5992IPNR LQFP PN801000 330.0 24.416.016.02.024.024.0 Q2\nMSP430FR5992IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR59941IPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nMSP430FR59941IPNR LQFP PN801000 330.0 24.416.016.02.024.024.0 Q2\nMSP430FR59941IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR59941IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR59941IZVWR NFBGA ZVW 871000 330.0 16.4 6.36.31.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 18-Jan-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430FR5994IPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nMSP430FR5994IPNR LQFP PN801000 330.0 24.416.016.02.024.024.0 Q2\nMSP430FR5994IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5994IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5994IZVWR NFBGA ZVW 871000 330.0 16.4 6.36.31.512.016.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 18-Jan-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430FR5962IPMR LQFP PM 641000 336.6 336.6 41.3\nMSP430FR5962IPNR LQFP PN 801000 367.0 367.0 55.0\nMSP430FR5962IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR5962IZVWR NFBGA ZVW 871000 336.6 336.6 31.8\nMSP430FR5964IPMR LQFP PM 641000 336.6 336.6 41.3\nMSP430FR5964IPNR LQFP PN 801000 367.0 367.0 55.0\nMSP430FR5964IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR5964IZVWR NFBGA ZVW 871000 336.6 336.6 31.8\nMSP430FR5992IPMR LQFP PM 641000 336.6 336.6 41.3\nMSP430FR5992IPNR LQFP PN 801000 367.0 367.0 55.0\nMSP430FR5992IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR59941IPMR LQFP PM 641000 336.6 336.6 41.3\nMSP430FR59941IPNR LQFP PN 801000 367.0 367.0 55.0\nMSP430FR59941IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR59941IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR59941IZVWR NFBGA ZVW 871000 336.6 336.6 31.8\nMSP430FR5994IPMR LQFP PM 641000 336.6 336.6 41.3\nMSP430FR5994IPNR LQFP PN 801000 367.0 367.0 55.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 18-Jan-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430FR5994IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR5994IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR5994IZVWR NFBGA ZVW 871000 336.6 336.6 31.8\nPack Materials-Page 4\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGZ 48\nPLASTIC QUADFLAT PACK- NO LEAD 7 x 7, 0.5 mm pitch\n4224671/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4219044/D   02/2022\nwww.ti.comVQFN - 1 mm max height\nPLASTIC QUADFLAT PACK- NO LEADRGZ0048A\nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMMPIN 1 INDEX AREA7.1\n6.9\n7.1\n6.9\n1 MAX\n0.05\n0.00SEATING PLANEC\n   5.15±0.12X 5.5\n2X\n5.544X 0.5\n48X 0.5\n0.348X 0.30\n0.18PIN1 ID\n(OPTIONAL)(0.2) TYP\n11213 24\n25\n36\n37 48(0.1) TYP\nSIDE WALL DETAIL\nOPTIONAL METAL THICKNESS\nSEE SIDE WALL\nDETAILCHAMFERED LEAD\nCORNER LEAD OPTION(0.45) TYP\nSEE LEAD OPTION\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4219044/D   02/2022\nwww.ti.comVQFN - 1 mm max height RGZ0048A\nPLASTIC QUADFLAT PACK- NO LEAD\nSYMMSYMM\nLAND PATTERN EXAMPLE\nSCALE: 15X(   5.15)2X (6.8)\n2X\n(6.8)48X (0.6)\n48X (0.24)\n44X (0.5)\n2X (5.5)2X\n(5.5)\n21X (Ø0.2) VIA\nTYP(R0.05)\nTYP\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENINGEXPOSED METAL\nSOLDER MASK DETAILSSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKEXPOSED METAL0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND2X\n(1.26)\n2X (1.26) 2X (1.065)2X\n(1.065)1\n12\n13 24253637 48\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4219044/D   02/2022\nwww.ti.comVQFN - 1 mm max height RGZ0048A\nPLASTIC QUADFLAT PACK- NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n67% PRINTED COVERAGE BY AREA\nSCALE: 15XSYMMSYMM (   1.06)2X (6.8)\n2X\n(6.8)48X (0.6)\n48X (0.24)\n44X (0.5)\n2X (5.5)2X\n(5.5)\n(R0.05)\nTYP2X\n(0.63)\n2X (0.63)2X\n(1.26)2X\n(1.26)1\n12\n13 24253637 48\nwww.ti.comPACKAGE OUTLINE\nC80X 0.27\n0.1776X 0.5PIN 1 ID\n0.05 MIN4X 9.514.213.8 TYP\n(0.13) TYPB12.211.8\nA\n12.211.8\n0.750.450.25\nGAGE PLANE\n0-71.6 MAX\n(1.4)PLASTIC QUAD FLATPACKLQFP - 1.6 mm max height PN0080A\nPLASTIC QUAD FLATPACK\n4215166/A   08/20220.08\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. Reference JEDEC registration MS-026. 1\n20\n21 40416061 80\n0.08 C A B\nSEE DETAIL ASEATING PLANE\nDETAIL A\nSCALE: 14DETAIL  A\nTYPICALSCALE  1.250\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND80X (1.5)\n80X (0.3)\n(13.4)(13.4)76X (0.5)\n(R0.05) TYPLQFP - 1.6 mm max height PN0080A\nPLASTIC QUAD FLATPACK\n4215166/A   08/2022\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:6XSYMM\nSYMM80 61\n21 4041601\n20\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METAL\nSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n80X (1.5)\n80X (0.3)\n76X (0.5)\n(R0.05) TYP(13.4)\n(13.4)LQFP - 1.6 mm max height PN0080A\nPLASTIC QUAD FLATPACK\n4215166/A   08/2022\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM80 61\n21 4041601\n20\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:6X\n\nwww.ti.comPACKAGE OUTLINE\nC64X 0.27\n0.17 60X 0.5PIN 1 ID\n0.05 MIN4X 7.5\n0.08 TYP12.211.8\n(0.13) TYP\n1.6 MAXB\nNOTE 310.29.8\nANOTE 310.29.8\n0.750.450.25\nGAGE PLANE\n-70(1.4)PLASTIC QUAD FLATPACKLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MS-026. 1\n16\n17 32334849 64\n0.08 C A B\nSEE DETAIL A0.08SEATING PLANE\nDETAIL A\nSCALE: 14DETAIL  A\nTYPICALSCALE  1.400\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND64X (1.5)\n64X (0.3)\n(11.4)(11.4) 60X (0.5)\n(R0.05) TYPLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\nSYMM64 49\n17 3233481\n16\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METAL\nSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n64X (1.5)\n64X (0.3)\n60X (0.5)\n(R0.05) TYP(11.4)\n(11.4)LQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM64 49\n17 3233481\n16\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:8X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Technical Summary of the MSP430FR5994IPMR Microcontroller

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating voltage range: 1.8V to 3.6V
- **Current Ratings**: 
  - Active mode: 118 µA/MHz
  - Standby with VLO (LPM3): 500 nA
  - Standby with RTC (LPM3.5): 350 nA
  - Shutdown (LPM4.5): 45 nA
- **Power Consumption**: 
  - Active mode current consumption varies based on clock frequency and memory access patterns.
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - Available in LQFP (80 pins), VQFN (48 pins), and NFBGA (87 pins).
- **Special Features**: 
  - 256KB of FRAM, ultra-low power consumption, integrated low-energy accelerator (LEA) for signal processing, 12-bit ADC, multiple communication interfaces (UART, I2C, SPI), and advanced security features (AES encryption).
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The **MSP430FR5994** is a mixed-signal microcontroller from Texas Instruments, part of the MSP430 family, designed for ultra-low-power applications. It features a 16-bit RISC architecture capable of operating at clock speeds up to 16 MHz. The device integrates a significant amount of non-volatile memory (FRAM), which allows for fast write operations and high endurance (up to 10^15 write cycles). The microcontroller is radiation-resistant and non-magnetic, making it suitable for various applications, including those in harsh environments.

#### Typical Applications:
- **Grid Infrastructure**: Used in smart meters and energy management systems.
- **Factory Automation & Control**: Ideal for industrial control systems and automation equipment.
- **Building Automation**: Employed in HVAC systems and smart building technologies.
- **Wearable Fitness & Activity Monitors**: Utilized in health monitoring devices due to its low power consumption.
- **Wearable Electronics**: Suitable for various consumer electronics that require efficient power management.

### Summary of Key Features:
- **Ultra-Low Power Consumption**: The MSP430FR5994 is optimized for low power, making it ideal for battery-operated devices.
- **Flexible Memory Architecture**: With 256KB of FRAM, it allows for flexible allocation of data and application code.
- **Advanced Peripherals**: Includes a 12-bit ADC, multiple timers, and communication interfaces, enhancing its versatility for various applications.
- **Security Features**: Integrated AES encryption and memory protection features ensure data security.
- **Low-Energy Accelerator**: The LEA provides significant performance improvements for signal processing tasks, making it suitable for applications requiring complex computations.

This microcontroller is well-suited for applications that demand a combination of low power, high performance, and advanced features, making it a popular choice in the embedded systems market.