[*]
[*] GTKWave Analyzer v3.3.121 (w)1999-2024 BSI
[*] Thu Apr 24 19:15:47 2025
[*]
[dumpfile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.fst"
[dumpfile_mtime] "Thu Apr 24 19:14:41 2025"
[dumpfile_size] 523555
[savefile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.gtkw"
[timestart] 35459100
[size] 1440 900
[pos] -1 -1
*-14.970182 35534000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] axicb_crossbar_top_testbench.
[treeopen] axicb_crossbar_top_testbench.dut.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_SWITCHS_GEN[0].
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.CPL_PATH.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.CPL_PATH.$ivl_for_loop2.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.CPL_PATH.$ivl_for_loop2.CREQS.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.CPL_PATH.$ivl_for_loop2.CREQS.$ivl_for_loop3.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.W_ID_FIFO.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.W_ID_FIFO.FIFOS_GEN[0].
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.W_ID_FIFO.FIFOS_GEN[0].id_fifo.
[treeopen] axicb_crossbar_top_testbench.mst_driver3.
[sst_width] 255
[signals_width] 228
[sst_expanded] 1
[sst_vpaned_height] 382
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.aresetn
@200
-
@c00200
-Slave Switch 0
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.aclk
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_id_m[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_ix[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_len[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_mr
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_valid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_ready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_full
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.fifo_in[12:0]
@200
-
@c00022
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(1)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(2)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(3)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(4)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(5)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(6)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(7)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(8)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(9)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(10)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(11)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(12)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
(13)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bch[13:0]
@1401200
-group_end
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bready
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.o_bch[55:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.o_bready[3:0]
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_en
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_reqs
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.id_grant
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bch_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bch_id[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bch_mr
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_empty
@1401200
-Slave Switch 0
@200
-
@c00200
-Slave Switch 1
@420
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.MST_OSTDREQ_NUM
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.OSTDREQ_NUM
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_awvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_awready
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_wch[39:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_wvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_wready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_wlast
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_bvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.i_bready
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bch_grant[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_awvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_awready[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_wch[39:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_wvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_wready[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_wlast[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.o_bready[3:0]
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.wch_full
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.wch_empty
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.a_valid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.a_ready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.a_full
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.a_mr
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.a_ix[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.push[3:0]
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_en
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_reqs[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_grant[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.id_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.id_full[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.id_empty[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.pull[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.fifo_out[51:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_select[12:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_empty
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_id[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_mr
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_ix[3:0]
@200
-
@c00022
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_valid[3:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_valid[3:0]
(1)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_valid[3:0]
(2)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_valid[3:0]
(3)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_valid[3:0]
@1401200
-group_end
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_ready
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[1].slv_switch.slv_switch_wr.bresp_ooo.c_last[3:0]
@200
-
@1401200
-Slave Switch 1
@200
-
@800200
-Master 0
@22
axicb_crossbar_top_testbench.mst0_awaddr[15:0]
axicb_crossbar_top_testbench.mst0_awid[7:0]
axicb_crossbar_top_testbench.mst0_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst0_awvalid
axicb_crossbar_top_testbench.mst0_awready
@200
-
@22
axicb_crossbar_top_testbench.mst0_bid[7:0]
@28
axicb_crossbar_top_testbench.mst0_bresp[1:0]
axicb_crossbar_top_testbench.mst0_bvalid
axicb_crossbar_top_testbench.mst0_bready
@1000200
-Master 0
@200
-
@800201
-Master 1
@23
axicb_crossbar_top_testbench.mst1_awaddr[15:0]
axicb_crossbar_top_testbench.mst1_awid[7:0]
axicb_crossbar_top_testbench.mst1_awlen[7:0]
@29
axicb_crossbar_top_testbench.mst1_awvalid
axicb_crossbar_top_testbench.mst1_awready
@201
-
@23
axicb_crossbar_top_testbench.mst1_wdata[31:0]
axicb_crossbar_top_testbench.mst1_wstrb[3:0]
@29
axicb_crossbar_top_testbench.mst1_wvalid
axicb_crossbar_top_testbench.mst1_wready
axicb_crossbar_top_testbench.mst1_wlast
@201
-
@29
axicb_crossbar_top_testbench.mst_driver1.w_empty
axicb_crossbar_top_testbench.mst_driver1.w_empty_r
@23
axicb_crossbar_top_testbench.mst_driver1.wlen[7:0]
@201
-
@23
axicb_crossbar_top_testbench.mst1_bid[7:0]
@29
axicb_crossbar_top_testbench.mst1_bresp[1:0]
axicb_crossbar_top_testbench.mst1_bvalid
axicb_crossbar_top_testbench.mst1_bready
@1000201
-Master 1
@200
-
@c00200
-Master 3
@28
axicb_crossbar_top_testbench.mst_driver3.aclk
@22
axicb_crossbar_top_testbench.mst_driver3.awaddr[15:0]
axicb_crossbar_top_testbench.mst_driver3.awid[7:0]
axicb_crossbar_top_testbench.mst_driver3.awlen[7:0]
@28
axicb_crossbar_top_testbench.mst_driver3.awvalid
axicb_crossbar_top_testbench.mst_driver3.awready
@200
-
@22
axicb_crossbar_top_testbench.mst_driver3.wdata[31:0]
@28
axicb_crossbar_top_testbench.mst_driver3.wvalid
axicb_crossbar_top_testbench.mst_driver3.wready
axicb_crossbar_top_testbench.mst_driver3.wlast
@200
-
@28
axicb_crossbar_top_testbench.mst_driver3.w_empty
axicb_crossbar_top_testbench.mst_driver3.w_empty_r
@22
axicb_crossbar_top_testbench.mst_driver3.wlen[7:0]
@28
axicb_crossbar_top_testbench.mst_driver3.wlast_r
@22
axicb_crossbar_top_testbench.mst_driver3.awlen_w[7:0]
axicb_crossbar_top_testbench.mst_driver3.wdata_w[31:0]
@1401200
-Master 3
@200
-
@800200
-Slave 0
@22
axicb_crossbar_top_testbench.slv0_awaddr[15:0]
axicb_crossbar_top_testbench.slv0_awid[7:0]
axicb_crossbar_top_testbench.slv0_awlen[7:0]
@28
axicb_crossbar_top_testbench.slv0_awvalid
axicb_crossbar_top_testbench.slv0_awready
@200
-
@22
axicb_crossbar_top_testbench.slv0_wdata[31:0]
axicb_crossbar_top_testbench.slv0_wstrb[3:0]
@28
axicb_crossbar_top_testbench.slv0_wvalid
axicb_crossbar_top_testbench.slv0_wready
axicb_crossbar_top_testbench.slv0_wlast
@200
-
@22
axicb_crossbar_top_testbench.slv_monitor0.wbeat[7:0]
@200
-
@22
axicb_crossbar_top_testbench.slv0_bid[7:0]
@28
axicb_crossbar_top_testbench.slv0_bresp[1:0]
axicb_crossbar_top_testbench.slv0_bvalid
axicb_crossbar_top_testbench.slv0_bready
@1000200
-Slave 0
[pattern_trace] 1
[pattern_trace] 0
