<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>EDA and related stuff</title>
  <style>
    body {
      max-width: 38rem;
      padding: 2rem;
      margin: auto;
      background-color: #FAF0E6;
    }
    table, th, td {
      border: 1px solid black;
      border-collapse: collapse;
    }
  </style>

</head>
<body>


<div id="header">
<a href="https://ju-sh.github.io">Home</a>
 | 
<a href="https://ju-sh.github.io/blog/index.html">Blog</a>
 | 
<a href="https://ju-sh.github.io/wiki/index.html">Wiki</a>
 | 
<a href="https://ju-sh.github.io/about.html">About</a>
</div>

<header id="title-block-header">
<h1 class="title">EDA and related stuff</h1>
</header>

<ul>
    </ul>




<hr/>

<div id="content-container">
<p>(Jottings made while scouring the internet to get familiar with EDA)</p>
<p>—</p>
<ul>
<li>BUFG: Global buffer?
<ul>
<li>aka Clock buffer.</li>
<li>Takes a signal as input and connect to a clock net</li>
</ul></li>
<li><a href="https://vhdlwhiz.com/terminology/clock-net/">Clock net</a>: Network of wires and buffers optimized for routing clock signals</li>
<li>CPLD: Complex Programmable Logic Device
<ul>
<li>PLD with complexity between PAL and FPGA</li>
</ul></li>
<li>Macrocell: Building blocks of CPLD
<ul>
<li>Each macrocell implements DNF expressions</li>
</ul></li>
<li>Timing constraints
<ul>
<li>Files with <code>.sdc</code> and <code>.xdc</code> extensions</li>
<li>xdc is sdc with some xilinix-specific things added</li>
<li><a href="https://www.latticesemi.com/en/Blog/2021/06/07/18/52/ImportanceofTimingConstraints">https://www.latticesemi.com/en/Blog/2021/06/07/18/52/ImportanceofTimingConstraints</a></li>
<li>Setup and hold violations
<ul>
<li>Input to flip flop changes before the flip-flop's setup or hold time has passed.</li>
</ul></li>
</ul></li>
<li>MMCM: Mixed Mode Clock Manager</li>
<li><a href="https://www.fpgakey.com/wiki/details/50">IOB</a>: Input Output Block
<ul>
<li>Interface between FPGA and external circuits</li>
<li>Typically grouped into multiple IOB banks.</li>
</ul></li>
<li><a href="https://docs.amd.com/r/en-US/am007-versal-memory/UltraRAM-Introduction">Ultra RAM</a> (©): a kind of non-volatile memory
<ul>
<li>Architecture of Versal devices ??</li>
<li>'288Kb, single-clock, synchronous memory blocks'</li>
<li>8 times capacity of a block RAM</li>
</ul></li>
<li><a href="https://nandland.com/lesson-15-what-is-a-block-ram-bram/">Block RAM</a> (BRAM)
<ul>
<li>aka embedded memory, aka Embedded Block RAM (EBR)</li>
</ul></li>
<li>DSP: Digital Signal Processors
<ul>
<li><a href="http://hunteng.co.uk/info/fpga-or-dsp.htm">http://hunteng.co.uk/info/fpga-or-dsp.htm</a></li>
<li>Has to programmed
<ul>
<li>So does an FPGA, right??</li>
</ul></li>
<li>Slower clocks than FPGA capability</li>
</ul></li>
<li>LUT: Look Up Table</li>
<li><a href="https://docs.amd.com/r/en-US/ug1273-versal-acap-design/MRMAC">MRMAC</a>: Multi-Rate Ethernet MAC
<ul>
<li>where MAC is Medium Access Control</li>
</ul></li>
<li>OpenCL: a framework for 'hetergeneous computing'. Like CUDA.
<ul>
<li>To distribute work over GPUs, CPUs, DSPs, FPGAs</li>
</ul></li>
<li>Need for FPGA
<ul>
<li>Low latency. Like processing data streams in real-time.</li>
</ul></li>
<li>Seperation into behavioural, structural, gate-level designs is a relic of the past? <a href="https://www.edaboard.com/threads/behavioral-rtl-structural-and-gate-level-how-to-differentiate-them-in-vhdl.376376/">link</a>
<ul>
<li>Now no longer mutually exclusive</li>
<li>Safer to distinguish between synthesizable and non-sytheziable designs</li>
<li><a href="https://electronics.stackexchange.com/questions/63682/difference-between-rtl-and-behavioral-verilog">https://electronics.stackexchange.com/questions/63682/difference-between-rtl-and-behavioral-verilog</a></li>
</ul></li>
<li>peak in vivado synthesis: maximum memory used by the process <a href="https://support.xilinx.com/s/question/0D52E00006oqRCwSAM/time-s-cpu-elapsed-memory-mb-peak-gain-meanings-?language=en_US">ʳ</a></li>
<li>gain in vivado synthesis</li>
<li>PLL: Phase Locked Loop ??
<ul>
<li>Can be used to increase internal clock speed</li>
<li>But this increased speed also increases chances of glitches</li>
<li><a href="https://www.digikey.in/en/maker/projects/introduction-to-fpga-part-9-phaselocked-loop-pll-and-glitches/2028ce62001b4cb69335f48e127fa366">https://www.digikey.in/en/maker/projects/introduction-to-fpga-part-9-phaselocked-loop-pll-and-glitches/2028ce62001b4cb69335f48e127fa366</a></li>
<li><a href="https://www.techtarget.com/searchnetworking/definition/phase-locked-loop">https://www.techtarget.com/searchnetworking/definition/phase-locked-loop</a></li>
</ul></li>
<li><a href="https://www.realdigital.org/doc/9c21eab4a0f85c50486858a87380d1f6">Clock divider</a>: Circuit creating lower frequency clock from another clock
<ul>
<li>aka frequency divider<a href="https://en.wikipedia.org/wiki/Frequency_divider">ʷ</a></li>
</ul></li>
<li>SPI flash
<ul>
<li>SPI: Serial Peripheral Interface</li>
<li>Allows two chips to communicate. Needs 4 wires between them.<a href="https://www.fpga4fun.com/SPI1.html">ʳ</a></li>
</ul></li>
<li>QSPI: Quad Serial Peripheral Interface
<ul>
<li>For communicating with an external flash memory via SPI ??</li>
<li>Parallel data lines</li>
</ul></li>
<li>Cortex-M3: A 32-bit RISC ARM processor core design
<ul>
<li>Intended among other things to be used with FPGAs</li>
</ul></li>
<li>Processor vs Processor core: Processor can have many cores</li>
<li>SystemVerilog vs verilog
<ul>
<li>SystemVerilog is a superset of verilog</li>
</ul></li>
<li>PSRAM: Pseudo-Static RAM
<ul>
<li>High density of DRAM but with ease of use of SRAM ??</li>
</ul></li>
<li>GPIO: General Purpose IO pin</li>
<li>FPGA has only LUT4 but design shows LUT5,6,7, etc. No problem if there are muxes which can combine LUT4 to become bigger LUTs.</li>
<li>Carry chain in FPGA:
<ul>
<li>For efficient arithmetic operations</li>
<li><a href="https://www.fpga4fun.com/Counters4.html">https://www.fpga4fun.com/Counters4.html</a></li>
</ul></li>
<li>ALUT (Intel-only??): Adaptive LUT</li>
<li>ALM (Intel-only??): Adaptive Logic Module</li>
<li>AMBA: Advanced Microcontroller Bus Architecture
<ul>
<li>For connecting functional blocks in an SoC</li>
<li>Advanced eXtensible Interface (AXI): part of AMBA3</li>
<li>From ARM</li>
</ul></li>
<li>Wishbone: Like AMBA, but free and open</li>
<li>Barrel shifter</li>
<li>Crossbar</li>
<li>NIOS: Altera specific softcore processor design</li>
<li>PCIe: Peripheral Component Interconnect express
<ul>
<li>'Serial, computer expansion bus standard'</li>
<li>Commonly used to connect components like sound and graphics cards to motherboard</li>
</ul></li>
<li>I2C: aka IIC
<ul>
<li>Inter-Integrated Circuit</li>
<li>Commonly used to attach low speed peripheral ICs to processors/microcontrollers</li>
</ul></li>
<li>LPDDR: Low-Power Double Data Rate
<ul>
<li>A type of SDRAM</li>
<li>For mobile devices</li>
<li>Different from DDR standards</li>
</ul></li>
<li>EMMC: Embedded Mulit-Media card
<ul>
<li>Used for storage</li>
<li>Like a memory card ??</li>
</ul></li>
<li>Banks in FPGA
<ul>
<li>IO blocks spread across different banks</li>
<li>Makes FPGA manufacturing easier and cheaper</li>
<li>Different parts of the FPGA might have different requirements
<ul>
<li>Eg: Analog and digital parts might need different gnd.</li>
</ul></li>
<li><a href="https://www.edaboard.com/threads/what-is-a-bank-in-fpga.78952/">https://www.edaboard.com/threads/what-is-a-bank-in-fpga.78952/</a></li>
</ul></li>
<li>Pull-up port: pin that is high when not driven
<ul>
<li>Realized by means of a weak pull-up resistor ??
<ul>
<li>'Pulls up' the pin to a certain voltage</li>
</ul></li>
<li>Avoids the pin being a 'floating' or undefined value when not driven</li>
<li><a href="https://electronics.stackexchange.com/questions/369189/pull-up-fpga-pull-down">https://electronics.stackexchange.com/questions/369189/pull-up-fpga-pull-down</a></li>
</ul></li>
<li>Shadow RAM:
<ul>
<li>A portion of ROM is copied to RAM for faster access</li>
<li>Eg: BIOS may be loaded onto RAM during booting</li>
</ul></li>
<li>Sign-off: A term used to indicate the set of verification activities that is done before a design is taped out
<ul>
<li><a href="https://en.wikipedia.org/wiki/Signoff_(electronic_design_automation)">https://en.wikipedia.org/wiki/Signoff_(electronic_design_automation)</a></li>
</ul></li>
<li>MBIST: Memory Built-In Self Test
<ul>
<li>A self-testing circuit is incorporated into the memory chip</li>
<li>Writes patterns to memory and check if the result is acceptable</li>
<li>Tests whether memory gets faulty ??</li>
<li><a href="https://chipedge.com/mbist-in-vlsi-ensuring-better-quality-chips/">https://chipedge.com/mbist-in-vlsi-ensuring-better-quality-chips/</a></li>
</ul></li>
<li>LBIST: Logic Built-In Self Test
<ul>
<li>Self-test logic without external equipment</li>
<li><a href="https://vlsitutorials.com/logic-built-in-self-test-lbist/">https://vlsitutorials.com/logic-built-in-self-test-lbist/</a></li>
</ul></li>
<li>DFT: Design-for-Test</li>
</ul>
<ul>
<li>PMU (in ARM): Performance Monitoring Unit
<ul>
<li><a href="https://developer.arm.com/documentation/ka004659/latest/">https://developer.arm.com/documentation/ka004659/latest/</a></li>
<li><a href="https://cloud.google.com/compute/docs/pmu-overview">https://cloud.google.com/compute/docs/pmu-overview</a></li>
</ul></li>
<li>AMU (in ARM): Activity Monitoring Unit
<ul>
<li><a href="https://developer.arm.com/documentation/ka004659/latest/">https://developer.arm.com/documentation/ka004659/latest/</a></li>
</ul></li>
</ul>
<table>
<thead>
<tr class="header">
<th>SRAM</th>
<th>DRAM</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>Refresh not needed</td>
<td>Refresh needed</td>
</tr>
<tr class="even">
<td>Expensive</td>
<td>Cheaper</td>
</tr>
<tr class="odd">
<td>Less storage capacity</td>
<td>Higher storage</td>
</tr>
</tbody>
</table>
<ul>
<li>Floorplaning vs placement
<ul>
<li>Floorplanning primary deals with placement of larger blocks ??</li>
<li>Placement arranges the smaller components around the large blocks ??</li>
</ul></li>
<li>IP generators</li>
<li>ATPG: Automatic Test Pattern Generation
<ul>
<li>Only for ASIC?</li>
</ul></li>
<li>Data path</li>
<li>Accelera: a organization maintaining standards related to EDA</li>
<li>Clock gating
<ul>
<li>A way to reduce dynamic power consumption</li>
<li>Disables (or stop switching??) parts of circuit not being used.</li>
<li>Clock won't be delivered to those parts</li>
<li>Disadvantage: More logic need to implement clock gating</li>
</ul></li>
<li>Power consumption:
<ul>
<li>Switching power</li>
<li>Leakage current</li>
</ul></li>
<li>HSTL: High Speed Transceiver Logic
<ul>
<li>A technology independent standard for signalling ??</li>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/683375/current/differential-hstl-sstl-and-hsul-termination.html">https://www.intel.com/content/www/us/en/docs/programmable/683375/current/differential-hstl-sstl-and-hsul-termination.html</a></li>
</ul></li>
<li>SSTL: Stub Series Terminator Logic
<ul>
<li>Standards related to driving wires</li>
<li>Often used for DDRAM and SRAM modules</li>
<li><a href="https://en.wikipedia.org/wiki/Stub_Series_Terminated_Logic">https://en.wikipedia.org/wiki/Stub_Series_Terminated_Logic</a></li>
</ul></li>
<li>HSUL: High Speed Unterminated Logic</li>
<li>LVDS: Low Voltage Differential Signalling
<ul>
<li>Technology for high speed data transmission over copper wire</li>
<li>Low power, cheap, high speed</li>
</ul></li>
<li>Netlist obfuscation: Used to 'protect' proprietary IPs</li>
</ul>
<ul>
<li>SSI: Stacked Silicon Interconnect
<ul>
<li>Multiple slices stacked together</li>
</ul></li>
</ul>
<p>Unknown:</p>
<ul>
<li>Clock region</li>
<li>Clock domain crossing</li>
<li>Clock tree</li>
<li>Reference operating voltage</li>
<li>Setup and hold time ??
<ul>
<li><a href="https://vhdlwhiz.com/terminology/setup-and-hold-time/">https://vhdlwhiz.com/terminology/setup-and-hold-time/</a></li>
</ul></li>
<li>DRC (Design Rule Check)</li>
<li>How to undo soldering</li>
<li>IO pin planning (vivado)</li>
<li>Clock analysis (vivado)</li>
</ul>
<h2 id="power-consumption-estimation-vivado">Power consumption estimation (Vivado)</h2>
<p><a href="https://www.xilinx.com/video/hardware/power-estimation-analysis-using-vivado.html">https://www.xilinx.com/video/hardware/power-estimation-analysis-using-vivado.html</a></p>
<p>Two options:</p>
<ul>
<li>Vector based
<ul>
<li>Ideally requires a simulation activity file (as a SAIF/VCD file)</li>
<li>More accurate</li>
</ul></li>
<li>Non-vector based
<ul>
<li>Relies on heuristics</li>
</ul></li>
</ul>
<h2 id="floorplanning">Floorplanning</h2>
<ul>
<li>pblocks: Physical blocks
<ul>
<li>'Containers' used in floorplanning</li>
</ul></li>
</ul>
<h2 id="slices-in-fpgas">Slices in FPGAs</h2>
<ul>
<li>Each slice has a set number resources like registers, LUTs and MUXes</li>
<li>Not the same as CLB (Configurable Logic Block)
<ul>
<li>A CLB may have multiple slices</li>
<li>Eg: SLICEL and SLICEM in Xilinx Ultrascale</li>
<li><a href="https://digilent.com/blog/fpga-configurable-logic-block">https://digilent.com/blog/fpga-configurable-logic-block</a></li>
</ul></li>
</ul>
<h2 id="xilinx-specific">Xilinx specific:</h2>
<ul>
<li>SLICEL: Used only for logic</li>
<li>SLICEM: Used as memory or for logic</li>
<li>BEL: Basic Element of Logic
<ul>
<li>Within a CLB ??</li>
<li>Smallest indivisible component that can be used to implement logic</li>
</ul></li>
<li>BD: Block design</li>
</ul>
<ul>
<li>File formats:
<ul>
<li>ngc: netlist generator code
<ul>
<li>Used in the older ISE</li>
<li>EDIF for vivado</li>
</ul></li>
<li>xco: core generator</li>
<li>xci: core generated from an xco ?? Or is it built-in IPs of vivado?</li>
<li>xdc: constraints file
<ul>
<li>Xilinx Design Constraints</li>
</ul></li>
<li>UCF: a legacy constraints file format used by Xilinx</li>
<li><code>.dcp</code> files: Design checkpoints in vivado</li>
</ul></li>
<li>XPM: Xilinx Parameterized Macros</li>
<li><code>__SYNTHESIS__</code>: a macro in Vivado HLS that is true if design is being synthesized <a href="https://www.youtube.com/watch?v=i0latxzpjXk&amp;list=PLwdnzlV3ogoXIsX4JXpjM7Qj-apemmmOw&amp;index=27">ʳ</a></li>
<li>Unisim: Unified simulation primitives
<ul>
<li>Related to low level primitives of Xilinx FPGAs</li>
</ul></li>
<li>Parallel synthesis criteria (Vivado)
<ul>
<li>Provision for vivado to use multiple processor cores</li>
<li>The warning '[Synth 8-7080] Parallel synthesis criteria is not met' means that vivado decided not to use parallel threads for the current design Likely if the design is monolithic.</li>
<li><a href="https://stackoverflow.com/questions/79563001/vivado-2024-1-warning-synth-8-7080-parallel-synthesis-criteria-is-not-met">https://stackoverflow.com/questions/79563001/vivado-2024-1-warning-synth-8-7080-parallel-synthesis-criteria-is-not-met</a></li>
<li><a href="https://adaptivesupport.amd.com/s/question/0D52E000079rMivSAE/how-to-avoid-vivado-warning-parallel-synthesis-criteria-is-not-met?language=en_US">https://adaptivesupport.amd.com/s/question/0D52E000079rMivSAE/how-to-avoid-vivado-warning-parallel-synthesis-criteria-is-not-met?language=en_US</a></li>
</ul></li>
</ul>
<h2 id="devices-interfaces-protocols-etc">Devices, interfaces, protocols etc</h2>
<ul>
<li>TF card: TransFlash card
<ul>
<li>An older 'form' of microSD cards ??</li>
<li>Functionally identical to microSD cards ʷ</li>
</ul></li>
<li>UART: Universal Asynchronous Receiver Transmitter</li>
<li>JTAG
<ul>
<li><a href="https://www.fpga4fun.com/JTAG1.html">https://www.fpga4fun.com/JTAG1.html</a></li>
<li>Allows probing pins without messing around with it physically</li>
<li>Can kind of 'hijack' the pins</li>
<li>Joint Test Action Group</li>
</ul></li>
</ul>
<h2 id="create_clock-in-sdcxdc-file"><code>create_clock</code> in sdc/xdc file</h2>
<p>Example from default xdc file for Pynq-Z2:</p>
<pre><code>create_clock -add -name clk -period 8.00 -waveform {0 4} [get_ports { clk }];
</code></pre>
<h3 id="period">period</h3>
<p><code>period</code> is in ns.</p>
<pre><code>       1          1
ν = ──────── = ─────── Hz = 125MHz
     period     8*10⁻⁹
</code></pre>
<h3 id="waveform">waveform</h3>
<ul>
<li>Specify rise and fall times of clock (in nano-seconds)</li>
<li>Can make positive and negative parts of a cycle equal like in above example with <code>{0 4}</code>.</li>
<li>Clock can be made to rise and fall multiple times as well??</li>
</ul>
<p>Another example:</p>
<pre><code># Clock rises at step 2ns and falls at step 4ns
create_clock –period 7 –waveform {2 4} [get_ports {CK3}]
</code></pre>
<p>Could it be like this??:</p>
<pre><code>|   |   ┏━━━━━━━┓   |   |   |
|   |   ┃   |   ┃   |   |   |
|---|---┃---|---┃---|---|---|
|   |   ┃   |   ┃   |   |   |
|━━━━━━━┛   |   ┗━━━━━━━━━━━|
0   1   2   3   4   5   6   7  
</code></pre>
<p>See:</p>
<ul>
<li><a href="http://ebook.pldworld.com/_Semiconductors/Actel/Libero_v70_fusion_webhelp/create_clock_sdc_constraint.htm">http://ebook.pldworld.com/_Semiconductors/Actel/Libero_v70_fusion_webhelp/create_clock_sdc_constraint.htm</a></li>
<li><a href="https://docs.amd.com/r/2021.2-English/ug835-vivado-tcl-commands/create_clock">https://docs.amd.com/r/2021.2-English/ug835-vivado-tcl-commands/create_clock</a></li>
</ul>
<h2 id="false-path-in-sdcxdc-file">False path in sdc/xdc file</h2>
<ul>
<li><code>set_false_path</code></li>
<li>Exclude a path from timing analysis</li>
<li>For paths that exists in the design, but are not functional or doesn't need to timed. <a href="https://docs.amd.com/r/en-US/ug903-vivado-using-constraints/False-Paths">ˡ</a></li>
</ul>
<p><a href="https://www.intel.com/content/www/us/en/docs/programmable/683068/18-1/false-paths-set-false-path.html">https://www.intel.com/content/www/us/en/docs/programmable/683068/18-1/false-paths-set-false-path.html</a></p>
<h2 id="breadboard-stuff">Breadboard stuff</h2>
<ul>
<li>Solder bridge
<ul>
<li>Excessive soldering causing two pins to get connected</li>
<li><a href="https://resources.pcb.cadence.com/blog/2022-what-is-a-solder-bridge">https://resources.pcb.cadence.com/blog/2022-what-is-a-solder-bridge</a></li>
</ul></li>
<li>Soldering iron and tin wire (solder)
<ul>
<li>Chisel tip vs conical tip</li>
<li>Might take 5 minutes to get heated</li>
</ul></li>
<li>Solder: Maybe a mix of lead and tin
<ul>
<li>Something with melting point low enough for the soldering iron to melt</li>
<li>Remember that lead is not good for health</li>
<li>Size of solder in inches</li>
<li>Flux core solder</li>
</ul></li>
<li>Flux: 'Helps the solder flow'
<ul>
<li><a href="https://www.chemtronics.com/essential-guide-to-flux-for-soldering-electronics">https://www.chemtronics.com/essential-guide-to-flux-for-soldering-electronics</a></li>
</ul></li>
<li>Methods for desoldering: Removing soldering
<ul>
<li>Solder wick (aka solder braid): a braid of thin copper wires
<ul>
<li>Adding flux can help.</li>
<li>DBT: Can we reuse solder wick?</li>
<li><a href="https://kunkune.co.uk/blog/how-to-use-solder-wick/">https://kunkune.co.uk/blog/how-to-use-solder-wick/</a></li>
</ul></li>
<li>Solder sucker</li>
</ul></li>
<li>Removing flux from board: Spray isopropyl alcohol</li>
<li>Flush cutter: Clippers to cut off leftover length of pins</li>
<li>Heat shrink: Tube-like thing used to insulate exposed wire
<ul>
<li>Looks like the tube 'hugs' the wire once it is heated</li>
<li><a href="https://en.wikipedia.org/wiki/Heat-shrink_tubing#/media/File:Schrumpfschlauch_animated_modified.gif">https://en.wikipedia.org/wiki/Heat-shrink_tubing#/media/File:Schrumpfschlauch_animated_modified.gif</a></li>
<li>Heat gun could be used to do the heating</li>
</ul></li>
<li>Selective vs wave soldering</li>
<li>Tombstoning</li>
<li>Jumper wires</li>
<li>Debouncing: For physical switches
<ul>
<li>A single press would look like multiple presses</li>
<li>Debounce time: Time taken for switch value to become stable</li>
</ul></li>
<li>Header pins
<ul>
<li><a href="https://riverdi.com/blog/header-pins-in-electronics">https://riverdi.com/blog/header-pins-in-electronics</a></li>
</ul></li>
</ul>
<p>DBT: Can soldering be undone</p>
<h2 id="random-stuff">Random stuff</h2>
<ul>
<li>Kinds of sound synthesis:
<ul>
<li>Subtractive</li>
<li>Additive</li>
<li>Physical modeling</li>
<li>FM synthesis</li>
<li>Granular synthesis</li>
<li>Wavetable synthesis</li>
</ul></li>
<li>Inferred latch problem
<ul>
<li>Latches are usually not desirable in a design to be loaded to FPGA</li>
</ul></li>
</ul>
<h2 id="tidbits">Tidbits</h2>
<p>Chip foundries:</p>
<ul>
<li>TSMC (Taiwan): Most chips seem to be fabricated by them</li>
<li>Others:
<ul>
<li>SMIC (China)</li>
<li>GlobalFoundries (USA?):</li>
<li>UMC (Taiwan)</li>
</ul></li>
</ul>
<h2 id="terms-in-eda">Terms in EDA</h2>
<ul>
<li>Slack: Difference between time needed for signal to propogate and available time to propagate
<ul>
<li>Negative slack: Bad. There isn't enough clock</li>
<li>Positive slack: Okay, but better not be too big either</li>
</ul></li>
<li>TNS: Total Negative Slack
<ul>
<li>Total of all negative slacks <a href="https://www.edaboard.com/threads/whats-the-difference-between-tns-and-wns.94400/">ʳ</a>
<ul>
<li>Does not include any positive slacks <a href="https://support.xilinx.com/s/question/0D54U00006qTJxwSAG/what-is-the-worst-negative-slack?language=en_US">ʳ</a></li>
</ul></li>
</ul></li>
<li>WNS: Worst Negative Slack
<ul>
<li>Worst of all individual negative slacks</li>
<li>(Confusing name… Slack need not actually negative here.)</li>
<li>ie, slack of critical path <a href="https://adaptivesupport.amd.com/s/question/0D54U00006qTJxwSAG/what-is-the-worst-negative-slack?language=en_US">ˡ</a></li>
<li>If it's negative, timing constraint is not met. Otherwise okay.
<ul>
<li>'The more negative, the worse it is' <a href="https://support.xilinx.com/s/question/0D54U00006qTJxwSAG/what-is-the-worst-negative-slack?language=en_US">ʳ</a></li>
</ul></li>
</ul></li>
<li><a href="https://vhdlwhiz.com/terminology/primitive/">Primitives</a>: Smallest component that we can configure in an FPGA
<ul>
<li><a href="https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/hdl/prim/prim_file_dffe.htm">DFFE</a>: A primitive. D flip flop with clock enable.</li>
</ul></li>
<li>Delta cycle
<ul>
<li>Non-time consuming cycles added for modeling properly while a design is being simulated</li>
<li><a href="https://vhdlwhiz.com/delta-cycles-explained/">https://vhdlwhiz.com/delta-cycles-explained/</a></li>
<li>To make up for hardware being inherently parallel whereas computer simulating it leans more towards sequential execution.</li>
</ul></li>
<li>Duty cycle (power electronics): Fraction of a period for which a signal under consideration is active</li>
<li>Sensitivity list: List of signals changes to which trigger running of a process block</li>
<li>DUT: Design Under Test</li>
<li>Power domain: ??</li>
<li>Hard macro vs soft macro
<ul>
<li>Hard macro: already optimized. Is a blackbox</li>
<li>Soft macro: can be further optimized</li>
<li><a href="https://chipedge.com/macro-in-vlsi/">https://chipedge.com/macro-in-vlsi/</a></li>
</ul></li>
</ul>
<h2 id="processes-in-eda">Processes in EDA</h2>
<ul>
<li>Synthesis: HDL converted to gate level netlist</li>
<li>Implementation: Does placing and routing for target board using information in netlist
<ul>
<li>Power usage information can be figured out only after implementation</li>
</ul></li>
<li>Elaboration:
<ul>
<li>First phase of synthesis.</li>
<li>Output is a technology independent netlist.</li>
</ul></li>
<li>LVS (Layout vs Schematic checking)
<ul>
<li>Compares netlist from schematic (pre place and route?) and netlist from layout (post place and route?)</li>
<li>See if both netlists correspond to each other</li>
<li><a href="https://www.synopsys.com/glossary/what-is-layout-versus-schematic-checking.html">https://www.synopsys.com/glossary/what-is-layout-versus-schematic-checking.html</a></li>
<li><a href="https://www.zerotoasiccourse.com/terminology/lvs/">https://www.zerotoasiccourse.com/terminology/lvs/</a></li>
</ul></li>
<li>Techmapping</li>
<li>Floorplanning vs placement
<ul>
<li>Floorplanning is 'kind of' like placement but at a higher level?? Placement goes into more detail.</li>
<li><a href="https://www.edaboard.com/threads/difference-bettewen-floorplanning-and-placement.119533/">https://www.edaboard.com/threads/difference-bettewen-floorplanning-and-placement.119533/</a></li>
</ul></li>
<li>Placement: Deciding where to place circuit components</li>
<li>Routing: Connecting circuit components after they've been placed</li>
<li>Post-implementation functional simulation (vivado term)</li>
</ul>
<h2 id="file-formats-and-related">File formats and related</h2>
<ul>
<li>EDIF (Electornic Design Interchange Format)
<ul>
<li>For EDA</li>
<li>Vendor-neutral</li>
<li>S-expression based</li>
</ul></li>
<li>Gerber: for PCB designs
<ul>
<li>Extension: <code>.gbr</code></li>
</ul></li>
<li>GDSII: Standard format used to share a design's layout info
<ul>
<li>A binary data format (for ASIC)</li>
<li>Format of files used to store designs</li>
<li>aka GDS2</li>
<li>Foundaries are given GDSII files for fabrication</li>
<li>GDSII stream format</li>
<li>GDS stands for Graphic Design System ??</li>
</ul></li>
<li>OASIS: A newer format similar to GDSII
<ul>
<li>Open Artwork System Interchange Standard</li>
</ul></li>
<li>PDK (Process Design Kit)
<ul>
<li>Set of files used for fabrication of an IC</li>
<li><a href="https://www.synopsys.com/glossary/what-is-a-process-design-kit.html">https://www.synopsys.com/glossary/what-is-a-process-design-kit.html</a></li>
</ul></li>
<li><a href="https://teamvlsi.com/2020/05/lib-and-lef-file-in-asic-design.html">Liberty file</a> (<code>.lib</code>): Liberty timing file
<ul>
<li>Has data on timing and power on cell components</li>
<li>For a standard cell library</li>
<li>DBT: Does it vary with boards?</li>
<li><a href="https://www.vlsisystemdesign.com/worried-about-liberty-basics-lets-start-from-ground-zero/">https://www.vlsisystemdesign.com/worried-about-liberty-basics-lets-start-from-ground-zero/</a></li>
<li>'contain all the properties of the cells of a standard cell library, but not the physical design of them.'</li>
</ul></li>
</ul>
<h2 id="chip-packaging">Chip packaging</h2>
<ul>
<li>DIP: Dual Inline Package
<ul>
<li>Leads on opposite sides</li>
<li>Like in old timer IC chips</li>
</ul></li>
<li>SOIC: Small Outline IC
<ul>
<li>Small outline package</li>
<li>Shorter and narrower than DIP</li>
</ul></li>
<li>QFP: Quad Flat Package
<ul>
<li>Leads on all 4 sides of the chip. Like common in microprocessor chips.</li>
<li>Surface mounted</li>
<li>Variants: TQFP, LQFP</li>
</ul></li>
</ul>
<p>See:</p>
<ul>
<li><a href="https://research.ibm.com/blog/what-is-computer-chip-packaging">https://research.ibm.com/blog/what-is-computer-chip-packaging</a></li>
</ul>
<h2 id="fpga-vs-microcontroller-vs-gpu">FPGA vs microcontroller vs GPU</h2>
<ul>
<li>Microcontroller &lt; GPU &lt; FPGA</li>
<li>FPGA vs microcontroller
<ul>
<li>Microcontroller cannot be programmed at hardware level. Programming is done with software.</li>
<li><a href="https://www.ibm.com/blog/fpga-vs-microcontroller/">https://www.ibm.com/blog/fpga-vs-microcontroller/</a></li>
<li>Microcontroller usually has no parallel execution (since most have only one execution unit)</li>
</ul></li>
<li>FPGA vs GPU
<ul>
<li>Both have parallelism</li>
<li>GPU could have more computing</li>
<li>But FPGA has low latency</li>
<li><a href="https://www.ibm.com/blog/fpga-vs-gpu/">https://www.ibm.com/blog/fpga-vs-gpu/</a></li>
<li><a href="https://blog.purestorage.com/purely-educational/gpus-vs-fpgas-whats-the-difference/">https://blog.purestorage.com/purely-educational/gpus-vs-fpgas-whats-the-difference/</a></li>
</ul></li>
</ul>
<h2 id="some-historical-stuff">Some historical stuff</h2>
<ul>
<li>PAL: Programmable Array Logic
<ul>
<li>Programmable AND array followed by a fixed OR array</li>
</ul></li>
<li>PLA: Programmable Logic Array
<ul>
<li>Programmable AND array followed by a <em>programmable</em> OR array</li>
</ul></li>
</ul>
<h2 id="not-general">Not general</h2>
<ul>
<li>EDA tools:
<ul>
<li>Innovus (Cadence)</li>
<li>Quartus (Intel)</li>
<li>Questa (Siemens)</li>
<li>Vivado (AMD)</li>
</ul></li>
</ul>
<h2 id="tcl-scripting">tcl scripting</h2>
<ul>
<li><a href="https://www.xilinx.com/support/documents/sw_manuals/xilinx2022_2/ug894-vivado-tcl-scripting.pdf">Vivado design suite user guide: Using TCL scripting</a></li>
</ul>
<h2 id="doubts">Doubts</h2>
<ul>
<li>Can we specify that a particular component needs to be mapped to SRAM or DRAM in HDLs?</li>
<li>Why are UVM models copyrighted? Is it too difficult to make?</li>
<li>PoR: Power-on-Reset
<ul>
<li>In FPGAs. Not in ASIC ??</li>
<li>How to do this in HDL</li>
</ul></li>
<li>What are 18x18 multipliers
<ul>
<li><a href="https://electronics.stackexchange.com/questions/70680/why-are-multipliers-18x18-bit-in-fpgas">https://electronics.stackexchange.com/questions/70680/why-are-multipliers-18x18-bit-in-fpgas</a></li>
</ul></li>
<li>How to use PLL in FPGAs</li>
<li>Difference between BRAM and DRAM
<ul>
<li>BRAM is internal memory, but DRAM is external ??</li>
<li>BRAM is a kind of SRAM ??</li>
<li>SRAMs in general, can be external</li>
</ul></li>
<li>Clock divider circuit is straightforward. What about clock 'multiplier'?</li>
</ul>
</div>
</body>
</html>
