--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 23 20:51:04 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -name clk501 [get_nets LED_c]
            69 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 48.149ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              send_to_neopixels_47  (from LED_c +)
   Destination:    SB_DFF     D              blue_1128__i7  (to LED_c +)

   Delay:                  14.218ns  (25.5% logic, 74.5% route), 9 logic levels.

 Constraint Details:

     14.218ns data_path send_to_neopixels_47 to blue_1128__i7 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 48.149ns

 Path Details: send_to_neopixels_47 to blue_1128__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              send_to_neopixels_47 (from LED_c)
Route        11   e 1.599                                  send_to_neopixels
LUT4        ---     0.408             I0 to CO             blue_1128_add_4_2
Route         2   e 1.158                                  n25457
LUT4        ---     0.408             CI to CO             blue_1128_add_4_3
Route         2   e 1.158                                  n25458
LUT4        ---     0.408             CI to CO             blue_1128_add_4_4
Route         2   e 1.158                                  n25459
LUT4        ---     0.408             CI to CO             blue_1128_add_4_5
Route         2   e 1.158                                  n25460
LUT4        ---     0.408             CI to CO             blue_1128_add_4_6
Route         2   e 1.158                                  n25461
LUT4        ---     0.408             CI to CO             blue_1128_add_4_7
Route         2   e 1.158                                  n25462
LUT4        ---     0.408             CI to CO             blue_1128_add_4_8
Route         1   e 1.020                                  n25463
LUT4        ---     0.408             I3 to O              blue_1128_add_4_9_lut
Route         1   e 1.020                                  n38
                  --------
                   14.218  (25.5% logic, 74.5% route), 9 logic levels.


Passed:  The following path meets requirements by 48.409ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              blue_1128__i0  (from LED_c +)
   Destination:    SB_DFF     D              blue_1128__i7  (to LED_c +)

   Delay:                  13.958ns  (26.0% logic, 74.0% route), 9 logic levels.

 Constraint Details:

     13.958ns data_path blue_1128__i0 to blue_1128__i7 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 48.409ns

 Path Details: blue_1128__i0 to blue_1128__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              blue_1128__i0 (from LED_c)
Route         3   e 1.339                                  blue[0]
LUT4        ---     0.408             I1 to CO             blue_1128_add_4_2
Route         2   e 1.158                                  n25457
LUT4        ---     0.408             CI to CO             blue_1128_add_4_3
Route         2   e 1.158                                  n25458
LUT4        ---     0.408             CI to CO             blue_1128_add_4_4
Route         2   e 1.158                                  n25459
LUT4        ---     0.408             CI to CO             blue_1128_add_4_5
Route         2   e 1.158                                  n25460
LUT4        ---     0.408             CI to CO             blue_1128_add_4_6
Route         2   e 1.158                                  n25461
LUT4        ---     0.408             CI to CO             blue_1128_add_4_7
Route         2   e 1.158                                  n25462
LUT4        ---     0.408             CI to CO             blue_1128_add_4_8
Route         1   e 1.020                                  n25463
LUT4        ---     0.408             I3 to O              blue_1128_add_4_9_lut
Route         1   e 1.020                                  n38
                  --------
                   13.958  (26.0% logic, 74.0% route), 9 logic levels.


Passed:  The following path meets requirements by 49.577ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              send_to_neopixels_47  (from LED_c +)
   Destination:    SB_DFF     D              blue_1128__i6  (to LED_c +)

   Delay:                  12.790ns  (25.2% logic, 74.8% route), 8 logic levels.

 Constraint Details:

     12.790ns data_path send_to_neopixels_47 to blue_1128__i6 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 49.577ns

 Path Details: send_to_neopixels_47 to blue_1128__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              send_to_neopixels_47 (from LED_c)
Route        11   e 1.599                                  send_to_neopixels
LUT4        ---     0.408             I0 to CO             blue_1128_add_4_2
Route         2   e 1.158                                  n25457
LUT4        ---     0.408             CI to CO             blue_1128_add_4_3
Route         2   e 1.158                                  n25458
LUT4        ---     0.408             CI to CO             blue_1128_add_4_4
Route         2   e 1.158                                  n25459
LUT4        ---     0.408             CI to CO             blue_1128_add_4_5
Route         2   e 1.158                                  n25460
LUT4        ---     0.408             CI to CO             blue_1128_add_4_6
Route         2   e 1.158                                  n25461
LUT4        ---     0.408             CI to CO             blue_1128_add_4_7
Route         2   e 1.158                                  n25462
LUT4        ---     0.408             I3 to O              blue_1128_add_4_8_lut
Route         1   e 1.020                                  n39
                  --------
                   12.790  (25.2% logic, 74.8% route), 8 logic levels.

Report: 14.351 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 62.500000 -name clk500 [get_nets clk32MHz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint:  create_clock -period 62.500 -name TinyFPGA_B|LED_c [ get_nets LED_c ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            451 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 37.861ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \PWM/half_duty[0]__i1  (from CLK +)
   Destination:    SB_DFFE    E              \PWM/pwm_out[0]_39  (to CLK +)

   Delay:                  24.506ns  (26.5% logic, 73.5% route), 16 logic levels.

 Constraint Details:

     24.506ns data_path \PWM/half_duty[0]__i1 to \PWM/pwm_out[0]_39 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 37.861ns

 Path Details: \PWM/half_duty[0]__i1 to \PWM/pwm_out[0]_39

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \PWM/half_duty[0]__i1 (from CLK)
Route         3   e 1.339                                  half_duty[0][0]
LUT4        ---     0.408             I0 to O              \PWM/half_duty_0__9__I_0_i1_1_lut
Route         2   e 1.158                                  \PWM/pwm_out_0__N_523[0]
LUT4        ---     0.408             I1 to CO             \PWM/pwm_out_0__I_19_2
Route         2   e 1.158                                  \PWM/n24639
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_3
Route         2   e 1.158                                  \PWM/n24640
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_4
Route         2   e 1.158                                  \PWM/n24641
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_5
Route         2   e 1.158                                  \PWM/n24642
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_6
Route         2   e 1.158                                  \PWM/n24643
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_7
Route         2   e 1.158                                  \PWM/n24644
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_8
Route         2   e 1.158                                  \PWM/n24645
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_9
Route         2   e 1.158                                  \PWM/n24646
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_10
Route         2   e 1.158                                  \PWM/n24647
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_11
Route         1   e 1.020                                  \PWM/n24648
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_12
Route         1   e 1.020                                  \PWM/n24649
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_13
Route         1   e 1.020                                  \PWM/pwm_out_0__N_522
LUT4        ---     0.408             I3 to O              \PWM/i9_4_lut
Route         1   e 1.020                                  \PWM/n21
LUT4        ---     0.408             I0 to O              \PWM/i1_4_lut
Route         1   e 1.020                                  \PWM/n16531
                  --------
                   24.506  (26.5% logic, 73.5% route), 16 logic levels.


Passed:  The following path meets requirements by 39.427ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \PWM/half_duty[0]__i2  (from CLK +)
   Destination:    SB_DFFE    E              \PWM/pwm_out[0]_39  (to CLK +)

   Delay:                  22.940ns  (26.5% logic, 73.5% route), 15 logic levels.

 Constraint Details:

     22.940ns data_path \PWM/half_duty[0]__i2 to \PWM/pwm_out[0]_39 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 39.427ns

 Path Details: \PWM/half_duty[0]__i2 to \PWM/pwm_out[0]_39

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \PWM/half_duty[0]__i2 (from CLK)
Route         3   e 1.339                                  half_duty[0][1]
LUT4        ---     0.408             I0 to O              \PWM/half_duty_0__9__I_0_i2_1_lut
Route         2   e 1.158                                  \PWM/pwm_out_0__N_523[1]
LUT4        ---     0.408             I1 to CO             \PWM/pwm_out_0__I_19_3
Route         2   e 1.158                                  \PWM/n24640
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_4
Route         2   e 1.158                                  \PWM/n24641
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_5
Route         2   e 1.158                                  \PWM/n24642
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_6
Route         2   e 1.158                                  \PWM/n24643
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_7
Route         2   e 1.158                                  \PWM/n24644
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_8
Route         2   e 1.158                                  \PWM/n24645
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_9
Route         2   e 1.158                                  \PWM/n24646
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_10
Route         2   e 1.158                                  \PWM/n24647
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_11
Route         1   e 1.020                                  \PWM/n24648
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_12
Route         1   e 1.020                                  \PWM/n24649
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_13
Route         1   e 1.020                                  \PWM/pwm_out_0__N_522
LUT4        ---     0.408             I3 to O              \PWM/i9_4_lut
Route         1   e 1.020                                  \PWM/n21
LUT4        ---     0.408             I0 to O              \PWM/i1_4_lut
Route         1   e 1.020                                  \PWM/n16531
                  --------
                   22.940  (26.5% logic, 73.5% route), 15 logic levels.


Passed:  The following path meets requirements by 40.717ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \PWM/half_duty[0]__i1  (from CLK +)
   Destination:    SB_DFFE    E              \PWM/pwm_out[0]_39  (to CLK +)

   Delay:                  21.650ns  (26.2% logic, 73.8% route), 14 logic levels.

 Constraint Details:

     21.650ns data_path \PWM/half_duty[0]__i1 to \PWM/pwm_out[0]_39 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 40.717ns

 Path Details: \PWM/half_duty[0]__i1 to \PWM/pwm_out[0]_39

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \PWM/half_duty[0]__i1 (from CLK)
Route         3   e 1.339                                  half_duty[0][0]
LUT4        ---     0.408             I0 to O              \PWM/half_duty_0__9__I_0_i1_1_lut
Route         2   e 1.158                                  \PWM/pwm_out_0__N_523[0]
LUT4        ---     0.408             I1 to CO             \PWM/pwm_out_0__I_19_2
Route         2   e 1.158                                  \PWM/n24639
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_3
Route         2   e 1.158                                  \PWM/n24640
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_4
Route         2   e 1.158                                  \PWM/n24641
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_5
Route         2   e 1.158                                  \PWM/n24642
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_6
Route         2   e 1.158                                  \PWM/n24643
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_7
Route         2   e 1.158                                  \PWM/n24644
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_8
Route         2   e 1.158                                  \PWM/n24645
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_9
Route         2   e 1.158                                  \PWM/n24646
LUT4        ---     0.408             CI to CO             \PWM/pwm_out_0__I_19_10
Route         2   e 1.158                                  \PWM/n24647
LUT4        ---     0.408             I3 to O              \PWM/pwm_out_0__I_19_11_lut
Route         1   e 1.020                                  \PWM/n10
LUT4        ---     0.408             I0 to O              \PWM/i9_4_lut
Route         1   e 1.020                                  \PWM/n21
LUT4        ---     0.408             I0 to O              \PWM/i1_4_lut
Route         1   e 1.020                                  \PWM/n16531
                  --------
                   21.650  (26.2% logic, 73.8% route), 14 logic levels.

Report: 24.639 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets LED_c]                 |    62.500 ns|    14.351 ns|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|LED_c [ get_nets LED_c ]     |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|    24.639 ns|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  589 paths, 148 nets, and 341 connections (1.8% coverage)


Peak memory: 276189184 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
