0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado_Projects/CLA_16bit_Project/CLA_16bit_Project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado_Projects/CLA_16bit_Project/CLA_16bit_Project.srcs/sim_1/new/tb_cla_16bit.v,1769928499,verilog,,,,tb_cla_16bit,,,,,,,,
D:/Vivado_Projects/CLA_16bit_Project/CLA_16bit_Project.srcs/sources_1/new/cla_16bit.v,1769928412,verilog,,D:/Vivado_Projects/CLA_16bit_Project/CLA_16bit_Project.srcs/sim_1/new/tb_cla_16bit.v,,cla_16bit,,,,,,,,
