$date
	Tue Sep  3 19:25:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_tb $end
$var wire 1 ! out $end
$var reg 4 " count [3:0] $end
$var reg 1 # in $end
$scope module t1 $end
$var wire 1 # in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
b0 "
1!
$end
#10
0!
b1 "
1#
#20
1!
b10 "
0#
#30
0!
b11 "
1#
#40
1!
b100 "
0#
#50
0!
b101 "
1#
#60
1!
b110 "
0#
#70
0!
b111 "
1#
#80
1!
b1000 "
0#
#90
0!
b1001 "
1#
#100
1!
b1010 "
0#
#110
0!
b1011 "
1#
#120
1!
b1100 "
0#
#130
0!
b1101 "
1#
#140
1!
b1110 "
0#
#150
0!
b1111 "
1#
#160
