<root><simulation><result_generated_time />2023-05-16 18:11:41<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />14450688<total_data_size_element />{'W': 294912, 'I': 10368, 'O': 12544}<total_data_reuse />{'W': 49, 'I': 1393.7777777777778, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/27</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [672, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('FY', 3)], [('C', 32)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('C', 32)]], [], []]<O />[[[('FY', 3)], [('C', 32)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('FX', 3), ('OX', 7), ('C', 2), ('C', 2)], [('K', 4), ('K', 16)], []]<I />[[('K', 4), ('FX', 3), ('OX', 7), ('C', 2), ('C', 2), ('K', 4), ('K', 16)], [], []]<O />[[('K', 4), ('FX', 3), ('OX', 7), ('C', 2), ('C', 2)], [('K', 4), ('K', 16)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [2.33, 597.33, 1.0, 1.0], 'O': [96.0, 12, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [384, 2359296, 2359296], 'I': [288, 82944, 82944], 'O': [224, 100352, 100352], 'O_partial': [224, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [0.75, 0.07, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.08, 0.0], 'I': [0.56, 0.08, 0.0], 'O': [0.44, 0.08, 0.0]}<effective_mem_size_bit />{'W': [192, 589824, 2359296], 'I': [288, 82944, 82944], 'O': [224, 25088, 100352], 'O_partial': [224, 0, 0], 'O_final': [0, 25088, 100352]}<total_unit_count />{'W': [672, 96, 1, 1], 'I': [672, 672, 1, 1], 'O': [672, 7, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [288, 288, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [2.3333333333333335, 2.3333333333333335, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2064384, 294912], [294912, 294912], [294912, 0]]<I />[[3612672, 24192], [10368, 10368], [10368, 0]]<O />[[(137984, 150528), (12544, 0)], [(0, 12544), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(137984, 150528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (12544, 0)], [(0, 12544), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[258048, 36864], [4608, 4608], [1152, 0]]<I />[[451584, 3024], [162, 162], [40, 0]]<O />[[(17248, 18816), (1568, 0)], [(0, 196), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([17248, 18816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1568, 0]), ([0, 196], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />14450688<idle />7569408</mac_count></basic_info><energy><total_energy />31970578.2<mem_energy_breakdown><W />[100.2, 913.2, 1534.3]<I />[152.8, 32.1, 53.9]<O />[13.2, 38.8, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />31589204.0<idle_MAC />378470.4<total />31967674.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5356<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.8162<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />26346<latency_cycle_without_data_loading />21504<ideal_computing_cycle />21504<data_loading><load_cycle_total />4842<load_cycle_individual />{'W': [72, 4608, 0], 'I': [162, 162, 0]}<load_cycle_combined />{'W': 4608, 'I': 163}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-21503], [-20790, -16632], [-21504, -21504]], 'I': [[-21503], [-336, -21504], [-21504, -21504]], 'O': [[-21504], [-21248, -21312], [-21308, -21455]]}<mem_stall_cycle_shared />{'W': [[-21503], [-20790, 0], [0, 0]], 'I': [[-21503], [-336, 0], [0, 0]], 'O': [[-21504], [-21248, -21312], [-21308, -21455]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 2359296, 2359296], 'I': [288, 82944, 82944], 'O': [224, 100352, 100352], 'O_partial': [224, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [36864, 2359296, 2359296], 'I': [82944, 82944, 82944], 'O': [1568, 100352, 100352]}<loop_cycles_each_level />{'W': [336, 21504, 21504], 'I': [21504, 21504, 21504], 'O': [336, 21504, 21504]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 109.7]], 'I': [[8.0, 0.0], [3.9, 3.9], [3.9, 3.9]], 'O': [[8.0, 0.7], [4.7, 4.7], [4.7, 4.7]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 109.7]], 'I': [[8.0, 0.9], [246.9, 3.9], [3.9, 3.9]], 'O': [[8.0, 2.7], [18.7, 4.7], [4.7, 4.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 0]], 'I': [[8.0, 0.9], [246.9, 3.9], [3.9, 0]], 'O': [[8.0, 0.7], [4.7, 4.7], [4.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [361.2, 118.2], [113.6, 4.7]], 'I': [[8.0, 0.9], [361.2, 118.2], [113.6, 4.7]], 'O': [[8.0, 0.7], [361.2, 118.2], [113.6, 4.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 21504], [336, 336, 64], [21504, 21504, 1]], 'I': [[1, 1, 21504], [336, 21504, 1], [21504, 21504, 1]], 'O': [[1, 1, 21504], [336, 336, 64], [21504, 21504, 1]]}<trans_time_real />{'W': [[0, 1, 21504], [[6, 336, 64], [72, 336, 64]], [[4608, 21504, 1], [1152, 21504, 1]]], 'I': [[0, 1, 21504], [[4, 21504, 1], [162, 21504, 1]], [[162, 21504, 1], [40, 21504, 1]]], 'O': [[0, 1, 21504], [[4, 336, 64], [3, 336, 64]], [[196, 21504, 1], [49, 21504, 1]]]}<single_stall_cycle />{'W': [[-1], [-330, -264], [-16896, -20352]], 'I': [[-1], [-332, -174], [-21342, -21464]], 'O': [[-1], [-332, -333], [-21308, -21455]]}<single_stall_count />{'W': [21503, 63, 0], 'I': [21503, 0, 0], 'O': [21504, 64, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [4536, 0], 'I': [0, 0], 'O': [256, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-21504, -21504], [-21308, -21504]], 1: [[-16968, -21504], [-21248, -21308]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>