// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/29/2022 12:39:32"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AUEB_PROCESSOR (
	keyData,
	fromData,
	instr,
	clock,
	clock2,
	printEnable,
	keyEnable,
	DataWriteFlag,
	dataAD,
	toData,
	printCode,
	printData,
	intstruction,
	regOUT);
input 	[15:0] keyData;
input 	[15:0] fromData;
input 	[15:0] instr;
input 	clock;
input 	clock2;
output 	printEnable;
output 	keyEnable;
output 	DataWriteFlag;
output 	[15:0] dataAD;
output 	[15:0] toData;
output 	[15:0] printCode;
output 	[15:0] printData;
output 	[15:0] intstruction;
output 	[143:0] regOUT;

// Design Ports Information
// keyData[0]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[1]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[2]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[5]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[6]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[7]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[9]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[10]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[12]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[13]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[14]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[15]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[0]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[1]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[2]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[3]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[4]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[5]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[6]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[7]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[8]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[9]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[10]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[11]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[12]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[13]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[14]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[15]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[0]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[1]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[2]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[3]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[4]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[5]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[6]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[7]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[8]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[9]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[10]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[11]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[12]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[13]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[14]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[15]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock2	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// printEnable	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// keyEnable	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataWriteFlag	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[0]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[1]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[3]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[4]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[5]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[6]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[7]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[8]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[9]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[10]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[11]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[13]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[14]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[15]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[0]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[2]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[3]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[4]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[6]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[7]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[8]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[9]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[10]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[11]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[12]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[13]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[14]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[15]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[2]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[4]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[5]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[8]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[9]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[10]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[11]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[12]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[13]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[14]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[15]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[0]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[1]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[2]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[4]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[5]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[6]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[7]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[9]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[10]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[11]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[12]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[13]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[14]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[15]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[0]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[1]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[2]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[3]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[4]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[5]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[6]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[7]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[8]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[9]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[10]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[11]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[12]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[13]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[14]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstruction[15]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[1]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[2]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[3]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[4]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[5]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[6]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[8]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[9]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[10]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[11]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[12]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[13]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[14]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[15]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[16]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[17]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[18]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[19]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[20]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[21]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[22]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[23]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[24]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[25]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[26]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[27]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[28]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[29]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[30]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[31]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[32]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[33]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[34]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[35]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[36]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[37]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[38]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[39]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[40]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[41]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[42]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[43]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[44]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[45]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[46]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[47]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[48]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[49]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[50]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[51]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[52]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[53]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[54]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[55]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[56]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[57]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[58]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[59]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[60]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[61]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[62]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[63]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[64]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[65]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[66]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[67]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[68]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[69]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[70]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[71]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[72]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[73]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[74]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[75]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[76]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[77]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[78]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[79]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[80]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[81]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[82]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[83]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[84]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[85]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[86]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[87]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[88]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[89]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[90]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[91]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[92]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[93]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[94]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[95]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[96]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[97]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[98]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[99]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[100]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[101]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[102]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[103]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[104]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[105]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[106]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[107]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[108]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[109]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[110]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[111]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[112]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[113]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[114]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[115]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[116]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[117]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[118]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[119]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[120]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[121]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[122]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[123]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[124]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[125]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[126]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[127]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[128]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[129]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[130]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[131]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[132]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[133]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[134]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[135]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[136]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[137]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[138]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[139]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[140]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[141]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[142]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[143]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;


// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[0]));
// synopsys translate_off
defparam \keyData[0]~I .input_async_reset = "none";
defparam \keyData[0]~I .input_power_up = "low";
defparam \keyData[0]~I .input_register_mode = "none";
defparam \keyData[0]~I .input_sync_reset = "none";
defparam \keyData[0]~I .oe_async_reset = "none";
defparam \keyData[0]~I .oe_power_up = "low";
defparam \keyData[0]~I .oe_register_mode = "none";
defparam \keyData[0]~I .oe_sync_reset = "none";
defparam \keyData[0]~I .operation_mode = "input";
defparam \keyData[0]~I .output_async_reset = "none";
defparam \keyData[0]~I .output_power_up = "low";
defparam \keyData[0]~I .output_register_mode = "none";
defparam \keyData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[1]));
// synopsys translate_off
defparam \keyData[1]~I .input_async_reset = "none";
defparam \keyData[1]~I .input_power_up = "low";
defparam \keyData[1]~I .input_register_mode = "none";
defparam \keyData[1]~I .input_sync_reset = "none";
defparam \keyData[1]~I .oe_async_reset = "none";
defparam \keyData[1]~I .oe_power_up = "low";
defparam \keyData[1]~I .oe_register_mode = "none";
defparam \keyData[1]~I .oe_sync_reset = "none";
defparam \keyData[1]~I .operation_mode = "input";
defparam \keyData[1]~I .output_async_reset = "none";
defparam \keyData[1]~I .output_power_up = "low";
defparam \keyData[1]~I .output_register_mode = "none";
defparam \keyData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[2]));
// synopsys translate_off
defparam \keyData[2]~I .input_async_reset = "none";
defparam \keyData[2]~I .input_power_up = "low";
defparam \keyData[2]~I .input_register_mode = "none";
defparam \keyData[2]~I .input_sync_reset = "none";
defparam \keyData[2]~I .oe_async_reset = "none";
defparam \keyData[2]~I .oe_power_up = "low";
defparam \keyData[2]~I .oe_register_mode = "none";
defparam \keyData[2]~I .oe_sync_reset = "none";
defparam \keyData[2]~I .operation_mode = "input";
defparam \keyData[2]~I .output_async_reset = "none";
defparam \keyData[2]~I .output_power_up = "low";
defparam \keyData[2]~I .output_register_mode = "none";
defparam \keyData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[3]));
// synopsys translate_off
defparam \keyData[3]~I .input_async_reset = "none";
defparam \keyData[3]~I .input_power_up = "low";
defparam \keyData[3]~I .input_register_mode = "none";
defparam \keyData[3]~I .input_sync_reset = "none";
defparam \keyData[3]~I .oe_async_reset = "none";
defparam \keyData[3]~I .oe_power_up = "low";
defparam \keyData[3]~I .oe_register_mode = "none";
defparam \keyData[3]~I .oe_sync_reset = "none";
defparam \keyData[3]~I .operation_mode = "input";
defparam \keyData[3]~I .output_async_reset = "none";
defparam \keyData[3]~I .output_power_up = "low";
defparam \keyData[3]~I .output_register_mode = "none";
defparam \keyData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[4]));
// synopsys translate_off
defparam \keyData[4]~I .input_async_reset = "none";
defparam \keyData[4]~I .input_power_up = "low";
defparam \keyData[4]~I .input_register_mode = "none";
defparam \keyData[4]~I .input_sync_reset = "none";
defparam \keyData[4]~I .oe_async_reset = "none";
defparam \keyData[4]~I .oe_power_up = "low";
defparam \keyData[4]~I .oe_register_mode = "none";
defparam \keyData[4]~I .oe_sync_reset = "none";
defparam \keyData[4]~I .operation_mode = "input";
defparam \keyData[4]~I .output_async_reset = "none";
defparam \keyData[4]~I .output_power_up = "low";
defparam \keyData[4]~I .output_register_mode = "none";
defparam \keyData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[5]));
// synopsys translate_off
defparam \keyData[5]~I .input_async_reset = "none";
defparam \keyData[5]~I .input_power_up = "low";
defparam \keyData[5]~I .input_register_mode = "none";
defparam \keyData[5]~I .input_sync_reset = "none";
defparam \keyData[5]~I .oe_async_reset = "none";
defparam \keyData[5]~I .oe_power_up = "low";
defparam \keyData[5]~I .oe_register_mode = "none";
defparam \keyData[5]~I .oe_sync_reset = "none";
defparam \keyData[5]~I .operation_mode = "input";
defparam \keyData[5]~I .output_async_reset = "none";
defparam \keyData[5]~I .output_power_up = "low";
defparam \keyData[5]~I .output_register_mode = "none";
defparam \keyData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[6]));
// synopsys translate_off
defparam \keyData[6]~I .input_async_reset = "none";
defparam \keyData[6]~I .input_power_up = "low";
defparam \keyData[6]~I .input_register_mode = "none";
defparam \keyData[6]~I .input_sync_reset = "none";
defparam \keyData[6]~I .oe_async_reset = "none";
defparam \keyData[6]~I .oe_power_up = "low";
defparam \keyData[6]~I .oe_register_mode = "none";
defparam \keyData[6]~I .oe_sync_reset = "none";
defparam \keyData[6]~I .operation_mode = "input";
defparam \keyData[6]~I .output_async_reset = "none";
defparam \keyData[6]~I .output_power_up = "low";
defparam \keyData[6]~I .output_register_mode = "none";
defparam \keyData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[7]));
// synopsys translate_off
defparam \keyData[7]~I .input_async_reset = "none";
defparam \keyData[7]~I .input_power_up = "low";
defparam \keyData[7]~I .input_register_mode = "none";
defparam \keyData[7]~I .input_sync_reset = "none";
defparam \keyData[7]~I .oe_async_reset = "none";
defparam \keyData[7]~I .oe_power_up = "low";
defparam \keyData[7]~I .oe_register_mode = "none";
defparam \keyData[7]~I .oe_sync_reset = "none";
defparam \keyData[7]~I .operation_mode = "input";
defparam \keyData[7]~I .output_async_reset = "none";
defparam \keyData[7]~I .output_power_up = "low";
defparam \keyData[7]~I .output_register_mode = "none";
defparam \keyData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[8]));
// synopsys translate_off
defparam \keyData[8]~I .input_async_reset = "none";
defparam \keyData[8]~I .input_power_up = "low";
defparam \keyData[8]~I .input_register_mode = "none";
defparam \keyData[8]~I .input_sync_reset = "none";
defparam \keyData[8]~I .oe_async_reset = "none";
defparam \keyData[8]~I .oe_power_up = "low";
defparam \keyData[8]~I .oe_register_mode = "none";
defparam \keyData[8]~I .oe_sync_reset = "none";
defparam \keyData[8]~I .operation_mode = "input";
defparam \keyData[8]~I .output_async_reset = "none";
defparam \keyData[8]~I .output_power_up = "low";
defparam \keyData[8]~I .output_register_mode = "none";
defparam \keyData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[9]));
// synopsys translate_off
defparam \keyData[9]~I .input_async_reset = "none";
defparam \keyData[9]~I .input_power_up = "low";
defparam \keyData[9]~I .input_register_mode = "none";
defparam \keyData[9]~I .input_sync_reset = "none";
defparam \keyData[9]~I .oe_async_reset = "none";
defparam \keyData[9]~I .oe_power_up = "low";
defparam \keyData[9]~I .oe_register_mode = "none";
defparam \keyData[9]~I .oe_sync_reset = "none";
defparam \keyData[9]~I .operation_mode = "input";
defparam \keyData[9]~I .output_async_reset = "none";
defparam \keyData[9]~I .output_power_up = "low";
defparam \keyData[9]~I .output_register_mode = "none";
defparam \keyData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[10]));
// synopsys translate_off
defparam \keyData[10]~I .input_async_reset = "none";
defparam \keyData[10]~I .input_power_up = "low";
defparam \keyData[10]~I .input_register_mode = "none";
defparam \keyData[10]~I .input_sync_reset = "none";
defparam \keyData[10]~I .oe_async_reset = "none";
defparam \keyData[10]~I .oe_power_up = "low";
defparam \keyData[10]~I .oe_register_mode = "none";
defparam \keyData[10]~I .oe_sync_reset = "none";
defparam \keyData[10]~I .operation_mode = "input";
defparam \keyData[10]~I .output_async_reset = "none";
defparam \keyData[10]~I .output_power_up = "low";
defparam \keyData[10]~I .output_register_mode = "none";
defparam \keyData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[11]));
// synopsys translate_off
defparam \keyData[11]~I .input_async_reset = "none";
defparam \keyData[11]~I .input_power_up = "low";
defparam \keyData[11]~I .input_register_mode = "none";
defparam \keyData[11]~I .input_sync_reset = "none";
defparam \keyData[11]~I .oe_async_reset = "none";
defparam \keyData[11]~I .oe_power_up = "low";
defparam \keyData[11]~I .oe_register_mode = "none";
defparam \keyData[11]~I .oe_sync_reset = "none";
defparam \keyData[11]~I .operation_mode = "input";
defparam \keyData[11]~I .output_async_reset = "none";
defparam \keyData[11]~I .output_power_up = "low";
defparam \keyData[11]~I .output_register_mode = "none";
defparam \keyData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[12]));
// synopsys translate_off
defparam \keyData[12]~I .input_async_reset = "none";
defparam \keyData[12]~I .input_power_up = "low";
defparam \keyData[12]~I .input_register_mode = "none";
defparam \keyData[12]~I .input_sync_reset = "none";
defparam \keyData[12]~I .oe_async_reset = "none";
defparam \keyData[12]~I .oe_power_up = "low";
defparam \keyData[12]~I .oe_register_mode = "none";
defparam \keyData[12]~I .oe_sync_reset = "none";
defparam \keyData[12]~I .operation_mode = "input";
defparam \keyData[12]~I .output_async_reset = "none";
defparam \keyData[12]~I .output_power_up = "low";
defparam \keyData[12]~I .output_register_mode = "none";
defparam \keyData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[13]));
// synopsys translate_off
defparam \keyData[13]~I .input_async_reset = "none";
defparam \keyData[13]~I .input_power_up = "low";
defparam \keyData[13]~I .input_register_mode = "none";
defparam \keyData[13]~I .input_sync_reset = "none";
defparam \keyData[13]~I .oe_async_reset = "none";
defparam \keyData[13]~I .oe_power_up = "low";
defparam \keyData[13]~I .oe_register_mode = "none";
defparam \keyData[13]~I .oe_sync_reset = "none";
defparam \keyData[13]~I .operation_mode = "input";
defparam \keyData[13]~I .output_async_reset = "none";
defparam \keyData[13]~I .output_power_up = "low";
defparam \keyData[13]~I .output_register_mode = "none";
defparam \keyData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[14]));
// synopsys translate_off
defparam \keyData[14]~I .input_async_reset = "none";
defparam \keyData[14]~I .input_power_up = "low";
defparam \keyData[14]~I .input_register_mode = "none";
defparam \keyData[14]~I .input_sync_reset = "none";
defparam \keyData[14]~I .oe_async_reset = "none";
defparam \keyData[14]~I .oe_power_up = "low";
defparam \keyData[14]~I .oe_register_mode = "none";
defparam \keyData[14]~I .oe_sync_reset = "none";
defparam \keyData[14]~I .operation_mode = "input";
defparam \keyData[14]~I .output_async_reset = "none";
defparam \keyData[14]~I .output_power_up = "low";
defparam \keyData[14]~I .output_register_mode = "none";
defparam \keyData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[15]));
// synopsys translate_off
defparam \keyData[15]~I .input_async_reset = "none";
defparam \keyData[15]~I .input_power_up = "low";
defparam \keyData[15]~I .input_register_mode = "none";
defparam \keyData[15]~I .input_sync_reset = "none";
defparam \keyData[15]~I .oe_async_reset = "none";
defparam \keyData[15]~I .oe_power_up = "low";
defparam \keyData[15]~I .oe_register_mode = "none";
defparam \keyData[15]~I .oe_sync_reset = "none";
defparam \keyData[15]~I .operation_mode = "input";
defparam \keyData[15]~I .output_async_reset = "none";
defparam \keyData[15]~I .output_power_up = "low";
defparam \keyData[15]~I .output_register_mode = "none";
defparam \keyData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[0]));
// synopsys translate_off
defparam \fromData[0]~I .input_async_reset = "none";
defparam \fromData[0]~I .input_power_up = "low";
defparam \fromData[0]~I .input_register_mode = "none";
defparam \fromData[0]~I .input_sync_reset = "none";
defparam \fromData[0]~I .oe_async_reset = "none";
defparam \fromData[0]~I .oe_power_up = "low";
defparam \fromData[0]~I .oe_register_mode = "none";
defparam \fromData[0]~I .oe_sync_reset = "none";
defparam \fromData[0]~I .operation_mode = "input";
defparam \fromData[0]~I .output_async_reset = "none";
defparam \fromData[0]~I .output_power_up = "low";
defparam \fromData[0]~I .output_register_mode = "none";
defparam \fromData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[1]));
// synopsys translate_off
defparam \fromData[1]~I .input_async_reset = "none";
defparam \fromData[1]~I .input_power_up = "low";
defparam \fromData[1]~I .input_register_mode = "none";
defparam \fromData[1]~I .input_sync_reset = "none";
defparam \fromData[1]~I .oe_async_reset = "none";
defparam \fromData[1]~I .oe_power_up = "low";
defparam \fromData[1]~I .oe_register_mode = "none";
defparam \fromData[1]~I .oe_sync_reset = "none";
defparam \fromData[1]~I .operation_mode = "input";
defparam \fromData[1]~I .output_async_reset = "none";
defparam \fromData[1]~I .output_power_up = "low";
defparam \fromData[1]~I .output_register_mode = "none";
defparam \fromData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[2]));
// synopsys translate_off
defparam \fromData[2]~I .input_async_reset = "none";
defparam \fromData[2]~I .input_power_up = "low";
defparam \fromData[2]~I .input_register_mode = "none";
defparam \fromData[2]~I .input_sync_reset = "none";
defparam \fromData[2]~I .oe_async_reset = "none";
defparam \fromData[2]~I .oe_power_up = "low";
defparam \fromData[2]~I .oe_register_mode = "none";
defparam \fromData[2]~I .oe_sync_reset = "none";
defparam \fromData[2]~I .operation_mode = "input";
defparam \fromData[2]~I .output_async_reset = "none";
defparam \fromData[2]~I .output_power_up = "low";
defparam \fromData[2]~I .output_register_mode = "none";
defparam \fromData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[3]));
// synopsys translate_off
defparam \fromData[3]~I .input_async_reset = "none";
defparam \fromData[3]~I .input_power_up = "low";
defparam \fromData[3]~I .input_register_mode = "none";
defparam \fromData[3]~I .input_sync_reset = "none";
defparam \fromData[3]~I .oe_async_reset = "none";
defparam \fromData[3]~I .oe_power_up = "low";
defparam \fromData[3]~I .oe_register_mode = "none";
defparam \fromData[3]~I .oe_sync_reset = "none";
defparam \fromData[3]~I .operation_mode = "input";
defparam \fromData[3]~I .output_async_reset = "none";
defparam \fromData[3]~I .output_power_up = "low";
defparam \fromData[3]~I .output_register_mode = "none";
defparam \fromData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[4]));
// synopsys translate_off
defparam \fromData[4]~I .input_async_reset = "none";
defparam \fromData[4]~I .input_power_up = "low";
defparam \fromData[4]~I .input_register_mode = "none";
defparam \fromData[4]~I .input_sync_reset = "none";
defparam \fromData[4]~I .oe_async_reset = "none";
defparam \fromData[4]~I .oe_power_up = "low";
defparam \fromData[4]~I .oe_register_mode = "none";
defparam \fromData[4]~I .oe_sync_reset = "none";
defparam \fromData[4]~I .operation_mode = "input";
defparam \fromData[4]~I .output_async_reset = "none";
defparam \fromData[4]~I .output_power_up = "low";
defparam \fromData[4]~I .output_register_mode = "none";
defparam \fromData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[5]));
// synopsys translate_off
defparam \fromData[5]~I .input_async_reset = "none";
defparam \fromData[5]~I .input_power_up = "low";
defparam \fromData[5]~I .input_register_mode = "none";
defparam \fromData[5]~I .input_sync_reset = "none";
defparam \fromData[5]~I .oe_async_reset = "none";
defparam \fromData[5]~I .oe_power_up = "low";
defparam \fromData[5]~I .oe_register_mode = "none";
defparam \fromData[5]~I .oe_sync_reset = "none";
defparam \fromData[5]~I .operation_mode = "input";
defparam \fromData[5]~I .output_async_reset = "none";
defparam \fromData[5]~I .output_power_up = "low";
defparam \fromData[5]~I .output_register_mode = "none";
defparam \fromData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[6]));
// synopsys translate_off
defparam \fromData[6]~I .input_async_reset = "none";
defparam \fromData[6]~I .input_power_up = "low";
defparam \fromData[6]~I .input_register_mode = "none";
defparam \fromData[6]~I .input_sync_reset = "none";
defparam \fromData[6]~I .oe_async_reset = "none";
defparam \fromData[6]~I .oe_power_up = "low";
defparam \fromData[6]~I .oe_register_mode = "none";
defparam \fromData[6]~I .oe_sync_reset = "none";
defparam \fromData[6]~I .operation_mode = "input";
defparam \fromData[6]~I .output_async_reset = "none";
defparam \fromData[6]~I .output_power_up = "low";
defparam \fromData[6]~I .output_register_mode = "none";
defparam \fromData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[7]));
// synopsys translate_off
defparam \fromData[7]~I .input_async_reset = "none";
defparam \fromData[7]~I .input_power_up = "low";
defparam \fromData[7]~I .input_register_mode = "none";
defparam \fromData[7]~I .input_sync_reset = "none";
defparam \fromData[7]~I .oe_async_reset = "none";
defparam \fromData[7]~I .oe_power_up = "low";
defparam \fromData[7]~I .oe_register_mode = "none";
defparam \fromData[7]~I .oe_sync_reset = "none";
defparam \fromData[7]~I .operation_mode = "input";
defparam \fromData[7]~I .output_async_reset = "none";
defparam \fromData[7]~I .output_power_up = "low";
defparam \fromData[7]~I .output_register_mode = "none";
defparam \fromData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[8]));
// synopsys translate_off
defparam \fromData[8]~I .input_async_reset = "none";
defparam \fromData[8]~I .input_power_up = "low";
defparam \fromData[8]~I .input_register_mode = "none";
defparam \fromData[8]~I .input_sync_reset = "none";
defparam \fromData[8]~I .oe_async_reset = "none";
defparam \fromData[8]~I .oe_power_up = "low";
defparam \fromData[8]~I .oe_register_mode = "none";
defparam \fromData[8]~I .oe_sync_reset = "none";
defparam \fromData[8]~I .operation_mode = "input";
defparam \fromData[8]~I .output_async_reset = "none";
defparam \fromData[8]~I .output_power_up = "low";
defparam \fromData[8]~I .output_register_mode = "none";
defparam \fromData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[9]));
// synopsys translate_off
defparam \fromData[9]~I .input_async_reset = "none";
defparam \fromData[9]~I .input_power_up = "low";
defparam \fromData[9]~I .input_register_mode = "none";
defparam \fromData[9]~I .input_sync_reset = "none";
defparam \fromData[9]~I .oe_async_reset = "none";
defparam \fromData[9]~I .oe_power_up = "low";
defparam \fromData[9]~I .oe_register_mode = "none";
defparam \fromData[9]~I .oe_sync_reset = "none";
defparam \fromData[9]~I .operation_mode = "input";
defparam \fromData[9]~I .output_async_reset = "none";
defparam \fromData[9]~I .output_power_up = "low";
defparam \fromData[9]~I .output_register_mode = "none";
defparam \fromData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[10]));
// synopsys translate_off
defparam \fromData[10]~I .input_async_reset = "none";
defparam \fromData[10]~I .input_power_up = "low";
defparam \fromData[10]~I .input_register_mode = "none";
defparam \fromData[10]~I .input_sync_reset = "none";
defparam \fromData[10]~I .oe_async_reset = "none";
defparam \fromData[10]~I .oe_power_up = "low";
defparam \fromData[10]~I .oe_register_mode = "none";
defparam \fromData[10]~I .oe_sync_reset = "none";
defparam \fromData[10]~I .operation_mode = "input";
defparam \fromData[10]~I .output_async_reset = "none";
defparam \fromData[10]~I .output_power_up = "low";
defparam \fromData[10]~I .output_register_mode = "none";
defparam \fromData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[11]));
// synopsys translate_off
defparam \fromData[11]~I .input_async_reset = "none";
defparam \fromData[11]~I .input_power_up = "low";
defparam \fromData[11]~I .input_register_mode = "none";
defparam \fromData[11]~I .input_sync_reset = "none";
defparam \fromData[11]~I .oe_async_reset = "none";
defparam \fromData[11]~I .oe_power_up = "low";
defparam \fromData[11]~I .oe_register_mode = "none";
defparam \fromData[11]~I .oe_sync_reset = "none";
defparam \fromData[11]~I .operation_mode = "input";
defparam \fromData[11]~I .output_async_reset = "none";
defparam \fromData[11]~I .output_power_up = "low";
defparam \fromData[11]~I .output_register_mode = "none";
defparam \fromData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[12]));
// synopsys translate_off
defparam \fromData[12]~I .input_async_reset = "none";
defparam \fromData[12]~I .input_power_up = "low";
defparam \fromData[12]~I .input_register_mode = "none";
defparam \fromData[12]~I .input_sync_reset = "none";
defparam \fromData[12]~I .oe_async_reset = "none";
defparam \fromData[12]~I .oe_power_up = "low";
defparam \fromData[12]~I .oe_register_mode = "none";
defparam \fromData[12]~I .oe_sync_reset = "none";
defparam \fromData[12]~I .operation_mode = "input";
defparam \fromData[12]~I .output_async_reset = "none";
defparam \fromData[12]~I .output_power_up = "low";
defparam \fromData[12]~I .output_register_mode = "none";
defparam \fromData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[13]));
// synopsys translate_off
defparam \fromData[13]~I .input_async_reset = "none";
defparam \fromData[13]~I .input_power_up = "low";
defparam \fromData[13]~I .input_register_mode = "none";
defparam \fromData[13]~I .input_sync_reset = "none";
defparam \fromData[13]~I .oe_async_reset = "none";
defparam \fromData[13]~I .oe_power_up = "low";
defparam \fromData[13]~I .oe_register_mode = "none";
defparam \fromData[13]~I .oe_sync_reset = "none";
defparam \fromData[13]~I .operation_mode = "input";
defparam \fromData[13]~I .output_async_reset = "none";
defparam \fromData[13]~I .output_power_up = "low";
defparam \fromData[13]~I .output_register_mode = "none";
defparam \fromData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[14]));
// synopsys translate_off
defparam \fromData[14]~I .input_async_reset = "none";
defparam \fromData[14]~I .input_power_up = "low";
defparam \fromData[14]~I .input_register_mode = "none";
defparam \fromData[14]~I .input_sync_reset = "none";
defparam \fromData[14]~I .oe_async_reset = "none";
defparam \fromData[14]~I .oe_power_up = "low";
defparam \fromData[14]~I .oe_register_mode = "none";
defparam \fromData[14]~I .oe_sync_reset = "none";
defparam \fromData[14]~I .operation_mode = "input";
defparam \fromData[14]~I .output_async_reset = "none";
defparam \fromData[14]~I .output_power_up = "low";
defparam \fromData[14]~I .output_register_mode = "none";
defparam \fromData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[15]));
// synopsys translate_off
defparam \fromData[15]~I .input_async_reset = "none";
defparam \fromData[15]~I .input_power_up = "low";
defparam \fromData[15]~I .input_register_mode = "none";
defparam \fromData[15]~I .input_sync_reset = "none";
defparam \fromData[15]~I .oe_async_reset = "none";
defparam \fromData[15]~I .oe_power_up = "low";
defparam \fromData[15]~I .oe_register_mode = "none";
defparam \fromData[15]~I .oe_sync_reset = "none";
defparam \fromData[15]~I .operation_mode = "input";
defparam \fromData[15]~I .output_async_reset = "none";
defparam \fromData[15]~I .output_power_up = "low";
defparam \fromData[15]~I .output_register_mode = "none";
defparam \fromData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[0]));
// synopsys translate_off
defparam \instr[0]~I .input_async_reset = "none";
defparam \instr[0]~I .input_power_up = "low";
defparam \instr[0]~I .input_register_mode = "none";
defparam \instr[0]~I .input_sync_reset = "none";
defparam \instr[0]~I .oe_async_reset = "none";
defparam \instr[0]~I .oe_power_up = "low";
defparam \instr[0]~I .oe_register_mode = "none";
defparam \instr[0]~I .oe_sync_reset = "none";
defparam \instr[0]~I .operation_mode = "input";
defparam \instr[0]~I .output_async_reset = "none";
defparam \instr[0]~I .output_power_up = "low";
defparam \instr[0]~I .output_register_mode = "none";
defparam \instr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[1]));
// synopsys translate_off
defparam \instr[1]~I .input_async_reset = "none";
defparam \instr[1]~I .input_power_up = "low";
defparam \instr[1]~I .input_register_mode = "none";
defparam \instr[1]~I .input_sync_reset = "none";
defparam \instr[1]~I .oe_async_reset = "none";
defparam \instr[1]~I .oe_power_up = "low";
defparam \instr[1]~I .oe_register_mode = "none";
defparam \instr[1]~I .oe_sync_reset = "none";
defparam \instr[1]~I .operation_mode = "input";
defparam \instr[1]~I .output_async_reset = "none";
defparam \instr[1]~I .output_power_up = "low";
defparam \instr[1]~I .output_register_mode = "none";
defparam \instr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[2]));
// synopsys translate_off
defparam \instr[2]~I .input_async_reset = "none";
defparam \instr[2]~I .input_power_up = "low";
defparam \instr[2]~I .input_register_mode = "none";
defparam \instr[2]~I .input_sync_reset = "none";
defparam \instr[2]~I .oe_async_reset = "none";
defparam \instr[2]~I .oe_power_up = "low";
defparam \instr[2]~I .oe_register_mode = "none";
defparam \instr[2]~I .oe_sync_reset = "none";
defparam \instr[2]~I .operation_mode = "input";
defparam \instr[2]~I .output_async_reset = "none";
defparam \instr[2]~I .output_power_up = "low";
defparam \instr[2]~I .output_register_mode = "none";
defparam \instr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[3]));
// synopsys translate_off
defparam \instr[3]~I .input_async_reset = "none";
defparam \instr[3]~I .input_power_up = "low";
defparam \instr[3]~I .input_register_mode = "none";
defparam \instr[3]~I .input_sync_reset = "none";
defparam \instr[3]~I .oe_async_reset = "none";
defparam \instr[3]~I .oe_power_up = "low";
defparam \instr[3]~I .oe_register_mode = "none";
defparam \instr[3]~I .oe_sync_reset = "none";
defparam \instr[3]~I .operation_mode = "input";
defparam \instr[3]~I .output_async_reset = "none";
defparam \instr[3]~I .output_power_up = "low";
defparam \instr[3]~I .output_register_mode = "none";
defparam \instr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[4]));
// synopsys translate_off
defparam \instr[4]~I .input_async_reset = "none";
defparam \instr[4]~I .input_power_up = "low";
defparam \instr[4]~I .input_register_mode = "none";
defparam \instr[4]~I .input_sync_reset = "none";
defparam \instr[4]~I .oe_async_reset = "none";
defparam \instr[4]~I .oe_power_up = "low";
defparam \instr[4]~I .oe_register_mode = "none";
defparam \instr[4]~I .oe_sync_reset = "none";
defparam \instr[4]~I .operation_mode = "input";
defparam \instr[4]~I .output_async_reset = "none";
defparam \instr[4]~I .output_power_up = "low";
defparam \instr[4]~I .output_register_mode = "none";
defparam \instr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[5]));
// synopsys translate_off
defparam \instr[5]~I .input_async_reset = "none";
defparam \instr[5]~I .input_power_up = "low";
defparam \instr[5]~I .input_register_mode = "none";
defparam \instr[5]~I .input_sync_reset = "none";
defparam \instr[5]~I .oe_async_reset = "none";
defparam \instr[5]~I .oe_power_up = "low";
defparam \instr[5]~I .oe_register_mode = "none";
defparam \instr[5]~I .oe_sync_reset = "none";
defparam \instr[5]~I .operation_mode = "input";
defparam \instr[5]~I .output_async_reset = "none";
defparam \instr[5]~I .output_power_up = "low";
defparam \instr[5]~I .output_register_mode = "none";
defparam \instr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[6]));
// synopsys translate_off
defparam \instr[6]~I .input_async_reset = "none";
defparam \instr[6]~I .input_power_up = "low";
defparam \instr[6]~I .input_register_mode = "none";
defparam \instr[6]~I .input_sync_reset = "none";
defparam \instr[6]~I .oe_async_reset = "none";
defparam \instr[6]~I .oe_power_up = "low";
defparam \instr[6]~I .oe_register_mode = "none";
defparam \instr[6]~I .oe_sync_reset = "none";
defparam \instr[6]~I .operation_mode = "input";
defparam \instr[6]~I .output_async_reset = "none";
defparam \instr[6]~I .output_power_up = "low";
defparam \instr[6]~I .output_register_mode = "none";
defparam \instr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[7]));
// synopsys translate_off
defparam \instr[7]~I .input_async_reset = "none";
defparam \instr[7]~I .input_power_up = "low";
defparam \instr[7]~I .input_register_mode = "none";
defparam \instr[7]~I .input_sync_reset = "none";
defparam \instr[7]~I .oe_async_reset = "none";
defparam \instr[7]~I .oe_power_up = "low";
defparam \instr[7]~I .oe_register_mode = "none";
defparam \instr[7]~I .oe_sync_reset = "none";
defparam \instr[7]~I .operation_mode = "input";
defparam \instr[7]~I .output_async_reset = "none";
defparam \instr[7]~I .output_power_up = "low";
defparam \instr[7]~I .output_register_mode = "none";
defparam \instr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[8]));
// synopsys translate_off
defparam \instr[8]~I .input_async_reset = "none";
defparam \instr[8]~I .input_power_up = "low";
defparam \instr[8]~I .input_register_mode = "none";
defparam \instr[8]~I .input_sync_reset = "none";
defparam \instr[8]~I .oe_async_reset = "none";
defparam \instr[8]~I .oe_power_up = "low";
defparam \instr[8]~I .oe_register_mode = "none";
defparam \instr[8]~I .oe_sync_reset = "none";
defparam \instr[8]~I .operation_mode = "input";
defparam \instr[8]~I .output_async_reset = "none";
defparam \instr[8]~I .output_power_up = "low";
defparam \instr[8]~I .output_register_mode = "none";
defparam \instr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[9]));
// synopsys translate_off
defparam \instr[9]~I .input_async_reset = "none";
defparam \instr[9]~I .input_power_up = "low";
defparam \instr[9]~I .input_register_mode = "none";
defparam \instr[9]~I .input_sync_reset = "none";
defparam \instr[9]~I .oe_async_reset = "none";
defparam \instr[9]~I .oe_power_up = "low";
defparam \instr[9]~I .oe_register_mode = "none";
defparam \instr[9]~I .oe_sync_reset = "none";
defparam \instr[9]~I .operation_mode = "input";
defparam \instr[9]~I .output_async_reset = "none";
defparam \instr[9]~I .output_power_up = "low";
defparam \instr[9]~I .output_register_mode = "none";
defparam \instr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[10]));
// synopsys translate_off
defparam \instr[10]~I .input_async_reset = "none";
defparam \instr[10]~I .input_power_up = "low";
defparam \instr[10]~I .input_register_mode = "none";
defparam \instr[10]~I .input_sync_reset = "none";
defparam \instr[10]~I .oe_async_reset = "none";
defparam \instr[10]~I .oe_power_up = "low";
defparam \instr[10]~I .oe_register_mode = "none";
defparam \instr[10]~I .oe_sync_reset = "none";
defparam \instr[10]~I .operation_mode = "input";
defparam \instr[10]~I .output_async_reset = "none";
defparam \instr[10]~I .output_power_up = "low";
defparam \instr[10]~I .output_register_mode = "none";
defparam \instr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[11]));
// synopsys translate_off
defparam \instr[11]~I .input_async_reset = "none";
defparam \instr[11]~I .input_power_up = "low";
defparam \instr[11]~I .input_register_mode = "none";
defparam \instr[11]~I .input_sync_reset = "none";
defparam \instr[11]~I .oe_async_reset = "none";
defparam \instr[11]~I .oe_power_up = "low";
defparam \instr[11]~I .oe_register_mode = "none";
defparam \instr[11]~I .oe_sync_reset = "none";
defparam \instr[11]~I .operation_mode = "input";
defparam \instr[11]~I .output_async_reset = "none";
defparam \instr[11]~I .output_power_up = "low";
defparam \instr[11]~I .output_register_mode = "none";
defparam \instr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[12]));
// synopsys translate_off
defparam \instr[12]~I .input_async_reset = "none";
defparam \instr[12]~I .input_power_up = "low";
defparam \instr[12]~I .input_register_mode = "none";
defparam \instr[12]~I .input_sync_reset = "none";
defparam \instr[12]~I .oe_async_reset = "none";
defparam \instr[12]~I .oe_power_up = "low";
defparam \instr[12]~I .oe_register_mode = "none";
defparam \instr[12]~I .oe_sync_reset = "none";
defparam \instr[12]~I .operation_mode = "input";
defparam \instr[12]~I .output_async_reset = "none";
defparam \instr[12]~I .output_power_up = "low";
defparam \instr[12]~I .output_register_mode = "none";
defparam \instr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[13]));
// synopsys translate_off
defparam \instr[13]~I .input_async_reset = "none";
defparam \instr[13]~I .input_power_up = "low";
defparam \instr[13]~I .input_register_mode = "none";
defparam \instr[13]~I .input_sync_reset = "none";
defparam \instr[13]~I .oe_async_reset = "none";
defparam \instr[13]~I .oe_power_up = "low";
defparam \instr[13]~I .oe_register_mode = "none";
defparam \instr[13]~I .oe_sync_reset = "none";
defparam \instr[13]~I .operation_mode = "input";
defparam \instr[13]~I .output_async_reset = "none";
defparam \instr[13]~I .output_power_up = "low";
defparam \instr[13]~I .output_register_mode = "none";
defparam \instr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[14]));
// synopsys translate_off
defparam \instr[14]~I .input_async_reset = "none";
defparam \instr[14]~I .input_power_up = "low";
defparam \instr[14]~I .input_register_mode = "none";
defparam \instr[14]~I .input_sync_reset = "none";
defparam \instr[14]~I .oe_async_reset = "none";
defparam \instr[14]~I .oe_power_up = "low";
defparam \instr[14]~I .oe_register_mode = "none";
defparam \instr[14]~I .oe_sync_reset = "none";
defparam \instr[14]~I .operation_mode = "input";
defparam \instr[14]~I .output_async_reset = "none";
defparam \instr[14]~I .output_power_up = "low";
defparam \instr[14]~I .output_register_mode = "none";
defparam \instr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[15]));
// synopsys translate_off
defparam \instr[15]~I .input_async_reset = "none";
defparam \instr[15]~I .input_power_up = "low";
defparam \instr[15]~I .input_register_mode = "none";
defparam \instr[15]~I .input_sync_reset = "none";
defparam \instr[15]~I .oe_async_reset = "none";
defparam \instr[15]~I .oe_power_up = "low";
defparam \instr[15]~I .oe_register_mode = "none";
defparam \instr[15]~I .oe_sync_reset = "none";
defparam \instr[15]~I .operation_mode = "input";
defparam \instr[15]~I .output_async_reset = "none";
defparam \instr[15]~I .output_power_up = "low";
defparam \instr[15]~I .output_register_mode = "none";
defparam \instr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock2));
// synopsys translate_off
defparam \clock2~I .input_async_reset = "none";
defparam \clock2~I .input_power_up = "low";
defparam \clock2~I .input_register_mode = "none";
defparam \clock2~I .input_sync_reset = "none";
defparam \clock2~I .oe_async_reset = "none";
defparam \clock2~I .oe_power_up = "low";
defparam \clock2~I .oe_register_mode = "none";
defparam \clock2~I .oe_sync_reset = "none";
defparam \clock2~I .operation_mode = "input";
defparam \clock2~I .output_async_reset = "none";
defparam \clock2~I .output_power_up = "low";
defparam \clock2~I .output_register_mode = "none";
defparam \clock2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEnable~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEnable));
// synopsys translate_off
defparam \printEnable~I .input_async_reset = "none";
defparam \printEnable~I .input_power_up = "low";
defparam \printEnable~I .input_register_mode = "none";
defparam \printEnable~I .input_sync_reset = "none";
defparam \printEnable~I .oe_async_reset = "none";
defparam \printEnable~I .oe_power_up = "low";
defparam \printEnable~I .oe_register_mode = "none";
defparam \printEnable~I .oe_sync_reset = "none";
defparam \printEnable~I .operation_mode = "output";
defparam \printEnable~I .output_async_reset = "none";
defparam \printEnable~I .output_power_up = "low";
defparam \printEnable~I .output_register_mode = "none";
defparam \printEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \keyEnable~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyEnable));
// synopsys translate_off
defparam \keyEnable~I .input_async_reset = "none";
defparam \keyEnable~I .input_power_up = "low";
defparam \keyEnable~I .input_register_mode = "none";
defparam \keyEnable~I .input_sync_reset = "none";
defparam \keyEnable~I .oe_async_reset = "none";
defparam \keyEnable~I .oe_power_up = "low";
defparam \keyEnable~I .oe_register_mode = "none";
defparam \keyEnable~I .oe_sync_reset = "none";
defparam \keyEnable~I .operation_mode = "output";
defparam \keyEnable~I .output_async_reset = "none";
defparam \keyEnable~I .output_power_up = "low";
defparam \keyEnable~I .output_register_mode = "none";
defparam \keyEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataWriteFlag~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataWriteFlag));
// synopsys translate_off
defparam \DataWriteFlag~I .input_async_reset = "none";
defparam \DataWriteFlag~I .input_power_up = "low";
defparam \DataWriteFlag~I .input_register_mode = "none";
defparam \DataWriteFlag~I .input_sync_reset = "none";
defparam \DataWriteFlag~I .oe_async_reset = "none";
defparam \DataWriteFlag~I .oe_power_up = "low";
defparam \DataWriteFlag~I .oe_register_mode = "none";
defparam \DataWriteFlag~I .oe_sync_reset = "none";
defparam \DataWriteFlag~I .operation_mode = "output";
defparam \DataWriteFlag~I .output_async_reset = "none";
defparam \DataWriteFlag~I .output_power_up = "low";
defparam \DataWriteFlag~I .output_register_mode = "none";
defparam \DataWriteFlag~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[0]));
// synopsys translate_off
defparam \dataAD[0]~I .input_async_reset = "none";
defparam \dataAD[0]~I .input_power_up = "low";
defparam \dataAD[0]~I .input_register_mode = "none";
defparam \dataAD[0]~I .input_sync_reset = "none";
defparam \dataAD[0]~I .oe_async_reset = "none";
defparam \dataAD[0]~I .oe_power_up = "low";
defparam \dataAD[0]~I .oe_register_mode = "none";
defparam \dataAD[0]~I .oe_sync_reset = "none";
defparam \dataAD[0]~I .operation_mode = "output";
defparam \dataAD[0]~I .output_async_reset = "none";
defparam \dataAD[0]~I .output_power_up = "low";
defparam \dataAD[0]~I .output_register_mode = "none";
defparam \dataAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[1]));
// synopsys translate_off
defparam \dataAD[1]~I .input_async_reset = "none";
defparam \dataAD[1]~I .input_power_up = "low";
defparam \dataAD[1]~I .input_register_mode = "none";
defparam \dataAD[1]~I .input_sync_reset = "none";
defparam \dataAD[1]~I .oe_async_reset = "none";
defparam \dataAD[1]~I .oe_power_up = "low";
defparam \dataAD[1]~I .oe_register_mode = "none";
defparam \dataAD[1]~I .oe_sync_reset = "none";
defparam \dataAD[1]~I .operation_mode = "output";
defparam \dataAD[1]~I .output_async_reset = "none";
defparam \dataAD[1]~I .output_power_up = "low";
defparam \dataAD[1]~I .output_register_mode = "none";
defparam \dataAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[2]));
// synopsys translate_off
defparam \dataAD[2]~I .input_async_reset = "none";
defparam \dataAD[2]~I .input_power_up = "low";
defparam \dataAD[2]~I .input_register_mode = "none";
defparam \dataAD[2]~I .input_sync_reset = "none";
defparam \dataAD[2]~I .oe_async_reset = "none";
defparam \dataAD[2]~I .oe_power_up = "low";
defparam \dataAD[2]~I .oe_register_mode = "none";
defparam \dataAD[2]~I .oe_sync_reset = "none";
defparam \dataAD[2]~I .operation_mode = "output";
defparam \dataAD[2]~I .output_async_reset = "none";
defparam \dataAD[2]~I .output_power_up = "low";
defparam \dataAD[2]~I .output_register_mode = "none";
defparam \dataAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[3]));
// synopsys translate_off
defparam \dataAD[3]~I .input_async_reset = "none";
defparam \dataAD[3]~I .input_power_up = "low";
defparam \dataAD[3]~I .input_register_mode = "none";
defparam \dataAD[3]~I .input_sync_reset = "none";
defparam \dataAD[3]~I .oe_async_reset = "none";
defparam \dataAD[3]~I .oe_power_up = "low";
defparam \dataAD[3]~I .oe_register_mode = "none";
defparam \dataAD[3]~I .oe_sync_reset = "none";
defparam \dataAD[3]~I .operation_mode = "output";
defparam \dataAD[3]~I .output_async_reset = "none";
defparam \dataAD[3]~I .output_power_up = "low";
defparam \dataAD[3]~I .output_register_mode = "none";
defparam \dataAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[4]));
// synopsys translate_off
defparam \dataAD[4]~I .input_async_reset = "none";
defparam \dataAD[4]~I .input_power_up = "low";
defparam \dataAD[4]~I .input_register_mode = "none";
defparam \dataAD[4]~I .input_sync_reset = "none";
defparam \dataAD[4]~I .oe_async_reset = "none";
defparam \dataAD[4]~I .oe_power_up = "low";
defparam \dataAD[4]~I .oe_register_mode = "none";
defparam \dataAD[4]~I .oe_sync_reset = "none";
defparam \dataAD[4]~I .operation_mode = "output";
defparam \dataAD[4]~I .output_async_reset = "none";
defparam \dataAD[4]~I .output_power_up = "low";
defparam \dataAD[4]~I .output_register_mode = "none";
defparam \dataAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[5]));
// synopsys translate_off
defparam \dataAD[5]~I .input_async_reset = "none";
defparam \dataAD[5]~I .input_power_up = "low";
defparam \dataAD[5]~I .input_register_mode = "none";
defparam \dataAD[5]~I .input_sync_reset = "none";
defparam \dataAD[5]~I .oe_async_reset = "none";
defparam \dataAD[5]~I .oe_power_up = "low";
defparam \dataAD[5]~I .oe_register_mode = "none";
defparam \dataAD[5]~I .oe_sync_reset = "none";
defparam \dataAD[5]~I .operation_mode = "output";
defparam \dataAD[5]~I .output_async_reset = "none";
defparam \dataAD[5]~I .output_power_up = "low";
defparam \dataAD[5]~I .output_register_mode = "none";
defparam \dataAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[6]));
// synopsys translate_off
defparam \dataAD[6]~I .input_async_reset = "none";
defparam \dataAD[6]~I .input_power_up = "low";
defparam \dataAD[6]~I .input_register_mode = "none";
defparam \dataAD[6]~I .input_sync_reset = "none";
defparam \dataAD[6]~I .oe_async_reset = "none";
defparam \dataAD[6]~I .oe_power_up = "low";
defparam \dataAD[6]~I .oe_register_mode = "none";
defparam \dataAD[6]~I .oe_sync_reset = "none";
defparam \dataAD[6]~I .operation_mode = "output";
defparam \dataAD[6]~I .output_async_reset = "none";
defparam \dataAD[6]~I .output_power_up = "low";
defparam \dataAD[6]~I .output_register_mode = "none";
defparam \dataAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[7]));
// synopsys translate_off
defparam \dataAD[7]~I .input_async_reset = "none";
defparam \dataAD[7]~I .input_power_up = "low";
defparam \dataAD[7]~I .input_register_mode = "none";
defparam \dataAD[7]~I .input_sync_reset = "none";
defparam \dataAD[7]~I .oe_async_reset = "none";
defparam \dataAD[7]~I .oe_power_up = "low";
defparam \dataAD[7]~I .oe_register_mode = "none";
defparam \dataAD[7]~I .oe_sync_reset = "none";
defparam \dataAD[7]~I .operation_mode = "output";
defparam \dataAD[7]~I .output_async_reset = "none";
defparam \dataAD[7]~I .output_power_up = "low";
defparam \dataAD[7]~I .output_register_mode = "none";
defparam \dataAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[8]));
// synopsys translate_off
defparam \dataAD[8]~I .input_async_reset = "none";
defparam \dataAD[8]~I .input_power_up = "low";
defparam \dataAD[8]~I .input_register_mode = "none";
defparam \dataAD[8]~I .input_sync_reset = "none";
defparam \dataAD[8]~I .oe_async_reset = "none";
defparam \dataAD[8]~I .oe_power_up = "low";
defparam \dataAD[8]~I .oe_register_mode = "none";
defparam \dataAD[8]~I .oe_sync_reset = "none";
defparam \dataAD[8]~I .operation_mode = "output";
defparam \dataAD[8]~I .output_async_reset = "none";
defparam \dataAD[8]~I .output_power_up = "low";
defparam \dataAD[8]~I .output_register_mode = "none";
defparam \dataAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[9]));
// synopsys translate_off
defparam \dataAD[9]~I .input_async_reset = "none";
defparam \dataAD[9]~I .input_power_up = "low";
defparam \dataAD[9]~I .input_register_mode = "none";
defparam \dataAD[9]~I .input_sync_reset = "none";
defparam \dataAD[9]~I .oe_async_reset = "none";
defparam \dataAD[9]~I .oe_power_up = "low";
defparam \dataAD[9]~I .oe_register_mode = "none";
defparam \dataAD[9]~I .oe_sync_reset = "none";
defparam \dataAD[9]~I .operation_mode = "output";
defparam \dataAD[9]~I .output_async_reset = "none";
defparam \dataAD[9]~I .output_power_up = "low";
defparam \dataAD[9]~I .output_register_mode = "none";
defparam \dataAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[10]));
// synopsys translate_off
defparam \dataAD[10]~I .input_async_reset = "none";
defparam \dataAD[10]~I .input_power_up = "low";
defparam \dataAD[10]~I .input_register_mode = "none";
defparam \dataAD[10]~I .input_sync_reset = "none";
defparam \dataAD[10]~I .oe_async_reset = "none";
defparam \dataAD[10]~I .oe_power_up = "low";
defparam \dataAD[10]~I .oe_register_mode = "none";
defparam \dataAD[10]~I .oe_sync_reset = "none";
defparam \dataAD[10]~I .operation_mode = "output";
defparam \dataAD[10]~I .output_async_reset = "none";
defparam \dataAD[10]~I .output_power_up = "low";
defparam \dataAD[10]~I .output_register_mode = "none";
defparam \dataAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[11]));
// synopsys translate_off
defparam \dataAD[11]~I .input_async_reset = "none";
defparam \dataAD[11]~I .input_power_up = "low";
defparam \dataAD[11]~I .input_register_mode = "none";
defparam \dataAD[11]~I .input_sync_reset = "none";
defparam \dataAD[11]~I .oe_async_reset = "none";
defparam \dataAD[11]~I .oe_power_up = "low";
defparam \dataAD[11]~I .oe_register_mode = "none";
defparam \dataAD[11]~I .oe_sync_reset = "none";
defparam \dataAD[11]~I .operation_mode = "output";
defparam \dataAD[11]~I .output_async_reset = "none";
defparam \dataAD[11]~I .output_power_up = "low";
defparam \dataAD[11]~I .output_register_mode = "none";
defparam \dataAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[12]));
// synopsys translate_off
defparam \dataAD[12]~I .input_async_reset = "none";
defparam \dataAD[12]~I .input_power_up = "low";
defparam \dataAD[12]~I .input_register_mode = "none";
defparam \dataAD[12]~I .input_sync_reset = "none";
defparam \dataAD[12]~I .oe_async_reset = "none";
defparam \dataAD[12]~I .oe_power_up = "low";
defparam \dataAD[12]~I .oe_register_mode = "none";
defparam \dataAD[12]~I .oe_sync_reset = "none";
defparam \dataAD[12]~I .operation_mode = "output";
defparam \dataAD[12]~I .output_async_reset = "none";
defparam \dataAD[12]~I .output_power_up = "low";
defparam \dataAD[12]~I .output_register_mode = "none";
defparam \dataAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[13]));
// synopsys translate_off
defparam \dataAD[13]~I .input_async_reset = "none";
defparam \dataAD[13]~I .input_power_up = "low";
defparam \dataAD[13]~I .input_register_mode = "none";
defparam \dataAD[13]~I .input_sync_reset = "none";
defparam \dataAD[13]~I .oe_async_reset = "none";
defparam \dataAD[13]~I .oe_power_up = "low";
defparam \dataAD[13]~I .oe_register_mode = "none";
defparam \dataAD[13]~I .oe_sync_reset = "none";
defparam \dataAD[13]~I .operation_mode = "output";
defparam \dataAD[13]~I .output_async_reset = "none";
defparam \dataAD[13]~I .output_power_up = "low";
defparam \dataAD[13]~I .output_register_mode = "none";
defparam \dataAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[14]));
// synopsys translate_off
defparam \dataAD[14]~I .input_async_reset = "none";
defparam \dataAD[14]~I .input_power_up = "low";
defparam \dataAD[14]~I .input_register_mode = "none";
defparam \dataAD[14]~I .input_sync_reset = "none";
defparam \dataAD[14]~I .oe_async_reset = "none";
defparam \dataAD[14]~I .oe_power_up = "low";
defparam \dataAD[14]~I .oe_register_mode = "none";
defparam \dataAD[14]~I .oe_sync_reset = "none";
defparam \dataAD[14]~I .operation_mode = "output";
defparam \dataAD[14]~I .output_async_reset = "none";
defparam \dataAD[14]~I .output_power_up = "low";
defparam \dataAD[14]~I .output_register_mode = "none";
defparam \dataAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[15]));
// synopsys translate_off
defparam \dataAD[15]~I .input_async_reset = "none";
defparam \dataAD[15]~I .input_power_up = "low";
defparam \dataAD[15]~I .input_register_mode = "none";
defparam \dataAD[15]~I .input_sync_reset = "none";
defparam \dataAD[15]~I .oe_async_reset = "none";
defparam \dataAD[15]~I .oe_power_up = "low";
defparam \dataAD[15]~I .oe_register_mode = "none";
defparam \dataAD[15]~I .oe_sync_reset = "none";
defparam \dataAD[15]~I .operation_mode = "output";
defparam \dataAD[15]~I .output_async_reset = "none";
defparam \dataAD[15]~I .output_power_up = "low";
defparam \dataAD[15]~I .output_register_mode = "none";
defparam \dataAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[0]));
// synopsys translate_off
defparam \toData[0]~I .input_async_reset = "none";
defparam \toData[0]~I .input_power_up = "low";
defparam \toData[0]~I .input_register_mode = "none";
defparam \toData[0]~I .input_sync_reset = "none";
defparam \toData[0]~I .oe_async_reset = "none";
defparam \toData[0]~I .oe_power_up = "low";
defparam \toData[0]~I .oe_register_mode = "none";
defparam \toData[0]~I .oe_sync_reset = "none";
defparam \toData[0]~I .operation_mode = "output";
defparam \toData[0]~I .output_async_reset = "none";
defparam \toData[0]~I .output_power_up = "low";
defparam \toData[0]~I .output_register_mode = "none";
defparam \toData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[1]));
// synopsys translate_off
defparam \toData[1]~I .input_async_reset = "none";
defparam \toData[1]~I .input_power_up = "low";
defparam \toData[1]~I .input_register_mode = "none";
defparam \toData[1]~I .input_sync_reset = "none";
defparam \toData[1]~I .oe_async_reset = "none";
defparam \toData[1]~I .oe_power_up = "low";
defparam \toData[1]~I .oe_register_mode = "none";
defparam \toData[1]~I .oe_sync_reset = "none";
defparam \toData[1]~I .operation_mode = "output";
defparam \toData[1]~I .output_async_reset = "none";
defparam \toData[1]~I .output_power_up = "low";
defparam \toData[1]~I .output_register_mode = "none";
defparam \toData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[2]));
// synopsys translate_off
defparam \toData[2]~I .input_async_reset = "none";
defparam \toData[2]~I .input_power_up = "low";
defparam \toData[2]~I .input_register_mode = "none";
defparam \toData[2]~I .input_sync_reset = "none";
defparam \toData[2]~I .oe_async_reset = "none";
defparam \toData[2]~I .oe_power_up = "low";
defparam \toData[2]~I .oe_register_mode = "none";
defparam \toData[2]~I .oe_sync_reset = "none";
defparam \toData[2]~I .operation_mode = "output";
defparam \toData[2]~I .output_async_reset = "none";
defparam \toData[2]~I .output_power_up = "low";
defparam \toData[2]~I .output_register_mode = "none";
defparam \toData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[3]));
// synopsys translate_off
defparam \toData[3]~I .input_async_reset = "none";
defparam \toData[3]~I .input_power_up = "low";
defparam \toData[3]~I .input_register_mode = "none";
defparam \toData[3]~I .input_sync_reset = "none";
defparam \toData[3]~I .oe_async_reset = "none";
defparam \toData[3]~I .oe_power_up = "low";
defparam \toData[3]~I .oe_register_mode = "none";
defparam \toData[3]~I .oe_sync_reset = "none";
defparam \toData[3]~I .operation_mode = "output";
defparam \toData[3]~I .output_async_reset = "none";
defparam \toData[3]~I .output_power_up = "low";
defparam \toData[3]~I .output_register_mode = "none";
defparam \toData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[4]));
// synopsys translate_off
defparam \toData[4]~I .input_async_reset = "none";
defparam \toData[4]~I .input_power_up = "low";
defparam \toData[4]~I .input_register_mode = "none";
defparam \toData[4]~I .input_sync_reset = "none";
defparam \toData[4]~I .oe_async_reset = "none";
defparam \toData[4]~I .oe_power_up = "low";
defparam \toData[4]~I .oe_register_mode = "none";
defparam \toData[4]~I .oe_sync_reset = "none";
defparam \toData[4]~I .operation_mode = "output";
defparam \toData[4]~I .output_async_reset = "none";
defparam \toData[4]~I .output_power_up = "low";
defparam \toData[4]~I .output_register_mode = "none";
defparam \toData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[5]));
// synopsys translate_off
defparam \toData[5]~I .input_async_reset = "none";
defparam \toData[5]~I .input_power_up = "low";
defparam \toData[5]~I .input_register_mode = "none";
defparam \toData[5]~I .input_sync_reset = "none";
defparam \toData[5]~I .oe_async_reset = "none";
defparam \toData[5]~I .oe_power_up = "low";
defparam \toData[5]~I .oe_register_mode = "none";
defparam \toData[5]~I .oe_sync_reset = "none";
defparam \toData[5]~I .operation_mode = "output";
defparam \toData[5]~I .output_async_reset = "none";
defparam \toData[5]~I .output_power_up = "low";
defparam \toData[5]~I .output_register_mode = "none";
defparam \toData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[6]));
// synopsys translate_off
defparam \toData[6]~I .input_async_reset = "none";
defparam \toData[6]~I .input_power_up = "low";
defparam \toData[6]~I .input_register_mode = "none";
defparam \toData[6]~I .input_sync_reset = "none";
defparam \toData[6]~I .oe_async_reset = "none";
defparam \toData[6]~I .oe_power_up = "low";
defparam \toData[6]~I .oe_register_mode = "none";
defparam \toData[6]~I .oe_sync_reset = "none";
defparam \toData[6]~I .operation_mode = "output";
defparam \toData[6]~I .output_async_reset = "none";
defparam \toData[6]~I .output_power_up = "low";
defparam \toData[6]~I .output_register_mode = "none";
defparam \toData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[7]));
// synopsys translate_off
defparam \toData[7]~I .input_async_reset = "none";
defparam \toData[7]~I .input_power_up = "low";
defparam \toData[7]~I .input_register_mode = "none";
defparam \toData[7]~I .input_sync_reset = "none";
defparam \toData[7]~I .oe_async_reset = "none";
defparam \toData[7]~I .oe_power_up = "low";
defparam \toData[7]~I .oe_register_mode = "none";
defparam \toData[7]~I .oe_sync_reset = "none";
defparam \toData[7]~I .operation_mode = "output";
defparam \toData[7]~I .output_async_reset = "none";
defparam \toData[7]~I .output_power_up = "low";
defparam \toData[7]~I .output_register_mode = "none";
defparam \toData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[8]));
// synopsys translate_off
defparam \toData[8]~I .input_async_reset = "none";
defparam \toData[8]~I .input_power_up = "low";
defparam \toData[8]~I .input_register_mode = "none";
defparam \toData[8]~I .input_sync_reset = "none";
defparam \toData[8]~I .oe_async_reset = "none";
defparam \toData[8]~I .oe_power_up = "low";
defparam \toData[8]~I .oe_register_mode = "none";
defparam \toData[8]~I .oe_sync_reset = "none";
defparam \toData[8]~I .operation_mode = "output";
defparam \toData[8]~I .output_async_reset = "none";
defparam \toData[8]~I .output_power_up = "low";
defparam \toData[8]~I .output_register_mode = "none";
defparam \toData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[9]));
// synopsys translate_off
defparam \toData[9]~I .input_async_reset = "none";
defparam \toData[9]~I .input_power_up = "low";
defparam \toData[9]~I .input_register_mode = "none";
defparam \toData[9]~I .input_sync_reset = "none";
defparam \toData[9]~I .oe_async_reset = "none";
defparam \toData[9]~I .oe_power_up = "low";
defparam \toData[9]~I .oe_register_mode = "none";
defparam \toData[9]~I .oe_sync_reset = "none";
defparam \toData[9]~I .operation_mode = "output";
defparam \toData[9]~I .output_async_reset = "none";
defparam \toData[9]~I .output_power_up = "low";
defparam \toData[9]~I .output_register_mode = "none";
defparam \toData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[10]));
// synopsys translate_off
defparam \toData[10]~I .input_async_reset = "none";
defparam \toData[10]~I .input_power_up = "low";
defparam \toData[10]~I .input_register_mode = "none";
defparam \toData[10]~I .input_sync_reset = "none";
defparam \toData[10]~I .oe_async_reset = "none";
defparam \toData[10]~I .oe_power_up = "low";
defparam \toData[10]~I .oe_register_mode = "none";
defparam \toData[10]~I .oe_sync_reset = "none";
defparam \toData[10]~I .operation_mode = "output";
defparam \toData[10]~I .output_async_reset = "none";
defparam \toData[10]~I .output_power_up = "low";
defparam \toData[10]~I .output_register_mode = "none";
defparam \toData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[11]));
// synopsys translate_off
defparam \toData[11]~I .input_async_reset = "none";
defparam \toData[11]~I .input_power_up = "low";
defparam \toData[11]~I .input_register_mode = "none";
defparam \toData[11]~I .input_sync_reset = "none";
defparam \toData[11]~I .oe_async_reset = "none";
defparam \toData[11]~I .oe_power_up = "low";
defparam \toData[11]~I .oe_register_mode = "none";
defparam \toData[11]~I .oe_sync_reset = "none";
defparam \toData[11]~I .operation_mode = "output";
defparam \toData[11]~I .output_async_reset = "none";
defparam \toData[11]~I .output_power_up = "low";
defparam \toData[11]~I .output_register_mode = "none";
defparam \toData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[12]));
// synopsys translate_off
defparam \toData[12]~I .input_async_reset = "none";
defparam \toData[12]~I .input_power_up = "low";
defparam \toData[12]~I .input_register_mode = "none";
defparam \toData[12]~I .input_sync_reset = "none";
defparam \toData[12]~I .oe_async_reset = "none";
defparam \toData[12]~I .oe_power_up = "low";
defparam \toData[12]~I .oe_register_mode = "none";
defparam \toData[12]~I .oe_sync_reset = "none";
defparam \toData[12]~I .operation_mode = "output";
defparam \toData[12]~I .output_async_reset = "none";
defparam \toData[12]~I .output_power_up = "low";
defparam \toData[12]~I .output_register_mode = "none";
defparam \toData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[13]));
// synopsys translate_off
defparam \toData[13]~I .input_async_reset = "none";
defparam \toData[13]~I .input_power_up = "low";
defparam \toData[13]~I .input_register_mode = "none";
defparam \toData[13]~I .input_sync_reset = "none";
defparam \toData[13]~I .oe_async_reset = "none";
defparam \toData[13]~I .oe_power_up = "low";
defparam \toData[13]~I .oe_register_mode = "none";
defparam \toData[13]~I .oe_sync_reset = "none";
defparam \toData[13]~I .operation_mode = "output";
defparam \toData[13]~I .output_async_reset = "none";
defparam \toData[13]~I .output_power_up = "low";
defparam \toData[13]~I .output_register_mode = "none";
defparam \toData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[14]));
// synopsys translate_off
defparam \toData[14]~I .input_async_reset = "none";
defparam \toData[14]~I .input_power_up = "low";
defparam \toData[14]~I .input_register_mode = "none";
defparam \toData[14]~I .input_sync_reset = "none";
defparam \toData[14]~I .oe_async_reset = "none";
defparam \toData[14]~I .oe_power_up = "low";
defparam \toData[14]~I .oe_register_mode = "none";
defparam \toData[14]~I .oe_sync_reset = "none";
defparam \toData[14]~I .operation_mode = "output";
defparam \toData[14]~I .output_async_reset = "none";
defparam \toData[14]~I .output_power_up = "low";
defparam \toData[14]~I .output_register_mode = "none";
defparam \toData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[15]));
// synopsys translate_off
defparam \toData[15]~I .input_async_reset = "none";
defparam \toData[15]~I .input_power_up = "low";
defparam \toData[15]~I .input_register_mode = "none";
defparam \toData[15]~I .input_sync_reset = "none";
defparam \toData[15]~I .oe_async_reset = "none";
defparam \toData[15]~I .oe_power_up = "low";
defparam \toData[15]~I .oe_register_mode = "none";
defparam \toData[15]~I .oe_sync_reset = "none";
defparam \toData[15]~I .operation_mode = "output";
defparam \toData[15]~I .output_async_reset = "none";
defparam \toData[15]~I .output_power_up = "low";
defparam \toData[15]~I .output_register_mode = "none";
defparam \toData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[0]));
// synopsys translate_off
defparam \printCode[0]~I .input_async_reset = "none";
defparam \printCode[0]~I .input_power_up = "low";
defparam \printCode[0]~I .input_register_mode = "none";
defparam \printCode[0]~I .input_sync_reset = "none";
defparam \printCode[0]~I .oe_async_reset = "none";
defparam \printCode[0]~I .oe_power_up = "low";
defparam \printCode[0]~I .oe_register_mode = "none";
defparam \printCode[0]~I .oe_sync_reset = "none";
defparam \printCode[0]~I .operation_mode = "output";
defparam \printCode[0]~I .output_async_reset = "none";
defparam \printCode[0]~I .output_power_up = "low";
defparam \printCode[0]~I .output_register_mode = "none";
defparam \printCode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[1]));
// synopsys translate_off
defparam \printCode[1]~I .input_async_reset = "none";
defparam \printCode[1]~I .input_power_up = "low";
defparam \printCode[1]~I .input_register_mode = "none";
defparam \printCode[1]~I .input_sync_reset = "none";
defparam \printCode[1]~I .oe_async_reset = "none";
defparam \printCode[1]~I .oe_power_up = "low";
defparam \printCode[1]~I .oe_register_mode = "none";
defparam \printCode[1]~I .oe_sync_reset = "none";
defparam \printCode[1]~I .operation_mode = "output";
defparam \printCode[1]~I .output_async_reset = "none";
defparam \printCode[1]~I .output_power_up = "low";
defparam \printCode[1]~I .output_register_mode = "none";
defparam \printCode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[2]));
// synopsys translate_off
defparam \printCode[2]~I .input_async_reset = "none";
defparam \printCode[2]~I .input_power_up = "low";
defparam \printCode[2]~I .input_register_mode = "none";
defparam \printCode[2]~I .input_sync_reset = "none";
defparam \printCode[2]~I .oe_async_reset = "none";
defparam \printCode[2]~I .oe_power_up = "low";
defparam \printCode[2]~I .oe_register_mode = "none";
defparam \printCode[2]~I .oe_sync_reset = "none";
defparam \printCode[2]~I .operation_mode = "output";
defparam \printCode[2]~I .output_async_reset = "none";
defparam \printCode[2]~I .output_power_up = "low";
defparam \printCode[2]~I .output_register_mode = "none";
defparam \printCode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[3]));
// synopsys translate_off
defparam \printCode[3]~I .input_async_reset = "none";
defparam \printCode[3]~I .input_power_up = "low";
defparam \printCode[3]~I .input_register_mode = "none";
defparam \printCode[3]~I .input_sync_reset = "none";
defparam \printCode[3]~I .oe_async_reset = "none";
defparam \printCode[3]~I .oe_power_up = "low";
defparam \printCode[3]~I .oe_register_mode = "none";
defparam \printCode[3]~I .oe_sync_reset = "none";
defparam \printCode[3]~I .operation_mode = "output";
defparam \printCode[3]~I .output_async_reset = "none";
defparam \printCode[3]~I .output_power_up = "low";
defparam \printCode[3]~I .output_register_mode = "none";
defparam \printCode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[4]));
// synopsys translate_off
defparam \printCode[4]~I .input_async_reset = "none";
defparam \printCode[4]~I .input_power_up = "low";
defparam \printCode[4]~I .input_register_mode = "none";
defparam \printCode[4]~I .input_sync_reset = "none";
defparam \printCode[4]~I .oe_async_reset = "none";
defparam \printCode[4]~I .oe_power_up = "low";
defparam \printCode[4]~I .oe_register_mode = "none";
defparam \printCode[4]~I .oe_sync_reset = "none";
defparam \printCode[4]~I .operation_mode = "output";
defparam \printCode[4]~I .output_async_reset = "none";
defparam \printCode[4]~I .output_power_up = "low";
defparam \printCode[4]~I .output_register_mode = "none";
defparam \printCode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[5]));
// synopsys translate_off
defparam \printCode[5]~I .input_async_reset = "none";
defparam \printCode[5]~I .input_power_up = "low";
defparam \printCode[5]~I .input_register_mode = "none";
defparam \printCode[5]~I .input_sync_reset = "none";
defparam \printCode[5]~I .oe_async_reset = "none";
defparam \printCode[5]~I .oe_power_up = "low";
defparam \printCode[5]~I .oe_register_mode = "none";
defparam \printCode[5]~I .oe_sync_reset = "none";
defparam \printCode[5]~I .operation_mode = "output";
defparam \printCode[5]~I .output_async_reset = "none";
defparam \printCode[5]~I .output_power_up = "low";
defparam \printCode[5]~I .output_register_mode = "none";
defparam \printCode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[6]));
// synopsys translate_off
defparam \printCode[6]~I .input_async_reset = "none";
defparam \printCode[6]~I .input_power_up = "low";
defparam \printCode[6]~I .input_register_mode = "none";
defparam \printCode[6]~I .input_sync_reset = "none";
defparam \printCode[6]~I .oe_async_reset = "none";
defparam \printCode[6]~I .oe_power_up = "low";
defparam \printCode[6]~I .oe_register_mode = "none";
defparam \printCode[6]~I .oe_sync_reset = "none";
defparam \printCode[6]~I .operation_mode = "output";
defparam \printCode[6]~I .output_async_reset = "none";
defparam \printCode[6]~I .output_power_up = "low";
defparam \printCode[6]~I .output_register_mode = "none";
defparam \printCode[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[7]));
// synopsys translate_off
defparam \printCode[7]~I .input_async_reset = "none";
defparam \printCode[7]~I .input_power_up = "low";
defparam \printCode[7]~I .input_register_mode = "none";
defparam \printCode[7]~I .input_sync_reset = "none";
defparam \printCode[7]~I .oe_async_reset = "none";
defparam \printCode[7]~I .oe_power_up = "low";
defparam \printCode[7]~I .oe_register_mode = "none";
defparam \printCode[7]~I .oe_sync_reset = "none";
defparam \printCode[7]~I .operation_mode = "output";
defparam \printCode[7]~I .output_async_reset = "none";
defparam \printCode[7]~I .output_power_up = "low";
defparam \printCode[7]~I .output_register_mode = "none";
defparam \printCode[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[8]));
// synopsys translate_off
defparam \printCode[8]~I .input_async_reset = "none";
defparam \printCode[8]~I .input_power_up = "low";
defparam \printCode[8]~I .input_register_mode = "none";
defparam \printCode[8]~I .input_sync_reset = "none";
defparam \printCode[8]~I .oe_async_reset = "none";
defparam \printCode[8]~I .oe_power_up = "low";
defparam \printCode[8]~I .oe_register_mode = "none";
defparam \printCode[8]~I .oe_sync_reset = "none";
defparam \printCode[8]~I .operation_mode = "output";
defparam \printCode[8]~I .output_async_reset = "none";
defparam \printCode[8]~I .output_power_up = "low";
defparam \printCode[8]~I .output_register_mode = "none";
defparam \printCode[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[9]));
// synopsys translate_off
defparam \printCode[9]~I .input_async_reset = "none";
defparam \printCode[9]~I .input_power_up = "low";
defparam \printCode[9]~I .input_register_mode = "none";
defparam \printCode[9]~I .input_sync_reset = "none";
defparam \printCode[9]~I .oe_async_reset = "none";
defparam \printCode[9]~I .oe_power_up = "low";
defparam \printCode[9]~I .oe_register_mode = "none";
defparam \printCode[9]~I .oe_sync_reset = "none";
defparam \printCode[9]~I .operation_mode = "output";
defparam \printCode[9]~I .output_async_reset = "none";
defparam \printCode[9]~I .output_power_up = "low";
defparam \printCode[9]~I .output_register_mode = "none";
defparam \printCode[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[10]));
// synopsys translate_off
defparam \printCode[10]~I .input_async_reset = "none";
defparam \printCode[10]~I .input_power_up = "low";
defparam \printCode[10]~I .input_register_mode = "none";
defparam \printCode[10]~I .input_sync_reset = "none";
defparam \printCode[10]~I .oe_async_reset = "none";
defparam \printCode[10]~I .oe_power_up = "low";
defparam \printCode[10]~I .oe_register_mode = "none";
defparam \printCode[10]~I .oe_sync_reset = "none";
defparam \printCode[10]~I .operation_mode = "output";
defparam \printCode[10]~I .output_async_reset = "none";
defparam \printCode[10]~I .output_power_up = "low";
defparam \printCode[10]~I .output_register_mode = "none";
defparam \printCode[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[11]));
// synopsys translate_off
defparam \printCode[11]~I .input_async_reset = "none";
defparam \printCode[11]~I .input_power_up = "low";
defparam \printCode[11]~I .input_register_mode = "none";
defparam \printCode[11]~I .input_sync_reset = "none";
defparam \printCode[11]~I .oe_async_reset = "none";
defparam \printCode[11]~I .oe_power_up = "low";
defparam \printCode[11]~I .oe_register_mode = "none";
defparam \printCode[11]~I .oe_sync_reset = "none";
defparam \printCode[11]~I .operation_mode = "output";
defparam \printCode[11]~I .output_async_reset = "none";
defparam \printCode[11]~I .output_power_up = "low";
defparam \printCode[11]~I .output_register_mode = "none";
defparam \printCode[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[12]));
// synopsys translate_off
defparam \printCode[12]~I .input_async_reset = "none";
defparam \printCode[12]~I .input_power_up = "low";
defparam \printCode[12]~I .input_register_mode = "none";
defparam \printCode[12]~I .input_sync_reset = "none";
defparam \printCode[12]~I .oe_async_reset = "none";
defparam \printCode[12]~I .oe_power_up = "low";
defparam \printCode[12]~I .oe_register_mode = "none";
defparam \printCode[12]~I .oe_sync_reset = "none";
defparam \printCode[12]~I .operation_mode = "output";
defparam \printCode[12]~I .output_async_reset = "none";
defparam \printCode[12]~I .output_power_up = "low";
defparam \printCode[12]~I .output_register_mode = "none";
defparam \printCode[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[13]));
// synopsys translate_off
defparam \printCode[13]~I .input_async_reset = "none";
defparam \printCode[13]~I .input_power_up = "low";
defparam \printCode[13]~I .input_register_mode = "none";
defparam \printCode[13]~I .input_sync_reset = "none";
defparam \printCode[13]~I .oe_async_reset = "none";
defparam \printCode[13]~I .oe_power_up = "low";
defparam \printCode[13]~I .oe_register_mode = "none";
defparam \printCode[13]~I .oe_sync_reset = "none";
defparam \printCode[13]~I .operation_mode = "output";
defparam \printCode[13]~I .output_async_reset = "none";
defparam \printCode[13]~I .output_power_up = "low";
defparam \printCode[13]~I .output_register_mode = "none";
defparam \printCode[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[14]));
// synopsys translate_off
defparam \printCode[14]~I .input_async_reset = "none";
defparam \printCode[14]~I .input_power_up = "low";
defparam \printCode[14]~I .input_register_mode = "none";
defparam \printCode[14]~I .input_sync_reset = "none";
defparam \printCode[14]~I .oe_async_reset = "none";
defparam \printCode[14]~I .oe_power_up = "low";
defparam \printCode[14]~I .oe_register_mode = "none";
defparam \printCode[14]~I .oe_sync_reset = "none";
defparam \printCode[14]~I .operation_mode = "output";
defparam \printCode[14]~I .output_async_reset = "none";
defparam \printCode[14]~I .output_power_up = "low";
defparam \printCode[14]~I .output_register_mode = "none";
defparam \printCode[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[15]));
// synopsys translate_off
defparam \printCode[15]~I .input_async_reset = "none";
defparam \printCode[15]~I .input_power_up = "low";
defparam \printCode[15]~I .input_register_mode = "none";
defparam \printCode[15]~I .input_sync_reset = "none";
defparam \printCode[15]~I .oe_async_reset = "none";
defparam \printCode[15]~I .oe_power_up = "low";
defparam \printCode[15]~I .oe_register_mode = "none";
defparam \printCode[15]~I .oe_sync_reset = "none";
defparam \printCode[15]~I .operation_mode = "output";
defparam \printCode[15]~I .output_async_reset = "none";
defparam \printCode[15]~I .output_power_up = "low";
defparam \printCode[15]~I .output_register_mode = "none";
defparam \printCode[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[0]));
// synopsys translate_off
defparam \printData[0]~I .input_async_reset = "none";
defparam \printData[0]~I .input_power_up = "low";
defparam \printData[0]~I .input_register_mode = "none";
defparam \printData[0]~I .input_sync_reset = "none";
defparam \printData[0]~I .oe_async_reset = "none";
defparam \printData[0]~I .oe_power_up = "low";
defparam \printData[0]~I .oe_register_mode = "none";
defparam \printData[0]~I .oe_sync_reset = "none";
defparam \printData[0]~I .operation_mode = "output";
defparam \printData[0]~I .output_async_reset = "none";
defparam \printData[0]~I .output_power_up = "low";
defparam \printData[0]~I .output_register_mode = "none";
defparam \printData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[1]));
// synopsys translate_off
defparam \printData[1]~I .input_async_reset = "none";
defparam \printData[1]~I .input_power_up = "low";
defparam \printData[1]~I .input_register_mode = "none";
defparam \printData[1]~I .input_sync_reset = "none";
defparam \printData[1]~I .oe_async_reset = "none";
defparam \printData[1]~I .oe_power_up = "low";
defparam \printData[1]~I .oe_register_mode = "none";
defparam \printData[1]~I .oe_sync_reset = "none";
defparam \printData[1]~I .operation_mode = "output";
defparam \printData[1]~I .output_async_reset = "none";
defparam \printData[1]~I .output_power_up = "low";
defparam \printData[1]~I .output_register_mode = "none";
defparam \printData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[2]));
// synopsys translate_off
defparam \printData[2]~I .input_async_reset = "none";
defparam \printData[2]~I .input_power_up = "low";
defparam \printData[2]~I .input_register_mode = "none";
defparam \printData[2]~I .input_sync_reset = "none";
defparam \printData[2]~I .oe_async_reset = "none";
defparam \printData[2]~I .oe_power_up = "low";
defparam \printData[2]~I .oe_register_mode = "none";
defparam \printData[2]~I .oe_sync_reset = "none";
defparam \printData[2]~I .operation_mode = "output";
defparam \printData[2]~I .output_async_reset = "none";
defparam \printData[2]~I .output_power_up = "low";
defparam \printData[2]~I .output_register_mode = "none";
defparam \printData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[3]));
// synopsys translate_off
defparam \printData[3]~I .input_async_reset = "none";
defparam \printData[3]~I .input_power_up = "low";
defparam \printData[3]~I .input_register_mode = "none";
defparam \printData[3]~I .input_sync_reset = "none";
defparam \printData[3]~I .oe_async_reset = "none";
defparam \printData[3]~I .oe_power_up = "low";
defparam \printData[3]~I .oe_register_mode = "none";
defparam \printData[3]~I .oe_sync_reset = "none";
defparam \printData[3]~I .operation_mode = "output";
defparam \printData[3]~I .output_async_reset = "none";
defparam \printData[3]~I .output_power_up = "low";
defparam \printData[3]~I .output_register_mode = "none";
defparam \printData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[4]));
// synopsys translate_off
defparam \printData[4]~I .input_async_reset = "none";
defparam \printData[4]~I .input_power_up = "low";
defparam \printData[4]~I .input_register_mode = "none";
defparam \printData[4]~I .input_sync_reset = "none";
defparam \printData[4]~I .oe_async_reset = "none";
defparam \printData[4]~I .oe_power_up = "low";
defparam \printData[4]~I .oe_register_mode = "none";
defparam \printData[4]~I .oe_sync_reset = "none";
defparam \printData[4]~I .operation_mode = "output";
defparam \printData[4]~I .output_async_reset = "none";
defparam \printData[4]~I .output_power_up = "low";
defparam \printData[4]~I .output_register_mode = "none";
defparam \printData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[5]));
// synopsys translate_off
defparam \printData[5]~I .input_async_reset = "none";
defparam \printData[5]~I .input_power_up = "low";
defparam \printData[5]~I .input_register_mode = "none";
defparam \printData[5]~I .input_sync_reset = "none";
defparam \printData[5]~I .oe_async_reset = "none";
defparam \printData[5]~I .oe_power_up = "low";
defparam \printData[5]~I .oe_register_mode = "none";
defparam \printData[5]~I .oe_sync_reset = "none";
defparam \printData[5]~I .operation_mode = "output";
defparam \printData[5]~I .output_async_reset = "none";
defparam \printData[5]~I .output_power_up = "low";
defparam \printData[5]~I .output_register_mode = "none";
defparam \printData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[6]));
// synopsys translate_off
defparam \printData[6]~I .input_async_reset = "none";
defparam \printData[6]~I .input_power_up = "low";
defparam \printData[6]~I .input_register_mode = "none";
defparam \printData[6]~I .input_sync_reset = "none";
defparam \printData[6]~I .oe_async_reset = "none";
defparam \printData[6]~I .oe_power_up = "low";
defparam \printData[6]~I .oe_register_mode = "none";
defparam \printData[6]~I .oe_sync_reset = "none";
defparam \printData[6]~I .operation_mode = "output";
defparam \printData[6]~I .output_async_reset = "none";
defparam \printData[6]~I .output_power_up = "low";
defparam \printData[6]~I .output_register_mode = "none";
defparam \printData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[7]));
// synopsys translate_off
defparam \printData[7]~I .input_async_reset = "none";
defparam \printData[7]~I .input_power_up = "low";
defparam \printData[7]~I .input_register_mode = "none";
defparam \printData[7]~I .input_sync_reset = "none";
defparam \printData[7]~I .oe_async_reset = "none";
defparam \printData[7]~I .oe_power_up = "low";
defparam \printData[7]~I .oe_register_mode = "none";
defparam \printData[7]~I .oe_sync_reset = "none";
defparam \printData[7]~I .operation_mode = "output";
defparam \printData[7]~I .output_async_reset = "none";
defparam \printData[7]~I .output_power_up = "low";
defparam \printData[7]~I .output_register_mode = "none";
defparam \printData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[8]));
// synopsys translate_off
defparam \printData[8]~I .input_async_reset = "none";
defparam \printData[8]~I .input_power_up = "low";
defparam \printData[8]~I .input_register_mode = "none";
defparam \printData[8]~I .input_sync_reset = "none";
defparam \printData[8]~I .oe_async_reset = "none";
defparam \printData[8]~I .oe_power_up = "low";
defparam \printData[8]~I .oe_register_mode = "none";
defparam \printData[8]~I .oe_sync_reset = "none";
defparam \printData[8]~I .operation_mode = "output";
defparam \printData[8]~I .output_async_reset = "none";
defparam \printData[8]~I .output_power_up = "low";
defparam \printData[8]~I .output_register_mode = "none";
defparam \printData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[9]));
// synopsys translate_off
defparam \printData[9]~I .input_async_reset = "none";
defparam \printData[9]~I .input_power_up = "low";
defparam \printData[9]~I .input_register_mode = "none";
defparam \printData[9]~I .input_sync_reset = "none";
defparam \printData[9]~I .oe_async_reset = "none";
defparam \printData[9]~I .oe_power_up = "low";
defparam \printData[9]~I .oe_register_mode = "none";
defparam \printData[9]~I .oe_sync_reset = "none";
defparam \printData[9]~I .operation_mode = "output";
defparam \printData[9]~I .output_async_reset = "none";
defparam \printData[9]~I .output_power_up = "low";
defparam \printData[9]~I .output_register_mode = "none";
defparam \printData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[10]));
// synopsys translate_off
defparam \printData[10]~I .input_async_reset = "none";
defparam \printData[10]~I .input_power_up = "low";
defparam \printData[10]~I .input_register_mode = "none";
defparam \printData[10]~I .input_sync_reset = "none";
defparam \printData[10]~I .oe_async_reset = "none";
defparam \printData[10]~I .oe_power_up = "low";
defparam \printData[10]~I .oe_register_mode = "none";
defparam \printData[10]~I .oe_sync_reset = "none";
defparam \printData[10]~I .operation_mode = "output";
defparam \printData[10]~I .output_async_reset = "none";
defparam \printData[10]~I .output_power_up = "low";
defparam \printData[10]~I .output_register_mode = "none";
defparam \printData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[11]));
// synopsys translate_off
defparam \printData[11]~I .input_async_reset = "none";
defparam \printData[11]~I .input_power_up = "low";
defparam \printData[11]~I .input_register_mode = "none";
defparam \printData[11]~I .input_sync_reset = "none";
defparam \printData[11]~I .oe_async_reset = "none";
defparam \printData[11]~I .oe_power_up = "low";
defparam \printData[11]~I .oe_register_mode = "none";
defparam \printData[11]~I .oe_sync_reset = "none";
defparam \printData[11]~I .operation_mode = "output";
defparam \printData[11]~I .output_async_reset = "none";
defparam \printData[11]~I .output_power_up = "low";
defparam \printData[11]~I .output_register_mode = "none";
defparam \printData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[12]));
// synopsys translate_off
defparam \printData[12]~I .input_async_reset = "none";
defparam \printData[12]~I .input_power_up = "low";
defparam \printData[12]~I .input_register_mode = "none";
defparam \printData[12]~I .input_sync_reset = "none";
defparam \printData[12]~I .oe_async_reset = "none";
defparam \printData[12]~I .oe_power_up = "low";
defparam \printData[12]~I .oe_register_mode = "none";
defparam \printData[12]~I .oe_sync_reset = "none";
defparam \printData[12]~I .operation_mode = "output";
defparam \printData[12]~I .output_async_reset = "none";
defparam \printData[12]~I .output_power_up = "low";
defparam \printData[12]~I .output_register_mode = "none";
defparam \printData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[13]));
// synopsys translate_off
defparam \printData[13]~I .input_async_reset = "none";
defparam \printData[13]~I .input_power_up = "low";
defparam \printData[13]~I .input_register_mode = "none";
defparam \printData[13]~I .input_sync_reset = "none";
defparam \printData[13]~I .oe_async_reset = "none";
defparam \printData[13]~I .oe_power_up = "low";
defparam \printData[13]~I .oe_register_mode = "none";
defparam \printData[13]~I .oe_sync_reset = "none";
defparam \printData[13]~I .operation_mode = "output";
defparam \printData[13]~I .output_async_reset = "none";
defparam \printData[13]~I .output_power_up = "low";
defparam \printData[13]~I .output_register_mode = "none";
defparam \printData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[14]));
// synopsys translate_off
defparam \printData[14]~I .input_async_reset = "none";
defparam \printData[14]~I .input_power_up = "low";
defparam \printData[14]~I .input_register_mode = "none";
defparam \printData[14]~I .input_sync_reset = "none";
defparam \printData[14]~I .oe_async_reset = "none";
defparam \printData[14]~I .oe_power_up = "low";
defparam \printData[14]~I .oe_register_mode = "none";
defparam \printData[14]~I .oe_sync_reset = "none";
defparam \printData[14]~I .operation_mode = "output";
defparam \printData[14]~I .output_async_reset = "none";
defparam \printData[14]~I .output_power_up = "low";
defparam \printData[14]~I .output_register_mode = "none";
defparam \printData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[15]));
// synopsys translate_off
defparam \printData[15]~I .input_async_reset = "none";
defparam \printData[15]~I .input_power_up = "low";
defparam \printData[15]~I .input_register_mode = "none";
defparam \printData[15]~I .input_sync_reset = "none";
defparam \printData[15]~I .oe_async_reset = "none";
defparam \printData[15]~I .oe_power_up = "low";
defparam \printData[15]~I .oe_register_mode = "none";
defparam \printData[15]~I .oe_sync_reset = "none";
defparam \printData[15]~I .operation_mode = "output";
defparam \printData[15]~I .output_async_reset = "none";
defparam \printData[15]~I .output_power_up = "low";
defparam \printData[15]~I .output_register_mode = "none";
defparam \printData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[0]));
// synopsys translate_off
defparam \intstruction[0]~I .input_async_reset = "none";
defparam \intstruction[0]~I .input_power_up = "low";
defparam \intstruction[0]~I .input_register_mode = "none";
defparam \intstruction[0]~I .input_sync_reset = "none";
defparam \intstruction[0]~I .oe_async_reset = "none";
defparam \intstruction[0]~I .oe_power_up = "low";
defparam \intstruction[0]~I .oe_register_mode = "none";
defparam \intstruction[0]~I .oe_sync_reset = "none";
defparam \intstruction[0]~I .operation_mode = "output";
defparam \intstruction[0]~I .output_async_reset = "none";
defparam \intstruction[0]~I .output_power_up = "low";
defparam \intstruction[0]~I .output_register_mode = "none";
defparam \intstruction[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[1]));
// synopsys translate_off
defparam \intstruction[1]~I .input_async_reset = "none";
defparam \intstruction[1]~I .input_power_up = "low";
defparam \intstruction[1]~I .input_register_mode = "none";
defparam \intstruction[1]~I .input_sync_reset = "none";
defparam \intstruction[1]~I .oe_async_reset = "none";
defparam \intstruction[1]~I .oe_power_up = "low";
defparam \intstruction[1]~I .oe_register_mode = "none";
defparam \intstruction[1]~I .oe_sync_reset = "none";
defparam \intstruction[1]~I .operation_mode = "output";
defparam \intstruction[1]~I .output_async_reset = "none";
defparam \intstruction[1]~I .output_power_up = "low";
defparam \intstruction[1]~I .output_register_mode = "none";
defparam \intstruction[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[2]));
// synopsys translate_off
defparam \intstruction[2]~I .input_async_reset = "none";
defparam \intstruction[2]~I .input_power_up = "low";
defparam \intstruction[2]~I .input_register_mode = "none";
defparam \intstruction[2]~I .input_sync_reset = "none";
defparam \intstruction[2]~I .oe_async_reset = "none";
defparam \intstruction[2]~I .oe_power_up = "low";
defparam \intstruction[2]~I .oe_register_mode = "none";
defparam \intstruction[2]~I .oe_sync_reset = "none";
defparam \intstruction[2]~I .operation_mode = "output";
defparam \intstruction[2]~I .output_async_reset = "none";
defparam \intstruction[2]~I .output_power_up = "low";
defparam \intstruction[2]~I .output_register_mode = "none";
defparam \intstruction[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[3]));
// synopsys translate_off
defparam \intstruction[3]~I .input_async_reset = "none";
defparam \intstruction[3]~I .input_power_up = "low";
defparam \intstruction[3]~I .input_register_mode = "none";
defparam \intstruction[3]~I .input_sync_reset = "none";
defparam \intstruction[3]~I .oe_async_reset = "none";
defparam \intstruction[3]~I .oe_power_up = "low";
defparam \intstruction[3]~I .oe_register_mode = "none";
defparam \intstruction[3]~I .oe_sync_reset = "none";
defparam \intstruction[3]~I .operation_mode = "output";
defparam \intstruction[3]~I .output_async_reset = "none";
defparam \intstruction[3]~I .output_power_up = "low";
defparam \intstruction[3]~I .output_register_mode = "none";
defparam \intstruction[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[4]));
// synopsys translate_off
defparam \intstruction[4]~I .input_async_reset = "none";
defparam \intstruction[4]~I .input_power_up = "low";
defparam \intstruction[4]~I .input_register_mode = "none";
defparam \intstruction[4]~I .input_sync_reset = "none";
defparam \intstruction[4]~I .oe_async_reset = "none";
defparam \intstruction[4]~I .oe_power_up = "low";
defparam \intstruction[4]~I .oe_register_mode = "none";
defparam \intstruction[4]~I .oe_sync_reset = "none";
defparam \intstruction[4]~I .operation_mode = "output";
defparam \intstruction[4]~I .output_async_reset = "none";
defparam \intstruction[4]~I .output_power_up = "low";
defparam \intstruction[4]~I .output_register_mode = "none";
defparam \intstruction[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[5]));
// synopsys translate_off
defparam \intstruction[5]~I .input_async_reset = "none";
defparam \intstruction[5]~I .input_power_up = "low";
defparam \intstruction[5]~I .input_register_mode = "none";
defparam \intstruction[5]~I .input_sync_reset = "none";
defparam \intstruction[5]~I .oe_async_reset = "none";
defparam \intstruction[5]~I .oe_power_up = "low";
defparam \intstruction[5]~I .oe_register_mode = "none";
defparam \intstruction[5]~I .oe_sync_reset = "none";
defparam \intstruction[5]~I .operation_mode = "output";
defparam \intstruction[5]~I .output_async_reset = "none";
defparam \intstruction[5]~I .output_power_up = "low";
defparam \intstruction[5]~I .output_register_mode = "none";
defparam \intstruction[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[6]));
// synopsys translate_off
defparam \intstruction[6]~I .input_async_reset = "none";
defparam \intstruction[6]~I .input_power_up = "low";
defparam \intstruction[6]~I .input_register_mode = "none";
defparam \intstruction[6]~I .input_sync_reset = "none";
defparam \intstruction[6]~I .oe_async_reset = "none";
defparam \intstruction[6]~I .oe_power_up = "low";
defparam \intstruction[6]~I .oe_register_mode = "none";
defparam \intstruction[6]~I .oe_sync_reset = "none";
defparam \intstruction[6]~I .operation_mode = "output";
defparam \intstruction[6]~I .output_async_reset = "none";
defparam \intstruction[6]~I .output_power_up = "low";
defparam \intstruction[6]~I .output_register_mode = "none";
defparam \intstruction[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[7]));
// synopsys translate_off
defparam \intstruction[7]~I .input_async_reset = "none";
defparam \intstruction[7]~I .input_power_up = "low";
defparam \intstruction[7]~I .input_register_mode = "none";
defparam \intstruction[7]~I .input_sync_reset = "none";
defparam \intstruction[7]~I .oe_async_reset = "none";
defparam \intstruction[7]~I .oe_power_up = "low";
defparam \intstruction[7]~I .oe_register_mode = "none";
defparam \intstruction[7]~I .oe_sync_reset = "none";
defparam \intstruction[7]~I .operation_mode = "output";
defparam \intstruction[7]~I .output_async_reset = "none";
defparam \intstruction[7]~I .output_power_up = "low";
defparam \intstruction[7]~I .output_register_mode = "none";
defparam \intstruction[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[8]));
// synopsys translate_off
defparam \intstruction[8]~I .input_async_reset = "none";
defparam \intstruction[8]~I .input_power_up = "low";
defparam \intstruction[8]~I .input_register_mode = "none";
defparam \intstruction[8]~I .input_sync_reset = "none";
defparam \intstruction[8]~I .oe_async_reset = "none";
defparam \intstruction[8]~I .oe_power_up = "low";
defparam \intstruction[8]~I .oe_register_mode = "none";
defparam \intstruction[8]~I .oe_sync_reset = "none";
defparam \intstruction[8]~I .operation_mode = "output";
defparam \intstruction[8]~I .output_async_reset = "none";
defparam \intstruction[8]~I .output_power_up = "low";
defparam \intstruction[8]~I .output_register_mode = "none";
defparam \intstruction[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[9]));
// synopsys translate_off
defparam \intstruction[9]~I .input_async_reset = "none";
defparam \intstruction[9]~I .input_power_up = "low";
defparam \intstruction[9]~I .input_register_mode = "none";
defparam \intstruction[9]~I .input_sync_reset = "none";
defparam \intstruction[9]~I .oe_async_reset = "none";
defparam \intstruction[9]~I .oe_power_up = "low";
defparam \intstruction[9]~I .oe_register_mode = "none";
defparam \intstruction[9]~I .oe_sync_reset = "none";
defparam \intstruction[9]~I .operation_mode = "output";
defparam \intstruction[9]~I .output_async_reset = "none";
defparam \intstruction[9]~I .output_power_up = "low";
defparam \intstruction[9]~I .output_register_mode = "none";
defparam \intstruction[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[10]));
// synopsys translate_off
defparam \intstruction[10]~I .input_async_reset = "none";
defparam \intstruction[10]~I .input_power_up = "low";
defparam \intstruction[10]~I .input_register_mode = "none";
defparam \intstruction[10]~I .input_sync_reset = "none";
defparam \intstruction[10]~I .oe_async_reset = "none";
defparam \intstruction[10]~I .oe_power_up = "low";
defparam \intstruction[10]~I .oe_register_mode = "none";
defparam \intstruction[10]~I .oe_sync_reset = "none";
defparam \intstruction[10]~I .operation_mode = "output";
defparam \intstruction[10]~I .output_async_reset = "none";
defparam \intstruction[10]~I .output_power_up = "low";
defparam \intstruction[10]~I .output_register_mode = "none";
defparam \intstruction[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[11]));
// synopsys translate_off
defparam \intstruction[11]~I .input_async_reset = "none";
defparam \intstruction[11]~I .input_power_up = "low";
defparam \intstruction[11]~I .input_register_mode = "none";
defparam \intstruction[11]~I .input_sync_reset = "none";
defparam \intstruction[11]~I .oe_async_reset = "none";
defparam \intstruction[11]~I .oe_power_up = "low";
defparam \intstruction[11]~I .oe_register_mode = "none";
defparam \intstruction[11]~I .oe_sync_reset = "none";
defparam \intstruction[11]~I .operation_mode = "output";
defparam \intstruction[11]~I .output_async_reset = "none";
defparam \intstruction[11]~I .output_power_up = "low";
defparam \intstruction[11]~I .output_register_mode = "none";
defparam \intstruction[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[12]));
// synopsys translate_off
defparam \intstruction[12]~I .input_async_reset = "none";
defparam \intstruction[12]~I .input_power_up = "low";
defparam \intstruction[12]~I .input_register_mode = "none";
defparam \intstruction[12]~I .input_sync_reset = "none";
defparam \intstruction[12]~I .oe_async_reset = "none";
defparam \intstruction[12]~I .oe_power_up = "low";
defparam \intstruction[12]~I .oe_register_mode = "none";
defparam \intstruction[12]~I .oe_sync_reset = "none";
defparam \intstruction[12]~I .operation_mode = "output";
defparam \intstruction[12]~I .output_async_reset = "none";
defparam \intstruction[12]~I .output_power_up = "low";
defparam \intstruction[12]~I .output_register_mode = "none";
defparam \intstruction[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[13]));
// synopsys translate_off
defparam \intstruction[13]~I .input_async_reset = "none";
defparam \intstruction[13]~I .input_power_up = "low";
defparam \intstruction[13]~I .input_register_mode = "none";
defparam \intstruction[13]~I .input_sync_reset = "none";
defparam \intstruction[13]~I .oe_async_reset = "none";
defparam \intstruction[13]~I .oe_power_up = "low";
defparam \intstruction[13]~I .oe_register_mode = "none";
defparam \intstruction[13]~I .oe_sync_reset = "none";
defparam \intstruction[13]~I .operation_mode = "output";
defparam \intstruction[13]~I .output_async_reset = "none";
defparam \intstruction[13]~I .output_power_up = "low";
defparam \intstruction[13]~I .output_register_mode = "none";
defparam \intstruction[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[14]));
// synopsys translate_off
defparam \intstruction[14]~I .input_async_reset = "none";
defparam \intstruction[14]~I .input_power_up = "low";
defparam \intstruction[14]~I .input_register_mode = "none";
defparam \intstruction[14]~I .input_sync_reset = "none";
defparam \intstruction[14]~I .oe_async_reset = "none";
defparam \intstruction[14]~I .oe_power_up = "low";
defparam \intstruction[14]~I .oe_register_mode = "none";
defparam \intstruction[14]~I .oe_sync_reset = "none";
defparam \intstruction[14]~I .operation_mode = "output";
defparam \intstruction[14]~I .output_async_reset = "none";
defparam \intstruction[14]~I .output_power_up = "low";
defparam \intstruction[14]~I .output_register_mode = "none";
defparam \intstruction[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstruction[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstruction[15]));
// synopsys translate_off
defparam \intstruction[15]~I .input_async_reset = "none";
defparam \intstruction[15]~I .input_power_up = "low";
defparam \intstruction[15]~I .input_register_mode = "none";
defparam \intstruction[15]~I .input_sync_reset = "none";
defparam \intstruction[15]~I .oe_async_reset = "none";
defparam \intstruction[15]~I .oe_power_up = "low";
defparam \intstruction[15]~I .oe_register_mode = "none";
defparam \intstruction[15]~I .oe_sync_reset = "none";
defparam \intstruction[15]~I .operation_mode = "output";
defparam \intstruction[15]~I .output_async_reset = "none";
defparam \intstruction[15]~I .output_power_up = "low";
defparam \intstruction[15]~I .output_register_mode = "none";
defparam \intstruction[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[0]));
// synopsys translate_off
defparam \regOUT[0]~I .input_async_reset = "none";
defparam \regOUT[0]~I .input_power_up = "low";
defparam \regOUT[0]~I .input_register_mode = "none";
defparam \regOUT[0]~I .input_sync_reset = "none";
defparam \regOUT[0]~I .oe_async_reset = "none";
defparam \regOUT[0]~I .oe_power_up = "low";
defparam \regOUT[0]~I .oe_register_mode = "none";
defparam \regOUT[0]~I .oe_sync_reset = "none";
defparam \regOUT[0]~I .operation_mode = "output";
defparam \regOUT[0]~I .output_async_reset = "none";
defparam \regOUT[0]~I .output_power_up = "low";
defparam \regOUT[0]~I .output_register_mode = "none";
defparam \regOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[1]));
// synopsys translate_off
defparam \regOUT[1]~I .input_async_reset = "none";
defparam \regOUT[1]~I .input_power_up = "low";
defparam \regOUT[1]~I .input_register_mode = "none";
defparam \regOUT[1]~I .input_sync_reset = "none";
defparam \regOUT[1]~I .oe_async_reset = "none";
defparam \regOUT[1]~I .oe_power_up = "low";
defparam \regOUT[1]~I .oe_register_mode = "none";
defparam \regOUT[1]~I .oe_sync_reset = "none";
defparam \regOUT[1]~I .operation_mode = "output";
defparam \regOUT[1]~I .output_async_reset = "none";
defparam \regOUT[1]~I .output_power_up = "low";
defparam \regOUT[1]~I .output_register_mode = "none";
defparam \regOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[2]));
// synopsys translate_off
defparam \regOUT[2]~I .input_async_reset = "none";
defparam \regOUT[2]~I .input_power_up = "low";
defparam \regOUT[2]~I .input_register_mode = "none";
defparam \regOUT[2]~I .input_sync_reset = "none";
defparam \regOUT[2]~I .oe_async_reset = "none";
defparam \regOUT[2]~I .oe_power_up = "low";
defparam \regOUT[2]~I .oe_register_mode = "none";
defparam \regOUT[2]~I .oe_sync_reset = "none";
defparam \regOUT[2]~I .operation_mode = "output";
defparam \regOUT[2]~I .output_async_reset = "none";
defparam \regOUT[2]~I .output_power_up = "low";
defparam \regOUT[2]~I .output_register_mode = "none";
defparam \regOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[3]));
// synopsys translate_off
defparam \regOUT[3]~I .input_async_reset = "none";
defparam \regOUT[3]~I .input_power_up = "low";
defparam \regOUT[3]~I .input_register_mode = "none";
defparam \regOUT[3]~I .input_sync_reset = "none";
defparam \regOUT[3]~I .oe_async_reset = "none";
defparam \regOUT[3]~I .oe_power_up = "low";
defparam \regOUT[3]~I .oe_register_mode = "none";
defparam \regOUT[3]~I .oe_sync_reset = "none";
defparam \regOUT[3]~I .operation_mode = "output";
defparam \regOUT[3]~I .output_async_reset = "none";
defparam \regOUT[3]~I .output_power_up = "low";
defparam \regOUT[3]~I .output_register_mode = "none";
defparam \regOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[4]));
// synopsys translate_off
defparam \regOUT[4]~I .input_async_reset = "none";
defparam \regOUT[4]~I .input_power_up = "low";
defparam \regOUT[4]~I .input_register_mode = "none";
defparam \regOUT[4]~I .input_sync_reset = "none";
defparam \regOUT[4]~I .oe_async_reset = "none";
defparam \regOUT[4]~I .oe_power_up = "low";
defparam \regOUT[4]~I .oe_register_mode = "none";
defparam \regOUT[4]~I .oe_sync_reset = "none";
defparam \regOUT[4]~I .operation_mode = "output";
defparam \regOUT[4]~I .output_async_reset = "none";
defparam \regOUT[4]~I .output_power_up = "low";
defparam \regOUT[4]~I .output_register_mode = "none";
defparam \regOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[5]));
// synopsys translate_off
defparam \regOUT[5]~I .input_async_reset = "none";
defparam \regOUT[5]~I .input_power_up = "low";
defparam \regOUT[5]~I .input_register_mode = "none";
defparam \regOUT[5]~I .input_sync_reset = "none";
defparam \regOUT[5]~I .oe_async_reset = "none";
defparam \regOUT[5]~I .oe_power_up = "low";
defparam \regOUT[5]~I .oe_register_mode = "none";
defparam \regOUT[5]~I .oe_sync_reset = "none";
defparam \regOUT[5]~I .operation_mode = "output";
defparam \regOUT[5]~I .output_async_reset = "none";
defparam \regOUT[5]~I .output_power_up = "low";
defparam \regOUT[5]~I .output_register_mode = "none";
defparam \regOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[6]));
// synopsys translate_off
defparam \regOUT[6]~I .input_async_reset = "none";
defparam \regOUT[6]~I .input_power_up = "low";
defparam \regOUT[6]~I .input_register_mode = "none";
defparam \regOUT[6]~I .input_sync_reset = "none";
defparam \regOUT[6]~I .oe_async_reset = "none";
defparam \regOUT[6]~I .oe_power_up = "low";
defparam \regOUT[6]~I .oe_register_mode = "none";
defparam \regOUT[6]~I .oe_sync_reset = "none";
defparam \regOUT[6]~I .operation_mode = "output";
defparam \regOUT[6]~I .output_async_reset = "none";
defparam \regOUT[6]~I .output_power_up = "low";
defparam \regOUT[6]~I .output_register_mode = "none";
defparam \regOUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[7]));
// synopsys translate_off
defparam \regOUT[7]~I .input_async_reset = "none";
defparam \regOUT[7]~I .input_power_up = "low";
defparam \regOUT[7]~I .input_register_mode = "none";
defparam \regOUT[7]~I .input_sync_reset = "none";
defparam \regOUT[7]~I .oe_async_reset = "none";
defparam \regOUT[7]~I .oe_power_up = "low";
defparam \regOUT[7]~I .oe_register_mode = "none";
defparam \regOUT[7]~I .oe_sync_reset = "none";
defparam \regOUT[7]~I .operation_mode = "output";
defparam \regOUT[7]~I .output_async_reset = "none";
defparam \regOUT[7]~I .output_power_up = "low";
defparam \regOUT[7]~I .output_register_mode = "none";
defparam \regOUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[8]));
// synopsys translate_off
defparam \regOUT[8]~I .input_async_reset = "none";
defparam \regOUT[8]~I .input_power_up = "low";
defparam \regOUT[8]~I .input_register_mode = "none";
defparam \regOUT[8]~I .input_sync_reset = "none";
defparam \regOUT[8]~I .oe_async_reset = "none";
defparam \regOUT[8]~I .oe_power_up = "low";
defparam \regOUT[8]~I .oe_register_mode = "none";
defparam \regOUT[8]~I .oe_sync_reset = "none";
defparam \regOUT[8]~I .operation_mode = "output";
defparam \regOUT[8]~I .output_async_reset = "none";
defparam \regOUT[8]~I .output_power_up = "low";
defparam \regOUT[8]~I .output_register_mode = "none";
defparam \regOUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[9]));
// synopsys translate_off
defparam \regOUT[9]~I .input_async_reset = "none";
defparam \regOUT[9]~I .input_power_up = "low";
defparam \regOUT[9]~I .input_register_mode = "none";
defparam \regOUT[9]~I .input_sync_reset = "none";
defparam \regOUT[9]~I .oe_async_reset = "none";
defparam \regOUT[9]~I .oe_power_up = "low";
defparam \regOUT[9]~I .oe_register_mode = "none";
defparam \regOUT[9]~I .oe_sync_reset = "none";
defparam \regOUT[9]~I .operation_mode = "output";
defparam \regOUT[9]~I .output_async_reset = "none";
defparam \regOUT[9]~I .output_power_up = "low";
defparam \regOUT[9]~I .output_register_mode = "none";
defparam \regOUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[10]));
// synopsys translate_off
defparam \regOUT[10]~I .input_async_reset = "none";
defparam \regOUT[10]~I .input_power_up = "low";
defparam \regOUT[10]~I .input_register_mode = "none";
defparam \regOUT[10]~I .input_sync_reset = "none";
defparam \regOUT[10]~I .oe_async_reset = "none";
defparam \regOUT[10]~I .oe_power_up = "low";
defparam \regOUT[10]~I .oe_register_mode = "none";
defparam \regOUT[10]~I .oe_sync_reset = "none";
defparam \regOUT[10]~I .operation_mode = "output";
defparam \regOUT[10]~I .output_async_reset = "none";
defparam \regOUT[10]~I .output_power_up = "low";
defparam \regOUT[10]~I .output_register_mode = "none";
defparam \regOUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[11]));
// synopsys translate_off
defparam \regOUT[11]~I .input_async_reset = "none";
defparam \regOUT[11]~I .input_power_up = "low";
defparam \regOUT[11]~I .input_register_mode = "none";
defparam \regOUT[11]~I .input_sync_reset = "none";
defparam \regOUT[11]~I .oe_async_reset = "none";
defparam \regOUT[11]~I .oe_power_up = "low";
defparam \regOUT[11]~I .oe_register_mode = "none";
defparam \regOUT[11]~I .oe_sync_reset = "none";
defparam \regOUT[11]~I .operation_mode = "output";
defparam \regOUT[11]~I .output_async_reset = "none";
defparam \regOUT[11]~I .output_power_up = "low";
defparam \regOUT[11]~I .output_register_mode = "none";
defparam \regOUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[12]));
// synopsys translate_off
defparam \regOUT[12]~I .input_async_reset = "none";
defparam \regOUT[12]~I .input_power_up = "low";
defparam \regOUT[12]~I .input_register_mode = "none";
defparam \regOUT[12]~I .input_sync_reset = "none";
defparam \regOUT[12]~I .oe_async_reset = "none";
defparam \regOUT[12]~I .oe_power_up = "low";
defparam \regOUT[12]~I .oe_register_mode = "none";
defparam \regOUT[12]~I .oe_sync_reset = "none";
defparam \regOUT[12]~I .operation_mode = "output";
defparam \regOUT[12]~I .output_async_reset = "none";
defparam \regOUT[12]~I .output_power_up = "low";
defparam \regOUT[12]~I .output_register_mode = "none";
defparam \regOUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[13]));
// synopsys translate_off
defparam \regOUT[13]~I .input_async_reset = "none";
defparam \regOUT[13]~I .input_power_up = "low";
defparam \regOUT[13]~I .input_register_mode = "none";
defparam \regOUT[13]~I .input_sync_reset = "none";
defparam \regOUT[13]~I .oe_async_reset = "none";
defparam \regOUT[13]~I .oe_power_up = "low";
defparam \regOUT[13]~I .oe_register_mode = "none";
defparam \regOUT[13]~I .oe_sync_reset = "none";
defparam \regOUT[13]~I .operation_mode = "output";
defparam \regOUT[13]~I .output_async_reset = "none";
defparam \regOUT[13]~I .output_power_up = "low";
defparam \regOUT[13]~I .output_register_mode = "none";
defparam \regOUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[14]));
// synopsys translate_off
defparam \regOUT[14]~I .input_async_reset = "none";
defparam \regOUT[14]~I .input_power_up = "low";
defparam \regOUT[14]~I .input_register_mode = "none";
defparam \regOUT[14]~I .input_sync_reset = "none";
defparam \regOUT[14]~I .oe_async_reset = "none";
defparam \regOUT[14]~I .oe_power_up = "low";
defparam \regOUT[14]~I .oe_register_mode = "none";
defparam \regOUT[14]~I .oe_sync_reset = "none";
defparam \regOUT[14]~I .operation_mode = "output";
defparam \regOUT[14]~I .output_async_reset = "none";
defparam \regOUT[14]~I .output_power_up = "low";
defparam \regOUT[14]~I .output_register_mode = "none";
defparam \regOUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[15]));
// synopsys translate_off
defparam \regOUT[15]~I .input_async_reset = "none";
defparam \regOUT[15]~I .input_power_up = "low";
defparam \regOUT[15]~I .input_register_mode = "none";
defparam \regOUT[15]~I .input_sync_reset = "none";
defparam \regOUT[15]~I .oe_async_reset = "none";
defparam \regOUT[15]~I .oe_power_up = "low";
defparam \regOUT[15]~I .oe_register_mode = "none";
defparam \regOUT[15]~I .oe_sync_reset = "none";
defparam \regOUT[15]~I .operation_mode = "output";
defparam \regOUT[15]~I .output_async_reset = "none";
defparam \regOUT[15]~I .output_power_up = "low";
defparam \regOUT[15]~I .output_register_mode = "none";
defparam \regOUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[16]));
// synopsys translate_off
defparam \regOUT[16]~I .input_async_reset = "none";
defparam \regOUT[16]~I .input_power_up = "low";
defparam \regOUT[16]~I .input_register_mode = "none";
defparam \regOUT[16]~I .input_sync_reset = "none";
defparam \regOUT[16]~I .oe_async_reset = "none";
defparam \regOUT[16]~I .oe_power_up = "low";
defparam \regOUT[16]~I .oe_register_mode = "none";
defparam \regOUT[16]~I .oe_sync_reset = "none";
defparam \regOUT[16]~I .operation_mode = "output";
defparam \regOUT[16]~I .output_async_reset = "none";
defparam \regOUT[16]~I .output_power_up = "low";
defparam \regOUT[16]~I .output_register_mode = "none";
defparam \regOUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[17]));
// synopsys translate_off
defparam \regOUT[17]~I .input_async_reset = "none";
defparam \regOUT[17]~I .input_power_up = "low";
defparam \regOUT[17]~I .input_register_mode = "none";
defparam \regOUT[17]~I .input_sync_reset = "none";
defparam \regOUT[17]~I .oe_async_reset = "none";
defparam \regOUT[17]~I .oe_power_up = "low";
defparam \regOUT[17]~I .oe_register_mode = "none";
defparam \regOUT[17]~I .oe_sync_reset = "none";
defparam \regOUT[17]~I .operation_mode = "output";
defparam \regOUT[17]~I .output_async_reset = "none";
defparam \regOUT[17]~I .output_power_up = "low";
defparam \regOUT[17]~I .output_register_mode = "none";
defparam \regOUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[18]));
// synopsys translate_off
defparam \regOUT[18]~I .input_async_reset = "none";
defparam \regOUT[18]~I .input_power_up = "low";
defparam \regOUT[18]~I .input_register_mode = "none";
defparam \regOUT[18]~I .input_sync_reset = "none";
defparam \regOUT[18]~I .oe_async_reset = "none";
defparam \regOUT[18]~I .oe_power_up = "low";
defparam \regOUT[18]~I .oe_register_mode = "none";
defparam \regOUT[18]~I .oe_sync_reset = "none";
defparam \regOUT[18]~I .operation_mode = "output";
defparam \regOUT[18]~I .output_async_reset = "none";
defparam \regOUT[18]~I .output_power_up = "low";
defparam \regOUT[18]~I .output_register_mode = "none";
defparam \regOUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[19]));
// synopsys translate_off
defparam \regOUT[19]~I .input_async_reset = "none";
defparam \regOUT[19]~I .input_power_up = "low";
defparam \regOUT[19]~I .input_register_mode = "none";
defparam \regOUT[19]~I .input_sync_reset = "none";
defparam \regOUT[19]~I .oe_async_reset = "none";
defparam \regOUT[19]~I .oe_power_up = "low";
defparam \regOUT[19]~I .oe_register_mode = "none";
defparam \regOUT[19]~I .oe_sync_reset = "none";
defparam \regOUT[19]~I .operation_mode = "output";
defparam \regOUT[19]~I .output_async_reset = "none";
defparam \regOUT[19]~I .output_power_up = "low";
defparam \regOUT[19]~I .output_register_mode = "none";
defparam \regOUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[20]));
// synopsys translate_off
defparam \regOUT[20]~I .input_async_reset = "none";
defparam \regOUT[20]~I .input_power_up = "low";
defparam \regOUT[20]~I .input_register_mode = "none";
defparam \regOUT[20]~I .input_sync_reset = "none";
defparam \regOUT[20]~I .oe_async_reset = "none";
defparam \regOUT[20]~I .oe_power_up = "low";
defparam \regOUT[20]~I .oe_register_mode = "none";
defparam \regOUT[20]~I .oe_sync_reset = "none";
defparam \regOUT[20]~I .operation_mode = "output";
defparam \regOUT[20]~I .output_async_reset = "none";
defparam \regOUT[20]~I .output_power_up = "low";
defparam \regOUT[20]~I .output_register_mode = "none";
defparam \regOUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[21]));
// synopsys translate_off
defparam \regOUT[21]~I .input_async_reset = "none";
defparam \regOUT[21]~I .input_power_up = "low";
defparam \regOUT[21]~I .input_register_mode = "none";
defparam \regOUT[21]~I .input_sync_reset = "none";
defparam \regOUT[21]~I .oe_async_reset = "none";
defparam \regOUT[21]~I .oe_power_up = "low";
defparam \regOUT[21]~I .oe_register_mode = "none";
defparam \regOUT[21]~I .oe_sync_reset = "none";
defparam \regOUT[21]~I .operation_mode = "output";
defparam \regOUT[21]~I .output_async_reset = "none";
defparam \regOUT[21]~I .output_power_up = "low";
defparam \regOUT[21]~I .output_register_mode = "none";
defparam \regOUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[22]));
// synopsys translate_off
defparam \regOUT[22]~I .input_async_reset = "none";
defparam \regOUT[22]~I .input_power_up = "low";
defparam \regOUT[22]~I .input_register_mode = "none";
defparam \regOUT[22]~I .input_sync_reset = "none";
defparam \regOUT[22]~I .oe_async_reset = "none";
defparam \regOUT[22]~I .oe_power_up = "low";
defparam \regOUT[22]~I .oe_register_mode = "none";
defparam \regOUT[22]~I .oe_sync_reset = "none";
defparam \regOUT[22]~I .operation_mode = "output";
defparam \regOUT[22]~I .output_async_reset = "none";
defparam \regOUT[22]~I .output_power_up = "low";
defparam \regOUT[22]~I .output_register_mode = "none";
defparam \regOUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[23]));
// synopsys translate_off
defparam \regOUT[23]~I .input_async_reset = "none";
defparam \regOUT[23]~I .input_power_up = "low";
defparam \regOUT[23]~I .input_register_mode = "none";
defparam \regOUT[23]~I .input_sync_reset = "none";
defparam \regOUT[23]~I .oe_async_reset = "none";
defparam \regOUT[23]~I .oe_power_up = "low";
defparam \regOUT[23]~I .oe_register_mode = "none";
defparam \regOUT[23]~I .oe_sync_reset = "none";
defparam \regOUT[23]~I .operation_mode = "output";
defparam \regOUT[23]~I .output_async_reset = "none";
defparam \regOUT[23]~I .output_power_up = "low";
defparam \regOUT[23]~I .output_register_mode = "none";
defparam \regOUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[24]));
// synopsys translate_off
defparam \regOUT[24]~I .input_async_reset = "none";
defparam \regOUT[24]~I .input_power_up = "low";
defparam \regOUT[24]~I .input_register_mode = "none";
defparam \regOUT[24]~I .input_sync_reset = "none";
defparam \regOUT[24]~I .oe_async_reset = "none";
defparam \regOUT[24]~I .oe_power_up = "low";
defparam \regOUT[24]~I .oe_register_mode = "none";
defparam \regOUT[24]~I .oe_sync_reset = "none";
defparam \regOUT[24]~I .operation_mode = "output";
defparam \regOUT[24]~I .output_async_reset = "none";
defparam \regOUT[24]~I .output_power_up = "low";
defparam \regOUT[24]~I .output_register_mode = "none";
defparam \regOUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[25]));
// synopsys translate_off
defparam \regOUT[25]~I .input_async_reset = "none";
defparam \regOUT[25]~I .input_power_up = "low";
defparam \regOUT[25]~I .input_register_mode = "none";
defparam \regOUT[25]~I .input_sync_reset = "none";
defparam \regOUT[25]~I .oe_async_reset = "none";
defparam \regOUT[25]~I .oe_power_up = "low";
defparam \regOUT[25]~I .oe_register_mode = "none";
defparam \regOUT[25]~I .oe_sync_reset = "none";
defparam \regOUT[25]~I .operation_mode = "output";
defparam \regOUT[25]~I .output_async_reset = "none";
defparam \regOUT[25]~I .output_power_up = "low";
defparam \regOUT[25]~I .output_register_mode = "none";
defparam \regOUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[26]));
// synopsys translate_off
defparam \regOUT[26]~I .input_async_reset = "none";
defparam \regOUT[26]~I .input_power_up = "low";
defparam \regOUT[26]~I .input_register_mode = "none";
defparam \regOUT[26]~I .input_sync_reset = "none";
defparam \regOUT[26]~I .oe_async_reset = "none";
defparam \regOUT[26]~I .oe_power_up = "low";
defparam \regOUT[26]~I .oe_register_mode = "none";
defparam \regOUT[26]~I .oe_sync_reset = "none";
defparam \regOUT[26]~I .operation_mode = "output";
defparam \regOUT[26]~I .output_async_reset = "none";
defparam \regOUT[26]~I .output_power_up = "low";
defparam \regOUT[26]~I .output_register_mode = "none";
defparam \regOUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[27]));
// synopsys translate_off
defparam \regOUT[27]~I .input_async_reset = "none";
defparam \regOUT[27]~I .input_power_up = "low";
defparam \regOUT[27]~I .input_register_mode = "none";
defparam \regOUT[27]~I .input_sync_reset = "none";
defparam \regOUT[27]~I .oe_async_reset = "none";
defparam \regOUT[27]~I .oe_power_up = "low";
defparam \regOUT[27]~I .oe_register_mode = "none";
defparam \regOUT[27]~I .oe_sync_reset = "none";
defparam \regOUT[27]~I .operation_mode = "output";
defparam \regOUT[27]~I .output_async_reset = "none";
defparam \regOUT[27]~I .output_power_up = "low";
defparam \regOUT[27]~I .output_register_mode = "none";
defparam \regOUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[28]));
// synopsys translate_off
defparam \regOUT[28]~I .input_async_reset = "none";
defparam \regOUT[28]~I .input_power_up = "low";
defparam \regOUT[28]~I .input_register_mode = "none";
defparam \regOUT[28]~I .input_sync_reset = "none";
defparam \regOUT[28]~I .oe_async_reset = "none";
defparam \regOUT[28]~I .oe_power_up = "low";
defparam \regOUT[28]~I .oe_register_mode = "none";
defparam \regOUT[28]~I .oe_sync_reset = "none";
defparam \regOUT[28]~I .operation_mode = "output";
defparam \regOUT[28]~I .output_async_reset = "none";
defparam \regOUT[28]~I .output_power_up = "low";
defparam \regOUT[28]~I .output_register_mode = "none";
defparam \regOUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[29]));
// synopsys translate_off
defparam \regOUT[29]~I .input_async_reset = "none";
defparam \regOUT[29]~I .input_power_up = "low";
defparam \regOUT[29]~I .input_register_mode = "none";
defparam \regOUT[29]~I .input_sync_reset = "none";
defparam \regOUT[29]~I .oe_async_reset = "none";
defparam \regOUT[29]~I .oe_power_up = "low";
defparam \regOUT[29]~I .oe_register_mode = "none";
defparam \regOUT[29]~I .oe_sync_reset = "none";
defparam \regOUT[29]~I .operation_mode = "output";
defparam \regOUT[29]~I .output_async_reset = "none";
defparam \regOUT[29]~I .output_power_up = "low";
defparam \regOUT[29]~I .output_register_mode = "none";
defparam \regOUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[30]));
// synopsys translate_off
defparam \regOUT[30]~I .input_async_reset = "none";
defparam \regOUT[30]~I .input_power_up = "low";
defparam \regOUT[30]~I .input_register_mode = "none";
defparam \regOUT[30]~I .input_sync_reset = "none";
defparam \regOUT[30]~I .oe_async_reset = "none";
defparam \regOUT[30]~I .oe_power_up = "low";
defparam \regOUT[30]~I .oe_register_mode = "none";
defparam \regOUT[30]~I .oe_sync_reset = "none";
defparam \regOUT[30]~I .operation_mode = "output";
defparam \regOUT[30]~I .output_async_reset = "none";
defparam \regOUT[30]~I .output_power_up = "low";
defparam \regOUT[30]~I .output_register_mode = "none";
defparam \regOUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[31]));
// synopsys translate_off
defparam \regOUT[31]~I .input_async_reset = "none";
defparam \regOUT[31]~I .input_power_up = "low";
defparam \regOUT[31]~I .input_register_mode = "none";
defparam \regOUT[31]~I .input_sync_reset = "none";
defparam \regOUT[31]~I .oe_async_reset = "none";
defparam \regOUT[31]~I .oe_power_up = "low";
defparam \regOUT[31]~I .oe_register_mode = "none";
defparam \regOUT[31]~I .oe_sync_reset = "none";
defparam \regOUT[31]~I .operation_mode = "output";
defparam \regOUT[31]~I .output_async_reset = "none";
defparam \regOUT[31]~I .output_power_up = "low";
defparam \regOUT[31]~I .output_register_mode = "none";
defparam \regOUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[32]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[32]));
// synopsys translate_off
defparam \regOUT[32]~I .input_async_reset = "none";
defparam \regOUT[32]~I .input_power_up = "low";
defparam \regOUT[32]~I .input_register_mode = "none";
defparam \regOUT[32]~I .input_sync_reset = "none";
defparam \regOUT[32]~I .oe_async_reset = "none";
defparam \regOUT[32]~I .oe_power_up = "low";
defparam \regOUT[32]~I .oe_register_mode = "none";
defparam \regOUT[32]~I .oe_sync_reset = "none";
defparam \regOUT[32]~I .operation_mode = "output";
defparam \regOUT[32]~I .output_async_reset = "none";
defparam \regOUT[32]~I .output_power_up = "low";
defparam \regOUT[32]~I .output_register_mode = "none";
defparam \regOUT[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[33]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[33]));
// synopsys translate_off
defparam \regOUT[33]~I .input_async_reset = "none";
defparam \regOUT[33]~I .input_power_up = "low";
defparam \regOUT[33]~I .input_register_mode = "none";
defparam \regOUT[33]~I .input_sync_reset = "none";
defparam \regOUT[33]~I .oe_async_reset = "none";
defparam \regOUT[33]~I .oe_power_up = "low";
defparam \regOUT[33]~I .oe_register_mode = "none";
defparam \regOUT[33]~I .oe_sync_reset = "none";
defparam \regOUT[33]~I .operation_mode = "output";
defparam \regOUT[33]~I .output_async_reset = "none";
defparam \regOUT[33]~I .output_power_up = "low";
defparam \regOUT[33]~I .output_register_mode = "none";
defparam \regOUT[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[34]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[34]));
// synopsys translate_off
defparam \regOUT[34]~I .input_async_reset = "none";
defparam \regOUT[34]~I .input_power_up = "low";
defparam \regOUT[34]~I .input_register_mode = "none";
defparam \regOUT[34]~I .input_sync_reset = "none";
defparam \regOUT[34]~I .oe_async_reset = "none";
defparam \regOUT[34]~I .oe_power_up = "low";
defparam \regOUT[34]~I .oe_register_mode = "none";
defparam \regOUT[34]~I .oe_sync_reset = "none";
defparam \regOUT[34]~I .operation_mode = "output";
defparam \regOUT[34]~I .output_async_reset = "none";
defparam \regOUT[34]~I .output_power_up = "low";
defparam \regOUT[34]~I .output_register_mode = "none";
defparam \regOUT[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[35]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[35]));
// synopsys translate_off
defparam \regOUT[35]~I .input_async_reset = "none";
defparam \regOUT[35]~I .input_power_up = "low";
defparam \regOUT[35]~I .input_register_mode = "none";
defparam \regOUT[35]~I .input_sync_reset = "none";
defparam \regOUT[35]~I .oe_async_reset = "none";
defparam \regOUT[35]~I .oe_power_up = "low";
defparam \regOUT[35]~I .oe_register_mode = "none";
defparam \regOUT[35]~I .oe_sync_reset = "none";
defparam \regOUT[35]~I .operation_mode = "output";
defparam \regOUT[35]~I .output_async_reset = "none";
defparam \regOUT[35]~I .output_power_up = "low";
defparam \regOUT[35]~I .output_register_mode = "none";
defparam \regOUT[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[36]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[36]));
// synopsys translate_off
defparam \regOUT[36]~I .input_async_reset = "none";
defparam \regOUT[36]~I .input_power_up = "low";
defparam \regOUT[36]~I .input_register_mode = "none";
defparam \regOUT[36]~I .input_sync_reset = "none";
defparam \regOUT[36]~I .oe_async_reset = "none";
defparam \regOUT[36]~I .oe_power_up = "low";
defparam \regOUT[36]~I .oe_register_mode = "none";
defparam \regOUT[36]~I .oe_sync_reset = "none";
defparam \regOUT[36]~I .operation_mode = "output";
defparam \regOUT[36]~I .output_async_reset = "none";
defparam \regOUT[36]~I .output_power_up = "low";
defparam \regOUT[36]~I .output_register_mode = "none";
defparam \regOUT[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[37]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[37]));
// synopsys translate_off
defparam \regOUT[37]~I .input_async_reset = "none";
defparam \regOUT[37]~I .input_power_up = "low";
defparam \regOUT[37]~I .input_register_mode = "none";
defparam \regOUT[37]~I .input_sync_reset = "none";
defparam \regOUT[37]~I .oe_async_reset = "none";
defparam \regOUT[37]~I .oe_power_up = "low";
defparam \regOUT[37]~I .oe_register_mode = "none";
defparam \regOUT[37]~I .oe_sync_reset = "none";
defparam \regOUT[37]~I .operation_mode = "output";
defparam \regOUT[37]~I .output_async_reset = "none";
defparam \regOUT[37]~I .output_power_up = "low";
defparam \regOUT[37]~I .output_register_mode = "none";
defparam \regOUT[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[38]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[38]));
// synopsys translate_off
defparam \regOUT[38]~I .input_async_reset = "none";
defparam \regOUT[38]~I .input_power_up = "low";
defparam \regOUT[38]~I .input_register_mode = "none";
defparam \regOUT[38]~I .input_sync_reset = "none";
defparam \regOUT[38]~I .oe_async_reset = "none";
defparam \regOUT[38]~I .oe_power_up = "low";
defparam \regOUT[38]~I .oe_register_mode = "none";
defparam \regOUT[38]~I .oe_sync_reset = "none";
defparam \regOUT[38]~I .operation_mode = "output";
defparam \regOUT[38]~I .output_async_reset = "none";
defparam \regOUT[38]~I .output_power_up = "low";
defparam \regOUT[38]~I .output_register_mode = "none";
defparam \regOUT[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[39]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[39]));
// synopsys translate_off
defparam \regOUT[39]~I .input_async_reset = "none";
defparam \regOUT[39]~I .input_power_up = "low";
defparam \regOUT[39]~I .input_register_mode = "none";
defparam \regOUT[39]~I .input_sync_reset = "none";
defparam \regOUT[39]~I .oe_async_reset = "none";
defparam \regOUT[39]~I .oe_power_up = "low";
defparam \regOUT[39]~I .oe_register_mode = "none";
defparam \regOUT[39]~I .oe_sync_reset = "none";
defparam \regOUT[39]~I .operation_mode = "output";
defparam \regOUT[39]~I .output_async_reset = "none";
defparam \regOUT[39]~I .output_power_up = "low";
defparam \regOUT[39]~I .output_register_mode = "none";
defparam \regOUT[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[40]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[40]));
// synopsys translate_off
defparam \regOUT[40]~I .input_async_reset = "none";
defparam \regOUT[40]~I .input_power_up = "low";
defparam \regOUT[40]~I .input_register_mode = "none";
defparam \regOUT[40]~I .input_sync_reset = "none";
defparam \regOUT[40]~I .oe_async_reset = "none";
defparam \regOUT[40]~I .oe_power_up = "low";
defparam \regOUT[40]~I .oe_register_mode = "none";
defparam \regOUT[40]~I .oe_sync_reset = "none";
defparam \regOUT[40]~I .operation_mode = "output";
defparam \regOUT[40]~I .output_async_reset = "none";
defparam \regOUT[40]~I .output_power_up = "low";
defparam \regOUT[40]~I .output_register_mode = "none";
defparam \regOUT[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[41]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[41]));
// synopsys translate_off
defparam \regOUT[41]~I .input_async_reset = "none";
defparam \regOUT[41]~I .input_power_up = "low";
defparam \regOUT[41]~I .input_register_mode = "none";
defparam \regOUT[41]~I .input_sync_reset = "none";
defparam \regOUT[41]~I .oe_async_reset = "none";
defparam \regOUT[41]~I .oe_power_up = "low";
defparam \regOUT[41]~I .oe_register_mode = "none";
defparam \regOUT[41]~I .oe_sync_reset = "none";
defparam \regOUT[41]~I .operation_mode = "output";
defparam \regOUT[41]~I .output_async_reset = "none";
defparam \regOUT[41]~I .output_power_up = "low";
defparam \regOUT[41]~I .output_register_mode = "none";
defparam \regOUT[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[42]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[42]));
// synopsys translate_off
defparam \regOUT[42]~I .input_async_reset = "none";
defparam \regOUT[42]~I .input_power_up = "low";
defparam \regOUT[42]~I .input_register_mode = "none";
defparam \regOUT[42]~I .input_sync_reset = "none";
defparam \regOUT[42]~I .oe_async_reset = "none";
defparam \regOUT[42]~I .oe_power_up = "low";
defparam \regOUT[42]~I .oe_register_mode = "none";
defparam \regOUT[42]~I .oe_sync_reset = "none";
defparam \regOUT[42]~I .operation_mode = "output";
defparam \regOUT[42]~I .output_async_reset = "none";
defparam \regOUT[42]~I .output_power_up = "low";
defparam \regOUT[42]~I .output_register_mode = "none";
defparam \regOUT[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[43]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[43]));
// synopsys translate_off
defparam \regOUT[43]~I .input_async_reset = "none";
defparam \regOUT[43]~I .input_power_up = "low";
defparam \regOUT[43]~I .input_register_mode = "none";
defparam \regOUT[43]~I .input_sync_reset = "none";
defparam \regOUT[43]~I .oe_async_reset = "none";
defparam \regOUT[43]~I .oe_power_up = "low";
defparam \regOUT[43]~I .oe_register_mode = "none";
defparam \regOUT[43]~I .oe_sync_reset = "none";
defparam \regOUT[43]~I .operation_mode = "output";
defparam \regOUT[43]~I .output_async_reset = "none";
defparam \regOUT[43]~I .output_power_up = "low";
defparam \regOUT[43]~I .output_register_mode = "none";
defparam \regOUT[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[44]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[44]));
// synopsys translate_off
defparam \regOUT[44]~I .input_async_reset = "none";
defparam \regOUT[44]~I .input_power_up = "low";
defparam \regOUT[44]~I .input_register_mode = "none";
defparam \regOUT[44]~I .input_sync_reset = "none";
defparam \regOUT[44]~I .oe_async_reset = "none";
defparam \regOUT[44]~I .oe_power_up = "low";
defparam \regOUT[44]~I .oe_register_mode = "none";
defparam \regOUT[44]~I .oe_sync_reset = "none";
defparam \regOUT[44]~I .operation_mode = "output";
defparam \regOUT[44]~I .output_async_reset = "none";
defparam \regOUT[44]~I .output_power_up = "low";
defparam \regOUT[44]~I .output_register_mode = "none";
defparam \regOUT[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[45]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[45]));
// synopsys translate_off
defparam \regOUT[45]~I .input_async_reset = "none";
defparam \regOUT[45]~I .input_power_up = "low";
defparam \regOUT[45]~I .input_register_mode = "none";
defparam \regOUT[45]~I .input_sync_reset = "none";
defparam \regOUT[45]~I .oe_async_reset = "none";
defparam \regOUT[45]~I .oe_power_up = "low";
defparam \regOUT[45]~I .oe_register_mode = "none";
defparam \regOUT[45]~I .oe_sync_reset = "none";
defparam \regOUT[45]~I .operation_mode = "output";
defparam \regOUT[45]~I .output_async_reset = "none";
defparam \regOUT[45]~I .output_power_up = "low";
defparam \regOUT[45]~I .output_register_mode = "none";
defparam \regOUT[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[46]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[46]));
// synopsys translate_off
defparam \regOUT[46]~I .input_async_reset = "none";
defparam \regOUT[46]~I .input_power_up = "low";
defparam \regOUT[46]~I .input_register_mode = "none";
defparam \regOUT[46]~I .input_sync_reset = "none";
defparam \regOUT[46]~I .oe_async_reset = "none";
defparam \regOUT[46]~I .oe_power_up = "low";
defparam \regOUT[46]~I .oe_register_mode = "none";
defparam \regOUT[46]~I .oe_sync_reset = "none";
defparam \regOUT[46]~I .operation_mode = "output";
defparam \regOUT[46]~I .output_async_reset = "none";
defparam \regOUT[46]~I .output_power_up = "low";
defparam \regOUT[46]~I .output_register_mode = "none";
defparam \regOUT[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[47]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[47]));
// synopsys translate_off
defparam \regOUT[47]~I .input_async_reset = "none";
defparam \regOUT[47]~I .input_power_up = "low";
defparam \regOUT[47]~I .input_register_mode = "none";
defparam \regOUT[47]~I .input_sync_reset = "none";
defparam \regOUT[47]~I .oe_async_reset = "none";
defparam \regOUT[47]~I .oe_power_up = "low";
defparam \regOUT[47]~I .oe_register_mode = "none";
defparam \regOUT[47]~I .oe_sync_reset = "none";
defparam \regOUT[47]~I .operation_mode = "output";
defparam \regOUT[47]~I .output_async_reset = "none";
defparam \regOUT[47]~I .output_power_up = "low";
defparam \regOUT[47]~I .output_register_mode = "none";
defparam \regOUT[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[48]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[48]));
// synopsys translate_off
defparam \regOUT[48]~I .input_async_reset = "none";
defparam \regOUT[48]~I .input_power_up = "low";
defparam \regOUT[48]~I .input_register_mode = "none";
defparam \regOUT[48]~I .input_sync_reset = "none";
defparam \regOUT[48]~I .oe_async_reset = "none";
defparam \regOUT[48]~I .oe_power_up = "low";
defparam \regOUT[48]~I .oe_register_mode = "none";
defparam \regOUT[48]~I .oe_sync_reset = "none";
defparam \regOUT[48]~I .operation_mode = "output";
defparam \regOUT[48]~I .output_async_reset = "none";
defparam \regOUT[48]~I .output_power_up = "low";
defparam \regOUT[48]~I .output_register_mode = "none";
defparam \regOUT[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[49]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[49]));
// synopsys translate_off
defparam \regOUT[49]~I .input_async_reset = "none";
defparam \regOUT[49]~I .input_power_up = "low";
defparam \regOUT[49]~I .input_register_mode = "none";
defparam \regOUT[49]~I .input_sync_reset = "none";
defparam \regOUT[49]~I .oe_async_reset = "none";
defparam \regOUT[49]~I .oe_power_up = "low";
defparam \regOUT[49]~I .oe_register_mode = "none";
defparam \regOUT[49]~I .oe_sync_reset = "none";
defparam \regOUT[49]~I .operation_mode = "output";
defparam \regOUT[49]~I .output_async_reset = "none";
defparam \regOUT[49]~I .output_power_up = "low";
defparam \regOUT[49]~I .output_register_mode = "none";
defparam \regOUT[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[50]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[50]));
// synopsys translate_off
defparam \regOUT[50]~I .input_async_reset = "none";
defparam \regOUT[50]~I .input_power_up = "low";
defparam \regOUT[50]~I .input_register_mode = "none";
defparam \regOUT[50]~I .input_sync_reset = "none";
defparam \regOUT[50]~I .oe_async_reset = "none";
defparam \regOUT[50]~I .oe_power_up = "low";
defparam \regOUT[50]~I .oe_register_mode = "none";
defparam \regOUT[50]~I .oe_sync_reset = "none";
defparam \regOUT[50]~I .operation_mode = "output";
defparam \regOUT[50]~I .output_async_reset = "none";
defparam \regOUT[50]~I .output_power_up = "low";
defparam \regOUT[50]~I .output_register_mode = "none";
defparam \regOUT[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[51]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[51]));
// synopsys translate_off
defparam \regOUT[51]~I .input_async_reset = "none";
defparam \regOUT[51]~I .input_power_up = "low";
defparam \regOUT[51]~I .input_register_mode = "none";
defparam \regOUT[51]~I .input_sync_reset = "none";
defparam \regOUT[51]~I .oe_async_reset = "none";
defparam \regOUT[51]~I .oe_power_up = "low";
defparam \regOUT[51]~I .oe_register_mode = "none";
defparam \regOUT[51]~I .oe_sync_reset = "none";
defparam \regOUT[51]~I .operation_mode = "output";
defparam \regOUT[51]~I .output_async_reset = "none";
defparam \regOUT[51]~I .output_power_up = "low";
defparam \regOUT[51]~I .output_register_mode = "none";
defparam \regOUT[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[52]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[52]));
// synopsys translate_off
defparam \regOUT[52]~I .input_async_reset = "none";
defparam \regOUT[52]~I .input_power_up = "low";
defparam \regOUT[52]~I .input_register_mode = "none";
defparam \regOUT[52]~I .input_sync_reset = "none";
defparam \regOUT[52]~I .oe_async_reset = "none";
defparam \regOUT[52]~I .oe_power_up = "low";
defparam \regOUT[52]~I .oe_register_mode = "none";
defparam \regOUT[52]~I .oe_sync_reset = "none";
defparam \regOUT[52]~I .operation_mode = "output";
defparam \regOUT[52]~I .output_async_reset = "none";
defparam \regOUT[52]~I .output_power_up = "low";
defparam \regOUT[52]~I .output_register_mode = "none";
defparam \regOUT[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[53]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[53]));
// synopsys translate_off
defparam \regOUT[53]~I .input_async_reset = "none";
defparam \regOUT[53]~I .input_power_up = "low";
defparam \regOUT[53]~I .input_register_mode = "none";
defparam \regOUT[53]~I .input_sync_reset = "none";
defparam \regOUT[53]~I .oe_async_reset = "none";
defparam \regOUT[53]~I .oe_power_up = "low";
defparam \regOUT[53]~I .oe_register_mode = "none";
defparam \regOUT[53]~I .oe_sync_reset = "none";
defparam \regOUT[53]~I .operation_mode = "output";
defparam \regOUT[53]~I .output_async_reset = "none";
defparam \regOUT[53]~I .output_power_up = "low";
defparam \regOUT[53]~I .output_register_mode = "none";
defparam \regOUT[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[54]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[54]));
// synopsys translate_off
defparam \regOUT[54]~I .input_async_reset = "none";
defparam \regOUT[54]~I .input_power_up = "low";
defparam \regOUT[54]~I .input_register_mode = "none";
defparam \regOUT[54]~I .input_sync_reset = "none";
defparam \regOUT[54]~I .oe_async_reset = "none";
defparam \regOUT[54]~I .oe_power_up = "low";
defparam \regOUT[54]~I .oe_register_mode = "none";
defparam \regOUT[54]~I .oe_sync_reset = "none";
defparam \regOUT[54]~I .operation_mode = "output";
defparam \regOUT[54]~I .output_async_reset = "none";
defparam \regOUT[54]~I .output_power_up = "low";
defparam \regOUT[54]~I .output_register_mode = "none";
defparam \regOUT[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[55]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[55]));
// synopsys translate_off
defparam \regOUT[55]~I .input_async_reset = "none";
defparam \regOUT[55]~I .input_power_up = "low";
defparam \regOUT[55]~I .input_register_mode = "none";
defparam \regOUT[55]~I .input_sync_reset = "none";
defparam \regOUT[55]~I .oe_async_reset = "none";
defparam \regOUT[55]~I .oe_power_up = "low";
defparam \regOUT[55]~I .oe_register_mode = "none";
defparam \regOUT[55]~I .oe_sync_reset = "none";
defparam \regOUT[55]~I .operation_mode = "output";
defparam \regOUT[55]~I .output_async_reset = "none";
defparam \regOUT[55]~I .output_power_up = "low";
defparam \regOUT[55]~I .output_register_mode = "none";
defparam \regOUT[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[56]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[56]));
// synopsys translate_off
defparam \regOUT[56]~I .input_async_reset = "none";
defparam \regOUT[56]~I .input_power_up = "low";
defparam \regOUT[56]~I .input_register_mode = "none";
defparam \regOUT[56]~I .input_sync_reset = "none";
defparam \regOUT[56]~I .oe_async_reset = "none";
defparam \regOUT[56]~I .oe_power_up = "low";
defparam \regOUT[56]~I .oe_register_mode = "none";
defparam \regOUT[56]~I .oe_sync_reset = "none";
defparam \regOUT[56]~I .operation_mode = "output";
defparam \regOUT[56]~I .output_async_reset = "none";
defparam \regOUT[56]~I .output_power_up = "low";
defparam \regOUT[56]~I .output_register_mode = "none";
defparam \regOUT[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[57]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[57]));
// synopsys translate_off
defparam \regOUT[57]~I .input_async_reset = "none";
defparam \regOUT[57]~I .input_power_up = "low";
defparam \regOUT[57]~I .input_register_mode = "none";
defparam \regOUT[57]~I .input_sync_reset = "none";
defparam \regOUT[57]~I .oe_async_reset = "none";
defparam \regOUT[57]~I .oe_power_up = "low";
defparam \regOUT[57]~I .oe_register_mode = "none";
defparam \regOUT[57]~I .oe_sync_reset = "none";
defparam \regOUT[57]~I .operation_mode = "output";
defparam \regOUT[57]~I .output_async_reset = "none";
defparam \regOUT[57]~I .output_power_up = "low";
defparam \regOUT[57]~I .output_register_mode = "none";
defparam \regOUT[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[58]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[58]));
// synopsys translate_off
defparam \regOUT[58]~I .input_async_reset = "none";
defparam \regOUT[58]~I .input_power_up = "low";
defparam \regOUT[58]~I .input_register_mode = "none";
defparam \regOUT[58]~I .input_sync_reset = "none";
defparam \regOUT[58]~I .oe_async_reset = "none";
defparam \regOUT[58]~I .oe_power_up = "low";
defparam \regOUT[58]~I .oe_register_mode = "none";
defparam \regOUT[58]~I .oe_sync_reset = "none";
defparam \regOUT[58]~I .operation_mode = "output";
defparam \regOUT[58]~I .output_async_reset = "none";
defparam \regOUT[58]~I .output_power_up = "low";
defparam \regOUT[58]~I .output_register_mode = "none";
defparam \regOUT[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[59]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[59]));
// synopsys translate_off
defparam \regOUT[59]~I .input_async_reset = "none";
defparam \regOUT[59]~I .input_power_up = "low";
defparam \regOUT[59]~I .input_register_mode = "none";
defparam \regOUT[59]~I .input_sync_reset = "none";
defparam \regOUT[59]~I .oe_async_reset = "none";
defparam \regOUT[59]~I .oe_power_up = "low";
defparam \regOUT[59]~I .oe_register_mode = "none";
defparam \regOUT[59]~I .oe_sync_reset = "none";
defparam \regOUT[59]~I .operation_mode = "output";
defparam \regOUT[59]~I .output_async_reset = "none";
defparam \regOUT[59]~I .output_power_up = "low";
defparam \regOUT[59]~I .output_register_mode = "none";
defparam \regOUT[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[60]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[60]));
// synopsys translate_off
defparam \regOUT[60]~I .input_async_reset = "none";
defparam \regOUT[60]~I .input_power_up = "low";
defparam \regOUT[60]~I .input_register_mode = "none";
defparam \regOUT[60]~I .input_sync_reset = "none";
defparam \regOUT[60]~I .oe_async_reset = "none";
defparam \regOUT[60]~I .oe_power_up = "low";
defparam \regOUT[60]~I .oe_register_mode = "none";
defparam \regOUT[60]~I .oe_sync_reset = "none";
defparam \regOUT[60]~I .operation_mode = "output";
defparam \regOUT[60]~I .output_async_reset = "none";
defparam \regOUT[60]~I .output_power_up = "low";
defparam \regOUT[60]~I .output_register_mode = "none";
defparam \regOUT[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[61]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[61]));
// synopsys translate_off
defparam \regOUT[61]~I .input_async_reset = "none";
defparam \regOUT[61]~I .input_power_up = "low";
defparam \regOUT[61]~I .input_register_mode = "none";
defparam \regOUT[61]~I .input_sync_reset = "none";
defparam \regOUT[61]~I .oe_async_reset = "none";
defparam \regOUT[61]~I .oe_power_up = "low";
defparam \regOUT[61]~I .oe_register_mode = "none";
defparam \regOUT[61]~I .oe_sync_reset = "none";
defparam \regOUT[61]~I .operation_mode = "output";
defparam \regOUT[61]~I .output_async_reset = "none";
defparam \regOUT[61]~I .output_power_up = "low";
defparam \regOUT[61]~I .output_register_mode = "none";
defparam \regOUT[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[62]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[62]));
// synopsys translate_off
defparam \regOUT[62]~I .input_async_reset = "none";
defparam \regOUT[62]~I .input_power_up = "low";
defparam \regOUT[62]~I .input_register_mode = "none";
defparam \regOUT[62]~I .input_sync_reset = "none";
defparam \regOUT[62]~I .oe_async_reset = "none";
defparam \regOUT[62]~I .oe_power_up = "low";
defparam \regOUT[62]~I .oe_register_mode = "none";
defparam \regOUT[62]~I .oe_sync_reset = "none";
defparam \regOUT[62]~I .operation_mode = "output";
defparam \regOUT[62]~I .output_async_reset = "none";
defparam \regOUT[62]~I .output_power_up = "low";
defparam \regOUT[62]~I .output_register_mode = "none";
defparam \regOUT[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[63]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[63]));
// synopsys translate_off
defparam \regOUT[63]~I .input_async_reset = "none";
defparam \regOUT[63]~I .input_power_up = "low";
defparam \regOUT[63]~I .input_register_mode = "none";
defparam \regOUT[63]~I .input_sync_reset = "none";
defparam \regOUT[63]~I .oe_async_reset = "none";
defparam \regOUT[63]~I .oe_power_up = "low";
defparam \regOUT[63]~I .oe_register_mode = "none";
defparam \regOUT[63]~I .oe_sync_reset = "none";
defparam \regOUT[63]~I .operation_mode = "output";
defparam \regOUT[63]~I .output_async_reset = "none";
defparam \regOUT[63]~I .output_power_up = "low";
defparam \regOUT[63]~I .output_register_mode = "none";
defparam \regOUT[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[64]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[64]));
// synopsys translate_off
defparam \regOUT[64]~I .input_async_reset = "none";
defparam \regOUT[64]~I .input_power_up = "low";
defparam \regOUT[64]~I .input_register_mode = "none";
defparam \regOUT[64]~I .input_sync_reset = "none";
defparam \regOUT[64]~I .oe_async_reset = "none";
defparam \regOUT[64]~I .oe_power_up = "low";
defparam \regOUT[64]~I .oe_register_mode = "none";
defparam \regOUT[64]~I .oe_sync_reset = "none";
defparam \regOUT[64]~I .operation_mode = "output";
defparam \regOUT[64]~I .output_async_reset = "none";
defparam \regOUT[64]~I .output_power_up = "low";
defparam \regOUT[64]~I .output_register_mode = "none";
defparam \regOUT[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[65]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[65]));
// synopsys translate_off
defparam \regOUT[65]~I .input_async_reset = "none";
defparam \regOUT[65]~I .input_power_up = "low";
defparam \regOUT[65]~I .input_register_mode = "none";
defparam \regOUT[65]~I .input_sync_reset = "none";
defparam \regOUT[65]~I .oe_async_reset = "none";
defparam \regOUT[65]~I .oe_power_up = "low";
defparam \regOUT[65]~I .oe_register_mode = "none";
defparam \regOUT[65]~I .oe_sync_reset = "none";
defparam \regOUT[65]~I .operation_mode = "output";
defparam \regOUT[65]~I .output_async_reset = "none";
defparam \regOUT[65]~I .output_power_up = "low";
defparam \regOUT[65]~I .output_register_mode = "none";
defparam \regOUT[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[66]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[66]));
// synopsys translate_off
defparam \regOUT[66]~I .input_async_reset = "none";
defparam \regOUT[66]~I .input_power_up = "low";
defparam \regOUT[66]~I .input_register_mode = "none";
defparam \regOUT[66]~I .input_sync_reset = "none";
defparam \regOUT[66]~I .oe_async_reset = "none";
defparam \regOUT[66]~I .oe_power_up = "low";
defparam \regOUT[66]~I .oe_register_mode = "none";
defparam \regOUT[66]~I .oe_sync_reset = "none";
defparam \regOUT[66]~I .operation_mode = "output";
defparam \regOUT[66]~I .output_async_reset = "none";
defparam \regOUT[66]~I .output_power_up = "low";
defparam \regOUT[66]~I .output_register_mode = "none";
defparam \regOUT[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[67]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[67]));
// synopsys translate_off
defparam \regOUT[67]~I .input_async_reset = "none";
defparam \regOUT[67]~I .input_power_up = "low";
defparam \regOUT[67]~I .input_register_mode = "none";
defparam \regOUT[67]~I .input_sync_reset = "none";
defparam \regOUT[67]~I .oe_async_reset = "none";
defparam \regOUT[67]~I .oe_power_up = "low";
defparam \regOUT[67]~I .oe_register_mode = "none";
defparam \regOUT[67]~I .oe_sync_reset = "none";
defparam \regOUT[67]~I .operation_mode = "output";
defparam \regOUT[67]~I .output_async_reset = "none";
defparam \regOUT[67]~I .output_power_up = "low";
defparam \regOUT[67]~I .output_register_mode = "none";
defparam \regOUT[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[68]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[68]));
// synopsys translate_off
defparam \regOUT[68]~I .input_async_reset = "none";
defparam \regOUT[68]~I .input_power_up = "low";
defparam \regOUT[68]~I .input_register_mode = "none";
defparam \regOUT[68]~I .input_sync_reset = "none";
defparam \regOUT[68]~I .oe_async_reset = "none";
defparam \regOUT[68]~I .oe_power_up = "low";
defparam \regOUT[68]~I .oe_register_mode = "none";
defparam \regOUT[68]~I .oe_sync_reset = "none";
defparam \regOUT[68]~I .operation_mode = "output";
defparam \regOUT[68]~I .output_async_reset = "none";
defparam \regOUT[68]~I .output_power_up = "low";
defparam \regOUT[68]~I .output_register_mode = "none";
defparam \regOUT[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[69]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[69]));
// synopsys translate_off
defparam \regOUT[69]~I .input_async_reset = "none";
defparam \regOUT[69]~I .input_power_up = "low";
defparam \regOUT[69]~I .input_register_mode = "none";
defparam \regOUT[69]~I .input_sync_reset = "none";
defparam \regOUT[69]~I .oe_async_reset = "none";
defparam \regOUT[69]~I .oe_power_up = "low";
defparam \regOUT[69]~I .oe_register_mode = "none";
defparam \regOUT[69]~I .oe_sync_reset = "none";
defparam \regOUT[69]~I .operation_mode = "output";
defparam \regOUT[69]~I .output_async_reset = "none";
defparam \regOUT[69]~I .output_power_up = "low";
defparam \regOUT[69]~I .output_register_mode = "none";
defparam \regOUT[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[70]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[70]));
// synopsys translate_off
defparam \regOUT[70]~I .input_async_reset = "none";
defparam \regOUT[70]~I .input_power_up = "low";
defparam \regOUT[70]~I .input_register_mode = "none";
defparam \regOUT[70]~I .input_sync_reset = "none";
defparam \regOUT[70]~I .oe_async_reset = "none";
defparam \regOUT[70]~I .oe_power_up = "low";
defparam \regOUT[70]~I .oe_register_mode = "none";
defparam \regOUT[70]~I .oe_sync_reset = "none";
defparam \regOUT[70]~I .operation_mode = "output";
defparam \regOUT[70]~I .output_async_reset = "none";
defparam \regOUT[70]~I .output_power_up = "low";
defparam \regOUT[70]~I .output_register_mode = "none";
defparam \regOUT[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[71]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[71]));
// synopsys translate_off
defparam \regOUT[71]~I .input_async_reset = "none";
defparam \regOUT[71]~I .input_power_up = "low";
defparam \regOUT[71]~I .input_register_mode = "none";
defparam \regOUT[71]~I .input_sync_reset = "none";
defparam \regOUT[71]~I .oe_async_reset = "none";
defparam \regOUT[71]~I .oe_power_up = "low";
defparam \regOUT[71]~I .oe_register_mode = "none";
defparam \regOUT[71]~I .oe_sync_reset = "none";
defparam \regOUT[71]~I .operation_mode = "output";
defparam \regOUT[71]~I .output_async_reset = "none";
defparam \regOUT[71]~I .output_power_up = "low";
defparam \regOUT[71]~I .output_register_mode = "none";
defparam \regOUT[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[72]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[72]));
// synopsys translate_off
defparam \regOUT[72]~I .input_async_reset = "none";
defparam \regOUT[72]~I .input_power_up = "low";
defparam \regOUT[72]~I .input_register_mode = "none";
defparam \regOUT[72]~I .input_sync_reset = "none";
defparam \regOUT[72]~I .oe_async_reset = "none";
defparam \regOUT[72]~I .oe_power_up = "low";
defparam \regOUT[72]~I .oe_register_mode = "none";
defparam \regOUT[72]~I .oe_sync_reset = "none";
defparam \regOUT[72]~I .operation_mode = "output";
defparam \regOUT[72]~I .output_async_reset = "none";
defparam \regOUT[72]~I .output_power_up = "low";
defparam \regOUT[72]~I .output_register_mode = "none";
defparam \regOUT[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[73]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[73]));
// synopsys translate_off
defparam \regOUT[73]~I .input_async_reset = "none";
defparam \regOUT[73]~I .input_power_up = "low";
defparam \regOUT[73]~I .input_register_mode = "none";
defparam \regOUT[73]~I .input_sync_reset = "none";
defparam \regOUT[73]~I .oe_async_reset = "none";
defparam \regOUT[73]~I .oe_power_up = "low";
defparam \regOUT[73]~I .oe_register_mode = "none";
defparam \regOUT[73]~I .oe_sync_reset = "none";
defparam \regOUT[73]~I .operation_mode = "output";
defparam \regOUT[73]~I .output_async_reset = "none";
defparam \regOUT[73]~I .output_power_up = "low";
defparam \regOUT[73]~I .output_register_mode = "none";
defparam \regOUT[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[74]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[74]));
// synopsys translate_off
defparam \regOUT[74]~I .input_async_reset = "none";
defparam \regOUT[74]~I .input_power_up = "low";
defparam \regOUT[74]~I .input_register_mode = "none";
defparam \regOUT[74]~I .input_sync_reset = "none";
defparam \regOUT[74]~I .oe_async_reset = "none";
defparam \regOUT[74]~I .oe_power_up = "low";
defparam \regOUT[74]~I .oe_register_mode = "none";
defparam \regOUT[74]~I .oe_sync_reset = "none";
defparam \regOUT[74]~I .operation_mode = "output";
defparam \regOUT[74]~I .output_async_reset = "none";
defparam \regOUT[74]~I .output_power_up = "low";
defparam \regOUT[74]~I .output_register_mode = "none";
defparam \regOUT[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[75]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[75]));
// synopsys translate_off
defparam \regOUT[75]~I .input_async_reset = "none";
defparam \regOUT[75]~I .input_power_up = "low";
defparam \regOUT[75]~I .input_register_mode = "none";
defparam \regOUT[75]~I .input_sync_reset = "none";
defparam \regOUT[75]~I .oe_async_reset = "none";
defparam \regOUT[75]~I .oe_power_up = "low";
defparam \regOUT[75]~I .oe_register_mode = "none";
defparam \regOUT[75]~I .oe_sync_reset = "none";
defparam \regOUT[75]~I .operation_mode = "output";
defparam \regOUT[75]~I .output_async_reset = "none";
defparam \regOUT[75]~I .output_power_up = "low";
defparam \regOUT[75]~I .output_register_mode = "none";
defparam \regOUT[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[76]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[76]));
// synopsys translate_off
defparam \regOUT[76]~I .input_async_reset = "none";
defparam \regOUT[76]~I .input_power_up = "low";
defparam \regOUT[76]~I .input_register_mode = "none";
defparam \regOUT[76]~I .input_sync_reset = "none";
defparam \regOUT[76]~I .oe_async_reset = "none";
defparam \regOUT[76]~I .oe_power_up = "low";
defparam \regOUT[76]~I .oe_register_mode = "none";
defparam \regOUT[76]~I .oe_sync_reset = "none";
defparam \regOUT[76]~I .operation_mode = "output";
defparam \regOUT[76]~I .output_async_reset = "none";
defparam \regOUT[76]~I .output_power_up = "low";
defparam \regOUT[76]~I .output_register_mode = "none";
defparam \regOUT[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[77]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[77]));
// synopsys translate_off
defparam \regOUT[77]~I .input_async_reset = "none";
defparam \regOUT[77]~I .input_power_up = "low";
defparam \regOUT[77]~I .input_register_mode = "none";
defparam \regOUT[77]~I .input_sync_reset = "none";
defparam \regOUT[77]~I .oe_async_reset = "none";
defparam \regOUT[77]~I .oe_power_up = "low";
defparam \regOUT[77]~I .oe_register_mode = "none";
defparam \regOUT[77]~I .oe_sync_reset = "none";
defparam \regOUT[77]~I .operation_mode = "output";
defparam \regOUT[77]~I .output_async_reset = "none";
defparam \regOUT[77]~I .output_power_up = "low";
defparam \regOUT[77]~I .output_register_mode = "none";
defparam \regOUT[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[78]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[78]));
// synopsys translate_off
defparam \regOUT[78]~I .input_async_reset = "none";
defparam \regOUT[78]~I .input_power_up = "low";
defparam \regOUT[78]~I .input_register_mode = "none";
defparam \regOUT[78]~I .input_sync_reset = "none";
defparam \regOUT[78]~I .oe_async_reset = "none";
defparam \regOUT[78]~I .oe_power_up = "low";
defparam \regOUT[78]~I .oe_register_mode = "none";
defparam \regOUT[78]~I .oe_sync_reset = "none";
defparam \regOUT[78]~I .operation_mode = "output";
defparam \regOUT[78]~I .output_async_reset = "none";
defparam \regOUT[78]~I .output_power_up = "low";
defparam \regOUT[78]~I .output_register_mode = "none";
defparam \regOUT[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[79]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[79]));
// synopsys translate_off
defparam \regOUT[79]~I .input_async_reset = "none";
defparam \regOUT[79]~I .input_power_up = "low";
defparam \regOUT[79]~I .input_register_mode = "none";
defparam \regOUT[79]~I .input_sync_reset = "none";
defparam \regOUT[79]~I .oe_async_reset = "none";
defparam \regOUT[79]~I .oe_power_up = "low";
defparam \regOUT[79]~I .oe_register_mode = "none";
defparam \regOUT[79]~I .oe_sync_reset = "none";
defparam \regOUT[79]~I .operation_mode = "output";
defparam \regOUT[79]~I .output_async_reset = "none";
defparam \regOUT[79]~I .output_power_up = "low";
defparam \regOUT[79]~I .output_register_mode = "none";
defparam \regOUT[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[80]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[80]));
// synopsys translate_off
defparam \regOUT[80]~I .input_async_reset = "none";
defparam \regOUT[80]~I .input_power_up = "low";
defparam \regOUT[80]~I .input_register_mode = "none";
defparam \regOUT[80]~I .input_sync_reset = "none";
defparam \regOUT[80]~I .oe_async_reset = "none";
defparam \regOUT[80]~I .oe_power_up = "low";
defparam \regOUT[80]~I .oe_register_mode = "none";
defparam \regOUT[80]~I .oe_sync_reset = "none";
defparam \regOUT[80]~I .operation_mode = "output";
defparam \regOUT[80]~I .output_async_reset = "none";
defparam \regOUT[80]~I .output_power_up = "low";
defparam \regOUT[80]~I .output_register_mode = "none";
defparam \regOUT[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[81]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[81]));
// synopsys translate_off
defparam \regOUT[81]~I .input_async_reset = "none";
defparam \regOUT[81]~I .input_power_up = "low";
defparam \regOUT[81]~I .input_register_mode = "none";
defparam \regOUT[81]~I .input_sync_reset = "none";
defparam \regOUT[81]~I .oe_async_reset = "none";
defparam \regOUT[81]~I .oe_power_up = "low";
defparam \regOUT[81]~I .oe_register_mode = "none";
defparam \regOUT[81]~I .oe_sync_reset = "none";
defparam \regOUT[81]~I .operation_mode = "output";
defparam \regOUT[81]~I .output_async_reset = "none";
defparam \regOUT[81]~I .output_power_up = "low";
defparam \regOUT[81]~I .output_register_mode = "none";
defparam \regOUT[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[82]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[82]));
// synopsys translate_off
defparam \regOUT[82]~I .input_async_reset = "none";
defparam \regOUT[82]~I .input_power_up = "low";
defparam \regOUT[82]~I .input_register_mode = "none";
defparam \regOUT[82]~I .input_sync_reset = "none";
defparam \regOUT[82]~I .oe_async_reset = "none";
defparam \regOUT[82]~I .oe_power_up = "low";
defparam \regOUT[82]~I .oe_register_mode = "none";
defparam \regOUT[82]~I .oe_sync_reset = "none";
defparam \regOUT[82]~I .operation_mode = "output";
defparam \regOUT[82]~I .output_async_reset = "none";
defparam \regOUT[82]~I .output_power_up = "low";
defparam \regOUT[82]~I .output_register_mode = "none";
defparam \regOUT[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[83]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[83]));
// synopsys translate_off
defparam \regOUT[83]~I .input_async_reset = "none";
defparam \regOUT[83]~I .input_power_up = "low";
defparam \regOUT[83]~I .input_register_mode = "none";
defparam \regOUT[83]~I .input_sync_reset = "none";
defparam \regOUT[83]~I .oe_async_reset = "none";
defparam \regOUT[83]~I .oe_power_up = "low";
defparam \regOUT[83]~I .oe_register_mode = "none";
defparam \regOUT[83]~I .oe_sync_reset = "none";
defparam \regOUT[83]~I .operation_mode = "output";
defparam \regOUT[83]~I .output_async_reset = "none";
defparam \regOUT[83]~I .output_power_up = "low";
defparam \regOUT[83]~I .output_register_mode = "none";
defparam \regOUT[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[84]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[84]));
// synopsys translate_off
defparam \regOUT[84]~I .input_async_reset = "none";
defparam \regOUT[84]~I .input_power_up = "low";
defparam \regOUT[84]~I .input_register_mode = "none";
defparam \regOUT[84]~I .input_sync_reset = "none";
defparam \regOUT[84]~I .oe_async_reset = "none";
defparam \regOUT[84]~I .oe_power_up = "low";
defparam \regOUT[84]~I .oe_register_mode = "none";
defparam \regOUT[84]~I .oe_sync_reset = "none";
defparam \regOUT[84]~I .operation_mode = "output";
defparam \regOUT[84]~I .output_async_reset = "none";
defparam \regOUT[84]~I .output_power_up = "low";
defparam \regOUT[84]~I .output_register_mode = "none";
defparam \regOUT[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[85]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[85]));
// synopsys translate_off
defparam \regOUT[85]~I .input_async_reset = "none";
defparam \regOUT[85]~I .input_power_up = "low";
defparam \regOUT[85]~I .input_register_mode = "none";
defparam \regOUT[85]~I .input_sync_reset = "none";
defparam \regOUT[85]~I .oe_async_reset = "none";
defparam \regOUT[85]~I .oe_power_up = "low";
defparam \regOUT[85]~I .oe_register_mode = "none";
defparam \regOUT[85]~I .oe_sync_reset = "none";
defparam \regOUT[85]~I .operation_mode = "output";
defparam \regOUT[85]~I .output_async_reset = "none";
defparam \regOUT[85]~I .output_power_up = "low";
defparam \regOUT[85]~I .output_register_mode = "none";
defparam \regOUT[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[86]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[86]));
// synopsys translate_off
defparam \regOUT[86]~I .input_async_reset = "none";
defparam \regOUT[86]~I .input_power_up = "low";
defparam \regOUT[86]~I .input_register_mode = "none";
defparam \regOUT[86]~I .input_sync_reset = "none";
defparam \regOUT[86]~I .oe_async_reset = "none";
defparam \regOUT[86]~I .oe_power_up = "low";
defparam \regOUT[86]~I .oe_register_mode = "none";
defparam \regOUT[86]~I .oe_sync_reset = "none";
defparam \regOUT[86]~I .operation_mode = "output";
defparam \regOUT[86]~I .output_async_reset = "none";
defparam \regOUT[86]~I .output_power_up = "low";
defparam \regOUT[86]~I .output_register_mode = "none";
defparam \regOUT[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[87]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[87]));
// synopsys translate_off
defparam \regOUT[87]~I .input_async_reset = "none";
defparam \regOUT[87]~I .input_power_up = "low";
defparam \regOUT[87]~I .input_register_mode = "none";
defparam \regOUT[87]~I .input_sync_reset = "none";
defparam \regOUT[87]~I .oe_async_reset = "none";
defparam \regOUT[87]~I .oe_power_up = "low";
defparam \regOUT[87]~I .oe_register_mode = "none";
defparam \regOUT[87]~I .oe_sync_reset = "none";
defparam \regOUT[87]~I .operation_mode = "output";
defparam \regOUT[87]~I .output_async_reset = "none";
defparam \regOUT[87]~I .output_power_up = "low";
defparam \regOUT[87]~I .output_register_mode = "none";
defparam \regOUT[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[88]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[88]));
// synopsys translate_off
defparam \regOUT[88]~I .input_async_reset = "none";
defparam \regOUT[88]~I .input_power_up = "low";
defparam \regOUT[88]~I .input_register_mode = "none";
defparam \regOUT[88]~I .input_sync_reset = "none";
defparam \regOUT[88]~I .oe_async_reset = "none";
defparam \regOUT[88]~I .oe_power_up = "low";
defparam \regOUT[88]~I .oe_register_mode = "none";
defparam \regOUT[88]~I .oe_sync_reset = "none";
defparam \regOUT[88]~I .operation_mode = "output";
defparam \regOUT[88]~I .output_async_reset = "none";
defparam \regOUT[88]~I .output_power_up = "low";
defparam \regOUT[88]~I .output_register_mode = "none";
defparam \regOUT[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[89]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[89]));
// synopsys translate_off
defparam \regOUT[89]~I .input_async_reset = "none";
defparam \regOUT[89]~I .input_power_up = "low";
defparam \regOUT[89]~I .input_register_mode = "none";
defparam \regOUT[89]~I .input_sync_reset = "none";
defparam \regOUT[89]~I .oe_async_reset = "none";
defparam \regOUT[89]~I .oe_power_up = "low";
defparam \regOUT[89]~I .oe_register_mode = "none";
defparam \regOUT[89]~I .oe_sync_reset = "none";
defparam \regOUT[89]~I .operation_mode = "output";
defparam \regOUT[89]~I .output_async_reset = "none";
defparam \regOUT[89]~I .output_power_up = "low";
defparam \regOUT[89]~I .output_register_mode = "none";
defparam \regOUT[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[90]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[90]));
// synopsys translate_off
defparam \regOUT[90]~I .input_async_reset = "none";
defparam \regOUT[90]~I .input_power_up = "low";
defparam \regOUT[90]~I .input_register_mode = "none";
defparam \regOUT[90]~I .input_sync_reset = "none";
defparam \regOUT[90]~I .oe_async_reset = "none";
defparam \regOUT[90]~I .oe_power_up = "low";
defparam \regOUT[90]~I .oe_register_mode = "none";
defparam \regOUT[90]~I .oe_sync_reset = "none";
defparam \regOUT[90]~I .operation_mode = "output";
defparam \regOUT[90]~I .output_async_reset = "none";
defparam \regOUT[90]~I .output_power_up = "low";
defparam \regOUT[90]~I .output_register_mode = "none";
defparam \regOUT[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[91]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[91]));
// synopsys translate_off
defparam \regOUT[91]~I .input_async_reset = "none";
defparam \regOUT[91]~I .input_power_up = "low";
defparam \regOUT[91]~I .input_register_mode = "none";
defparam \regOUT[91]~I .input_sync_reset = "none";
defparam \regOUT[91]~I .oe_async_reset = "none";
defparam \regOUT[91]~I .oe_power_up = "low";
defparam \regOUT[91]~I .oe_register_mode = "none";
defparam \regOUT[91]~I .oe_sync_reset = "none";
defparam \regOUT[91]~I .operation_mode = "output";
defparam \regOUT[91]~I .output_async_reset = "none";
defparam \regOUT[91]~I .output_power_up = "low";
defparam \regOUT[91]~I .output_register_mode = "none";
defparam \regOUT[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[92]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[92]));
// synopsys translate_off
defparam \regOUT[92]~I .input_async_reset = "none";
defparam \regOUT[92]~I .input_power_up = "low";
defparam \regOUT[92]~I .input_register_mode = "none";
defparam \regOUT[92]~I .input_sync_reset = "none";
defparam \regOUT[92]~I .oe_async_reset = "none";
defparam \regOUT[92]~I .oe_power_up = "low";
defparam \regOUT[92]~I .oe_register_mode = "none";
defparam \regOUT[92]~I .oe_sync_reset = "none";
defparam \regOUT[92]~I .operation_mode = "output";
defparam \regOUT[92]~I .output_async_reset = "none";
defparam \regOUT[92]~I .output_power_up = "low";
defparam \regOUT[92]~I .output_register_mode = "none";
defparam \regOUT[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[93]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[93]));
// synopsys translate_off
defparam \regOUT[93]~I .input_async_reset = "none";
defparam \regOUT[93]~I .input_power_up = "low";
defparam \regOUT[93]~I .input_register_mode = "none";
defparam \regOUT[93]~I .input_sync_reset = "none";
defparam \regOUT[93]~I .oe_async_reset = "none";
defparam \regOUT[93]~I .oe_power_up = "low";
defparam \regOUT[93]~I .oe_register_mode = "none";
defparam \regOUT[93]~I .oe_sync_reset = "none";
defparam \regOUT[93]~I .operation_mode = "output";
defparam \regOUT[93]~I .output_async_reset = "none";
defparam \regOUT[93]~I .output_power_up = "low";
defparam \regOUT[93]~I .output_register_mode = "none";
defparam \regOUT[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[94]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[94]));
// synopsys translate_off
defparam \regOUT[94]~I .input_async_reset = "none";
defparam \regOUT[94]~I .input_power_up = "low";
defparam \regOUT[94]~I .input_register_mode = "none";
defparam \regOUT[94]~I .input_sync_reset = "none";
defparam \regOUT[94]~I .oe_async_reset = "none";
defparam \regOUT[94]~I .oe_power_up = "low";
defparam \regOUT[94]~I .oe_register_mode = "none";
defparam \regOUT[94]~I .oe_sync_reset = "none";
defparam \regOUT[94]~I .operation_mode = "output";
defparam \regOUT[94]~I .output_async_reset = "none";
defparam \regOUT[94]~I .output_power_up = "low";
defparam \regOUT[94]~I .output_register_mode = "none";
defparam \regOUT[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[95]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[95]));
// synopsys translate_off
defparam \regOUT[95]~I .input_async_reset = "none";
defparam \regOUT[95]~I .input_power_up = "low";
defparam \regOUT[95]~I .input_register_mode = "none";
defparam \regOUT[95]~I .input_sync_reset = "none";
defparam \regOUT[95]~I .oe_async_reset = "none";
defparam \regOUT[95]~I .oe_power_up = "low";
defparam \regOUT[95]~I .oe_register_mode = "none";
defparam \regOUT[95]~I .oe_sync_reset = "none";
defparam \regOUT[95]~I .operation_mode = "output";
defparam \regOUT[95]~I .output_async_reset = "none";
defparam \regOUT[95]~I .output_power_up = "low";
defparam \regOUT[95]~I .output_register_mode = "none";
defparam \regOUT[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[96]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[96]));
// synopsys translate_off
defparam \regOUT[96]~I .input_async_reset = "none";
defparam \regOUT[96]~I .input_power_up = "low";
defparam \regOUT[96]~I .input_register_mode = "none";
defparam \regOUT[96]~I .input_sync_reset = "none";
defparam \regOUT[96]~I .oe_async_reset = "none";
defparam \regOUT[96]~I .oe_power_up = "low";
defparam \regOUT[96]~I .oe_register_mode = "none";
defparam \regOUT[96]~I .oe_sync_reset = "none";
defparam \regOUT[96]~I .operation_mode = "output";
defparam \regOUT[96]~I .output_async_reset = "none";
defparam \regOUT[96]~I .output_power_up = "low";
defparam \regOUT[96]~I .output_register_mode = "none";
defparam \regOUT[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[97]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[97]));
// synopsys translate_off
defparam \regOUT[97]~I .input_async_reset = "none";
defparam \regOUT[97]~I .input_power_up = "low";
defparam \regOUT[97]~I .input_register_mode = "none";
defparam \regOUT[97]~I .input_sync_reset = "none";
defparam \regOUT[97]~I .oe_async_reset = "none";
defparam \regOUT[97]~I .oe_power_up = "low";
defparam \regOUT[97]~I .oe_register_mode = "none";
defparam \regOUT[97]~I .oe_sync_reset = "none";
defparam \regOUT[97]~I .operation_mode = "output";
defparam \regOUT[97]~I .output_async_reset = "none";
defparam \regOUT[97]~I .output_power_up = "low";
defparam \regOUT[97]~I .output_register_mode = "none";
defparam \regOUT[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[98]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[98]));
// synopsys translate_off
defparam \regOUT[98]~I .input_async_reset = "none";
defparam \regOUT[98]~I .input_power_up = "low";
defparam \regOUT[98]~I .input_register_mode = "none";
defparam \regOUT[98]~I .input_sync_reset = "none";
defparam \regOUT[98]~I .oe_async_reset = "none";
defparam \regOUT[98]~I .oe_power_up = "low";
defparam \regOUT[98]~I .oe_register_mode = "none";
defparam \regOUT[98]~I .oe_sync_reset = "none";
defparam \regOUT[98]~I .operation_mode = "output";
defparam \regOUT[98]~I .output_async_reset = "none";
defparam \regOUT[98]~I .output_power_up = "low";
defparam \regOUT[98]~I .output_register_mode = "none";
defparam \regOUT[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[99]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[99]));
// synopsys translate_off
defparam \regOUT[99]~I .input_async_reset = "none";
defparam \regOUT[99]~I .input_power_up = "low";
defparam \regOUT[99]~I .input_register_mode = "none";
defparam \regOUT[99]~I .input_sync_reset = "none";
defparam \regOUT[99]~I .oe_async_reset = "none";
defparam \regOUT[99]~I .oe_power_up = "low";
defparam \regOUT[99]~I .oe_register_mode = "none";
defparam \regOUT[99]~I .oe_sync_reset = "none";
defparam \regOUT[99]~I .operation_mode = "output";
defparam \regOUT[99]~I .output_async_reset = "none";
defparam \regOUT[99]~I .output_power_up = "low";
defparam \regOUT[99]~I .output_register_mode = "none";
defparam \regOUT[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[100]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[100]));
// synopsys translate_off
defparam \regOUT[100]~I .input_async_reset = "none";
defparam \regOUT[100]~I .input_power_up = "low";
defparam \regOUT[100]~I .input_register_mode = "none";
defparam \regOUT[100]~I .input_sync_reset = "none";
defparam \regOUT[100]~I .oe_async_reset = "none";
defparam \regOUT[100]~I .oe_power_up = "low";
defparam \regOUT[100]~I .oe_register_mode = "none";
defparam \regOUT[100]~I .oe_sync_reset = "none";
defparam \regOUT[100]~I .operation_mode = "output";
defparam \regOUT[100]~I .output_async_reset = "none";
defparam \regOUT[100]~I .output_power_up = "low";
defparam \regOUT[100]~I .output_register_mode = "none";
defparam \regOUT[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[101]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[101]));
// synopsys translate_off
defparam \regOUT[101]~I .input_async_reset = "none";
defparam \regOUT[101]~I .input_power_up = "low";
defparam \regOUT[101]~I .input_register_mode = "none";
defparam \regOUT[101]~I .input_sync_reset = "none";
defparam \regOUT[101]~I .oe_async_reset = "none";
defparam \regOUT[101]~I .oe_power_up = "low";
defparam \regOUT[101]~I .oe_register_mode = "none";
defparam \regOUT[101]~I .oe_sync_reset = "none";
defparam \regOUT[101]~I .operation_mode = "output";
defparam \regOUT[101]~I .output_async_reset = "none";
defparam \regOUT[101]~I .output_power_up = "low";
defparam \regOUT[101]~I .output_register_mode = "none";
defparam \regOUT[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[102]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[102]));
// synopsys translate_off
defparam \regOUT[102]~I .input_async_reset = "none";
defparam \regOUT[102]~I .input_power_up = "low";
defparam \regOUT[102]~I .input_register_mode = "none";
defparam \regOUT[102]~I .input_sync_reset = "none";
defparam \regOUT[102]~I .oe_async_reset = "none";
defparam \regOUT[102]~I .oe_power_up = "low";
defparam \regOUT[102]~I .oe_register_mode = "none";
defparam \regOUT[102]~I .oe_sync_reset = "none";
defparam \regOUT[102]~I .operation_mode = "output";
defparam \regOUT[102]~I .output_async_reset = "none";
defparam \regOUT[102]~I .output_power_up = "low";
defparam \regOUT[102]~I .output_register_mode = "none";
defparam \regOUT[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[103]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[103]));
// synopsys translate_off
defparam \regOUT[103]~I .input_async_reset = "none";
defparam \regOUT[103]~I .input_power_up = "low";
defparam \regOUT[103]~I .input_register_mode = "none";
defparam \regOUT[103]~I .input_sync_reset = "none";
defparam \regOUT[103]~I .oe_async_reset = "none";
defparam \regOUT[103]~I .oe_power_up = "low";
defparam \regOUT[103]~I .oe_register_mode = "none";
defparam \regOUT[103]~I .oe_sync_reset = "none";
defparam \regOUT[103]~I .operation_mode = "output";
defparam \regOUT[103]~I .output_async_reset = "none";
defparam \regOUT[103]~I .output_power_up = "low";
defparam \regOUT[103]~I .output_register_mode = "none";
defparam \regOUT[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[104]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[104]));
// synopsys translate_off
defparam \regOUT[104]~I .input_async_reset = "none";
defparam \regOUT[104]~I .input_power_up = "low";
defparam \regOUT[104]~I .input_register_mode = "none";
defparam \regOUT[104]~I .input_sync_reset = "none";
defparam \regOUT[104]~I .oe_async_reset = "none";
defparam \regOUT[104]~I .oe_power_up = "low";
defparam \regOUT[104]~I .oe_register_mode = "none";
defparam \regOUT[104]~I .oe_sync_reset = "none";
defparam \regOUT[104]~I .operation_mode = "output";
defparam \regOUT[104]~I .output_async_reset = "none";
defparam \regOUT[104]~I .output_power_up = "low";
defparam \regOUT[104]~I .output_register_mode = "none";
defparam \regOUT[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[105]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[105]));
// synopsys translate_off
defparam \regOUT[105]~I .input_async_reset = "none";
defparam \regOUT[105]~I .input_power_up = "low";
defparam \regOUT[105]~I .input_register_mode = "none";
defparam \regOUT[105]~I .input_sync_reset = "none";
defparam \regOUT[105]~I .oe_async_reset = "none";
defparam \regOUT[105]~I .oe_power_up = "low";
defparam \regOUT[105]~I .oe_register_mode = "none";
defparam \regOUT[105]~I .oe_sync_reset = "none";
defparam \regOUT[105]~I .operation_mode = "output";
defparam \regOUT[105]~I .output_async_reset = "none";
defparam \regOUT[105]~I .output_power_up = "low";
defparam \regOUT[105]~I .output_register_mode = "none";
defparam \regOUT[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[106]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[106]));
// synopsys translate_off
defparam \regOUT[106]~I .input_async_reset = "none";
defparam \regOUT[106]~I .input_power_up = "low";
defparam \regOUT[106]~I .input_register_mode = "none";
defparam \regOUT[106]~I .input_sync_reset = "none";
defparam \regOUT[106]~I .oe_async_reset = "none";
defparam \regOUT[106]~I .oe_power_up = "low";
defparam \regOUT[106]~I .oe_register_mode = "none";
defparam \regOUT[106]~I .oe_sync_reset = "none";
defparam \regOUT[106]~I .operation_mode = "output";
defparam \regOUT[106]~I .output_async_reset = "none";
defparam \regOUT[106]~I .output_power_up = "low";
defparam \regOUT[106]~I .output_register_mode = "none";
defparam \regOUT[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[107]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[107]));
// synopsys translate_off
defparam \regOUT[107]~I .input_async_reset = "none";
defparam \regOUT[107]~I .input_power_up = "low";
defparam \regOUT[107]~I .input_register_mode = "none";
defparam \regOUT[107]~I .input_sync_reset = "none";
defparam \regOUT[107]~I .oe_async_reset = "none";
defparam \regOUT[107]~I .oe_power_up = "low";
defparam \regOUT[107]~I .oe_register_mode = "none";
defparam \regOUT[107]~I .oe_sync_reset = "none";
defparam \regOUT[107]~I .operation_mode = "output";
defparam \regOUT[107]~I .output_async_reset = "none";
defparam \regOUT[107]~I .output_power_up = "low";
defparam \regOUT[107]~I .output_register_mode = "none";
defparam \regOUT[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[108]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[108]));
// synopsys translate_off
defparam \regOUT[108]~I .input_async_reset = "none";
defparam \regOUT[108]~I .input_power_up = "low";
defparam \regOUT[108]~I .input_register_mode = "none";
defparam \regOUT[108]~I .input_sync_reset = "none";
defparam \regOUT[108]~I .oe_async_reset = "none";
defparam \regOUT[108]~I .oe_power_up = "low";
defparam \regOUT[108]~I .oe_register_mode = "none";
defparam \regOUT[108]~I .oe_sync_reset = "none";
defparam \regOUT[108]~I .operation_mode = "output";
defparam \regOUT[108]~I .output_async_reset = "none";
defparam \regOUT[108]~I .output_power_up = "low";
defparam \regOUT[108]~I .output_register_mode = "none";
defparam \regOUT[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[109]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[109]));
// synopsys translate_off
defparam \regOUT[109]~I .input_async_reset = "none";
defparam \regOUT[109]~I .input_power_up = "low";
defparam \regOUT[109]~I .input_register_mode = "none";
defparam \regOUT[109]~I .input_sync_reset = "none";
defparam \regOUT[109]~I .oe_async_reset = "none";
defparam \regOUT[109]~I .oe_power_up = "low";
defparam \regOUT[109]~I .oe_register_mode = "none";
defparam \regOUT[109]~I .oe_sync_reset = "none";
defparam \regOUT[109]~I .operation_mode = "output";
defparam \regOUT[109]~I .output_async_reset = "none";
defparam \regOUT[109]~I .output_power_up = "low";
defparam \regOUT[109]~I .output_register_mode = "none";
defparam \regOUT[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[110]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[110]));
// synopsys translate_off
defparam \regOUT[110]~I .input_async_reset = "none";
defparam \regOUT[110]~I .input_power_up = "low";
defparam \regOUT[110]~I .input_register_mode = "none";
defparam \regOUT[110]~I .input_sync_reset = "none";
defparam \regOUT[110]~I .oe_async_reset = "none";
defparam \regOUT[110]~I .oe_power_up = "low";
defparam \regOUT[110]~I .oe_register_mode = "none";
defparam \regOUT[110]~I .oe_sync_reset = "none";
defparam \regOUT[110]~I .operation_mode = "output";
defparam \regOUT[110]~I .output_async_reset = "none";
defparam \regOUT[110]~I .output_power_up = "low";
defparam \regOUT[110]~I .output_register_mode = "none";
defparam \regOUT[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[111]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[111]));
// synopsys translate_off
defparam \regOUT[111]~I .input_async_reset = "none";
defparam \regOUT[111]~I .input_power_up = "low";
defparam \regOUT[111]~I .input_register_mode = "none";
defparam \regOUT[111]~I .input_sync_reset = "none";
defparam \regOUT[111]~I .oe_async_reset = "none";
defparam \regOUT[111]~I .oe_power_up = "low";
defparam \regOUT[111]~I .oe_register_mode = "none";
defparam \regOUT[111]~I .oe_sync_reset = "none";
defparam \regOUT[111]~I .operation_mode = "output";
defparam \regOUT[111]~I .output_async_reset = "none";
defparam \regOUT[111]~I .output_power_up = "low";
defparam \regOUT[111]~I .output_register_mode = "none";
defparam \regOUT[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[112]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[112]));
// synopsys translate_off
defparam \regOUT[112]~I .input_async_reset = "none";
defparam \regOUT[112]~I .input_power_up = "low";
defparam \regOUT[112]~I .input_register_mode = "none";
defparam \regOUT[112]~I .input_sync_reset = "none";
defparam \regOUT[112]~I .oe_async_reset = "none";
defparam \regOUT[112]~I .oe_power_up = "low";
defparam \regOUT[112]~I .oe_register_mode = "none";
defparam \regOUT[112]~I .oe_sync_reset = "none";
defparam \regOUT[112]~I .operation_mode = "output";
defparam \regOUT[112]~I .output_async_reset = "none";
defparam \regOUT[112]~I .output_power_up = "low";
defparam \regOUT[112]~I .output_register_mode = "none";
defparam \regOUT[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[113]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[113]));
// synopsys translate_off
defparam \regOUT[113]~I .input_async_reset = "none";
defparam \regOUT[113]~I .input_power_up = "low";
defparam \regOUT[113]~I .input_register_mode = "none";
defparam \regOUT[113]~I .input_sync_reset = "none";
defparam \regOUT[113]~I .oe_async_reset = "none";
defparam \regOUT[113]~I .oe_power_up = "low";
defparam \regOUT[113]~I .oe_register_mode = "none";
defparam \regOUT[113]~I .oe_sync_reset = "none";
defparam \regOUT[113]~I .operation_mode = "output";
defparam \regOUT[113]~I .output_async_reset = "none";
defparam \regOUT[113]~I .output_power_up = "low";
defparam \regOUT[113]~I .output_register_mode = "none";
defparam \regOUT[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[114]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[114]));
// synopsys translate_off
defparam \regOUT[114]~I .input_async_reset = "none";
defparam \regOUT[114]~I .input_power_up = "low";
defparam \regOUT[114]~I .input_register_mode = "none";
defparam \regOUT[114]~I .input_sync_reset = "none";
defparam \regOUT[114]~I .oe_async_reset = "none";
defparam \regOUT[114]~I .oe_power_up = "low";
defparam \regOUT[114]~I .oe_register_mode = "none";
defparam \regOUT[114]~I .oe_sync_reset = "none";
defparam \regOUT[114]~I .operation_mode = "output";
defparam \regOUT[114]~I .output_async_reset = "none";
defparam \regOUT[114]~I .output_power_up = "low";
defparam \regOUT[114]~I .output_register_mode = "none";
defparam \regOUT[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[115]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[115]));
// synopsys translate_off
defparam \regOUT[115]~I .input_async_reset = "none";
defparam \regOUT[115]~I .input_power_up = "low";
defparam \regOUT[115]~I .input_register_mode = "none";
defparam \regOUT[115]~I .input_sync_reset = "none";
defparam \regOUT[115]~I .oe_async_reset = "none";
defparam \regOUT[115]~I .oe_power_up = "low";
defparam \regOUT[115]~I .oe_register_mode = "none";
defparam \regOUT[115]~I .oe_sync_reset = "none";
defparam \regOUT[115]~I .operation_mode = "output";
defparam \regOUT[115]~I .output_async_reset = "none";
defparam \regOUT[115]~I .output_power_up = "low";
defparam \regOUT[115]~I .output_register_mode = "none";
defparam \regOUT[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[116]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[116]));
// synopsys translate_off
defparam \regOUT[116]~I .input_async_reset = "none";
defparam \regOUT[116]~I .input_power_up = "low";
defparam \regOUT[116]~I .input_register_mode = "none";
defparam \regOUT[116]~I .input_sync_reset = "none";
defparam \regOUT[116]~I .oe_async_reset = "none";
defparam \regOUT[116]~I .oe_power_up = "low";
defparam \regOUT[116]~I .oe_register_mode = "none";
defparam \regOUT[116]~I .oe_sync_reset = "none";
defparam \regOUT[116]~I .operation_mode = "output";
defparam \regOUT[116]~I .output_async_reset = "none";
defparam \regOUT[116]~I .output_power_up = "low";
defparam \regOUT[116]~I .output_register_mode = "none";
defparam \regOUT[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[117]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[117]));
// synopsys translate_off
defparam \regOUT[117]~I .input_async_reset = "none";
defparam \regOUT[117]~I .input_power_up = "low";
defparam \regOUT[117]~I .input_register_mode = "none";
defparam \regOUT[117]~I .input_sync_reset = "none";
defparam \regOUT[117]~I .oe_async_reset = "none";
defparam \regOUT[117]~I .oe_power_up = "low";
defparam \regOUT[117]~I .oe_register_mode = "none";
defparam \regOUT[117]~I .oe_sync_reset = "none";
defparam \regOUT[117]~I .operation_mode = "output";
defparam \regOUT[117]~I .output_async_reset = "none";
defparam \regOUT[117]~I .output_power_up = "low";
defparam \regOUT[117]~I .output_register_mode = "none";
defparam \regOUT[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[118]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[118]));
// synopsys translate_off
defparam \regOUT[118]~I .input_async_reset = "none";
defparam \regOUT[118]~I .input_power_up = "low";
defparam \regOUT[118]~I .input_register_mode = "none";
defparam \regOUT[118]~I .input_sync_reset = "none";
defparam \regOUT[118]~I .oe_async_reset = "none";
defparam \regOUT[118]~I .oe_power_up = "low";
defparam \regOUT[118]~I .oe_register_mode = "none";
defparam \regOUT[118]~I .oe_sync_reset = "none";
defparam \regOUT[118]~I .operation_mode = "output";
defparam \regOUT[118]~I .output_async_reset = "none";
defparam \regOUT[118]~I .output_power_up = "low";
defparam \regOUT[118]~I .output_register_mode = "none";
defparam \regOUT[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[119]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[119]));
// synopsys translate_off
defparam \regOUT[119]~I .input_async_reset = "none";
defparam \regOUT[119]~I .input_power_up = "low";
defparam \regOUT[119]~I .input_register_mode = "none";
defparam \regOUT[119]~I .input_sync_reset = "none";
defparam \regOUT[119]~I .oe_async_reset = "none";
defparam \regOUT[119]~I .oe_power_up = "low";
defparam \regOUT[119]~I .oe_register_mode = "none";
defparam \regOUT[119]~I .oe_sync_reset = "none";
defparam \regOUT[119]~I .operation_mode = "output";
defparam \regOUT[119]~I .output_async_reset = "none";
defparam \regOUT[119]~I .output_power_up = "low";
defparam \regOUT[119]~I .output_register_mode = "none";
defparam \regOUT[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[120]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[120]));
// synopsys translate_off
defparam \regOUT[120]~I .input_async_reset = "none";
defparam \regOUT[120]~I .input_power_up = "low";
defparam \regOUT[120]~I .input_register_mode = "none";
defparam \regOUT[120]~I .input_sync_reset = "none";
defparam \regOUT[120]~I .oe_async_reset = "none";
defparam \regOUT[120]~I .oe_power_up = "low";
defparam \regOUT[120]~I .oe_register_mode = "none";
defparam \regOUT[120]~I .oe_sync_reset = "none";
defparam \regOUT[120]~I .operation_mode = "output";
defparam \regOUT[120]~I .output_async_reset = "none";
defparam \regOUT[120]~I .output_power_up = "low";
defparam \regOUT[120]~I .output_register_mode = "none";
defparam \regOUT[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[121]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[121]));
// synopsys translate_off
defparam \regOUT[121]~I .input_async_reset = "none";
defparam \regOUT[121]~I .input_power_up = "low";
defparam \regOUT[121]~I .input_register_mode = "none";
defparam \regOUT[121]~I .input_sync_reset = "none";
defparam \regOUT[121]~I .oe_async_reset = "none";
defparam \regOUT[121]~I .oe_power_up = "low";
defparam \regOUT[121]~I .oe_register_mode = "none";
defparam \regOUT[121]~I .oe_sync_reset = "none";
defparam \regOUT[121]~I .operation_mode = "output";
defparam \regOUT[121]~I .output_async_reset = "none";
defparam \regOUT[121]~I .output_power_up = "low";
defparam \regOUT[121]~I .output_register_mode = "none";
defparam \regOUT[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[122]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[122]));
// synopsys translate_off
defparam \regOUT[122]~I .input_async_reset = "none";
defparam \regOUT[122]~I .input_power_up = "low";
defparam \regOUT[122]~I .input_register_mode = "none";
defparam \regOUT[122]~I .input_sync_reset = "none";
defparam \regOUT[122]~I .oe_async_reset = "none";
defparam \regOUT[122]~I .oe_power_up = "low";
defparam \regOUT[122]~I .oe_register_mode = "none";
defparam \regOUT[122]~I .oe_sync_reset = "none";
defparam \regOUT[122]~I .operation_mode = "output";
defparam \regOUT[122]~I .output_async_reset = "none";
defparam \regOUT[122]~I .output_power_up = "low";
defparam \regOUT[122]~I .output_register_mode = "none";
defparam \regOUT[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[123]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[123]));
// synopsys translate_off
defparam \regOUT[123]~I .input_async_reset = "none";
defparam \regOUT[123]~I .input_power_up = "low";
defparam \regOUT[123]~I .input_register_mode = "none";
defparam \regOUT[123]~I .input_sync_reset = "none";
defparam \regOUT[123]~I .oe_async_reset = "none";
defparam \regOUT[123]~I .oe_power_up = "low";
defparam \regOUT[123]~I .oe_register_mode = "none";
defparam \regOUT[123]~I .oe_sync_reset = "none";
defparam \regOUT[123]~I .operation_mode = "output";
defparam \regOUT[123]~I .output_async_reset = "none";
defparam \regOUT[123]~I .output_power_up = "low";
defparam \regOUT[123]~I .output_register_mode = "none";
defparam \regOUT[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[124]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[124]));
// synopsys translate_off
defparam \regOUT[124]~I .input_async_reset = "none";
defparam \regOUT[124]~I .input_power_up = "low";
defparam \regOUT[124]~I .input_register_mode = "none";
defparam \regOUT[124]~I .input_sync_reset = "none";
defparam \regOUT[124]~I .oe_async_reset = "none";
defparam \regOUT[124]~I .oe_power_up = "low";
defparam \regOUT[124]~I .oe_register_mode = "none";
defparam \regOUT[124]~I .oe_sync_reset = "none";
defparam \regOUT[124]~I .operation_mode = "output";
defparam \regOUT[124]~I .output_async_reset = "none";
defparam \regOUT[124]~I .output_power_up = "low";
defparam \regOUT[124]~I .output_register_mode = "none";
defparam \regOUT[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[125]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[125]));
// synopsys translate_off
defparam \regOUT[125]~I .input_async_reset = "none";
defparam \regOUT[125]~I .input_power_up = "low";
defparam \regOUT[125]~I .input_register_mode = "none";
defparam \regOUT[125]~I .input_sync_reset = "none";
defparam \regOUT[125]~I .oe_async_reset = "none";
defparam \regOUT[125]~I .oe_power_up = "low";
defparam \regOUT[125]~I .oe_register_mode = "none";
defparam \regOUT[125]~I .oe_sync_reset = "none";
defparam \regOUT[125]~I .operation_mode = "output";
defparam \regOUT[125]~I .output_async_reset = "none";
defparam \regOUT[125]~I .output_power_up = "low";
defparam \regOUT[125]~I .output_register_mode = "none";
defparam \regOUT[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[126]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[126]));
// synopsys translate_off
defparam \regOUT[126]~I .input_async_reset = "none";
defparam \regOUT[126]~I .input_power_up = "low";
defparam \regOUT[126]~I .input_register_mode = "none";
defparam \regOUT[126]~I .input_sync_reset = "none";
defparam \regOUT[126]~I .oe_async_reset = "none";
defparam \regOUT[126]~I .oe_power_up = "low";
defparam \regOUT[126]~I .oe_register_mode = "none";
defparam \regOUT[126]~I .oe_sync_reset = "none";
defparam \regOUT[126]~I .operation_mode = "output";
defparam \regOUT[126]~I .output_async_reset = "none";
defparam \regOUT[126]~I .output_power_up = "low";
defparam \regOUT[126]~I .output_register_mode = "none";
defparam \regOUT[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[127]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[127]));
// synopsys translate_off
defparam \regOUT[127]~I .input_async_reset = "none";
defparam \regOUT[127]~I .input_power_up = "low";
defparam \regOUT[127]~I .input_register_mode = "none";
defparam \regOUT[127]~I .input_sync_reset = "none";
defparam \regOUT[127]~I .oe_async_reset = "none";
defparam \regOUT[127]~I .oe_power_up = "low";
defparam \regOUT[127]~I .oe_register_mode = "none";
defparam \regOUT[127]~I .oe_sync_reset = "none";
defparam \regOUT[127]~I .operation_mode = "output";
defparam \regOUT[127]~I .output_async_reset = "none";
defparam \regOUT[127]~I .output_power_up = "low";
defparam \regOUT[127]~I .output_register_mode = "none";
defparam \regOUT[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[128]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[128]));
// synopsys translate_off
defparam \regOUT[128]~I .input_async_reset = "none";
defparam \regOUT[128]~I .input_power_up = "low";
defparam \regOUT[128]~I .input_register_mode = "none";
defparam \regOUT[128]~I .input_sync_reset = "none";
defparam \regOUT[128]~I .oe_async_reset = "none";
defparam \regOUT[128]~I .oe_power_up = "low";
defparam \regOUT[128]~I .oe_register_mode = "none";
defparam \regOUT[128]~I .oe_sync_reset = "none";
defparam \regOUT[128]~I .operation_mode = "output";
defparam \regOUT[128]~I .output_async_reset = "none";
defparam \regOUT[128]~I .output_power_up = "low";
defparam \regOUT[128]~I .output_register_mode = "none";
defparam \regOUT[128]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[129]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[129]));
// synopsys translate_off
defparam \regOUT[129]~I .input_async_reset = "none";
defparam \regOUT[129]~I .input_power_up = "low";
defparam \regOUT[129]~I .input_register_mode = "none";
defparam \regOUT[129]~I .input_sync_reset = "none";
defparam \regOUT[129]~I .oe_async_reset = "none";
defparam \regOUT[129]~I .oe_power_up = "low";
defparam \regOUT[129]~I .oe_register_mode = "none";
defparam \regOUT[129]~I .oe_sync_reset = "none";
defparam \regOUT[129]~I .operation_mode = "output";
defparam \regOUT[129]~I .output_async_reset = "none";
defparam \regOUT[129]~I .output_power_up = "low";
defparam \regOUT[129]~I .output_register_mode = "none";
defparam \regOUT[129]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[130]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[130]));
// synopsys translate_off
defparam \regOUT[130]~I .input_async_reset = "none";
defparam \regOUT[130]~I .input_power_up = "low";
defparam \regOUT[130]~I .input_register_mode = "none";
defparam \regOUT[130]~I .input_sync_reset = "none";
defparam \regOUT[130]~I .oe_async_reset = "none";
defparam \regOUT[130]~I .oe_power_up = "low";
defparam \regOUT[130]~I .oe_register_mode = "none";
defparam \regOUT[130]~I .oe_sync_reset = "none";
defparam \regOUT[130]~I .operation_mode = "output";
defparam \regOUT[130]~I .output_async_reset = "none";
defparam \regOUT[130]~I .output_power_up = "low";
defparam \regOUT[130]~I .output_register_mode = "none";
defparam \regOUT[130]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[131]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[131]));
// synopsys translate_off
defparam \regOUT[131]~I .input_async_reset = "none";
defparam \regOUT[131]~I .input_power_up = "low";
defparam \regOUT[131]~I .input_register_mode = "none";
defparam \regOUT[131]~I .input_sync_reset = "none";
defparam \regOUT[131]~I .oe_async_reset = "none";
defparam \regOUT[131]~I .oe_power_up = "low";
defparam \regOUT[131]~I .oe_register_mode = "none";
defparam \regOUT[131]~I .oe_sync_reset = "none";
defparam \regOUT[131]~I .operation_mode = "output";
defparam \regOUT[131]~I .output_async_reset = "none";
defparam \regOUT[131]~I .output_power_up = "low";
defparam \regOUT[131]~I .output_register_mode = "none";
defparam \regOUT[131]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[132]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[132]));
// synopsys translate_off
defparam \regOUT[132]~I .input_async_reset = "none";
defparam \regOUT[132]~I .input_power_up = "low";
defparam \regOUT[132]~I .input_register_mode = "none";
defparam \regOUT[132]~I .input_sync_reset = "none";
defparam \regOUT[132]~I .oe_async_reset = "none";
defparam \regOUT[132]~I .oe_power_up = "low";
defparam \regOUT[132]~I .oe_register_mode = "none";
defparam \regOUT[132]~I .oe_sync_reset = "none";
defparam \regOUT[132]~I .operation_mode = "output";
defparam \regOUT[132]~I .output_async_reset = "none";
defparam \regOUT[132]~I .output_power_up = "low";
defparam \regOUT[132]~I .output_register_mode = "none";
defparam \regOUT[132]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[133]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[133]));
// synopsys translate_off
defparam \regOUT[133]~I .input_async_reset = "none";
defparam \regOUT[133]~I .input_power_up = "low";
defparam \regOUT[133]~I .input_register_mode = "none";
defparam \regOUT[133]~I .input_sync_reset = "none";
defparam \regOUT[133]~I .oe_async_reset = "none";
defparam \regOUT[133]~I .oe_power_up = "low";
defparam \regOUT[133]~I .oe_register_mode = "none";
defparam \regOUT[133]~I .oe_sync_reset = "none";
defparam \regOUT[133]~I .operation_mode = "output";
defparam \regOUT[133]~I .output_async_reset = "none";
defparam \regOUT[133]~I .output_power_up = "low";
defparam \regOUT[133]~I .output_register_mode = "none";
defparam \regOUT[133]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[134]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[134]));
// synopsys translate_off
defparam \regOUT[134]~I .input_async_reset = "none";
defparam \regOUT[134]~I .input_power_up = "low";
defparam \regOUT[134]~I .input_register_mode = "none";
defparam \regOUT[134]~I .input_sync_reset = "none";
defparam \regOUT[134]~I .oe_async_reset = "none";
defparam \regOUT[134]~I .oe_power_up = "low";
defparam \regOUT[134]~I .oe_register_mode = "none";
defparam \regOUT[134]~I .oe_sync_reset = "none";
defparam \regOUT[134]~I .operation_mode = "output";
defparam \regOUT[134]~I .output_async_reset = "none";
defparam \regOUT[134]~I .output_power_up = "low";
defparam \regOUT[134]~I .output_register_mode = "none";
defparam \regOUT[134]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[135]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[135]));
// synopsys translate_off
defparam \regOUT[135]~I .input_async_reset = "none";
defparam \regOUT[135]~I .input_power_up = "low";
defparam \regOUT[135]~I .input_register_mode = "none";
defparam \regOUT[135]~I .input_sync_reset = "none";
defparam \regOUT[135]~I .oe_async_reset = "none";
defparam \regOUT[135]~I .oe_power_up = "low";
defparam \regOUT[135]~I .oe_register_mode = "none";
defparam \regOUT[135]~I .oe_sync_reset = "none";
defparam \regOUT[135]~I .operation_mode = "output";
defparam \regOUT[135]~I .output_async_reset = "none";
defparam \regOUT[135]~I .output_power_up = "low";
defparam \regOUT[135]~I .output_register_mode = "none";
defparam \regOUT[135]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[136]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[136]));
// synopsys translate_off
defparam \regOUT[136]~I .input_async_reset = "none";
defparam \regOUT[136]~I .input_power_up = "low";
defparam \regOUT[136]~I .input_register_mode = "none";
defparam \regOUT[136]~I .input_sync_reset = "none";
defparam \regOUT[136]~I .oe_async_reset = "none";
defparam \regOUT[136]~I .oe_power_up = "low";
defparam \regOUT[136]~I .oe_register_mode = "none";
defparam \regOUT[136]~I .oe_sync_reset = "none";
defparam \regOUT[136]~I .operation_mode = "output";
defparam \regOUT[136]~I .output_async_reset = "none";
defparam \regOUT[136]~I .output_power_up = "low";
defparam \regOUT[136]~I .output_register_mode = "none";
defparam \regOUT[136]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[137]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[137]));
// synopsys translate_off
defparam \regOUT[137]~I .input_async_reset = "none";
defparam \regOUT[137]~I .input_power_up = "low";
defparam \regOUT[137]~I .input_register_mode = "none";
defparam \regOUT[137]~I .input_sync_reset = "none";
defparam \regOUT[137]~I .oe_async_reset = "none";
defparam \regOUT[137]~I .oe_power_up = "low";
defparam \regOUT[137]~I .oe_register_mode = "none";
defparam \regOUT[137]~I .oe_sync_reset = "none";
defparam \regOUT[137]~I .operation_mode = "output";
defparam \regOUT[137]~I .output_async_reset = "none";
defparam \regOUT[137]~I .output_power_up = "low";
defparam \regOUT[137]~I .output_register_mode = "none";
defparam \regOUT[137]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[138]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[138]));
// synopsys translate_off
defparam \regOUT[138]~I .input_async_reset = "none";
defparam \regOUT[138]~I .input_power_up = "low";
defparam \regOUT[138]~I .input_register_mode = "none";
defparam \regOUT[138]~I .input_sync_reset = "none";
defparam \regOUT[138]~I .oe_async_reset = "none";
defparam \regOUT[138]~I .oe_power_up = "low";
defparam \regOUT[138]~I .oe_register_mode = "none";
defparam \regOUT[138]~I .oe_sync_reset = "none";
defparam \regOUT[138]~I .operation_mode = "output";
defparam \regOUT[138]~I .output_async_reset = "none";
defparam \regOUT[138]~I .output_power_up = "low";
defparam \regOUT[138]~I .output_register_mode = "none";
defparam \regOUT[138]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[139]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[139]));
// synopsys translate_off
defparam \regOUT[139]~I .input_async_reset = "none";
defparam \regOUT[139]~I .input_power_up = "low";
defparam \regOUT[139]~I .input_register_mode = "none";
defparam \regOUT[139]~I .input_sync_reset = "none";
defparam \regOUT[139]~I .oe_async_reset = "none";
defparam \regOUT[139]~I .oe_power_up = "low";
defparam \regOUT[139]~I .oe_register_mode = "none";
defparam \regOUT[139]~I .oe_sync_reset = "none";
defparam \regOUT[139]~I .operation_mode = "output";
defparam \regOUT[139]~I .output_async_reset = "none";
defparam \regOUT[139]~I .output_power_up = "low";
defparam \regOUT[139]~I .output_register_mode = "none";
defparam \regOUT[139]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[140]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[140]));
// synopsys translate_off
defparam \regOUT[140]~I .input_async_reset = "none";
defparam \regOUT[140]~I .input_power_up = "low";
defparam \regOUT[140]~I .input_register_mode = "none";
defparam \regOUT[140]~I .input_sync_reset = "none";
defparam \regOUT[140]~I .oe_async_reset = "none";
defparam \regOUT[140]~I .oe_power_up = "low";
defparam \regOUT[140]~I .oe_register_mode = "none";
defparam \regOUT[140]~I .oe_sync_reset = "none";
defparam \regOUT[140]~I .operation_mode = "output";
defparam \regOUT[140]~I .output_async_reset = "none";
defparam \regOUT[140]~I .output_power_up = "low";
defparam \regOUT[140]~I .output_register_mode = "none";
defparam \regOUT[140]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[141]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[141]));
// synopsys translate_off
defparam \regOUT[141]~I .input_async_reset = "none";
defparam \regOUT[141]~I .input_power_up = "low";
defparam \regOUT[141]~I .input_register_mode = "none";
defparam \regOUT[141]~I .input_sync_reset = "none";
defparam \regOUT[141]~I .oe_async_reset = "none";
defparam \regOUT[141]~I .oe_power_up = "low";
defparam \regOUT[141]~I .oe_register_mode = "none";
defparam \regOUT[141]~I .oe_sync_reset = "none";
defparam \regOUT[141]~I .operation_mode = "output";
defparam \regOUT[141]~I .output_async_reset = "none";
defparam \regOUT[141]~I .output_power_up = "low";
defparam \regOUT[141]~I .output_register_mode = "none";
defparam \regOUT[141]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[142]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[142]));
// synopsys translate_off
defparam \regOUT[142]~I .input_async_reset = "none";
defparam \regOUT[142]~I .input_power_up = "low";
defparam \regOUT[142]~I .input_register_mode = "none";
defparam \regOUT[142]~I .input_sync_reset = "none";
defparam \regOUT[142]~I .oe_async_reset = "none";
defparam \regOUT[142]~I .oe_power_up = "low";
defparam \regOUT[142]~I .oe_register_mode = "none";
defparam \regOUT[142]~I .oe_sync_reset = "none";
defparam \regOUT[142]~I .operation_mode = "output";
defparam \regOUT[142]~I .output_async_reset = "none";
defparam \regOUT[142]~I .output_power_up = "low";
defparam \regOUT[142]~I .output_register_mode = "none";
defparam \regOUT[142]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[143]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[143]));
// synopsys translate_off
defparam \regOUT[143]~I .input_async_reset = "none";
defparam \regOUT[143]~I .input_power_up = "low";
defparam \regOUT[143]~I .input_register_mode = "none";
defparam \regOUT[143]~I .input_sync_reset = "none";
defparam \regOUT[143]~I .oe_async_reset = "none";
defparam \regOUT[143]~I .oe_power_up = "low";
defparam \regOUT[143]~I .oe_register_mode = "none";
defparam \regOUT[143]~I .oe_sync_reset = "none";
defparam \regOUT[143]~I .operation_mode = "output";
defparam \regOUT[143]~I .output_async_reset = "none";
defparam \regOUT[143]~I .output_power_up = "low";
defparam \regOUT[143]~I .output_register_mode = "none";
defparam \regOUT[143]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
