	component nios_system is
		port (
			sram_wire_DQ                : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_wire_ADDR              : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_wire_LB_N              : out   std_logic;                                        -- LB_N
			sram_wire_UB_N              : out   std_logic;                                        -- UB_N
			sram_wire_CE_N              : out   std_logic;                                        -- CE_N
			sram_wire_OE_N              : out   std_logic;                                        -- OE_N
			sram_wire_WE_N              : out   std_logic;                                        -- WE_N
			reset_n                     : in    std_logic                     := 'X';             -- reset_n
			LEDG_from_the_Green_LEDs    : out   std_logic_vector(7 downto 0);                     -- export
			zs_addr_from_the_sdram      : out   std_logic_vector(11 downto 0);                    -- addr
			zs_ba_from_the_sdram        : out   std_logic_vector(1 downto 0);                     -- ba
			zs_cas_n_from_the_sdram     : out   std_logic;                                        -- cas_n
			zs_cke_from_the_sdram       : out   std_logic;                                        -- cke
			zs_cs_n_from_the_sdram      : out   std_logic;                                        -- cs_n
			zs_dq_to_and_from_the_sdram : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			zs_dqm_from_the_sdram       : out   std_logic_vector(1 downto 0);                     -- dqm
			zs_ras_n_from_the_sdram     : out   std_logic;                                        -- ras_n
			zs_we_n_from_the_sdram      : out   std_logic;                                        -- we_n
			clk                         : in    std_logic                     := 'X';             -- clk
			SW_to_the_Slider_switches   : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			LEDR_from_the_Red_LEDs      : out   std_logic_vector(9 downto 0);                     -- export
			hex7seg_HEX0                : out   std_logic_vector(6 downto 0);                     -- HEX0
			hex7seg_HEX1                : out   std_logic_vector(6 downto 0);                     -- HEX1
			hex7seg_HEX2                : out   std_logic_vector(6 downto 0);                     -- HEX2
			hex7seg_HEX3                : out   std_logic_vector(6 downto 0);                     -- HEX3
			i2c_reg_in_port             : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			i2c_reg_out_port            : out   std_logic_vector(7 downto 0)                      -- out_port
		);
	end component nios_system;

