

================================================================
== Synthesis Summary Report of 'seven_seg'
================================================================
+ General Information: 
    * Date:           Thu Jan 19 14:53:36 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        7_segment
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ seven_seg  |    II|  0.01|        9|  90.000|         -|        1|     -|       yes|     -|   -|  503 (~0%)|  1290 (2%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+------------------+---------+----------+
| Interface        | Mode    | Bitwidth |
+------------------+---------+----------+
| input_r          | ap_none | 8        |
| refresh_signal   | ap_none | 1        |
| seg_seven_data   | ap_none | 8        |
| seg_seven_enable | ap_none | 4        |
+------------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+-------------+
| Argument         | Direction | Datatype    |
+------------------+-----------+-------------+
| refresh_signal   | in        | bool        |
| input            | in        | ap_uint<8>  |
| seg_seven_data   | out       | ap_uint<8>& |
| seg_seven_enable | out       | ap_uint<4>& |
+------------------+-----------+-------------+

* SW-to-HW Mapping
+------------------+------------------+---------+
| Argument         | HW Interface     | HW Type |
+------------------+------------------+---------+
| refresh_signal   | refresh_signal   | port    |
| input            | input_r          | port    |
| seg_seven_data   | seg_seven_data   | port    |
| seg_seven_enable | seg_seven_enable | port    |
+------------------+------------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
+--------------------------+------+------+--------+----------------------+---------+------+---------+
| Name                     | BRAM | URAM | Pragma | Variable             | Storage | Impl | Latency |
+--------------------------+------+------+--------+----------------------+---------+------+---------+
| + seven_seg              | 0    | 0    |        |                      |         |      |         |
|   seven_segment_code_V_U | -    | -    |        | seven_segment_code_V | rom_2p  | auto | 1       |
+--------------------------+------+------+--------+----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------+-------------------------------------------------------+
| Type      | Options                            | Location                                              |
+-----------+------------------------------------+-------------------------------------------------------+
| pipeline  |                                    | 7_segment/7_seg.cpp:10 in seven_seg                   |
| interface | mode=ap_none port=input            | 7_segment/7_seg.cpp:11 in seven_seg, input            |
| interface | mode=ap_none port=refresh_signal   | 7_segment/7_seg.cpp:12 in seven_seg, refresh_signal   |
| interface | mode=ap_none port=seg_seven_data   | 7_segment/7_seg.cpp:13 in seven_seg, seg_seven_data   |
| interface | mode=ap_none port=seg_seven_enable | 7_segment/7_seg.cpp:14 in seven_seg, seg_seven_enable |
| interface | mode=ap_ctrl_none port=return      | 7_segment/7_seg.cpp:15 in seven_seg, return           |
+-----------+------------------------------------+-------------------------------------------------------+


