// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="handle_small_bpp,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.618000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=1208,HLS_SYN_LUT=2863,HLS_VERSION=2019_1}" *)

module handle_small_bpp (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_bits_per_pixel_address0,
        s_bits_per_pixel_ce0,
        s_bits_per_pixel_q0,
        s_color_type_address0,
        s_color_type_ce0,
        s_color_type_q0,
        s_height_address0,
        s_height_ce0,
        s_height_q0,
        s_width_address0,
        s_width_ce0,
        s_width_q0,
        s_image_linesize_address0,
        s_image_linesize_ce0,
        s_image_linesize_q0,
        p_data_address0,
        p_data_ce0,
        p_data_we0,
        p_data_d0,
        p_data_q0
);

parameter    ap_ST_fsm_state1 = 73'd1;
parameter    ap_ST_fsm_state2 = 73'd2;
parameter    ap_ST_fsm_state3 = 73'd4;
parameter    ap_ST_fsm_state4 = 73'd8;
parameter    ap_ST_fsm_state5 = 73'd16;
parameter    ap_ST_fsm_state6 = 73'd32;
parameter    ap_ST_fsm_state7 = 73'd64;
parameter    ap_ST_fsm_state8 = 73'd128;
parameter    ap_ST_fsm_state9 = 73'd256;
parameter    ap_ST_fsm_state10 = 73'd512;
parameter    ap_ST_fsm_state11 = 73'd1024;
parameter    ap_ST_fsm_state12 = 73'd2048;
parameter    ap_ST_fsm_state13 = 73'd4096;
parameter    ap_ST_fsm_state14 = 73'd8192;
parameter    ap_ST_fsm_state15 = 73'd16384;
parameter    ap_ST_fsm_state16 = 73'd32768;
parameter    ap_ST_fsm_state17 = 73'd65536;
parameter    ap_ST_fsm_state18 = 73'd131072;
parameter    ap_ST_fsm_state19 = 73'd262144;
parameter    ap_ST_fsm_state20 = 73'd524288;
parameter    ap_ST_fsm_state21 = 73'd1048576;
parameter    ap_ST_fsm_state22 = 73'd2097152;
parameter    ap_ST_fsm_state23 = 73'd4194304;
parameter    ap_ST_fsm_state24 = 73'd8388608;
parameter    ap_ST_fsm_state25 = 73'd16777216;
parameter    ap_ST_fsm_state26 = 73'd33554432;
parameter    ap_ST_fsm_state27 = 73'd67108864;
parameter    ap_ST_fsm_state28 = 73'd134217728;
parameter    ap_ST_fsm_state29 = 73'd268435456;
parameter    ap_ST_fsm_state30 = 73'd536870912;
parameter    ap_ST_fsm_state31 = 73'd1073741824;
parameter    ap_ST_fsm_state32 = 73'd2147483648;
parameter    ap_ST_fsm_state33 = 73'd4294967296;
parameter    ap_ST_fsm_state34 = 73'd8589934592;
parameter    ap_ST_fsm_state35 = 73'd17179869184;
parameter    ap_ST_fsm_state36 = 73'd34359738368;
parameter    ap_ST_fsm_state37 = 73'd68719476736;
parameter    ap_ST_fsm_state38 = 73'd137438953472;
parameter    ap_ST_fsm_state39 = 73'd274877906944;
parameter    ap_ST_fsm_state40 = 73'd549755813888;
parameter    ap_ST_fsm_state41 = 73'd1099511627776;
parameter    ap_ST_fsm_state42 = 73'd2199023255552;
parameter    ap_ST_fsm_state43 = 73'd4398046511104;
parameter    ap_ST_fsm_state44 = 73'd8796093022208;
parameter    ap_ST_fsm_state45 = 73'd17592186044416;
parameter    ap_ST_fsm_state46 = 73'd35184372088832;
parameter    ap_ST_fsm_state47 = 73'd70368744177664;
parameter    ap_ST_fsm_state48 = 73'd140737488355328;
parameter    ap_ST_fsm_state49 = 73'd281474976710656;
parameter    ap_ST_fsm_state50 = 73'd562949953421312;
parameter    ap_ST_fsm_state51 = 73'd1125899906842624;
parameter    ap_ST_fsm_state52 = 73'd2251799813685248;
parameter    ap_ST_fsm_state53 = 73'd4503599627370496;
parameter    ap_ST_fsm_state54 = 73'd9007199254740992;
parameter    ap_ST_fsm_state55 = 73'd18014398509481984;
parameter    ap_ST_fsm_state56 = 73'd36028797018963968;
parameter    ap_ST_fsm_state57 = 73'd72057594037927936;
parameter    ap_ST_fsm_state58 = 73'd144115188075855872;
parameter    ap_ST_fsm_state59 = 73'd288230376151711744;
parameter    ap_ST_fsm_state60 = 73'd576460752303423488;
parameter    ap_ST_fsm_state61 = 73'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 73'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 73'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 73'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 73'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 73'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 73'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 73'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 73'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 73'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 73'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 73'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 73'd4722366482869645213696;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] s_bits_per_pixel_address0;
output   s_bits_per_pixel_ce0;
input  [31:0] s_bits_per_pixel_q0;
output  [3:0] s_color_type_address0;
output   s_color_type_ce0;
input  [31:0] s_color_type_q0;
output  [3:0] s_height_address0;
output   s_height_ce0;
input  [31:0] s_height_q0;
output  [3:0] s_width_address0;
output   s_width_ce0;
input  [31:0] s_width_q0;
output  [3:0] s_image_linesize_address0;
output   s_image_linesize_ce0;
input  [31:0] s_image_linesize_q0;
output  [7:0] p_data_address0;
output   p_data_ce0;
output   p_data_we0;
output  [31:0] p_data_d0;
input  [31:0] p_data_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_bits_per_pixel_ce0;
reg[3:0] s_color_type_address0;
reg s_color_type_ce0;
reg s_height_ce0;
reg s_width_ce0;
reg s_image_linesize_ce0;
reg[7:0] p_data_address0;
reg p_data_ce0;
reg p_data_we0;
reg[31:0] p_data_d0;

(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [3:0] s_color_type_addr_reg_2219;
reg   [31:0] s_bits_per_pixel_loa_reg_2224;
wire   [0:0] icmp_ln25_fu_721_p2;
reg   [0:0] icmp_ln25_reg_2230;
wire   [0:0] grp_fu_649_p2;
reg   [0:0] icmp_ln25_1_reg_2234;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln45_fu_727_p2;
reg   [0:0] icmp_ln45_reg_2238;
wire   [0:0] icmp_ln73_fu_732_p2;
reg   [0:0] icmp_ln73_reg_2242;
wire   [31:0] j_1_fu_743_p2;
reg   [31:0] j_1_reg_2249;
wire    ap_CS_fsm_state5;
wire   [31:0] j_2_fu_755_p2;
reg   [31:0] j_2_reg_2257;
wire   [31:0] j_fu_767_p2;
reg   [31:0] j_reg_2265;
wire   [0:0] trunc_ln77_fu_773_p1;
reg   [0:0] trunc_ln77_reg_2270;
wire    ap_CS_fsm_state6;
wire   [31:0] i_2_fu_811_p3;
reg   [31:0] i_2_reg_2274;
reg   [0:0] icmp_ln78_reg_2284;
wire   [3:0] trunc_ln76_1_fu_822_p1;
reg   [3:0] trunc_ln76_1_reg_2288;
wire    ap_CS_fsm_state7;
wire   [31:0] i_5_fu_881_p2;
reg   [31:0] i_5_reg_2298;
wire    ap_CS_fsm_state9;
wire   [3:0] trunc_ln76_3_fu_899_p1;
reg   [3:0] trunc_ln76_3_reg_2306;
wire   [0:0] icmp_ln86_fu_887_p2;
reg   [7:0] p_data_addr_30_reg_2312;
wire   [2:0] trunc_ln87_2_fu_914_p1;
reg   [2:0] trunc_ln87_2_reg_2317;
wire   [31:0] i_4_fu_922_p2;
reg   [31:0] i_4_reg_2322;
wire   [3:0] trunc_ln76_2_fu_940_p1;
reg   [3:0] trunc_ln76_2_reg_2330;
wire   [0:0] icmp_ln80_fu_928_p2;
reg   [7:0] p_data_addr_27_reg_2336;
wire   [2:0] trunc_ln81_2_fu_955_p1;
reg   [2:0] trunc_ln81_2_reg_2341;
wire   [3:0] add_ln88_fu_999_p2;
reg   [3:0] add_ln88_reg_2346;
wire    ap_CS_fsm_state10;
wire   [3:0] trunc_ln76_fu_1030_p1;
reg   [3:0] trunc_ln76_reg_2351;
wire    ap_CS_fsm_state13;
wire   [3:0] add_ln82_fu_1103_p2;
reg   [3:0] add_ln82_reg_2361;
wire    ap_CS_fsm_state15;
wire   [63:0] add_ln91_fu_1121_p2;
wire    ap_CS_fsm_state18;
reg   [31:0] s_width_load_1_reg_2371;
wire    ap_CS_fsm_state20;
wire   [1:0] trunc_ln49_fu_1127_p1;
reg   [1:0] trunc_ln49_reg_2376;
wire  signed [30:0] i_1_fu_1165_p3;
reg  signed [30:0] i_1_reg_2381;
wire  signed [31:0] sext_ln49_fu_1173_p1;
reg  signed [31:0] sext_ln49_reg_2397;
reg   [0:0] icmp_ln50_reg_2403;
wire   [0:0] icmp_ln51_fu_1177_p2;
reg   [0:0] icmp_ln51_reg_2407;
wire   [3:0] trunc_ln48_1_fu_1186_p1;
reg   [3:0] trunc_ln48_1_reg_2411;
wire    ap_CS_fsm_state21;
wire   [0:0] grp_fu_689_p3;
reg   [0:0] tmp_8_reg_2421;
wire    ap_CS_fsm_state22;
wire   [3:0] trunc_ln48_3_fu_1246_p1;
reg   [3:0] trunc_ln48_3_reg_2425;
wire    ap_CS_fsm_state23;
wire   [0:0] grp_fu_706_p2;
reg   [0:0] icmp_ln63_reg_2435;
wire    ap_CS_fsm_state24;
wire   [3:0] trunc_ln63_fu_1303_p1;
reg   [3:0] trunc_ln63_reg_2439;
wire   [1:0] trunc_ln63_1_fu_1306_p1;
reg   [1:0] trunc_ln63_1_reg_2444;
wire    ap_CS_fsm_state25;
wire   [3:0] add_ln63_1_fu_1330_p2;
reg   [3:0] add_ln63_1_reg_2454;
wire  signed [31:0] mul_ln63_fu_2187_p2;
reg  signed [31:0] mul_ln63_reg_2459;
wire    ap_CS_fsm_state26;
wire   [31:0] i_7_fu_1348_p2;
reg   [31:0] i_7_reg_2464;
wire    ap_CS_fsm_state28;
wire   [3:0] trunc_ln48_7_fu_1366_p1;
reg   [3:0] trunc_ln48_7_reg_2472;
wire   [0:0] icmp_ln64_fu_1354_p2;
reg   [7:0] p_data_addr_38_reg_2480;
wire   [1:0] trunc_ln65_2_fu_1381_p1;
reg   [1:0] trunc_ln65_2_reg_2485;
wire   [3:0] trunc_ln65_1_fu_1404_p3;
reg   [3:0] trunc_ln65_1_reg_2490;
wire    ap_CS_fsm_state29;
wire   [3:0] add_ln68_fu_1487_p2;
reg   [3:0] add_ln68_reg_2497;
wire    ap_CS_fsm_state33;
wire  signed [31:0] mul_ln68_fu_2193_p2;
reg  signed [31:0] mul_ln68_reg_2502;
wire    ap_CS_fsm_state35;
wire   [3:0] trunc_ln48_fu_1502_p1;
reg   [3:0] trunc_ln48_reg_2507;
wire    ap_CS_fsm_state37;
reg   [0:0] tmp_7_reg_2517;
wire    ap_CS_fsm_state38;
wire   [3:0] trunc_ln48_2_fu_1552_p1;
reg   [3:0] trunc_ln48_2_reg_2521;
wire    ap_CS_fsm_state39;
reg   [0:0] icmp_ln53_reg_2531;
wire    ap_CS_fsm_state40;
wire   [3:0] trunc_ln53_fu_1599_p1;
reg   [3:0] trunc_ln53_reg_2535;
wire   [1:0] trunc_ln53_1_fu_1602_p1;
reg   [1:0] trunc_ln53_1_reg_2540;
wire    ap_CS_fsm_state41;
wire   [3:0] add_ln53_1_fu_1626_p2;
reg   [3:0] add_ln53_1_reg_2550;
wire   [31:0] i_6_fu_1645_p2;
reg   [31:0] i_6_reg_2555;
wire    ap_CS_fsm_state43;
wire   [3:0] trunc_ln48_6_fu_1663_p1;
reg   [3:0] trunc_ln48_6_reg_2563;
wire   [0:0] icmp_ln54_fu_1651_p2;
reg   [7:0] p_data_addr_33_reg_2571;
wire   [1:0] trunc_ln55_2_fu_1678_p1;
reg   [1:0] trunc_ln55_2_reg_2576;
wire   [3:0] trunc_ln55_1_fu_1691_p3;
reg   [3:0] trunc_ln55_1_reg_2581;
wire    ap_CS_fsm_state44;
wire   [3:0] add_ln58_fu_1754_p2;
reg   [3:0] add_ln58_reg_2588;
wire    ap_CS_fsm_state48;
wire   [63:0] add_ln71_fu_1771_p2;
wire    ap_CS_fsm_state51;
wire  signed [29:0] i_fu_1811_p3;
reg  signed [29:0] i_reg_2598;
wire    ap_CS_fsm_state53;
wire  signed [31:0] sext_ln29_fu_1819_p1;
reg  signed [31:0] sext_ln29_reg_2603;
wire   [3:0] trunc_ln28_1_fu_1827_p1;
reg   [3:0] trunc_ln28_1_reg_2608;
reg   [7:0] p_data_addr_reg_2622;
wire   [3:0] zext_ln30_fu_1842_p1;
reg   [3:0] zext_ln30_reg_2627;
wire    ap_CS_fsm_state54;
wire   [0:0] icmp_ln31_fu_1856_p2;
reg   [0:0] icmp_ln31_reg_2635;
wire    ap_CS_fsm_state55;
wire   [0:0] trunc_ln32_2_fu_1862_p1;
reg   [0:0] trunc_ln32_2_reg_2639;
wire   [2:0] k_fu_1912_p2;
wire    ap_CS_fsm_state56;
wire   [31:0] i_3_fu_1922_p2;
reg   [31:0] i_3_reg_2649;
wire    ap_CS_fsm_state57;
reg   [7:0] p_data_addr_6_reg_2657;
wire   [0:0] icmp_ln33_fu_1928_p2;
wire   [0:0] trunc_ln34_2_fu_1950_p1;
reg   [0:0] trunc_ln34_2_reg_2662;
wire   [3:0] trunc_ln34_1_fu_1963_p3;
reg   [3:0] trunc_ln34_1_reg_2667;
wire    ap_CS_fsm_state58;
wire   [3:0] add_ln41_fu_2154_p2;
reg   [3:0] add_ln41_reg_2678;
wire    ap_CS_fsm_state70;
wire   [63:0] add_ln43_fu_2181_p2;
wire    ap_CS_fsm_state73;
reg   [31:0] j5_0_reg_523;
reg   [63:0] pd6_0_rec_reg_534;
reg   [63:0] pd3_0_rec_reg_546;
reg   [31:0] j2_0_reg_558;
reg   [63:0] pd_0_rec_reg_569;
reg   [31:0] j_0_reg_581;
reg   [31:0] i4_1_in_reg_592;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
reg   [31:0] i4_0_in_reg_601;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state17;
reg   [31:0] i1_1_in_reg_610;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state36;
reg   [31:0] i1_0_in_reg_619;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state50;
reg   [2:0] k_0_reg_628;
reg   [31:0] i_0_in_reg_640;
wire    ap_CS_fsm_state72;
wire   [0:0] icmp_ln30_fu_1846_p2;
wire   [63:0] zext_ln85_fu_832_p1;
wire   [63:0] zext_ln85_1_fu_872_p1;
wire   [63:0] zext_ln87_fu_909_p1;
wire   [63:0] zext_ln81_fu_950_p1;
wire   [63:0] zext_ln87_2_fu_994_p1;
wire   [63:0] zext_ln88_fu_1023_p1;
wire   [63:0] zext_ln79_fu_1040_p1;
wire   [63:0] zext_ln79_1_fu_1066_p1;
wire   [63:0] zext_ln81_2_fu_1098_p1;
wire   [63:0] zext_ln82_fu_1113_p1;
wire   [63:0] zext_ln61_fu_1196_p1;
wire   [63:0] zext_ln61_3_fu_1238_p1;
wire   [63:0] zext_ln62_fu_1256_p1;
wire   [63:0] zext_ln62_3_fu_1298_p1;
wire   [63:0] zext_ln63_fu_1318_p1;
wire   [63:0] zext_ln63_1_fu_1340_p1;
wire   [63:0] zext_ln65_fu_1376_p1;
wire   [63:0] zext_ln65_3_fu_1422_p1;
wire   [63:0] zext_ln66_2_fu_1452_p1;
wire    ap_CS_fsm_state31;
wire   [63:0] zext_ln67_2_fu_1482_p1;
wire   [63:0] zext_ln68_fu_1495_p1;
wire   [63:0] zext_ln51_fu_1512_p1;
wire   [63:0] zext_ln51_2_fu_1544_p1;
wire   [63:0] zext_ln52_fu_1562_p1;
wire   [63:0] zext_ln52_2_fu_1594_p1;
wire   [63:0] zext_ln53_fu_1614_p1;
wire   [63:0] zext_ln53_1_fu_1637_p1;
wire   [63:0] zext_ln55_fu_1673_p1;
wire   [63:0] zext_ln55_2_fu_1709_p1;
wire   [63:0] zext_ln56_1_fu_1729_p1;
wire    ap_CS_fsm_state46;
wire   [63:0] zext_ln57_1_fu_1749_p1;
wire   [63:0] zext_ln58_fu_1763_p1;
wire   [63:0] zext_ln32_fu_1837_p1;
wire   [63:0] zext_ln32_3_fu_1907_p1;
wire   [63:0] zext_ln34_fu_1945_p1;
wire   [63:0] zext_ln34_2_fu_1981_p1;
wire   [63:0] zext_ln35_1_fu_2009_p1;
wire    ap_CS_fsm_state60;
wire   [63:0] zext_ln36_1_fu_2037_p1;
wire    ap_CS_fsm_state62;
wire   [63:0] zext_ln37_1_fu_2065_p1;
wire    ap_CS_fsm_state64;
wire   [63:0] zext_ln38_1_fu_2093_p1;
wire    ap_CS_fsm_state66;
wire   [63:0] zext_ln39_1_fu_2121_p1;
wire    ap_CS_fsm_state68;
wire   [63:0] zext_ln40_1_fu_2149_p1;
wire   [63:0] zext_ln41_fu_2173_p1;
wire   [0:0] icmp_ln76_fu_737_p2;
wire   [0:0] icmp_ln48_fu_749_p2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln28_fu_761_p2;
wire   [31:0] add_ln85_2_fu_849_p2;
wire   [31:0] zext_ln87_1_fu_971_p1;
wire    ap_CS_fsm_state11;
wire   [31:0] add_ln88_1_fu_1016_p2;
wire  signed [31:0] sext_ln79_fu_1045_p1;
wire   [31:0] zext_ln81_1_fu_1075_p1;
wire    ap_CS_fsm_state16;
wire  signed [31:0] sext_ln82_fu_1108_p1;
wire   [31:0] zext_ln61_2_fu_1211_p1;
wire   [31:0] zext_ln62_2_fu_1271_p1;
wire   [31:0] zext_ln65_2_fu_1399_p1;
wire    ap_CS_fsm_state30;
wire   [31:0] zext_ln66_1_fu_1437_p1;
wire    ap_CS_fsm_state32;
wire   [31:0] zext_ln67_1_fu_1467_p1;
wire    ap_CS_fsm_state34;
wire   [31:0] zext_ln51_1_fu_1517_p1;
wire   [31:0] zext_ln52_1_fu_1567_p1;
wire  signed [31:0] sext_ln53_fu_1632_p1;
wire   [31:0] zext_ln55_1_fu_1686_p1;
wire    ap_CS_fsm_state45;
wire   [31:0] zext_ln56_fu_1714_p1;
wire    ap_CS_fsm_state47;
wire   [31:0] zext_ln57_fu_1734_p1;
wire    ap_CS_fsm_state49;
wire  signed [31:0] sext_ln58_fu_1758_p1;
wire   [31:0] zext_ln32_2_fu_1884_p1;
wire   [31:0] zext_ln34_1_fu_1958_p1;
wire    ap_CS_fsm_state59;
wire   [31:0] zext_ln35_fu_1994_p1;
wire    ap_CS_fsm_state61;
wire   [31:0] zext_ln36_fu_2022_p1;
wire    ap_CS_fsm_state63;
wire   [31:0] zext_ln37_fu_2050_p1;
wire    ap_CS_fsm_state65;
wire   [31:0] zext_ln38_fu_2078_p1;
wire    ap_CS_fsm_state67;
wire   [31:0] zext_ln39_fu_2106_p1;
wire    ap_CS_fsm_state69;
wire   [31:0] zext_ln40_fu_2134_p1;
wire    ap_CS_fsm_state71;
wire  signed [31:0] sext_ln41_fu_2168_p1;
wire   [31:0] grp_fu_663_p2;
wire   [30:0] lshr_ln77_1_fu_777_p4;
wire   [31:0] zext_ln77_fu_787_p1;
wire   [30:0] lshr_ln77_2_fu_797_p4;
wire   [0:0] grp_fu_655_p3;
wire   [31:0] sub_ln77_1_fu_791_p2;
wire   [31:0] zext_ln77_1_fu_807_p1;
wire   [3:0] trunc_ln85_fu_819_p1;
wire   [3:0] add_ln85_fu_826_p2;
wire  signed [27:0] grp_fu_669_p4;
wire  signed [31:0] sext_ln85_fu_837_p1;
wire   [31:0] shl_ln5_fu_841_p3;
wire   [2:0] trunc_ln85_1_fu_856_p1;
wire   [3:0] shl_ln85_1_fu_859_p3;
wire   [3:0] add_ln85_1_fu_867_p2;
wire   [3:0] trunc_ln86_fu_877_p1;
wire   [3:0] add_ln87_2_fu_893_p2;
wire   [3:0] add_ln87_fu_903_p2;
wire   [3:0] trunc_ln80_fu_918_p1;
wire   [3:0] add_ln81_2_fu_934_p2;
wire   [3:0] add_ln81_fu_944_p2;
wire   [3:0] trunc_ln87_fu_959_p1;
wire   [7:0] or_ln87_1_fu_963_p3;
wire   [3:0] trunc_ln87_1_fu_976_p3;
wire   [3:0] or_ln87_fu_983_p2;
wire   [3:0] add_ln87_1_fu_989_p2;
wire  signed [31:0] sext_ln88_fu_1004_p1;
wire   [31:0] shl_ln8_fu_1008_p3;
wire   [3:0] trunc_ln79_fu_1027_p1;
wire   [3:0] add_ln79_fu_1034_p2;
wire   [27:0] sext_ln79_fu_1045_p0;
wire   [2:0] trunc_ln79_1_fu_1050_p1;
wire   [3:0] shl_ln4_fu_1053_p3;
wire   [3:0] add_ln79_1_fu_1061_p2;
wire   [3:0] trunc_ln81_fu_1071_p1;
wire   [3:0] trunc_ln81_1_fu_1080_p3;
wire   [3:0] or_ln81_fu_1087_p2;
wire   [3:0] add_ln81_1_fu_1093_p2;
wire   [27:0] sext_ln82_fu_1108_p0;
wire  signed [63:0] sext_ln91_fu_1117_p1;
wire   [29:0] tmp_3_fu_1131_p4;
wire   [30:0] zext_ln49_fu_1141_p1;
wire   [29:0] tmp_4_fu_1151_p4;
wire   [30:0] sub_ln49_1_fu_1145_p2;
wire   [30:0] zext_ln49_1_fu_1161_p1;
wire   [3:0] trunc_ln61_fu_1183_p1;
wire   [3:0] add_ln61_fu_1190_p2;
wire   [1:0] grp_fu_679_p4;
wire   [1:0] mul_ln61_fu_1205_p1;
wire   [9:0] mul_ln61_fu_1205_p2;
wire   [1:0] trunc_ln61_1_fu_1216_p1;
wire   [3:0] shl_ln1_fu_1219_p3;
wire   [3:0] or_ln61_fu_1227_p2;
wire   [3:0] add_ln61_1_fu_1233_p2;
wire   [3:0] trunc_ln62_fu_1243_p1;
wire   [3:0] add_ln62_fu_1250_p2;
wire   [1:0] grp_fu_696_p4;
wire   [1:0] mul_ln62_fu_1265_p1;
wire   [9:0] mul_ln62_fu_1265_p2;
wire   [1:0] trunc_ln62_1_fu_1276_p1;
wire   [3:0] shl_ln3_fu_1279_p3;
wire   [3:0] or_ln62_fu_1287_p2;
wire   [3:0] add_ln62_1_fu_1293_p2;
wire   [3:0] trunc_ln48_5_fu_1309_p1;
wire   [3:0] add_ln63_fu_1313_p2;
wire   [3:0] shl_ln7_fu_1323_p3;
wire  signed [25:0] grp_fu_711_p4;
wire   [3:0] trunc_ln64_fu_1344_p1;
wire   [3:0] add_ln65_2_fu_1360_p2;
wire   [3:0] add_ln65_fu_1370_p2;
wire   [1:0] trunc_ln65_fu_1385_p1;
wire   [1:0] mul_ln65_fu_1393_p1;
wire   [9:0] mul_ln65_fu_1393_p2;
wire   [3:0] or_ln65_fu_1411_p2;
wire   [3:0] add_ln65_1_fu_1417_p2;
wire   [1:0] mul_ln66_fu_1431_p1;
wire   [9:0] mul_ln66_fu_1431_p2;
wire   [3:0] or_ln66_fu_1442_p2;
wire   [3:0] add_ln66_fu_1447_p2;
wire   [1:0] mul_ln67_fu_1461_p1;
wire   [9:0] mul_ln67_fu_1461_p2;
wire   [3:0] or_ln67_fu_1472_p2;
wire   [3:0] add_ln67_fu_1477_p2;
wire   [3:0] trunc_ln51_fu_1499_p1;
wire   [3:0] add_ln51_fu_1506_p2;
wire   [1:0] trunc_ln51_1_fu_1522_p1;
wire   [3:0] shl_ln_fu_1525_p3;
wire   [3:0] or_ln51_fu_1533_p2;
wire   [3:0] add_ln51_1_fu_1539_p2;
wire   [3:0] trunc_ln52_fu_1549_p1;
wire   [3:0] add_ln52_fu_1556_p2;
wire   [1:0] trunc_ln52_1_fu_1572_p1;
wire   [3:0] shl_ln2_fu_1575_p3;
wire   [3:0] or_ln52_fu_1583_p2;
wire   [3:0] add_ln52_1_fu_1589_p2;
wire   [3:0] trunc_ln48_4_fu_1605_p1;
wire   [3:0] add_ln53_fu_1609_p2;
wire   [3:0] shl_ln6_fu_1619_p3;
wire   [3:0] trunc_ln54_fu_1641_p1;
wire   [3:0] add_ln55_2_fu_1657_p2;
wire   [3:0] add_ln55_fu_1667_p2;
wire   [1:0] trunc_ln55_fu_1682_p1;
wire   [3:0] or_ln55_fu_1698_p2;
wire   [3:0] add_ln55_1_fu_1704_p2;
wire   [3:0] or_ln56_fu_1719_p2;
wire   [3:0] add_ln56_fu_1724_p2;
wire   [3:0] or_ln57_fu_1739_p2;
wire   [3:0] add_ln57_fu_1744_p2;
wire  signed [63:0] sext_ln71_fu_1767_p1;
wire   [28:0] tmp_1_fu_1777_p4;
wire   [29:0] zext_ln29_fu_1787_p1;
wire   [28:0] tmp_2_fu_1797_p4;
wire   [29:0] sub_ln29_1_fu_1791_p2;
wire   [29:0] zext_ln29_1_fu_1807_p1;
wire   [3:0] trunc_ln32_fu_1823_p1;
wire   [3:0] add_ln32_fu_1831_p2;
wire   [2:0] trunc_ln31_fu_1852_p1;
wire   [3:0] sub_ln32_fu_1865_p2;
wire   [31:0] zext_ln32_1_fu_1870_p1;
wire   [31:0] ashr_ln32_fu_1874_p2;
wire   [0:0] trunc_ln32_1_fu_1880_p1;
wire   [2:0] add_ln32_1_fu_1889_p2;
wire   [3:0] sext_ln32_1_cast_fu_1895_p3;
wire   [3:0] add_ln32_2_fu_1902_p2;
wire   [3:0] trunc_ln33_fu_1918_p1;
wire   [3:0] add_ln34_2_fu_1934_p2;
wire   [3:0] add_ln34_fu_1940_p2;
wire   [0:0] trunc_ln34_fu_1954_p1;
wire   [3:0] or_ln34_fu_1970_p2;
wire   [3:0] add_ln34_1_fu_1976_p2;
wire   [0:0] tmp_9_fu_1986_p3;
wire   [3:0] or_ln35_fu_1999_p2;
wire   [3:0] add_ln35_fu_2004_p2;
wire   [0:0] tmp_10_fu_2014_p3;
wire   [3:0] or_ln36_fu_2027_p2;
wire   [3:0] add_ln36_fu_2032_p2;
wire   [0:0] tmp_11_fu_2042_p3;
wire   [3:0] or_ln37_fu_2055_p2;
wire   [3:0] add_ln37_fu_2060_p2;
wire   [0:0] tmp_12_fu_2070_p3;
wire   [3:0] or_ln38_fu_2083_p2;
wire   [3:0] add_ln38_fu_2088_p2;
wire   [0:0] tmp_13_fu_2098_p3;
wire   [3:0] or_ln39_fu_2111_p2;
wire   [3:0] add_ln39_fu_2116_p2;
wire   [0:0] tmp_14_fu_2126_p3;
wire   [3:0] or_ln40_fu_2139_p2;
wire   [3:0] add_ln40_fu_2144_p2;
wire   [24:0] trunc_ln2_fu_2158_p4;
wire  signed [63:0] sext_ln43_fu_2177_p1;
wire   [7:0] mul_ln63_fu_2187_p0;
wire   [7:0] mul_ln68_fu_2193_p0;
reg   [72:0] ap_NS_fsm;
wire   [9:0] mul_ln61_fu_1205_p10;
wire   [9:0] mul_ln62_fu_1265_p10;
wire   [9:0] mul_ln65_fu_1393_p10;
wire   [9:0] mul_ln66_fu_1431_p10;
wire   [9:0] mul_ln67_fu_1461_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 73'd1;
end

handle_small_bpp_mul_mul_8ns_26s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 32 ))
handle_small_bpp_mul_mul_8ns_26s_32_1_1_U1(
    .din0(mul_ln63_fu_2187_p0),
    .din1(grp_fu_711_p4),
    .dout(mul_ln63_fu_2187_p2)
);

handle_small_bpp_mul_mul_8ns_26s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 32 ))
handle_small_bpp_mul_mul_8ns_26s_32_1_1_U2(
    .din0(mul_ln68_fu_2193_p0),
    .din1(grp_fu_711_p4),
    .dout(mul_ln68_fu_2193_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i1_0_in_reg_619 <= i_6_reg_2555;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        i1_0_in_reg_619 <= sext_ln49_reg_2397;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        i1_1_in_reg_610 <= i_7_reg_2464;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        i1_1_in_reg_610 <= sext_ln49_reg_2397;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i4_0_in_reg_601 <= i_4_reg_2322;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        i4_0_in_reg_601 <= i_2_reg_2274;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i4_1_in_reg_592 <= i_5_reg_2298;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i4_1_in_reg_592 <= i_2_reg_2274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & (icmp_ln30_fu_1846_p2 == 1'd1))) begin
        i_0_in_reg_640 <= sext_ln29_reg_2603;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        i_0_in_reg_640 <= i_3_reg_2649;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln45_fu_727_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)) | ((icmp_ln45_fu_727_p2 == 1'd1) & (grp_fu_649_p2 == 1'd0))))) begin
        j2_0_reg_558 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        j2_0_reg_558 <= j_2_reg_2257;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln45_fu_727_p2 == 1'd0) & (icmp_ln73_fu_732_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)) | ((icmp_ln45_fu_727_p2 == 1'd0) & (icmp_ln73_fu_732_p2 == 1'd1) & (grp_fu_649_p2 == 1'd0))))) begin
        j5_0_reg_523 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        j5_0_reg_523 <= j_1_reg_2249;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_fu_649_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) begin
        j_0_reg_581 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        j_0_reg_581 <= j_reg_2265;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        k_0_reg_628 <= k_fu_1912_p2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        k_0_reg_628 <= 3'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln45_fu_727_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)) | ((icmp_ln45_fu_727_p2 == 1'd1) & (grp_fu_649_p2 == 1'd0))))) begin
        pd3_0_rec_reg_546 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        pd3_0_rec_reg_546 <= add_ln71_fu_1771_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln45_fu_727_p2 == 1'd0) & (icmp_ln73_fu_732_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)) | ((icmp_ln45_fu_727_p2 == 1'd0) & (icmp_ln73_fu_732_p2 == 1'd1) & (grp_fu_649_p2 == 1'd0))))) begin
        pd6_0_rec_reg_534 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pd6_0_rec_reg_534 <= add_ln91_fu_1121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_fu_649_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) begin
        pd_0_rec_reg_569 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        pd_0_rec_reg_569 <= add_ln43_fu_2181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        add_ln41_reg_2678 <= add_ln41_fu_2154_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln53_1_reg_2550 <= add_ln53_1_fu_1626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln58_reg_2588 <= add_ln58_fu_1754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln63_1_reg_2454 <= add_ln63_1_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln68_reg_2497 <= add_ln68_fu_1487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln82_reg_2361 <= add_ln82_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln88_reg_2346 <= add_ln88_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_1_reg_2381 <= i_1_fu_1165_p3;
        icmp_ln50_reg_2403 <= grp_fu_649_p2;
        icmp_ln51_reg_2407 <= icmp_ln51_fu_1177_p2;
        s_width_load_1_reg_2371 <= s_width_q0;
        sext_ln49_reg_2397 <= sext_ln49_fu_1173_p1;
        trunc_ln49_reg_2376 <= trunc_ln49_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_2_reg_2274 <= i_2_fu_811_p3;
        icmp_ln78_reg_2284 <= grp_fu_649_p2;
        trunc_ln77_reg_2270 <= trunc_ln77_fu_773_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        i_3_reg_2649 <= i_3_fu_1922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln78_reg_2284 == 1'd1))) begin
        i_4_reg_2322 <= i_4_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln78_reg_2284 == 1'd0))) begin
        i_5_reg_2298 <= i_5_fu_881_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_6_reg_2555 <= i_6_fu_1645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln50_reg_2403 == 1'd0))) begin
        i_7_reg_2464 <= i_7_fu_1348_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        i_reg_2598 <= i_fu_1811_p3;
        p_data_addr_reg_2622[3 : 0] <= zext_ln32_fu_1837_p1[3 : 0];
        sext_ln29_reg_2603 <= sext_ln29_fu_1819_p1;
        trunc_ln28_1_reg_2608 <= trunc_ln28_1_fu_1827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_reg_2230 == 1'd1))) begin
        icmp_ln25_1_reg_2234 <= grp_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln25_reg_2230 <= icmp_ln25_fu_721_p2;
        s_bits_per_pixel_loa_reg_2224 <= s_bits_per_pixel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        icmp_ln31_reg_2635 <= icmp_ln31_fu_1856_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((grp_fu_649_p2 == 1'd0) | (icmp_ln25_reg_2230 == 1'd0)))) begin
        icmp_ln45_reg_2238 <= icmp_ln45_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        icmp_ln53_reg_2531 <= grp_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        icmp_ln63_reg_2435 <= grp_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln45_fu_727_p2 == 1'd0) & (icmp_ln25_reg_2230 == 1'd0)) | ((icmp_ln45_fu_727_p2 == 1'd0) & (grp_fu_649_p2 == 1'd0))))) begin
        icmp_ln73_reg_2242 <= icmp_ln73_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0))))) begin
        j_1_reg_2249 <= j_1_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0))))) begin
        j_2_reg_2257 <= j_2_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln25_1_reg_2234 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) begin
        j_reg_2265 <= j_fu_767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        mul_ln63_reg_2459 <= mul_ln63_fu_2187_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        mul_ln68_reg_2502 <= mul_ln68_fu_2193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln80_fu_928_p2 == 1'd1) & (icmp_ln78_reg_2284 == 1'd1))) begin
        p_data_addr_27_reg_2336[3 : 0] <= zext_ln81_fu_950_p1[3 : 0];
        trunc_ln76_2_reg_2330 <= trunc_ln76_2_fu_940_p1;
        trunc_ln81_2_reg_2341 <= trunc_ln81_2_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln78_reg_2284 == 1'd0) & (icmp_ln86_fu_887_p2 == 1'd1))) begin
        p_data_addr_30_reg_2312[3 : 0] <= zext_ln87_fu_909_p1[3 : 0];
        trunc_ln76_3_reg_2306 <= trunc_ln76_3_fu_899_p1;
        trunc_ln87_2_reg_2317 <= trunc_ln87_2_fu_914_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln54_fu_1651_p2 == 1'd1))) begin
        p_data_addr_33_reg_2571[3 : 0] <= zext_ln55_fu_1673_p1[3 : 0];
        trunc_ln48_6_reg_2563 <= trunc_ln48_6_fu_1663_p1;
        trunc_ln55_2_reg_2576 <= trunc_ln55_2_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln50_reg_2403 == 1'd0) & (icmp_ln64_fu_1354_p2 == 1'd1))) begin
        p_data_addr_38_reg_2480[3 : 0] <= zext_ln65_fu_1376_p1[3 : 0];
        trunc_ln48_7_reg_2472 <= trunc_ln48_7_fu_1366_p1;
        trunc_ln65_2_reg_2485 <= trunc_ln65_2_fu_1381_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln33_fu_1928_p2 == 1'd1))) begin
        p_data_addr_6_reg_2657[3 : 0] <= zext_ln34_fu_1945_p1[3 : 0];
        trunc_ln34_2_reg_2662 <= trunc_ln34_2_fu_1950_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_7_reg_2517 <= s_width_load_1_reg_2371[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_8_reg_2421 <= s_width_load_1_reg_2371[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (icmp_ln31_fu_1856_p2 == 1'd0))) begin
        trunc_ln32_2_reg_2639 <= trunc_ln32_2_fu_1862_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        trunc_ln34_1_reg_2667[3] <= trunc_ln34_1_fu_1963_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        trunc_ln48_1_reg_2411 <= trunc_ln48_1_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        trunc_ln48_2_reg_2521 <= trunc_ln48_2_fu_1552_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        trunc_ln48_3_reg_2425 <= trunc_ln48_3_fu_1246_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        trunc_ln48_reg_2507 <= trunc_ln48_fu_1502_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (grp_fu_706_p2 == 1'd0))) begin
        trunc_ln53_1_reg_2540 <= trunc_ln53_1_fu_1602_p1;
        trunc_ln53_reg_2535 <= trunc_ln53_fu_1599_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        trunc_ln55_1_reg_2581[3 : 2] <= trunc_ln55_1_fu_1691_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (grp_fu_706_p2 == 1'd0))) begin
        trunc_ln63_1_reg_2444 <= trunc_ln63_1_fu_1306_p1;
        trunc_ln63_reg_2439 <= trunc_ln63_fu_1303_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        trunc_ln65_1_reg_2490[3 : 2] <= trunc_ln65_1_fu_1404_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln76_1_reg_2288 <= trunc_ln76_1_fu_822_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        trunc_ln76_reg_2351 <= trunc_ln76_fu_1030_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        zext_ln30_reg_2627[2 : 0] <= zext_ln30_fu_1842_p1[2 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((((((((icmp_ln48_fu_749_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln76_fu_737_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd0))) | ((icmp_ln73_reg_2242 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd0))) | ((icmp_ln28_fu_761_p2 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) | ((icmp_ln48_fu_749_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0))) | ((icmp_ln76_fu_737_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_reg_2230 == 1'd0))) | ((icmp_ln73_reg_2242 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_reg_2230 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((((((((icmp_ln48_fu_749_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln76_fu_737_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd0))) | ((icmp_ln73_reg_2242 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd0))) | ((icmp_ln28_fu_761_p2 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) | ((icmp_ln48_fu_749_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0))) | ((icmp_ln76_fu_737_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_reg_2230 == 1'd0))) | ((icmp_ln73_reg_2242 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_reg_2230 == 1'd0))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        p_data_address0 = zext_ln41_fu_2173_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        p_data_address0 = zext_ln40_1_fu_2149_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        p_data_address0 = zext_ln39_1_fu_2121_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        p_data_address0 = zext_ln38_1_fu_2093_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        p_data_address0 = zext_ln37_1_fu_2065_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        p_data_address0 = zext_ln36_1_fu_2037_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        p_data_address0 = zext_ln35_1_fu_2009_p1;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59))) begin
        p_data_address0 = p_data_addr_6_reg_2657;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        p_data_address0 = zext_ln34_2_fu_1981_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        p_data_address0 = zext_ln34_fu_1945_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        p_data_address0 = zext_ln32_3_fu_1907_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        p_data_address0 = p_data_addr_reg_2622;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        p_data_address0 = zext_ln58_fu_1763_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        p_data_address0 = zext_ln57_1_fu_1749_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        p_data_address0 = zext_ln56_1_fu_1729_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45))) begin
        p_data_address0 = p_data_addr_33_reg_2571;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_data_address0 = zext_ln55_2_fu_1709_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        p_data_address0 = zext_ln55_fu_1673_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_data_address0 = zext_ln53_1_fu_1637_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_data_address0 = zext_ln53_fu_1614_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_data_address0 = zext_ln52_2_fu_1594_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_data_address0 = zext_ln52_fu_1562_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_data_address0 = zext_ln51_2_fu_1544_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_data_address0 = zext_ln51_fu_1512_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_data_address0 = zext_ln68_fu_1495_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_data_address0 = zext_ln67_2_fu_1482_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        p_data_address0 = zext_ln66_2_fu_1452_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30))) begin
        p_data_address0 = p_data_addr_38_reg_2480;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        p_data_address0 = zext_ln65_3_fu_1422_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        p_data_address0 = zext_ln65_fu_1376_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        p_data_address0 = zext_ln63_1_fu_1340_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        p_data_address0 = zext_ln63_fu_1318_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        p_data_address0 = zext_ln62_3_fu_1298_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        p_data_address0 = zext_ln62_fu_1256_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_data_address0 = zext_ln61_3_fu_1238_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_data_address0 = zext_ln61_fu_1196_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_data_address0 = zext_ln82_fu_1113_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_data_address0 = p_data_addr_27_reg_2336;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        p_data_address0 = zext_ln81_2_fu_1098_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_data_address0 = zext_ln79_1_fu_1066_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_data_address0 = zext_ln79_fu_1040_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_data_address0 = zext_ln88_fu_1023_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_data_address0 = p_data_addr_30_reg_2312;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_data_address0 = zext_ln87_2_fu_994_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln80_fu_928_p2 == 1'd1) & (icmp_ln78_reg_2284 == 1'd1))) begin
        p_data_address0 = zext_ln81_fu_950_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln78_reg_2284 == 1'd0) & (icmp_ln86_fu_887_p2 == 1'd1))) begin
        p_data_address0 = zext_ln87_fu_909_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_data_address0 = zext_ln85_1_fu_872_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_data_address0 = zext_ln85_fu_832_p1;
    end else begin
        p_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln80_fu_928_p2 == 1'd1) & (icmp_ln78_reg_2284 == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln78_reg_2284 == 1'd0) & (icmp_ln86_fu_887_p2 == 1'd1)))) begin
        p_data_ce0 = 1'b1;
    end else begin
        p_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        p_data_d0 = sext_ln41_fu_2168_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        p_data_d0 = zext_ln40_fu_2134_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        p_data_d0 = zext_ln39_fu_2106_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        p_data_d0 = zext_ln38_fu_2078_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        p_data_d0 = zext_ln37_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        p_data_d0 = zext_ln36_fu_2022_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        p_data_d0 = zext_ln35_fu_1994_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        p_data_d0 = zext_ln34_1_fu_1958_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        p_data_d0 = zext_ln32_2_fu_1884_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        p_data_d0 = sext_ln58_fu_1758_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        p_data_d0 = zext_ln57_fu_1734_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        p_data_d0 = zext_ln56_fu_1714_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_data_d0 = zext_ln55_1_fu_1686_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_data_d0 = sext_ln53_fu_1632_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_data_d0 = zext_ln52_1_fu_1567_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_data_d0 = zext_ln51_1_fu_1517_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_data_d0 = mul_ln68_reg_2502;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_data_d0 = zext_ln67_1_fu_1467_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        p_data_d0 = zext_ln66_1_fu_1437_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        p_data_d0 = zext_ln65_2_fu_1399_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        p_data_d0 = mul_ln63_reg_2459;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        p_data_d0 = zext_ln62_2_fu_1271_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_data_d0 = zext_ln61_2_fu_1211_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_data_d0 = sext_ln82_fu_1108_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        p_data_d0 = zext_ln81_1_fu_1075_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_data_d0 = sext_ln79_fu_1045_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_data_d0 = add_ln88_1_fu_1016_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_data_d0 = zext_ln87_1_fu_971_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_data_d0 = add_ln85_2_fu_849_p2;
    end else begin
        p_data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state42) & (icmp_ln53_reg_2531 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (icmp_ln63_reg_2435 == 1'd0)) | ((1'b1 == ap_CS_fsm_state14) & (trunc_ln77_reg_2270 == 1'd1)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln77_reg_2270 == 1'd1)) | ((1'b1 == ap_CS_fsm_state56) & (icmp_ln31_reg_2635 == 1'd0)) | ((1'b1 == ap_CS_fsm_state40) & (tmp_7_reg_2517 == 1'd1)) | ((1'b1 == ap_CS_fsm_state38) & (icmp_ln51_reg_2407 == 1'd1)) | ((1'b1 == ap_CS_fsm_state24) & (tmp_8_reg_2421 == 1'd1)) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln51_reg_2407 == 1'd1)))) begin
        p_data_we0 = 1'b1;
    end else begin
        p_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        s_bits_per_pixel_ce0 = 1'b1;
    end else begin
        s_bits_per_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln76_fu_737_p2 == 1'd1) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln76_fu_737_p2 == 1'd1) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)))))) begin
        s_color_type_address0 = s_color_type_addr_reg_2219;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_color_type_address0 = 64'd0;
    end else begin
        s_color_type_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln76_fu_737_p2 == 1'd1) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln76_fu_737_p2 == 1'd1) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)))))) begin
        s_color_type_ce0 = 1'b1;
    end else begin
        s_color_type_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state4))) begin
        s_height_ce0 = 1'b1;
    end else begin
        s_height_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state9))) begin
        s_image_linesize_ce0 = 1'b1;
    end else begin
        s_image_linesize_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln76_fu_737_p2 == 1'd1) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln45_reg_2238 == 1'd0) & (icmp_ln76_fu_737_p2 == 1'd1) & (icmp_ln73_reg_2242 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln28_fu_761_p2 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1)))) begin
        s_width_ce0 = 1'b1;
    end else begin
        s_width_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_fu_649_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln45_fu_727_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)) | ((icmp_ln45_fu_727_p2 == 1'd1) & (grp_fu_649_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln45_fu_727_p2 == 1'd0) & (icmp_ln73_fu_732_p2 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0)) | ((icmp_ln45_fu_727_p2 == 1'd0) & (icmp_ln73_fu_732_p2 == 1'd1) & (grp_fu_649_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((((((((icmp_ln48_fu_749_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln76_fu_737_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd0))) | ((icmp_ln73_reg_2242 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd0))) | ((icmp_ln28_fu_761_p2 == 1'd0) & (icmp_ln25_1_reg_2234 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) | ((icmp_ln48_fu_749_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0))) | ((icmp_ln76_fu_737_p2 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_reg_2230 == 1'd0))) | ((icmp_ln73_reg_2242 == 1'd0) & (icmp_ln45_reg_2238 == 1'd0) & (icmp_ln25_reg_2230 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln28_fu_761_p2 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd1) & (icmp_ln25_reg_2230 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_1_reg_2234 == 1'd0)) | ((icmp_ln48_fu_749_p2 == 1'd1) & (icmp_ln45_reg_2238 == 1'd1) & (icmp_ln25_reg_2230 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (trunc_ln77_fu_773_p1 == 1'd0) & (grp_fu_649_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b1 == ap_CS_fsm_state6) & (trunc_ln77_fu_773_p1 == 1'd1) & (grp_fu_649_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state6) & (trunc_ln77_fu_773_p1 == 1'd0) & (grp_fu_649_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln80_fu_928_p2 == 1'd1) & (icmp_ln78_reg_2284 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state9) & (((icmp_ln80_fu_928_p2 == 1'd0) & (icmp_ln78_reg_2284 == 1'd1)) | ((icmp_ln86_fu_887_p2 == 1'd0) & (icmp_ln78_reg_2284 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln51_fu_1177_p2 == 1'd0) & (grp_fu_649_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln51_fu_1177_p2 == 1'd1) & (grp_fu_649_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln51_fu_1177_p2 == 1'd0) & (grp_fu_649_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_fu_689_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (grp_fu_706_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln64_fu_1354_p2 == 1'd0) | (icmp_ln50_reg_2403 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (grp_fu_689_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (grp_fu_706_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln54_fu_1651_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (icmp_ln30_fu_1846_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == ap_CS_fsm_state57) & (icmp_ln33_fu_1928_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_1_fu_1889_p2 = ($signed(3'd7) + $signed(k_0_reg_628));

assign add_ln32_2_fu_1902_p2 = (sext_ln32_1_cast_fu_1895_p3 + trunc_ln28_1_reg_2608);

assign add_ln32_fu_1831_p2 = (trunc_ln32_fu_1823_p1 + trunc_ln28_1_fu_1827_p1);

assign add_ln34_1_fu_1976_p2 = (or_ln34_fu_1970_p2 + trunc_ln28_1_reg_2608);

assign add_ln34_2_fu_1934_p2 = ($signed(4'd15) + $signed(trunc_ln33_fu_1918_p1));

assign add_ln34_fu_1940_p2 = (add_ln34_2_fu_1934_p2 + trunc_ln28_1_reg_2608);

assign add_ln35_fu_2004_p2 = (or_ln35_fu_1999_p2 + trunc_ln28_1_reg_2608);

assign add_ln36_fu_2032_p2 = (or_ln36_fu_2027_p2 + trunc_ln28_1_reg_2608);

assign add_ln37_fu_2060_p2 = (or_ln37_fu_2055_p2 + trunc_ln28_1_reg_2608);

assign add_ln38_fu_2088_p2 = (or_ln38_fu_2083_p2 + trunc_ln28_1_reg_2608);

assign add_ln39_fu_2116_p2 = (or_ln39_fu_2111_p2 + trunc_ln28_1_reg_2608);

assign add_ln40_fu_2144_p2 = (or_ln40_fu_2139_p2 + trunc_ln28_1_reg_2608);

assign add_ln41_fu_2154_p2 = (trunc_ln34_1_reg_2667 + trunc_ln28_1_reg_2608);

assign add_ln43_fu_2181_p2 = ($signed(sext_ln43_fu_2177_p1) + $signed(pd_0_rec_reg_569));

assign add_ln51_1_fu_1539_p2 = (trunc_ln48_reg_2507 + or_ln51_fu_1533_p2);

assign add_ln51_fu_1506_p2 = (trunc_ln48_fu_1502_p1 + trunc_ln51_fu_1499_p1);

assign add_ln52_1_fu_1589_p2 = (trunc_ln48_2_reg_2521 + or_ln52_fu_1583_p2);

assign add_ln52_fu_1556_p2 = (trunc_ln48_2_fu_1552_p1 + trunc_ln52_fu_1549_p1);

assign add_ln53_1_fu_1626_p2 = (shl_ln6_fu_1619_p3 + trunc_ln48_4_fu_1605_p1);

assign add_ln53_fu_1609_p2 = (trunc_ln53_reg_2535 + trunc_ln48_4_fu_1605_p1);

assign add_ln55_1_fu_1704_p2 = (or_ln55_fu_1698_p2 + trunc_ln48_6_reg_2563);

assign add_ln55_2_fu_1657_p2 = ($signed(4'd15) + $signed(trunc_ln54_fu_1641_p1));

assign add_ln55_fu_1667_p2 = (add_ln55_2_fu_1657_p2 + trunc_ln48_6_fu_1663_p1);

assign add_ln56_fu_1724_p2 = (or_ln56_fu_1719_p2 + trunc_ln48_6_reg_2563);

assign add_ln57_fu_1744_p2 = (or_ln57_fu_1739_p2 + trunc_ln48_6_reg_2563);

assign add_ln58_fu_1754_p2 = (trunc_ln55_1_reg_2581 + trunc_ln48_6_reg_2563);

assign add_ln61_1_fu_1233_p2 = (trunc_ln48_1_reg_2411 + or_ln61_fu_1227_p2);

assign add_ln61_fu_1190_p2 = (trunc_ln48_1_fu_1186_p1 + trunc_ln61_fu_1183_p1);

assign add_ln62_1_fu_1293_p2 = (trunc_ln48_3_reg_2425 + or_ln62_fu_1287_p2);

assign add_ln62_fu_1250_p2 = (trunc_ln48_3_fu_1246_p1 + trunc_ln62_fu_1243_p1);

assign add_ln63_1_fu_1330_p2 = (shl_ln7_fu_1323_p3 + trunc_ln48_5_fu_1309_p1);

assign add_ln63_fu_1313_p2 = (trunc_ln63_reg_2439 + trunc_ln48_5_fu_1309_p1);

assign add_ln65_1_fu_1417_p2 = (or_ln65_fu_1411_p2 + trunc_ln48_7_reg_2472);

assign add_ln65_2_fu_1360_p2 = ($signed(4'd15) + $signed(trunc_ln64_fu_1344_p1));

assign add_ln65_fu_1370_p2 = (add_ln65_2_fu_1360_p2 + trunc_ln48_7_fu_1366_p1);

assign add_ln66_fu_1447_p2 = (or_ln66_fu_1442_p2 + trunc_ln48_7_reg_2472);

assign add_ln67_fu_1477_p2 = (or_ln67_fu_1472_p2 + trunc_ln48_7_reg_2472);

assign add_ln68_fu_1487_p2 = (trunc_ln65_1_reg_2490 + trunc_ln48_7_reg_2472);

assign add_ln71_fu_1771_p2 = ($signed(sext_ln71_fu_1767_p1) + $signed(pd3_0_rec_reg_546));

assign add_ln79_1_fu_1061_p2 = (shl_ln4_fu_1053_p3 + trunc_ln76_reg_2351);

assign add_ln79_fu_1034_p2 = (trunc_ln79_fu_1027_p1 + trunc_ln76_fu_1030_p1);

assign add_ln81_1_fu_1093_p2 = (trunc_ln76_2_reg_2330 + or_ln81_fu_1087_p2);

assign add_ln81_2_fu_934_p2 = ($signed(4'd15) + $signed(trunc_ln80_fu_918_p1));

assign add_ln81_fu_944_p2 = (trunc_ln76_2_fu_940_p1 + add_ln81_2_fu_934_p2);

assign add_ln82_fu_1103_p2 = (trunc_ln76_2_reg_2330 + trunc_ln81_1_fu_1080_p3);

assign add_ln85_1_fu_867_p2 = (shl_ln85_1_fu_859_p3 + trunc_ln76_1_reg_2288);

assign add_ln85_2_fu_849_p2 = ($signed(sext_ln85_fu_837_p1) + $signed(shl_ln5_fu_841_p3));

assign add_ln85_fu_826_p2 = (trunc_ln85_fu_819_p1 + trunc_ln76_1_fu_822_p1);

assign add_ln87_1_fu_989_p2 = (or_ln87_fu_983_p2 + trunc_ln76_3_reg_2306);

assign add_ln87_2_fu_893_p2 = ($signed(4'd15) + $signed(trunc_ln86_fu_877_p1));

assign add_ln87_fu_903_p2 = (add_ln87_2_fu_893_p2 + trunc_ln76_3_fu_899_p1);

assign add_ln88_1_fu_1016_p2 = ($signed(sext_ln88_fu_1004_p1) + $signed(shl_ln8_fu_1008_p3));

assign add_ln88_fu_999_p2 = (trunc_ln87_1_fu_976_p3 + trunc_ln76_3_reg_2306);

assign add_ln91_fu_1121_p2 = ($signed(sext_ln91_fu_1117_p1) + $signed(pd6_0_rec_reg_534));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln32_fu_1874_p2 = $signed(p_data_q0) >>> zext_ln32_1_fu_1870_p1;

assign grp_fu_649_p2 = ((s_color_type_q0 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_655_p3 = s_width_q0[32'd31];

assign grp_fu_663_p2 = (32'd0 - s_width_q0);

assign grp_fu_669_p4 = {{p_data_q0[31:4]}};

assign grp_fu_679_p4 = {{p_data_q0[3:2]}};

assign grp_fu_689_p3 = s_width_load_1_reg_2371[32'd1];

assign grp_fu_696_p4 = {{p_data_q0[5:4]}};

assign grp_fu_706_p2 = ((trunc_ln49_reg_2376 == 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_711_p4 = {{p_data_q0[31:6]}};

assign i_1_fu_1165_p3 = ((grp_fu_655_p3[0:0] === 1'b1) ? sub_ln49_1_fu_1145_p2 : zext_ln49_1_fu_1161_p1);

assign i_2_fu_811_p3 = ((grp_fu_655_p3[0:0] === 1'b1) ? sub_ln77_1_fu_791_p2 : zext_ln77_1_fu_807_p1);

assign i_3_fu_1922_p2 = ($signed(32'd4294967295) + $signed(i_0_in_reg_640));

assign i_4_fu_922_p2 = ($signed(32'd4294967295) + $signed(i4_0_in_reg_601));

assign i_5_fu_881_p2 = ($signed(32'd4294967295) + $signed(i4_1_in_reg_592));

assign i_6_fu_1645_p2 = ($signed(32'd4294967295) + $signed(i1_0_in_reg_619));

assign i_7_fu_1348_p2 = ($signed(32'd4294967295) + $signed(i1_1_in_reg_610));

assign i_fu_1811_p3 = ((grp_fu_655_p3[0:0] === 1'b1) ? sub_ln29_1_fu_1791_p2 : zext_ln29_1_fu_1807_p1);

assign icmp_ln25_fu_721_p2 = ((s_bits_per_pixel_q0 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_761_p2 = (($signed(j_0_reg_581) < $signed(s_height_q0)) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_1846_p2 = ((k_0_reg_628 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1856_p2 = ((trunc_ln31_fu_1852_p1 < k_0_reg_628) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1928_p2 = (($signed(i_0_in_reg_640) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_727_p2 = ((s_bits_per_pixel_loa_reg_2224 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_749_p2 = (($signed(j2_0_reg_558) < $signed(s_height_q0)) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1177_p2 = ((trunc_ln49_fu_1127_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1651_p2 = (($signed(i1_0_in_reg_619) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_1354_p2 = (($signed(i1_1_in_reg_610) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_732_p2 = ((s_bits_per_pixel_loa_reg_2224 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_737_p2 = (($signed(j5_0_reg_523) < $signed(s_height_q0)) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_928_p2 = (($signed(i4_0_in_reg_601) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_887_p2 = (($signed(i4_1_in_reg_592) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign j_1_fu_743_p2 = (j5_0_reg_523 + 32'd1);

assign j_2_fu_755_p2 = (j2_0_reg_558 + 32'd1);

assign j_fu_767_p2 = (j_0_reg_581 + 32'd1);

assign k_fu_1912_p2 = ($signed(k_0_reg_628) + $signed(3'd7));

assign lshr_ln77_1_fu_777_p4 = {{grp_fu_663_p2[31:1]}};

assign lshr_ln77_2_fu_797_p4 = {{s_width_q0[31:1]}};

assign mul_ln61_fu_1205_p1 = mul_ln61_fu_1205_p10;

assign mul_ln61_fu_1205_p10 = grp_fu_679_p4;

assign mul_ln61_fu_1205_p2 = (10'd85 * mul_ln61_fu_1205_p1);

assign mul_ln62_fu_1265_p1 = mul_ln62_fu_1265_p10;

assign mul_ln62_fu_1265_p10 = grp_fu_696_p4;

assign mul_ln62_fu_1265_p2 = (10'd85 * mul_ln62_fu_1265_p1);

assign mul_ln63_fu_2187_p0 = 32'd85;

assign mul_ln65_fu_1393_p1 = mul_ln65_fu_1393_p10;

assign mul_ln65_fu_1393_p10 = trunc_ln65_fu_1385_p1;

assign mul_ln65_fu_1393_p2 = (10'd85 * mul_ln65_fu_1393_p1);

assign mul_ln66_fu_1431_p1 = mul_ln66_fu_1431_p10;

assign mul_ln66_fu_1431_p10 = grp_fu_679_p4;

assign mul_ln66_fu_1431_p2 = (10'd85 * mul_ln66_fu_1431_p1);

assign mul_ln67_fu_1461_p1 = mul_ln67_fu_1461_p10;

assign mul_ln67_fu_1461_p10 = grp_fu_696_p4;

assign mul_ln67_fu_1461_p2 = (10'd85 * mul_ln67_fu_1461_p1);

assign mul_ln68_fu_2193_p0 = 32'd85;

assign or_ln34_fu_1970_p2 = (trunc_ln34_1_fu_1963_p3 | 4'd7);

assign or_ln35_fu_1999_p2 = (trunc_ln34_1_reg_2667 | 4'd6);

assign or_ln36_fu_2027_p2 = (trunc_ln34_1_reg_2667 | 4'd5);

assign or_ln37_fu_2055_p2 = (trunc_ln34_1_reg_2667 | 4'd4);

assign or_ln38_fu_2083_p2 = (trunc_ln34_1_reg_2667 | 4'd3);

assign or_ln39_fu_2111_p2 = (trunc_ln34_1_reg_2667 | 4'd2);

assign or_ln40_fu_2139_p2 = (trunc_ln34_1_reg_2667 | 4'd1);

assign or_ln51_fu_1533_p2 = (shl_ln_fu_1525_p3 | 4'd2);

assign or_ln52_fu_1583_p2 = (shl_ln2_fu_1575_p3 | 4'd1);

assign or_ln55_fu_1698_p2 = (trunc_ln55_1_fu_1691_p3 | 4'd3);

assign or_ln56_fu_1719_p2 = (trunc_ln55_1_reg_2581 | 4'd2);

assign or_ln57_fu_1739_p2 = (trunc_ln55_1_reg_2581 | 4'd1);

assign or_ln61_fu_1227_p2 = (shl_ln1_fu_1219_p3 | 4'd2);

assign or_ln62_fu_1287_p2 = (shl_ln3_fu_1279_p3 | 4'd1);

assign or_ln65_fu_1411_p2 = (trunc_ln65_1_fu_1404_p3 | 4'd3);

assign or_ln66_fu_1442_p2 = (trunc_ln65_1_reg_2490 | 4'd2);

assign or_ln67_fu_1472_p2 = (trunc_ln65_1_reg_2490 | 4'd1);

assign or_ln81_fu_1087_p2 = (trunc_ln81_1_fu_1080_p3 | 4'd1);

assign or_ln87_1_fu_963_p3 = {{trunc_ln87_fu_959_p1}, {trunc_ln87_fu_959_p1}};

assign or_ln87_fu_983_p2 = (trunc_ln87_1_fu_976_p3 | 4'd1);

assign s_bits_per_pixel_address0 = 64'd0;

assign s_color_type_addr_reg_2219 = 64'd0;

assign s_height_address0 = 64'd0;

assign s_image_linesize_address0 = 64'd0;

assign s_width_address0 = 64'd0;

assign sext_ln29_fu_1819_p1 = i_fu_1811_p3;

assign sext_ln32_1_cast_fu_1895_p3 = {{trunc_ln32_2_reg_2639}, {add_ln32_1_fu_1889_p2}};

assign sext_ln41_fu_2168_p1 = $signed(trunc_ln2_fu_2158_p4);

assign sext_ln43_fu_2177_p1 = $signed(s_image_linesize_q0);

assign sext_ln49_fu_1173_p1 = i_1_fu_1165_p3;

assign sext_ln53_fu_1632_p1 = grp_fu_711_p4;

assign sext_ln58_fu_1758_p1 = grp_fu_711_p4;

assign sext_ln71_fu_1767_p1 = $signed(s_image_linesize_q0);

assign sext_ln79_fu_1045_p0 = grp_fu_669_p4;

assign sext_ln79_fu_1045_p1 = $signed(sext_ln79_fu_1045_p0);

assign sext_ln82_fu_1108_p0 = grp_fu_669_p4;

assign sext_ln82_fu_1108_p1 = $signed(sext_ln82_fu_1108_p0);

assign sext_ln85_fu_837_p1 = grp_fu_669_p4;

assign sext_ln88_fu_1004_p1 = grp_fu_669_p4;

assign sext_ln91_fu_1117_p1 = $signed(s_image_linesize_q0);

assign shl_ln1_fu_1219_p3 = {{trunc_ln61_1_fu_1216_p1}, {2'd0}};

assign shl_ln2_fu_1575_p3 = {{trunc_ln52_1_fu_1572_p1}, {2'd0}};

assign shl_ln3_fu_1279_p3 = {{trunc_ln62_1_fu_1276_p1}, {2'd0}};

assign shl_ln4_fu_1053_p3 = {{trunc_ln79_1_fu_1050_p1}, {1'd0}};

assign shl_ln5_fu_841_p3 = {{grp_fu_669_p4}, {4'd0}};

assign shl_ln6_fu_1619_p3 = {{trunc_ln53_1_reg_2540}, {2'd0}};

assign shl_ln7_fu_1323_p3 = {{trunc_ln63_1_reg_2444}, {2'd0}};

assign shl_ln85_1_fu_859_p3 = {{trunc_ln85_1_fu_856_p1}, {1'd0}};

assign shl_ln8_fu_1008_p3 = {{grp_fu_669_p4}, {4'd0}};

assign shl_ln_fu_1525_p3 = {{trunc_ln51_1_fu_1522_p1}, {2'd0}};

assign sub_ln29_1_fu_1791_p2 = (30'd0 - zext_ln29_fu_1787_p1);

assign sub_ln32_fu_1865_p2 = ($signed(4'd8) - $signed(zext_ln30_reg_2627));

assign sub_ln49_1_fu_1145_p2 = (31'd0 - zext_ln49_fu_1141_p1);

assign sub_ln77_1_fu_791_p2 = (32'd0 - zext_ln77_fu_787_p1);

assign tmp_10_fu_2014_p3 = p_data_q0[32'd2];

assign tmp_11_fu_2042_p3 = p_data_q0[32'd3];

assign tmp_12_fu_2070_p3 = p_data_q0[32'd4];

assign tmp_13_fu_2098_p3 = p_data_q0[32'd5];

assign tmp_14_fu_2126_p3 = p_data_q0[32'd6];

assign tmp_1_fu_1777_p4 = {{grp_fu_663_p2[31:3]}};

assign tmp_2_fu_1797_p4 = {{s_width_q0[31:3]}};

assign tmp_3_fu_1131_p4 = {{grp_fu_663_p2[31:2]}};

assign tmp_4_fu_1151_p4 = {{s_width_q0[31:2]}};

assign tmp_9_fu_1986_p3 = p_data_q0[32'd1];

assign trunc_ln28_1_fu_1827_p1 = pd_0_rec_reg_569[3:0];

assign trunc_ln2_fu_2158_p4 = {{p_data_q0[31:7]}};

assign trunc_ln31_fu_1852_p1 = s_width_q0[2:0];

assign trunc_ln32_1_fu_1880_p1 = ashr_ln32_fu_1874_p2[0:0];

assign trunc_ln32_2_fu_1862_p1 = i_reg_2598[0:0];

assign trunc_ln32_fu_1823_p1 = i_fu_1811_p3[3:0];

assign trunc_ln33_fu_1918_p1 = i_0_in_reg_640[3:0];

assign trunc_ln34_1_fu_1963_p3 = {{trunc_ln34_2_reg_2662}, {3'd0}};

assign trunc_ln34_2_fu_1950_p1 = i_3_fu_1922_p2[0:0];

assign trunc_ln34_fu_1954_p1 = p_data_q0[0:0];

assign trunc_ln48_1_fu_1186_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln48_2_fu_1552_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln48_3_fu_1246_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln48_4_fu_1605_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln48_5_fu_1309_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln48_6_fu_1663_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln48_7_fu_1366_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln48_fu_1502_p1 = pd3_0_rec_reg_546[3:0];

assign trunc_ln49_fu_1127_p1 = s_width_q0[1:0];

assign trunc_ln51_1_fu_1522_p1 = i_1_reg_2381[1:0];

assign trunc_ln51_fu_1499_p1 = i_1_reg_2381[3:0];

assign trunc_ln52_1_fu_1572_p1 = i_1_reg_2381[1:0];

assign trunc_ln52_fu_1549_p1 = i_1_reg_2381[3:0];

assign trunc_ln53_1_fu_1602_p1 = i_1_reg_2381[1:0];

assign trunc_ln53_fu_1599_p1 = i_1_reg_2381[3:0];

assign trunc_ln54_fu_1641_p1 = i1_0_in_reg_619[3:0];

assign trunc_ln55_1_fu_1691_p3 = {{trunc_ln55_2_reg_2576}, {2'd0}};

assign trunc_ln55_2_fu_1678_p1 = i_6_fu_1645_p2[1:0];

assign trunc_ln55_fu_1682_p1 = p_data_q0[1:0];

assign trunc_ln61_1_fu_1216_p1 = i_1_reg_2381[1:0];

assign trunc_ln61_fu_1183_p1 = i_1_reg_2381[3:0];

assign trunc_ln62_1_fu_1276_p1 = i_1_reg_2381[1:0];

assign trunc_ln62_fu_1243_p1 = i_1_reg_2381[3:0];

assign trunc_ln63_1_fu_1306_p1 = i_1_reg_2381[1:0];

assign trunc_ln63_fu_1303_p1 = i_1_reg_2381[3:0];

assign trunc_ln64_fu_1344_p1 = i1_1_in_reg_610[3:0];

assign trunc_ln65_1_fu_1404_p3 = {{trunc_ln65_2_reg_2485}, {2'd0}};

assign trunc_ln65_2_fu_1381_p1 = i_7_fu_1348_p2[1:0];

assign trunc_ln65_fu_1385_p1 = p_data_q0[1:0];

assign trunc_ln76_1_fu_822_p1 = pd6_0_rec_reg_534[3:0];

assign trunc_ln76_2_fu_940_p1 = pd6_0_rec_reg_534[3:0];

assign trunc_ln76_3_fu_899_p1 = pd6_0_rec_reg_534[3:0];

assign trunc_ln76_fu_1030_p1 = pd6_0_rec_reg_534[3:0];

assign trunc_ln77_fu_773_p1 = s_width_q0[0:0];

assign trunc_ln79_1_fu_1050_p1 = i_2_reg_2274[2:0];

assign trunc_ln79_fu_1027_p1 = i_2_reg_2274[3:0];

assign trunc_ln80_fu_918_p1 = i4_0_in_reg_601[3:0];

assign trunc_ln81_1_fu_1080_p3 = {{trunc_ln81_2_reg_2341}, {1'd0}};

assign trunc_ln81_2_fu_955_p1 = i_4_fu_922_p2[2:0];

assign trunc_ln81_fu_1071_p1 = p_data_q0[3:0];

assign trunc_ln85_1_fu_856_p1 = i_2_reg_2274[2:0];

assign trunc_ln85_fu_819_p1 = i_2_reg_2274[3:0];

assign trunc_ln86_fu_877_p1 = i4_1_in_reg_592[3:0];

assign trunc_ln87_1_fu_976_p3 = {{trunc_ln87_2_reg_2317}, {1'd0}};

assign trunc_ln87_2_fu_914_p1 = i_5_fu_881_p2[2:0];

assign trunc_ln87_fu_959_p1 = p_data_q0[3:0];

assign zext_ln29_1_fu_1807_p1 = tmp_2_fu_1797_p4;

assign zext_ln29_fu_1787_p1 = tmp_1_fu_1777_p4;

assign zext_ln30_fu_1842_p1 = k_0_reg_628;

assign zext_ln32_1_fu_1870_p1 = sub_ln32_fu_1865_p2;

assign zext_ln32_2_fu_1884_p1 = trunc_ln32_1_fu_1880_p1;

assign zext_ln32_3_fu_1907_p1 = add_ln32_2_fu_1902_p2;

assign zext_ln32_fu_1837_p1 = add_ln32_fu_1831_p2;

assign zext_ln34_1_fu_1958_p1 = trunc_ln34_fu_1954_p1;

assign zext_ln34_2_fu_1981_p1 = add_ln34_1_fu_1976_p2;

assign zext_ln34_fu_1945_p1 = add_ln34_fu_1940_p2;

assign zext_ln35_1_fu_2009_p1 = add_ln35_fu_2004_p2;

assign zext_ln35_fu_1994_p1 = tmp_9_fu_1986_p3;

assign zext_ln36_1_fu_2037_p1 = add_ln36_fu_2032_p2;

assign zext_ln36_fu_2022_p1 = tmp_10_fu_2014_p3;

assign zext_ln37_1_fu_2065_p1 = add_ln37_fu_2060_p2;

assign zext_ln37_fu_2050_p1 = tmp_11_fu_2042_p3;

assign zext_ln38_1_fu_2093_p1 = add_ln38_fu_2088_p2;

assign zext_ln38_fu_2078_p1 = tmp_12_fu_2070_p3;

assign zext_ln39_1_fu_2121_p1 = add_ln39_fu_2116_p2;

assign zext_ln39_fu_2106_p1 = tmp_13_fu_2098_p3;

assign zext_ln40_1_fu_2149_p1 = add_ln40_fu_2144_p2;

assign zext_ln40_fu_2134_p1 = tmp_14_fu_2126_p3;

assign zext_ln41_fu_2173_p1 = add_ln41_reg_2678;

assign zext_ln49_1_fu_1161_p1 = tmp_4_fu_1151_p4;

assign zext_ln49_fu_1141_p1 = tmp_3_fu_1131_p4;

assign zext_ln51_1_fu_1517_p1 = grp_fu_679_p4;

assign zext_ln51_2_fu_1544_p1 = add_ln51_1_fu_1539_p2;

assign zext_ln51_fu_1512_p1 = add_ln51_fu_1506_p2;

assign zext_ln52_1_fu_1567_p1 = grp_fu_696_p4;

assign zext_ln52_2_fu_1594_p1 = add_ln52_1_fu_1589_p2;

assign zext_ln52_fu_1562_p1 = add_ln52_fu_1556_p2;

assign zext_ln53_1_fu_1637_p1 = add_ln53_1_reg_2550;

assign zext_ln53_fu_1614_p1 = add_ln53_fu_1609_p2;

assign zext_ln55_1_fu_1686_p1 = trunc_ln55_fu_1682_p1;

assign zext_ln55_2_fu_1709_p1 = add_ln55_1_fu_1704_p2;

assign zext_ln55_fu_1673_p1 = add_ln55_fu_1667_p2;

assign zext_ln56_1_fu_1729_p1 = add_ln56_fu_1724_p2;

assign zext_ln56_fu_1714_p1 = grp_fu_679_p4;

assign zext_ln57_1_fu_1749_p1 = add_ln57_fu_1744_p2;

assign zext_ln57_fu_1734_p1 = grp_fu_696_p4;

assign zext_ln58_fu_1763_p1 = add_ln58_reg_2588;

assign zext_ln61_2_fu_1211_p1 = mul_ln61_fu_1205_p2;

assign zext_ln61_3_fu_1238_p1 = add_ln61_1_fu_1233_p2;

assign zext_ln61_fu_1196_p1 = add_ln61_fu_1190_p2;

assign zext_ln62_2_fu_1271_p1 = mul_ln62_fu_1265_p2;

assign zext_ln62_3_fu_1298_p1 = add_ln62_1_fu_1293_p2;

assign zext_ln62_fu_1256_p1 = add_ln62_fu_1250_p2;

assign zext_ln63_1_fu_1340_p1 = add_ln63_1_reg_2454;

assign zext_ln63_fu_1318_p1 = add_ln63_fu_1313_p2;

assign zext_ln65_2_fu_1399_p1 = mul_ln65_fu_1393_p2;

assign zext_ln65_3_fu_1422_p1 = add_ln65_1_fu_1417_p2;

assign zext_ln65_fu_1376_p1 = add_ln65_fu_1370_p2;

assign zext_ln66_1_fu_1437_p1 = mul_ln66_fu_1431_p2;

assign zext_ln66_2_fu_1452_p1 = add_ln66_fu_1447_p2;

assign zext_ln67_1_fu_1467_p1 = mul_ln67_fu_1461_p2;

assign zext_ln67_2_fu_1482_p1 = add_ln67_fu_1477_p2;

assign zext_ln68_fu_1495_p1 = add_ln68_reg_2497;

assign zext_ln77_1_fu_807_p1 = lshr_ln77_2_fu_797_p4;

assign zext_ln77_fu_787_p1 = lshr_ln77_1_fu_777_p4;

assign zext_ln79_1_fu_1066_p1 = add_ln79_1_fu_1061_p2;

assign zext_ln79_fu_1040_p1 = add_ln79_fu_1034_p2;

assign zext_ln81_1_fu_1075_p1 = trunc_ln81_fu_1071_p1;

assign zext_ln81_2_fu_1098_p1 = add_ln81_1_fu_1093_p2;

assign zext_ln81_fu_950_p1 = add_ln81_fu_944_p2;

assign zext_ln82_fu_1113_p1 = add_ln82_reg_2361;

assign zext_ln85_1_fu_872_p1 = add_ln85_1_fu_867_p2;

assign zext_ln85_fu_832_p1 = add_ln85_fu_826_p2;

assign zext_ln87_1_fu_971_p1 = or_ln87_1_fu_963_p3;

assign zext_ln87_2_fu_994_p1 = add_ln87_1_fu_989_p2;

assign zext_ln87_fu_909_p1 = add_ln87_fu_903_p2;

assign zext_ln88_fu_1023_p1 = add_ln88_reg_2346;

always @ (posedge ap_clk) begin
    p_data_addr_30_reg_2312[7:4] <= 4'b0000;
    p_data_addr_27_reg_2336[7:4] <= 4'b0000;
    p_data_addr_38_reg_2480[7:4] <= 4'b0000;
    trunc_ln65_1_reg_2490[1:0] <= 2'b00;
    p_data_addr_33_reg_2571[7:4] <= 4'b0000;
    trunc_ln55_1_reg_2581[1:0] <= 2'b00;
    p_data_addr_reg_2622[7:4] <= 4'b0000;
    zext_ln30_reg_2627[3] <= 1'b0;
    p_data_addr_6_reg_2657[7:4] <= 4'b0000;
    trunc_ln34_1_reg_2667[2:0] <= 3'b000;
end

endmodule //handle_small_bpp
