<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/camera/ise/camera/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="ft256"><twDevName>xc3s200</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2012-07-09</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_reset_div2clk1 = PERIOD &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_clk_reset_div2clk1 = PERIOD TIMEGRP &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>3303</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>721</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.579</twMinPer></twConstHead><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point dump_sequencer/s1_Addr_16 (SLICE_X4Y44.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.421</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_12</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_16</twDest><twTotPathDel>11.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dump_sequencer/s1_Addr_12</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;12&gt;</twComp><twBEL>dump_sequencer/s1_Addr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In14</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In14</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In144</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.365</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_16</twBEL></twPathDel><twLogDel>3.032</twLogDel><twRouteDel>8.547</twRouteDel><twTotDel>11.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.510</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_0</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_16</twDest><twTotPathDel>11.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_0</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_16</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp><twBEL>dump_sequencer/s1_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.604</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.365</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_16</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>7.566</twRouteDel><twTotDel>11.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.736</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_5</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_16</twDest><twTotPathDel>11.264</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_5</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_16</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X4Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;4&gt;</twComp><twBEL>dump_sequencer/s1_Addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.604</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.365</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_16</twBEL></twPathDel><twLogDel>3.680</twLogDel><twRouteDel>7.584</twRouteDel><twTotDel>11.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point dump_sequencer/s1_Addr_17 (SLICE_X4Y44.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.421</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_12</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_17</twDest><twTotPathDel>11.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dump_sequencer/s1_Addr_12</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;12&gt;</twComp><twBEL>dump_sequencer/s1_Addr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In14</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In14</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In144</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.365</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_17</twBEL></twPathDel><twLogDel>3.032</twLogDel><twRouteDel>8.547</twRouteDel><twTotDel>11.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.510</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_0</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_17</twDest><twTotPathDel>11.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_0</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_17</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp><twBEL>dump_sequencer/s1_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.604</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.365</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_17</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>7.566</twRouteDel><twTotDel>11.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.736</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_5</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_17</twDest><twTotPathDel>11.264</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_5</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_17</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X4Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;4&gt;</twComp><twBEL>dump_sequencer/s1_Addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.604</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.365</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_17</twBEL></twPathDel><twLogDel>3.680</twLogDel><twRouteDel>7.584</twRouteDel><twTotDel>11.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point dump_sequencer/s1_Addr_8 (SLICE_X4Y40.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.133</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_12</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_8</twDest><twTotPathDel>10.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dump_sequencer/s1_Addr_12</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;12&gt;</twComp><twBEL>dump_sequencer/s1_Addr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In14</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In14</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In144</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;8&gt;</twComp><twBEL>dump_sequencer/s1_Addr_8</twBEL></twPathDel><twLogDel>3.032</twLogDel><twRouteDel>7.835</twRouteDel><twTotDel>10.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.222</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_0</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_8</twDest><twTotPathDel>10.778</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_0</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_8</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp><twBEL>dump_sequencer/s1_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.604</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;8&gt;</twComp><twBEL>dump_sequencer/s1_Addr_8</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>6.854</twRouteDel><twTotDel>10.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.448</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_5</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_8</twDest><twTotPathDel>10.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_5</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X4Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X4Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;4&gt;</twComp><twBEL>dump_sequencer/s1_Addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.604</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;8&gt;</twComp><twBEL>dump_sequencer/s1_Addr_8</twBEL></twPathDel><twLogDel>3.680</twLogDel><twRouteDel>6.872</twRouteDel><twTotDel>10.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_reset_div2clk1 = PERIOD TIMEGRP &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_sccb_next_4 (SLICE_X28Y17.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">sccb_bridge/r_mcmd_0</twSrc><twDest BELType="FF">sccb_bridge/r_sccb_next_4</twDest><twTotPathDel>1.230</twTotPathDel><twClkSkew dest = "5.353" src = "4.475">-0.878</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_mcmd_0</twSrc><twDest BELType='FF'>sccb_bridge/r_sccb_next_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_mcmd&lt;0&gt;</twComp><twBEL>sccb_bridge/r_mcmd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.548</twDelInfo><twComp>sccb_bridge/r_mcmd&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y17.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_sccb_next_4</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>0.548</twRouteDel><twTotDel>1.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_sresp_0 (SLICE_X29Y16.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.387</twSlack><twSrc BELType="FF">sccb_bridge/r_mcmd_0</twSrc><twDest BELType="FF">sccb_bridge/r_sresp_0</twDest><twTotPathDel>1.265</twTotPathDel><twClkSkew dest = "5.353" src = "4.475">-0.878</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_mcmd_0</twSrc><twDest BELType='FF'>sccb_bridge/r_sresp_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_mcmd&lt;0&gt;</twComp><twBEL>sccb_bridge/r_mcmd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>sccb_bridge/r_mcmd&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>sccb_bridge/r_sresp&lt;0&gt;</twComp><twBEL>sccb_bridge/r_sresp_mux0000&lt;7&gt;1</twBEL><twBEL>sccb_bridge/r_sresp_mux0000&lt;7&gt;_f5</twBEL><twBEL>sccb_bridge/r_sresp_0</twBEL></twPathDel><twLogDel>0.925</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>1.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_sresp_0 (SLICE_X29Y16.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">sccb_bridge/r_mcmd_0</twSrc><twDest BELType="FF">sccb_bridge/r_sresp_0</twDest><twTotPathDel>1.266</twTotPathDel><twClkSkew dest = "5.353" src = "4.475">-0.878</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_mcmd_0</twSrc><twDest BELType='FF'>sccb_bridge/r_sresp_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_mcmd&lt;0&gt;</twComp><twBEL>sccb_bridge/r_mcmd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>sccb_bridge/r_mcmd&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>sccb_bridge/r_sresp&lt;0&gt;</twComp><twBEL>sccb_bridge/r_sresp_mux0000&lt;7&gt;2</twBEL><twBEL>sccb_bridge/r_sresp_mux0000&lt;7&gt;_f5</twBEL><twBEL>sccb_bridge/r_sresp_0</twBEL></twPathDel><twLogDel>0.925</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>1.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_reset_div2clk1 = PERIOD TIMEGRP &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="dump_sequencer/s1_Addr&lt;0&gt;/SR" logResource="dump_sequencer/s1_Addr_0/SR" locationPin="SLICE_X4Y36.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="dump_sequencer/s1_Addr&lt;0&gt;/SR" logResource="dump_sequencer/s1_Addr_0/SR" locationPin="SLICE_X4Y36.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="dump_sequencer/s1_Addr&lt;0&gt;/SR" logResource="dump_sequencer/s1_Addr_1/SR" locationPin="SLICE_X4Y36.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP         &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>29</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>22</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.723</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X13Y17.F4), 5 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.277</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_5</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>3.659</twTotPathDel><twClkSkew dest = "0.481" src = "0.545">0.064</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_5</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X13Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>1.090</twRouteDel><twTotDel>3.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.888</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_6</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>3.048</twTotPathDel><twClkSkew dest = "0.481" src = "0.545">0.064</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_6</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X13Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;7&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>3.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>84.3</twPctLog><twPctRoute>15.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.291</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_9</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew dest = "0.921" src = "1.101">0.180</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_9</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X14Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>1.961</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>77.5</twPctLog><twPctRoute>22.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X13Y17.F2), 4 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.813</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_8</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>3.007</twTotPathDel><twClkSkew dest = "0.921" src = "1.101">0.180</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_8</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X14Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state4</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>1.103</twRouteDel><twTotDel>3.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.837</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_3</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>3.155</twTotPathDel><twClkSkew dest = "0.031" src = "0.039">0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_3</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X12Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;3&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state4</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>1.251</twRouteDel><twTotDel>3.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.009</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_7</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>2.927</twTotPathDel><twClkSkew dest = "0.481" src = "0.545">0.064</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_7</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X13Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;7&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state4</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>1.023</twRouteDel><twTotDel>2.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_5 (SLICE_X13Y15.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.056</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_6</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_5</twDest><twTotPathDel>2.940</twTotPathDel><twClkSkew dest = "0.015" src = "0.019">0.004</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_6</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X13Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;7&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y15.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg&lt;5&gt;1</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_5</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>1.587</twRouteDel><twTotDel>2.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_7 (SLICE_X13Y14.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.758</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_8</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_7</twDest><twTotPathDel>0.974</twTotPathDel><twClkSkew dest = "1.096" src = "0.880">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_8</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X14Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y14.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;7&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg&lt;7&gt;1</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_7</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_1 (SLICE_X13Y16.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.946</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_2</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_1</twDest><twTotPathDel>0.954</twTotPathDel><twClkSkew dest = "0.039" src = "0.031">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_2</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X12Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;3&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y16.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;1&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg&lt;1&gt;1</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_1</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_4 (SLICE_X13Y15.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.953</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_5</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_4</twDest><twTotPathDel>0.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_5</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X13Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y15.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg&lt;4&gt;1</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_4</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="rsio_01a/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="rsio_01a/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICE_X13Y16.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="59" type="MINHIGHPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="rsio_01a/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="rsio_01a/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICE_X13Y16.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="60" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="rsio_01a/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="rsio_01a/rxtx_01a/r_shiftReg_0/SR" locationPin="SLICE_X13Y16.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_xipMCLK = PERIOD &quot;xipMCLK&quot; 50 MHz HIGH 50 %;" ScopeName="">TS_xipMCLK = PERIOD TIMEGRP &quot;xipMCLK&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>34</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>34</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.862</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/source_sel (SLICE_X9Y21.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.138</twSlack><twSrc BELType="FF">main_sequencer/r_seq_state_FSM_FFd3</twSrc><twDest BELType="FF">main_sequencer/source_sel</twDest><twTotPathDel>4.862</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>main_sequencer/r_seq_state_FSM_FFd3</twSrc><twDest BELType='FF'>main_sequencer/source_sel</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd4</twComp><twBEL>main_sequencer/r_seq_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.540</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>main_sequencer/source_sel</twComp><twBEL>main_sequencer/source_sel</twBEL></twPathDel><twLogDel>1.322</twLogDel><twRouteDel>3.540</twRouteDel><twTotDel>4.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/syncd_sccb_done/ff2_0 (SLICE_X30Y14.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.182</twSlack><twSrc BELType="FF">main_sequencer/syncd_sccb_done/ff1_0</twSrc><twDest BELType="FF">main_sequencer/syncd_sccb_done/ff2_0</twDest><twTotPathDel>2.817</twTotPathDel><twClkSkew dest = "0.435" src = "0.436">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>main_sequencer/syncd_sccb_done/ff1_0</twSrc><twDest BELType='FF'>main_sequencer/syncd_sccb_done/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>main_sequencer/syncd_sccb_done/ff1&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_sccb_done/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y14.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>main_sequencer/syncd_sccb_done/ff1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>main_sequencer/syncd_sccb_done/ff2&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_sccb_done/ff2_0</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/r_seq_state_FSM_FFd6 (SLICE_X29Y11.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.377</twSlack><twSrc BELType="FF">main_sequencer/syncd_sccb_done/ff2_0</twSrc><twDest BELType="FF">main_sequencer/r_seq_state_FSM_FFd6</twDest><twTotPathDel>2.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>main_sequencer/syncd_sccb_done/ff2_0</twSrc><twDest BELType='FF'>main_sequencer/r_seq_state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>main_sequencer/syncd_sccb_done/ff2&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_sccb_done/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>main_sequencer/syncd_sccb_done/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd6</twComp><twBEL>main_sequencer/r_seq_state_FSM_FFd6-In1</twBEL><twBEL>main_sequencer/r_seq_state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>1.270</twRouteDel><twTotDel>2.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xipMCLK = PERIOD TIMEGRP &quot;xipMCLK&quot; 50 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clk_reset/i_reset_sync/ff2_0 (SLICE_X33Y12.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="FF">clk_reset/i_reset_sync/ff1_0</twSrc><twDest BELType="FF">clk_reset/i_reset_sync/ff2_0</twDest><twTotPathDel>0.880</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clk_reset/i_reset_sync/ff1_0</twSrc><twDest BELType='FF'>clk_reset/i_reset_sync/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>clk_reset/i_reset_sync/ff1&lt;0&gt;</twComp><twBEL>clk_reset/i_reset_sync/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>clk_reset/i_reset_sync/ff1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>clk_reset/i_reset_sync/ff2&lt;0&gt;</twComp><twBEL>clk_reset/i_reset_sync/ff2_0</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clk_reset/div2clk (SLICE_X19Y27.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.934</twSlack><twSrc BELType="FF">clk_reset/div2clk</twSrc><twDest BELType="FF">clk_reset/div2clk</twDest><twTotPathDel>0.934</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clk_reset/div2clk</twSrc><twDest BELType='FF'>clk_reset/div2clk</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>clk_reset/div2clk1</twComp><twBEL>clk_reset/div2clk</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.BY</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.595</twDelInfo><twComp>clk_reset/div2clk1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>clk_reset/div2clk1</twComp><twBEL>clk_reset/div2clk</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.595</twRouteDel><twTotDel>0.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/sccb_kick (SLICE_X29Y12.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.944</twSlack><twSrc BELType="FF">main_sequencer/syncd_sccb_done/ff2_0</twSrc><twDest BELType="FF">main_sequencer/sccb_kick</twDest><twTotPathDel>0.945</twTotPathDel><twClkSkew dest = "0.141" src = "0.140">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>main_sequencer/syncd_sccb_done/ff2_0</twSrc><twDest BELType='FF'>main_sequencer/sccb_kick</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>main_sequencer/syncd_sccb_done/ff2&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_sccb_done/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>main_sequencer/syncd_sccb_done/ff2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y12.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>main_sequencer/sccb_kick</twComp><twBEL>main_sequencer/sccb_kick_mux00001</twBEL><twBEL>main_sequencer/sccb_kick</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>67.4</twPctLog><twPctRoute>32.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="74"><twPinLimitBanner>Component Switching Limit Checks: TS_xipMCLK = PERIOD TIMEGRP &quot;xipMCLK&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="75" type="MINLOWPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="main_sequencer/dump_kick/SR" logResource="main_sequencer/dump_kick/SR" locationPin="SLICE_X29Y8.SR" clockNet="clk_reset/i_reset_sync/ff2&lt;0&gt;"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="main_sequencer/dump_kick/SR" logResource="main_sequencer/dump_kick/SR" locationPin="SLICE_X29Y8.SR" clockNet="clk_reset/i_reset_sync/ff2&lt;0&gt;"/><twPinLimit anchorID="77" type="MINLOWPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="main_sequencer/sccb_kick/SR" logResource="main_sequencer/sccb_kick/SR" locationPin="SLICE_X29Y12.SR" clockNet="clk_reset/i_reset_sync/ff2&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sccb_bridge_cgate_sccb1_latched = PERIOD &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP         &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>571</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>263</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.146</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_4 (SLICE_X29Y20.F1), 8 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.854</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_3</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_4</twDest><twTotPathDel>6.146</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_3</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X27Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N298</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;2_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>N296</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;5&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>N71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;4&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_4</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>6.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.957</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_4</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_4</twDest><twTotPathDel>6.043</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_4</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X28Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N298</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;2_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>N296</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;5&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>N71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;4&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_4</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>3.474</twRouteDel><twTotDel>6.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.154</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_2</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_4</twDest><twTotPathDel>4.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_2</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X27Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe_mux0000&lt;10&gt;12</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>N11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;5&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>N71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;4&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_4</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>2.277</twRouteDel><twTotDel>4.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_14 (SLICE_X29Y21.F3), 8 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.152</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_3</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_14</twDest><twTotPathDel>5.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_3</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X27Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N298</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;2_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>N298</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;15&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;14&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_14</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>3.279</twRouteDel><twTotDel>5.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.240</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_4</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_14</twDest><twTotPathDel>5.760</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_4</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X28Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.F4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N298</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;2_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>N298</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;15&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;14&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_14</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>3.191</twRouteDel><twTotDel>5.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.346</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_2</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_14</twDest><twTotPathDel>4.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_2</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X27Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe_mux0000&lt;10&gt;12</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>N11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;15&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;14&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;14&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_14</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>2.085</twRouteDel><twTotDel>4.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_3 (SLICE_X29Y20.G2), 7 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.261</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_3</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_3</twDest><twTotPathDel>5.739</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_3</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X27Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N294</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N294</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;4&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_3</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>3.170</twRouteDel><twTotDel>5.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.349</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_4</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_3</twDest><twTotPathDel>5.651</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_4</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X28Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N294</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N294</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;4&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_3</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>3.082</twRouteDel><twTotDel>5.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.348</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_1</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_3</twDest><twTotPathDel>4.651</twTotPathDel><twClkSkew dest = "0.143" src = "0.144">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_1</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X27Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;1&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;16&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;4&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_3</twBEL></twPathDel><twLogDel>2.512</twLogDel><twRouteDel>2.139</twRouteDel><twTotDel>4.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_oe_8 (SLICE_X23Y16.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">sccb_bridge/r_seq_sio_d_oe_7</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_oe_8</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_seq_sio_d_oe_7</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_oe_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X25Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;7&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y16.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;8&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_mux0000&lt;8&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_oe_8</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_c_5 (SLICE_X29Y17.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.934</twSlack><twSrc BELType="FF">sccb_bridge/r_seq_sio_c_4</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_c_5</twDest><twTotPathDel>0.934</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_seq_sio_c_4</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_c_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X29Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_seq_sio_c&lt;5&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_c_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>sccb_bridge/r_seq_sio_c&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y17.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_c&lt;5&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_c_mux0000&lt;5&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_c_5</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_oe_12 (SLICE_X21Y16.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">sccb_bridge/r_seq_sio_d_oe_11</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_oe_12</twDest><twTotPathDel>0.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_seq_sio_d_oe_11</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_oe_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X20Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;11&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y16.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;13&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_mux0000&lt;12&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_oe_12</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="104" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="sccb_bridge/r_seq_sio_d&lt;17&gt;/SR" logResource="sccb_bridge/r_seq_sio_d_17/SR" locationPin="SLICE_X28Y24.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="105" type="MINHIGHPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="sccb_bridge/r_seq_sio_d&lt;17&gt;/SR" logResource="sccb_bridge/r_seq_sio_d_17/SR" locationPin="SLICE_X28Y24.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="106" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="sccb_bridge/r_sresp&lt;0&gt;/SR" logResource="sccb_bridge/r_sresp_0/SR" locationPin="SLICE_X29Y16.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sccb_bridge_cgate_sccb2_latched = PERIOD &quot;sccb_bridge/cgate_sccb2/latched&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP         &quot;sccb_bridge/cgate_sccb2/latched&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.514</twMinPer></twConstHead><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP
        &quot;sccb_bridge/cgate_sccb2/latched&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="109" type="MINLOWPULSE" name="Tcl" slack="38.486" period="40.000" constraintValue="20.000" deviceLimit="0.757" physResource="xopCAM_SIO_C/OTCLK1" logResource="sccb_bridge/r_sio_c/CK" locationPin="B10.OTCLK1" clockNet="sccb_bridge/w_sccb_gwclk"/><twPinLimit anchorID="110" type="MINHIGHPULSE" name="Tch" slack="38.486" period="40.000" constraintValue="20.000" deviceLimit="0.757" physResource="xopCAM_SIO_C/OTCLK1" logResource="sccb_bridge/r_sio_c/CK" locationPin="B10.OTCLK1" clockNet="sccb_bridge/w_sccb_gwclk"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tcp" slack="38.486" period="40.000" constraintValue="40.000" deviceLimit="1.514" freqLimit="660.502" physResource="xopCAM_SIO_C/OTCLK1" logResource="sccb_bridge/r_sio_c/CK" locationPin="B10.OTCLK1" clockNet="sccb_bridge/w_sccb_gwclk"/></twPinLimitRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_xipCAM_PCLK = PERIOD &quot;xipCAM_PCLK&quot; 50 MHz HIGH 50 %;" ScopeName="">TS_xipCAM_PCLK = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>2332</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>363</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.268</twMinPer></twConstHead><twPathRptBanner iPaths="74" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/last_addr_17 (SLICE_X3Y47.CE), 74 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.732</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_15</twSrc><twDest BELType="FF">pixel_buffer/last_addr_17</twDest><twTotPathDel>8.268</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/s0_Addr_15</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;14&gt;</twComp><twBEL>pixel_buffer/s0_Addr_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>xopAddr_1_OBUF</twComp><twBEL>pixel_buffer/last_addr_not000137</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>pixel_buffer/last_addr_not000137</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>pixel_buffer/last_addr_not000139</twComp><twBEL>pixel_buffer/last_addr_not000139</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>pixel_buffer/last_addr_not000139</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>pixel_buffer/last_addr_not0001123_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;17&gt;</twComp><twBEL>pixel_buffer/last_addr_17</twBEL></twPathDel><twLogDel>3.640</twLogDel><twRouteDel>4.628</twRouteDel><twTotDel>8.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.821</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_9</twSrc><twDest BELType="FF">pixel_buffer/last_addr_17</twDest><twTotPathDel>8.178</twTotPathDel><twClkSkew dest = "0.141" src = "0.142">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixel_buffer/s0_Addr_9</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_17</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;8&gt;</twComp><twBEL>pixel_buffer/s0_Addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_lut&lt;9&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;17&gt;</twComp><twBEL>pixel_buffer/last_addr_17</twBEL></twPathDel><twLogDel>3.506</twLogDel><twRouteDel>4.672</twRouteDel><twTotDel>8.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.847</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_0</twSrc><twDest BELType="FF">pixel_buffer/last_addr_17</twDest><twTotPathDel>8.152</twTotPathDel><twClkSkew dest = "0.141" src = "0.142">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixel_buffer/s0_Addr_0</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_17</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;0&gt;</twComp><twBEL>pixel_buffer/s0_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;0&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;17&gt;</twComp><twBEL>pixel_buffer/last_addr_17</twBEL></twPathDel><twLogDel>3.974</twLogDel><twRouteDel>4.178</twRouteDel><twTotDel>8.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="74" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/last_addr_16 (SLICE_X3Y47.CE), 74 paths
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.732</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_15</twSrc><twDest BELType="FF">pixel_buffer/last_addr_16</twDest><twTotPathDel>8.268</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/s0_Addr_15</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;14&gt;</twComp><twBEL>pixel_buffer/s0_Addr_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>xopAddr_1_OBUF</twComp><twBEL>pixel_buffer/last_addr_not000137</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>pixel_buffer/last_addr_not000137</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>pixel_buffer/last_addr_not000139</twComp><twBEL>pixel_buffer/last_addr_not000139</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>pixel_buffer/last_addr_not000139</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>pixel_buffer/last_addr_not0001123_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;17&gt;</twComp><twBEL>pixel_buffer/last_addr_16</twBEL></twPathDel><twLogDel>3.640</twLogDel><twRouteDel>4.628</twRouteDel><twTotDel>8.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.821</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_9</twSrc><twDest BELType="FF">pixel_buffer/last_addr_16</twDest><twTotPathDel>8.178</twTotPathDel><twClkSkew dest = "0.141" src = "0.142">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixel_buffer/s0_Addr_9</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;8&gt;</twComp><twBEL>pixel_buffer/s0_Addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_lut&lt;9&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;17&gt;</twComp><twBEL>pixel_buffer/last_addr_16</twBEL></twPathDel><twLogDel>3.506</twLogDel><twRouteDel>4.672</twRouteDel><twTotDel>8.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.847</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_0</twSrc><twDest BELType="FF">pixel_buffer/last_addr_16</twDest><twTotPathDel>8.152</twTotPathDel><twClkSkew dest = "0.141" src = "0.142">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixel_buffer/s0_Addr_0</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_16</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;0&gt;</twComp><twBEL>pixel_buffer/s0_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;0&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;17&gt;</twComp><twBEL>pixel_buffer/last_addr_16</twBEL></twPathDel><twLogDel>3.974</twLogDel><twRouteDel>4.178</twRouteDel><twTotDel>8.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="74" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/last_addr_15 (SLICE_X0Y44.CE), 74 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.740</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_15</twSrc><twDest BELType="FF">pixel_buffer/last_addr_15</twDest><twTotPathDel>8.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/s0_Addr_15</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;14&gt;</twComp><twBEL>pixel_buffer/s0_Addr_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.765</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>xopAddr_1_OBUF</twComp><twBEL>pixel_buffer/last_addr_not000137</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>pixel_buffer/last_addr_not000137</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>pixel_buffer/last_addr_not000139</twComp><twBEL>pixel_buffer/last_addr_not000139</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>pixel_buffer/last_addr_not000139</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>pixel_buffer/last_addr_not0001123_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;15&gt;</twComp><twBEL>pixel_buffer/last_addr_15</twBEL></twPathDel><twLogDel>3.640</twLogDel><twRouteDel>4.620</twRouteDel><twTotDel>8.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.829</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_9</twSrc><twDest BELType="FF">pixel_buffer/last_addr_15</twDest><twTotPathDel>8.170</twTotPathDel><twClkSkew dest = "0.141" src = "0.142">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixel_buffer/s0_Addr_9</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;8&gt;</twComp><twBEL>pixel_buffer/s0_Addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_lut&lt;9&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;15&gt;</twComp><twBEL>pixel_buffer/last_addr_15</twBEL></twPathDel><twLogDel>3.506</twLogDel><twRouteDel>4.664</twRouteDel><twTotDel>8.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.855</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_0</twSrc><twDest BELType="FF">pixel_buffer/last_addr_15</twDest><twTotPathDel>8.144</twTotPathDel><twClkSkew dest = "0.141" src = "0.142">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixel_buffer/s0_Addr_0</twSrc><twDest BELType='FF'>pixel_buffer/last_addr_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;0&gt;</twComp><twBEL>pixel_buffer/s0_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_lut&lt;0&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;0&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>pixel_buffer/Mcompar_last_addr_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pixel_buffer/last_addr_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp><twBEL>pixel_buffer/last_addr_not0001123</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pixel_buffer/last_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>pixel_buffer/last_addr&lt;15&gt;</twComp><twBEL>pixel_buffer/last_addr_15</twBEL></twPathDel><twLogDel>3.974</twLogDel><twRouteDel>4.170</twRouteDel><twTotDel>8.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xipCAM_PCLK = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 50 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/vsync_trigger/r_stage2 (SLICE_X21Y35.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">pixel_buffer/vsync_trigger/r_stage1</twSrc><twDest BELType="FF">pixel_buffer/vsync_trigger/r_stage2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixel_buffer/vsync_trigger/r_stage1</twSrc><twDest BELType='FF'>pixel_buffer/vsync_trigger/r_stage2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>pixel_buffer/vsync_trigger/r_stage2</twComp><twBEL>pixel_buffer/vsync_trigger/r_stage1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>pixel_buffer/vsync_trigger/r_stage1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/vsync_trigger/r_stage2</twComp><twBEL>pixel_buffer/vsync_trigger/r_stage2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_data_buffer_27 (SLICE_X3Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.825</twSlack><twSrc BELType="FF">pixel_buffer/r_DATA_3</twSrc><twDest BELType="FF">pixel_buffer/r_data_buffer_27</twDest><twTotPathDel>0.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/r_DATA_3</twSrc><twDest BELType='FF'>pixel_buffer/r_data_buffer_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>pixel_buffer/r_DATA&lt;3&gt;</twComp><twBEL>pixel_buffer/r_DATA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>pixel_buffer/r_DATA&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;27&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_27</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>0.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_data_buffer_19 (SLICE_X3Y26.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.827</twSlack><twSrc BELType="FF">pixel_buffer/r_data_buffer_27</twSrc><twDest BELType="FF">pixel_buffer/r_data_buffer_19</twDest><twTotPathDel>0.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/r_data_buffer_27</twSrc><twDest BELType='FF'>pixel_buffer/r_data_buffer_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;27&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.534</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;19&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_19</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pixel_clk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="137"><twPinLimitBanner>Component Switching Limit Checks: TS_xipCAM_PCLK = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="138" type="MINLOWPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="pixel_buffer/s0_Addr&lt;0&gt;/SR" logResource="pixel_buffer/s0_Addr_0/SR" locationPin="SLICE_X0Y30.SR" clockNet="clk_reset/i_reset_p/reset2_reg"/><twPinLimit anchorID="139" type="MINHIGHPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="pixel_buffer/s0_Addr&lt;0&gt;/SR" logResource="pixel_buffer/s0_Addr_0/SR" locationPin="SLICE_X0Y30.SR" clockNet="clk_reset/i_reset_p/reset2_reg"/><twPinLimit anchorID="140" type="MINLOWPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="pixel_buffer/s0_Addr&lt;0&gt;/SR" logResource="pixel_buffer/s0_Addr_1/SR" locationPin="SLICE_X0Y30.SR" clockNet="clk_reset/i_reset_p/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="141" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 5 ns VALID 10 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 5 ns VALID 10 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.630</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_2 (SLICE_X0Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffIn anchorID="143" twDataPathType="twDataPathMaxDelay"><twSlack>3.370</twSlack><twSrc BELType="PAD">xipCAM_D&lt;2&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_2</twDest><twClkDel>2.411</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>xipCAM_D&lt;2&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_D&lt;2&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>B5.PAD</twSrcSite><twPathDel><twSite>B5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.938</twDelInfo><twComp>xipCAM_D&lt;2&gt;</twComp><twBEL>xipCAM_D&lt;2&gt;</twBEL><twBEL>xipCAM_D_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.842</twDelInfo><twComp>xipCAM_D_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_2</twBEL></twPathDel><twLogDel>2.199</twLogDel><twRouteDel>1.842</twRouteDel><twTotDel>4.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.411</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_VSYNC (SLICE_X23Y43.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstOffIn anchorID="145" twDataPathType="twDataPathMaxDelay"><twSlack>3.417</twSlack><twSrc BELType="PAD">xipCAM_VSYNC</twSrc><twDest BELType="FF">pixel_buffer/r_VSYNC</twDest><twClkDel>2.411</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_VSYNC</twClkDest><twOff>5.000</twOff><twOffSrc>xipCAM_VSYNC</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_VSYNC</twSrc><twDest BELType='FF'>pixel_buffer/r_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>A13.PAD</twSrcSite><twPathDel><twSite>A13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.938</twDelInfo><twComp>xipCAM_VSYNC</twComp><twBEL>xipCAM_VSYNC</twBEL><twBEL>xipCAM_VSYNC_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.795</twDelInfo><twComp>xipCAM_VSYNC_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>pixel_buffer/r_VSYNC</twComp><twBEL>pixel_buffer/r_VSYNC</twBEL></twPathDel><twLogDel>2.199</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_VSYNC</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.411</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_4 (SLICE_X16Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffIn anchorID="147" twDataPathType="twDataPathMaxDelay"><twSlack>3.441</twSlack><twSrc BELType="PAD">xipCAM_D&lt;4&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_4</twDest><twClkDel>2.411</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>xipCAM_D&lt;4&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;4&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>D10.PAD</twSrcSite><twPathDel><twSite>D10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.938</twDelInfo><twComp>xipCAM_D&lt;4&gt;</twComp><twBEL>xipCAM_D&lt;4&gt;</twBEL><twBEL>xipCAM_D_4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.771</twDelInfo><twComp>xipCAM_D_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_4</twBEL></twPathDel><twLogDel>2.199</twLogDel><twRouteDel>1.771</twRouteDel><twTotDel>3.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.411</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 5 ns VALID 10 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_1 (SLICE_X10Y42.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstOffIn anchorID="149" twDataPathType="twDataPathMinDelay"><twSlack>4.083</twSlack><twSrc BELType="PAD">xipCAM_D&lt;1&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_1</twDest><twClkDel>2.950</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>xipCAM_D&lt;1&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;1&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>B6.PAD</twSrcSite><twPathDel><twSite>B6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.550</twDelInfo><twComp>xipCAM_D&lt;1&gt;</twComp><twBEL>xipCAM_D&lt;1&gt;</twBEL><twBEL>xipCAM_D_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.766</twDelInfo><twComp>xipCAM_D_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_1</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>2.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.950</twTotDel><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_3 (SLICE_X0Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstOffIn anchorID="151" twDataPathType="twDataPathMinDelay"><twSlack>4.086</twSlack><twSrc BELType="PAD">xipCAM_D&lt;3&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_3</twDest><twClkDel>2.951</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>xipCAM_D&lt;3&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_D&lt;3&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>B4.PAD</twSrcSite><twPathDel><twSite>B4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.550</twDelInfo><twComp>xipCAM_D&lt;3&gt;</twComp><twBEL>xipCAM_D&lt;3&gt;</twBEL><twBEL>xipCAM_D_3_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>xipCAM_D_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_3</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.770</twRouteDel><twTotDel>2.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>1.012</twRouteDel><twTotDel>2.951</twTotDel><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_5 (SLICE_X16Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstOffIn anchorID="153" twDataPathType="twDataPathMinDelay"><twSlack>4.087</twSlack><twSrc BELType="PAD">xipCAM_D&lt;5&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_5</twDest><twClkDel>2.950</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>xipCAM_D&lt;5&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;5&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>D8.PAD</twSrcSite><twPathDel><twSite>D8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.550</twDelInfo><twComp>xipCAM_D&lt;5&gt;</twComp><twBEL>xipCAM_D&lt;5&gt;</twBEL><twBEL>xipCAM_D_5_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>xipCAM_D_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_5</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.770</twRouteDel><twTotDel>2.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.950</twTotDel><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twUnmetConstCnt anchorID="154">0</twUnmetConstCnt><twDataSheet anchorID="155" twNameLen="15"><twSUH2ClkList anchorID="156" twDestWidth="12" twPhaseWidth="9"><twDest>xipCAM_PCLK</twDest><twSUH2Clk ><twSrc>xipCAM_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.501</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.688</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.917</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.165</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.692</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.914</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.220</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.692</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.099</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_HREF</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_VSYNC</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="157" twDestWidth="11"><twDest>xipCAM_PCLK</twDest><twClk2SU><twSrc>xipCAM_PCLK</twSrc><twRiseRise>8.268</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="158" twDestWidth="7"><twDest>xipMCLK</twDest><twClk2SU><twSrc>xipMCLK</twSrc><twRiseRise>4.862</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="159" twDestWidth="12" twWorstWindow="2.547" twWorstSetup="1.630" twWorstHold="0.917" twWorstSetupSlack="3.370" twWorstHoldSlack="4.083" ><twConstName>TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 5 ns VALID 10 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.792" twHoldSlack = "4.499" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.501</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_D&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.312" twHoldSlack = "4.083" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.688</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.917</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_D&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.370" twHoldSlack = "4.835" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.165</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_D&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.308" twHoldSlack = "4.086" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.692</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.914</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_D&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.441" twHoldSlack = "4.780" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.220</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_D&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.308" twHoldSlack = "4.087" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.692</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.913</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_D&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.901" twHoldSlack = "4.412" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.099</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.588</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_D&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.958" twHoldSlack = "4.366" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.634</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_HREF</twSrc><twSUHSlackTime twSetupSlack = "3.610" twHoldSlack = "4.644" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.356</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>xipCAM_VSYNC</twSrc><twSUHSlackTime twSetupSlack = "3.417" twHoldSlack = "4.798" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.202</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="160"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6279</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2557</twConnCnt></twConstCov><twStats anchorID="161"><twMinPer>11.579</twMinPer><twFootnote number="1" /><twMaxFreq>86.363</twMaxFreq><twMinInBeforeClk>1.630</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>TUE 12 FEB 1:25:57 2013 </twTimestamp></twFoot><twClientInfo anchorID="162"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 160 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
