{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618052545483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618052545483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 15:32:22 2021 " "Processing started: Sat Apr 10 15:32:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618052545483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618052545483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BRGCKT -c BRGCKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off BRGCKT -c BRGCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618052545484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618052546196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrckt.v 5 5 " "Found 5 design units, including 5 entities, in source file abrckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABRCKT " "Found entity 1: ABRCKT" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618052546246 ""} { "Info" "ISGN_ENTITY_NAME" "2 ABRCKT_DP " "Found entity 2: ABRCKT_DP" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618052546246 ""} { "Info" "ISGN_ENTITY_NAME" "3 ABRCKT_CT " "Found entity 3: ABRCKT_CT" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618052546246 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_8 " "Found entity 4: reg_8" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618052546246 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_8 " "Found entity 5: cnt_8" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618052546246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618052546246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brgckt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file brgckt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BRGCKT " "Found entity 1: BRGCKT" {  } { { "BRGCKT.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/BRGCKT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618052546249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618052546249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/frequency_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618052546251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618052546251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UxRX_ ABRCKT.v(5) " "Verilog HDL Implicit Net warning at ABRCKT.v(5): created implicit net for \"UxRX_\"" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618052546251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BRGCKT " "Elaborating entity \"BRGCKT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618052546282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst1\"" {  } { { "BRGCKT.bdf" "inst1" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/BRGCKT.bdf" { { 168 688 784 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 frequency_divider:inst1\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"frequency_divider:inst1\|74193:inst\"" {  } { { "frequency_divider.bdf" "inst" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/frequency_divider.bdf" { { 224 408 568 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_divider:inst1\|74193:inst " "Elaborated megafunction instantiation \"frequency_divider:inst1\|74193:inst\"" {  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/frequency_divider.bdf" { { 224 408 568 344 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618052546348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 frequency_divider:inst1\|7476:inst3 " "Elaborating entity \"7476\" for hierarchy \"frequency_divider:inst1\|7476:inst3\"" {  } { { "frequency_divider.bdf" "inst3" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/frequency_divider.bdf" { { -16 840 960 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_divider:inst1\|7476:inst3 " "Elaborated megafunction instantiation \"frequency_divider:inst1\|7476:inst3\"" {  } { { "frequency_divider.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/frequency_divider.bdf" { { -16 840 960 176 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618052546381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT ABRCKT:inst " "Elaborating entity \"ABRCKT\" for hierarchy \"ABRCKT:inst\"" {  } { { "BRGCKT.bdf" "inst" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/BRGCKT.bdf" { { 232 352 528 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546384 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UxRXIF ABRCKT.v(1) " "Output port \"UxRXIF\" at ABRCKT.v(1) has no driver" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1618052546386 "|BRGCKT|ABRCKT:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_DP ABRCKT:inst\|ABRCKT_DP:dp " "Elaborating entity \"ABRCKT_DP\" for hierarchy \"ABRCKT:inst\|ABRCKT_DP:dp\"" {  } { { "ABRCKT.v" "dp" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_8 ABRCKT:inst\|ABRCKT_DP:dp\|cnt_8:cnt " "Elaborating entity \"cnt_8\" for hierarchy \"ABRCKT:inst\|ABRCKT_DP:dp\|cnt_8:cnt\"" {  } { { "ABRCKT.v" "cnt" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ABRCKT.v(68) " "Verilog HDL assignment warning at ABRCKT.v(68): truncated value with size 32 to match size of target (8)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618052546408 "|BRGCKT|ABRCKT:inst|ABRCKT_DP:dp|cnt_8:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 ABRCKT:inst\|ABRCKT_DP:dp\|reg_8:register " "Elaborating entity \"reg_8\" for hierarchy \"ABRCKT:inst\|ABRCKT_DP:dp\|reg_8:register\"" {  } { { "ABRCKT.v" "register" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_CT ABRCKT:inst\|ABRCKT_CT:dt " "Elaborating entity \"ABRCKT_CT\" for hierarchy \"ABRCKT:inst\|ABRCKT_CT:dt\"" {  } { { "ABRCKT.v" "dt" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618052546437 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i ABRCKT.v(28) " "Verilog HDL Always Construct warning at ABRCKT.v(28): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1618052546438 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i ABRCKT.v(40) " "Verilog HDL Always Construct warning at ABRCKT.v(40): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1618052546439 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ABRCKT.v(34) " "Verilog HDL Always Construct warning at ABRCKT.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618052546439 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] ABRCKT.v(34) " "Inferred latch for \"i\[0\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546441 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] ABRCKT.v(34) " "Inferred latch for \"i\[1\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546441 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] ABRCKT.v(34) " "Inferred latch for \"i\[2\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546441 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] ABRCKT.v(34) " "Inferred latch for \"i\[3\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546442 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] ABRCKT.v(34) " "Inferred latch for \"i\[4\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546442 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] ABRCKT.v(34) " "Inferred latch for \"i\[5\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546442 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] ABRCKT.v(34) " "Inferred latch for \"i\[6\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546442 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] ABRCKT.v(34) " "Inferred latch for \"i\[7\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546442 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] ABRCKT.v(34) " "Inferred latch for \"i\[8\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546442 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] ABRCKT.v(34) " "Inferred latch for \"i\[9\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546443 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] ABRCKT.v(34) " "Inferred latch for \"i\[10\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546443 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] ABRCKT.v(34) " "Inferred latch for \"i\[11\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546443 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] ABRCKT.v(34) " "Inferred latch for \"i\[12\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546443 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] ABRCKT.v(34) " "Inferred latch for \"i\[13\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546443 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] ABRCKT.v(34) " "Inferred latch for \"i\[14\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546443 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] ABRCKT.v(34) " "Inferred latch for \"i\[15\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546444 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] ABRCKT.v(34) " "Inferred latch for \"i\[16\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546444 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] ABRCKT.v(34) " "Inferred latch for \"i\[17\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546444 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] ABRCKT.v(34) " "Inferred latch for \"i\[18\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546444 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] ABRCKT.v(34) " "Inferred latch for \"i\[19\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546444 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] ABRCKT.v(34) " "Inferred latch for \"i\[20\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] ABRCKT.v(34) " "Inferred latch for \"i\[21\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] ABRCKT.v(34) " "Inferred latch for \"i\[22\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] ABRCKT.v(34) " "Inferred latch for \"i\[23\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] ABRCKT.v(34) " "Inferred latch for \"i\[24\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] ABRCKT.v(34) " "Inferred latch for \"i\[25\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] ABRCKT.v(34) " "Inferred latch for \"i\[26\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] ABRCKT.v(34) " "Inferred latch for \"i\[27\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546445 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] ABRCKT.v(34) " "Inferred latch for \"i\[28\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546446 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] ABRCKT.v(34) " "Inferred latch for \"i\[29\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546446 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] ABRCKT.v(34) " "Inferred latch for \"i\[30\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546446 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] ABRCKT.v(34) " "Inferred latch for \"i\[31\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618052546446 "|BRGCKT|ABRCKT:inst|ABRCKT_CT:dt"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst1\|25 frequency_divider:inst1\|74193:inst1\|25~_emulated frequency_divider:inst1\|74193:inst1\|25~1 " "Register \"frequency_divider:inst1\|74193:inst1\|25\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst1\|25~_emulated\" and latch \"frequency_divider:inst1\|74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst1\|26 frequency_divider:inst1\|74193:inst1\|26~_emulated frequency_divider:inst1\|74193:inst1\|26~1 " "Register \"frequency_divider:inst1\|74193:inst1\|26\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst1\|26~_emulated\" and latch \"frequency_divider:inst1\|74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst1\|24 frequency_divider:inst1\|74193:inst1\|24~_emulated frequency_divider:inst1\|74193:inst1\|24~1 " "Register \"frequency_divider:inst1\|74193:inst1\|24\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst1\|24~_emulated\" and latch \"frequency_divider:inst1\|74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst1\|23 frequency_divider:inst1\|74193:inst1\|23~_emulated frequency_divider:inst1\|74193:inst1\|23~1 " "Register \"frequency_divider:inst1\|74193:inst1\|23\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst1\|23~_emulated\" and latch \"frequency_divider:inst1\|74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst\|25 frequency_divider:inst1\|74193:inst\|25~_emulated frequency_divider:inst1\|74193:inst\|25~1 " "Register \"frequency_divider:inst1\|74193:inst\|25\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst\|25~_emulated\" and latch \"frequency_divider:inst1\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst\|26 frequency_divider:inst1\|74193:inst\|26~_emulated frequency_divider:inst1\|74193:inst\|26~1 " "Register \"frequency_divider:inst1\|74193:inst\|26\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst\|26~_emulated\" and latch \"frequency_divider:inst1\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst\|24 frequency_divider:inst1\|74193:inst\|24~_emulated frequency_divider:inst1\|74193:inst\|24~1 " "Register \"frequency_divider:inst1\|74193:inst\|24\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst\|24~_emulated\" and latch \"frequency_divider:inst1\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "frequency_divider:inst1\|74193:inst\|23 frequency_divider:inst1\|74193:inst\|23~_emulated frequency_divider:inst1\|74193:inst\|23~1 " "Register \"frequency_divider:inst1\|74193:inst\|23\" is converted into an equivalent circuit using register \"frequency_divider:inst1\|74193:inst\|23~_emulated\" and latch \"frequency_divider:inst1\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1618052546998 "|BRGCKT|frequency_divider:inst1|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1618052546998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UxRXIF GND " "Pin \"UxRXIF\" is stuck at GND" {  } { { "BRGCKT.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/BRGCKT/BRGCKT.bdf" { { 120 680 856 136 "UxRXIF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618052547027 "|BRGCKT|UxRXIF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618052547027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1618052547188 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1618052547358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618052547510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618052547510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618052547568 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618052547568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618052547569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618052547568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618052547595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 15:32:27 2021 " "Processing ended: Sat Apr 10 15:32:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618052547595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618052547595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618052547595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618052547595 ""}
