{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2402, "design__instance__area": 71063, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.1344950944185257, "power__switching__total": 0.09136214852333069, "power__leakage__total": 7.615652748427237e-07, "power__total": 0.22585800290107727, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5384395304244971, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5356104600331357, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5987448484262422, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.3201370370522514, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.598745, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.320137, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7647778182762477, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7612173329355775, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.7351224281821686, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.262616158475016, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -355.46163285611874, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.262616158475016, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.332451, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.262616, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 146, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4376410191447974, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4349160321649383, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2748528149539052, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.527913727674941, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.274853, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.217872, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.4347717031676551, "clock__skew__worst_setup": 0.4324130342851313, "timing__hold__ws": 0.2719764490603572, "timing__setup__ws": -4.604738942705718, "timing__hold__tns": 0, "timing__setup__tns": -387.0970427099479, "timing__hold__wns": 0, "timing__setup__wns": -4.604738942705718, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.271976, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 437, "timing__setup_r2r__ws": -4.604739, "timing__setup_r2r_vio__count": 437, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3238, "design__instance__area__stdcell": 74733.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.717048, "design__instance__utilization__stdcell": 0.717048, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 198, "design__instance__area__class:buffer": 4443.08, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1409.32, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18174.1, "design__instance__count__class:multi_input_combinational_cell": 1412, "design__instance__area__class:multi_input_combinational_cell": 34245.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 251, "design__instance__area__class:timing_repair_buffer": 7057.57, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 100593, "design__violations": 0, "design__instance__count__class:clock_buffer": 92, "design__instance__area__class:clock_buffer": 5053.35, "design__instance__count__class:clock_inverter": 30, "design__instance__area__class:clock_inverter": 680.512, "design__instance__count__setup_buffer": 110, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2409, "route__net__special": 2, "route__drc_errors__iter:0": 744, "route__wirelength__iter:0": 109992, "route__drc_errors__iter:1": 198, "route__wirelength__iter:1": 108594, "route__drc_errors__iter:2": 171, "route__wirelength__iter:2": 108118, "route__drc_errors__iter:3": 42, "route__wirelength__iter:3": 108136, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 108086, "route__drc_errors": 0, "route__wirelength": 108086, "route__vias": 16297, "route__vias__singlecut": 16297, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 639.94, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5342529903025347, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5320209978707032, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5943232740833193, "timing__setup__ws__corner:min_tt_025C_5v00": 2.4726044134253056, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.594323, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.472605, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7578321518154534, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7551096628374704, "timing__hold__ws__corner:min_ss_125C_4v50": 0.725755920347713, "timing__setup__ws__corner:min_ss_125C_4v50": -3.982428721736913, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -330.99062560958185, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.982428721736913, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.324791, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.982429, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 145, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4347717031676551, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4324130342851313, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2719764490603572, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.649731842274163, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.271976, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.345367, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5437290771526198, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5402161093587474, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6039818816038149, "timing__setup__ws__corner:max_tt_025C_5v00": 2.1296485178133624, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.603982, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.129648, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7733405246181415, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7690207577294562, "timing__hold__ws__corner:max_ss_125C_4v50": 0.7459650885919141, "timing__setup__ws__corner:max_ss_125C_4v50": -4.604738942705718, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -387.0970427099479, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.604738942705718, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.341691, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.604739, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4412656753781059, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.43804458522566225, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2782600895128441, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.382417663915275, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.27826, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.060847, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 54, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99594, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99851, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.004062, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.006961, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00239383, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.006961, "design_powergrid__voltage__worst": 0.006961, "design_powergrid__voltage__worst__net:VDD": 4.99594, "design_powergrid__drop__worst": 0.006961, "design_powergrid__drop__worst__net:VDD": 0.004062, "design_powergrid__voltage__worst__net:VSS": 0.006961, "design_powergrid__drop__worst__net:VSS": 0.006961, "ir__voltage__worst": 5, "ir__drop__avg": 0.00149, "ir__drop__worst": 0.00406, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}