-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv21_D : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001101";
    constant ap_const_lv21_19 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000011001";
    constant ap_const_lv21_1FFFE3 : STD_LOGIC_VECTOR (20 downto 0) := "111111111111111100011";
    constant ap_const_lv21_15 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv14_3F40 : STD_LOGIC_VECTOR (13 downto 0) := "11111101000000";
    constant ap_const_lv13_1E80 : STD_LOGIC_VECTOR (12 downto 0) := "1111010000000";
    constant ap_const_lv13_340 : STD_LOGIC_VECTOR (12 downto 0) := "0001101000000";
    constant ap_const_lv15_7D40 : STD_LOGIC_VECTOR (14 downto 0) := "111110101000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal data_7_V_read13_reg_1246 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_V_read11_reg_1251 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_0_cast_fu_276_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_109_reg_1265 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1270 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_314_0_3_reg_1275 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_cast_fu_331_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_314_2_reg_1285 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_2_3_reg_1291 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_cast_fu_380_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_314_3_1_reg_1301 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_355_reg_1307 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_356_reg_1312 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_7_cast_fu_457_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_neg_fu_474_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_neg_reg_1322 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_314_7_2_reg_1327 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_7_3_reg_1332 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_8_reg_1337 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_8_1_reg_1342 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_360_reg_1347 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_362_reg_1352 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_314_0_2_reg_1357 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_314_1_reg_1362 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_1_1_reg_1368 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_1_3_reg_1373 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_2_1_reg_1378 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_3_reg_1383 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_4_reg_1388 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_4_1_reg_1393 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_4_2_reg_1398 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_4_3_reg_1403 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_5_reg_1408 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_5_1_reg_1413 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_357_reg_1418 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_314_6_1_reg_1423 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_6_2_reg_1428 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_7_reg_1434 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_7_1_reg_1439 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_1035_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_reg_1444 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_fu_1050_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_reg_1449 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_fu_1065_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp61_reg_1454 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp69_fu_1081_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_reg_1459 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_fu_1092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_reg_1464 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp41_fu_1100_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp41_reg_1469 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_fu_1109_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_reg_1474 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_fu_1114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_reg_1479 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_fu_1122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_reg_1484 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_fu_1131_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_reg_1489 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_fu_1136_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_reg_1494 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_fu_1144_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_reg_1499 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_fu_1157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_reg_1504 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_fu_1163_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_reg_1509 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_1171_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_reg_1514 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_fu_1181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_reg_1519 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_data_1_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_data_4_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_data_6_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_163_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_163_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_164_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_164_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_165_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_165_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_166_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_166_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_0_cast_fu_276_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl39_fu_281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl39_fu_281_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_s_fu_289_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_s_fu_305_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_12_0_3_fu_315_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_2_cast_fu_331_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl30_fu_336_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl30_fu_336_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_2_fu_344_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_2_3_fu_360_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_3_cast5_fu_376_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_cast_fu_380_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl28_fu_385_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl28_fu_385_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_3_1_fu_393_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_298_fu_409_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_298_fu_409_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_cast5_fu_376_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl1_fu_417_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_12_3_2_fu_421_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_5_cast4_fu_437_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_cast4_fu_437_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_12_5_2_fu_441_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_7_cast_fu_457_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_fu_462_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_fu_462_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl5_cast_fu_470_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl3_fu_490_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl3_fu_490_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_7_3_fu_498_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_8_cast_fu_514_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_cast_cast_fu_518_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_fu_522_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_fu_522_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_8_cast_fu_514_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_8_fu_530_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_8_1_fu_546_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl_fu_562_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl_fu_562_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl_cast_fu_570_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_8_cast_cast_fu_518_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_12_8_2_fu_574_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_362_fu_590_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_166_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_cast_fu_613_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl36_fu_617_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl36_fu_617_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_1_cast_fu_613_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_1_fu_625_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl34_fu_641_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl34_fu_641_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl35_fu_653_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl35_fu_653_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl34_cast_fu_649_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl35_cast_fu_661_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_1_1_fu_665_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_1_3_fu_681_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_164_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_165_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_4_cast_fu_720_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl23_fu_724_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl23_fu_724_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl23_cast_fu_732_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl25_fu_742_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl25_fu_742_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_neg23_fu_736_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl25_cast_fu_750_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_4_fu_754_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl22_fu_770_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl22_fu_770_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_4_cast_fu_720_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_4_1_fu_778_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_4_2_fu_794_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_4_3_fu_810_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl15_fu_829_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl17_fu_840_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl17_cast_fu_847_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl15_cast_fu_836_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_5_fu_851_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl13_fu_867_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_5_1_fu_874_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl12_fu_893_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl12_cast_fu_900_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_5_cast_cast1_fu_826_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_12_5_3_fu_904_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_359_fu_920_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl11_fu_942_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl11_cast_fu_950_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl9_fu_934_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_6_1_fu_954_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_6_2_fu_970_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl6_fu_986_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl6_cast_fu_993_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_12_7_fu_997_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_163_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_cast73_fu_930_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp46_fu_1025_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp46_cast_fu_1031_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast80_fu_600_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp54_fu_1040_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp54_cast_fu_1046_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast74_fu_890_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp62_fu_1055_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp62_cast_fu_1061_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast78_fu_717_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast_fu_1022_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp70_fu_1071_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp70_cast_fu_1077_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_fu_1096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_1105_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_fu_1118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp52_fu_1127_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp58_fu_1140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_361_fu_1089_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_cast_fu_1154_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_fu_1149_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_fu_1167_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_358_fu_1086_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_fu_1176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_fu_1186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_fu_1195_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_fu_1204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_fu_1213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assign_fu_1190_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_fu_1199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_fu_1208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_fu_1217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_163_ce : STD_LOGIC;
    signal grp_fu_164_ce : STD_LOGIC;
    signal grp_fu_165_ce : STD_LOGIC;
    signal grp_fu_166_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component materials_net_mul_16s_5ns_21_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component materials_net_mul_16s_6ns_21_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component materials_net_mul_16s_6s_21_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;



begin
    materials_net_mul_16s_5ns_21_2_1_U9 : component materials_net_mul_16s_5ns_21_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_163_p0,
        din1 => grp_fu_163_p1,
        ce => grp_fu_163_ce,
        dout => grp_fu_163_p2);

    materials_net_mul_16s_6ns_21_2_1_U10 : component materials_net_mul_16s_6ns_21_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_164_p0,
        din1 => grp_fu_164_p1,
        ce => grp_fu_164_ce,
        dout => grp_fu_164_p2);

    materials_net_mul_16s_6s_21_2_1_U11 : component materials_net_mul_16s_6s_21_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_165_p0,
        din1 => grp_fu_165_p1,
        ce => grp_fu_165_ce,
        dout => grp_fu_165_p2);

    materials_net_mul_16s_6ns_21_2_1_U12 : component materials_net_mul_16s_6ns_21_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_166_p0,
        din1 => grp_fu_166_p1,
        ce => grp_fu_166_ce,
        dout => grp_fu_166_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                ap_port_reg_data_1_V_read <= data_1_V_read;
                ap_port_reg_data_4_V_read <= data_4_V_read;
                ap_port_reg_data_6_V_read <= data_6_V_read;
                data_5_V_read11_reg_1251 <= data_5_V_read;
                data_7_V_read13_reg_1246 <= data_7_V_read;
                    p_neg_reg_1322(20 downto 4) <= p_neg_fu_474_p2(20 downto 4);
                tmp_109_reg_1265 <= r_V_s_fu_289_p2(20 downto 5);
                tmp_314_0_3_reg_1275 <= r_V_12_0_3_fu_315_p2(20 downto 5);
                tmp_314_2_3_reg_1291 <= r_V_12_2_3_fu_360_p2(20 downto 5);
                tmp_314_2_reg_1285 <= r_V_12_2_fu_344_p2(20 downto 5);
                tmp_314_3_1_reg_1301 <= r_V_12_3_1_fu_393_p2(20 downto 5);
                tmp_314_7_2_reg_1327 <= p_neg_fu_474_p2(20 downto 5);
                tmp_314_7_3_reg_1332 <= r_V_12_7_3_fu_498_p2(20 downto 5);
                tmp_314_8_1_reg_1342 <= r_V_12_8_1_fu_546_p2(20 downto 5);
                tmp_314_8_reg_1337 <= r_V_12_8_fu_530_p2(20 downto 5);
                tmp_355_reg_1307 <= r_V_12_3_2_fu_421_p2(18 downto 5);
                tmp_356_reg_1312 <= r_V_12_5_2_fu_441_p2(16 downto 5);
                tmp_360_reg_1347 <= r_V_12_8_2_fu_574_p2(19 downto 5);
                tmp_362_reg_1352 <= tmp_362_fu_590_p1(15 downto 2);
                tmp_s_reg_1270 <= tmp_s_fu_305_p1(15 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp40_reg_1464 <= tmp40_fu_1092_p2;
                tmp41_reg_1469 <= tmp41_fu_1100_p2;
                tmp43_reg_1474 <= tmp43_fu_1109_p2;
                tmp48_reg_1479 <= tmp48_fu_1114_p2;
                tmp49_reg_1484 <= tmp49_fu_1122_p2;
                tmp51_reg_1489 <= tmp51_fu_1131_p2;
                tmp56_reg_1494 <= tmp56_fu_1136_p2;
                tmp57_reg_1499 <= tmp57_fu_1144_p2;
                tmp59_reg_1504 <= tmp59_fu_1157_p2;
                tmp64_reg_1509 <= tmp64_fu_1163_p2;
                tmp65_reg_1514 <= tmp65_fu_1171_p2;
                tmp67_reg_1519 <= tmp67_fu_1181_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp45_reg_1444 <= tmp45_fu_1035_p2;
                tmp53_reg_1449 <= tmp53_fu_1050_p2;
                tmp61_reg_1454 <= tmp61_fu_1065_p2;
                tmp69_reg_1459 <= tmp69_fu_1081_p2;
                tmp_314_0_2_reg_1357 <= grp_fu_166_p2(20 downto 5);
                tmp_314_1_1_reg_1368 <= r_V_12_1_1_fu_665_p2(20 downto 5);
                tmp_314_1_3_reg_1373 <= r_V_12_1_3_fu_681_p2(20 downto 5);
                tmp_314_1_reg_1362 <= r_V_12_1_fu_625_p2(20 downto 5);
                tmp_314_2_1_reg_1378 <= grp_fu_164_p2(20 downto 5);
                tmp_314_3_reg_1383 <= grp_fu_165_p2(20 downto 5);
                tmp_314_4_1_reg_1393 <= r_V_12_4_1_fu_778_p2(20 downto 5);
                tmp_314_4_2_reg_1398 <= r_V_12_4_2_fu_794_p2(20 downto 5);
                tmp_314_4_3_reg_1403 <= r_V_12_4_3_fu_810_p2(20 downto 5);
                tmp_314_4_reg_1388 <= r_V_12_4_fu_754_p2(20 downto 5);
                tmp_314_5_1_reg_1413 <= r_V_12_5_1_fu_874_p2(20 downto 5);
                tmp_314_5_reg_1408 <= r_V_12_5_fu_851_p2(20 downto 5);
                tmp_314_6_1_reg_1423 <= r_V_12_6_1_fu_954_p2(20 downto 5);
                tmp_314_6_2_reg_1428 <= r_V_12_6_2_fu_970_p2(20 downto 5);
                tmp_314_7_1_reg_1439 <= grp_fu_163_p2(20 downto 5);
                tmp_314_7_reg_1434 <= r_V_12_7_fu_997_p2(20 downto 5);
                tmp_357_reg_1418 <= r_V_12_5_3_fu_904_p2(19 downto 5);
            end if;
        end if;
    end process;
    p_neg_reg_1322(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_ce, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    acc_1_V_fu_1199_p2 <= std_logic_vector(unsigned(tmp51_reg_1489) + unsigned(tmp47_fu_1195_p2));
    acc_2_V_fu_1208_p2 <= std_logic_vector(unsigned(tmp59_reg_1504) + unsigned(tmp55_fu_1204_p2));
    acc_3_V_fu_1217_p2 <= std_logic_vector(unsigned(tmp67_reg_1519) + unsigned(tmp63_fu_1213_p2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_ce, ap_CS_fsm_state4)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_ce, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= res_0_V_write_assign_fu_1190_p2;
    ap_return_1 <= acc_1_V_fu_1199_p2;
    ap_return_2 <= acc_2_V_fu_1208_p2;
    ap_return_3 <= acc_3_V_fu_1217_p2;

    grp_fu_163_ce_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_ce, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_ce) and ((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))))) then 
            grp_fu_163_ce <= ap_const_logic_1;
        else 
            grp_fu_163_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_163_p0 <= r_V_7_cast_fu_457_p1(16 - 1 downto 0);
    grp_fu_163_p1 <= ap_const_lv21_D(5 - 1 downto 0);

    grp_fu_164_ce_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_ce, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_ce) and ((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))))) then 
            grp_fu_164_ce <= ap_const_logic_1;
        else 
            grp_fu_164_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_164_p0 <= r_V_2_cast_fu_331_p1(16 - 1 downto 0);
    grp_fu_164_p1 <= ap_const_lv21_19(6 - 1 downto 0);

    grp_fu_165_ce_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_ce, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_ce) and ((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))))) then 
            grp_fu_165_ce <= ap_const_logic_1;
        else 
            grp_fu_165_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_165_p0 <= r_V_3_cast_fu_380_p1(16 - 1 downto 0);
    grp_fu_165_p1 <= ap_const_lv21_1FFFE3(6 - 1 downto 0);

    grp_fu_166_ce_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_ce, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_ce) and ((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))))) then 
            grp_fu_166_ce <= ap_const_logic_1;
        else 
            grp_fu_166_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_166_p0 <= r_V_0_cast_fu_276_p1(16 - 1 downto 0);
    grp_fu_166_p1 <= ap_const_lv21_15(6 - 1 downto 0);
        p_cast73_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_359_fu_920_p4),14));

        p_cast74_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_356_reg_1312),13));

        p_cast78_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_355_reg_1307),15));

        p_cast80_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_1270),13));

        p_cast_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_362_reg_1352),15));

    p_neg23_fu_736_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl23_cast_fu_732_p1));
    p_neg_fu_474_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl5_cast_fu_470_p1));
        p_shl11_cast_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl11_fu_942_p3),21));

    p_shl11_fu_942_p3 <= (ap_port_reg_data_6_V_read & ap_const_lv2_0);
        p_shl12_cast_fu_900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl12_fu_893_p3),20));

    p_shl12_fu_893_p3 <= (data_5_V_read11_reg_1251 & ap_const_lv3_0);
    p_shl13_fu_867_p3 <= (data_5_V_read11_reg_1251 & ap_const_lv5_0);
        p_shl15_cast_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl15_fu_829_p3),21));

    p_shl15_fu_829_p3 <= (data_5_V_read11_reg_1251 & ap_const_lv4_0);
        p_shl17_cast_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl17_fu_840_p3),21));

    p_shl17_fu_840_p3 <= (data_5_V_read11_reg_1251 & ap_const_lv1_0);
        p_shl1_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_298_fu_409_p3),19));

    p_shl22_fu_770_p1 <= ap_port_reg_data_4_V_read;
    p_shl22_fu_770_p3 <= (p_shl22_fu_770_p1 & ap_const_lv5_0);
        p_shl23_cast_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl23_fu_724_p3),21));

    p_shl23_fu_724_p1 <= ap_port_reg_data_4_V_read;
    p_shl23_fu_724_p3 <= (p_shl23_fu_724_p1 & ap_const_lv4_0);
        p_shl25_cast_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl25_fu_742_p3),21));

    p_shl25_fu_742_p1 <= ap_port_reg_data_4_V_read;
    p_shl25_fu_742_p3 <= (p_shl25_fu_742_p1 & ap_const_lv1_0);
    p_shl28_fu_385_p1 <= data_3_V_read;
    p_shl28_fu_385_p3 <= (p_shl28_fu_385_p1 & ap_const_lv5_0);
    p_shl2_fu_522_p1 <= data_8_V_read;
    p_shl2_fu_522_p3 <= (p_shl2_fu_522_p1 & ap_const_lv5_0);
    p_shl30_fu_336_p1 <= data_2_V_read;
    p_shl30_fu_336_p3 <= (p_shl30_fu_336_p1 & ap_const_lv5_0);
        p_shl34_cast_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl34_fu_641_p3),21));

    p_shl34_fu_641_p1 <= ap_port_reg_data_1_V_read;
    p_shl34_fu_641_p3 <= (p_shl34_fu_641_p1 & ap_const_lv4_0);
        p_shl35_cast_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl35_fu_653_p3),21));

    p_shl35_fu_653_p1 <= ap_port_reg_data_1_V_read;
    p_shl35_fu_653_p3 <= (p_shl35_fu_653_p1 & ap_const_lv2_0);
    p_shl36_fu_617_p1 <= ap_port_reg_data_1_V_read;
    p_shl36_fu_617_p3 <= (p_shl36_fu_617_p1 & ap_const_lv5_0);
    p_shl39_fu_281_p1 <= data_0_V_read;
    p_shl39_fu_281_p3 <= (p_shl39_fu_281_p1 & ap_const_lv5_0);
    p_shl3_fu_490_p1 <= data_7_V_read;
    p_shl3_fu_490_p3 <= (p_shl3_fu_490_p1 & ap_const_lv5_0);
        p_shl5_cast_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl5_fu_462_p3),21));

    p_shl5_fu_462_p1 <= data_7_V_read;
    p_shl5_fu_462_p3 <= (p_shl5_fu_462_p1 & ap_const_lv4_0);
        p_shl6_cast_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl6_fu_986_p3),21));

    p_shl6_fu_986_p3 <= (data_7_V_read13_reg_1246 & ap_const_lv1_0);
    p_shl9_fu_934_p3 <= (ap_port_reg_data_6_V_read & ap_const_lv5_0);
        p_shl_cast_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_562_p3),20));

    p_shl_fu_562_p1 <= data_8_V_read;
    p_shl_fu_562_p3 <= (p_shl_fu_562_p1 & ap_const_lv3_0);
    r_V_0_cast_fu_276_p0 <= data_0_V_read;
        r_V_0_cast_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_0_cast_fu_276_p0),21));

    r_V_12_0_3_fu_315_p2 <= std_logic_vector(signed(r_V_0_cast_fu_276_p1) - signed(p_shl39_fu_281_p3));
    r_V_12_1_1_fu_665_p2 <= std_logic_vector(signed(p_shl34_cast_fu_649_p1) + signed(p_shl35_cast_fu_661_p1));
    r_V_12_1_3_fu_681_p2 <= std_logic_vector(signed(p_shl34_cast_fu_649_p1) - signed(p_shl35_cast_fu_661_p1));
    r_V_12_1_fu_625_p2 <= std_logic_vector(unsigned(p_shl36_fu_617_p3) - unsigned(r_V_1_cast_fu_613_p1));
    r_V_12_2_3_fu_360_p2 <= std_logic_vector(unsigned(p_shl30_fu_336_p3) - unsigned(r_V_2_cast_fu_331_p1));
    r_V_12_2_fu_344_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl30_fu_336_p3));
    r_V_12_3_1_fu_393_p2 <= std_logic_vector(unsigned(p_shl28_fu_385_p3) - unsigned(r_V_3_cast_fu_380_p1));
    r_V_12_3_2_fu_421_p2 <= std_logic_vector(signed(r_V_3_cast5_fu_376_p1) - signed(p_shl1_fu_417_p1));
    r_V_12_4_1_fu_778_p2 <= std_logic_vector(unsigned(p_shl22_fu_770_p3) - unsigned(r_V_4_cast_fu_720_p1));
    r_V_12_4_2_fu_794_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl22_fu_770_p3));
    r_V_12_4_3_fu_810_p2 <= std_logic_vector(signed(p_shl23_cast_fu_732_p1) - signed(p_shl25_cast_fu_750_p1));
    r_V_12_4_fu_754_p2 <= std_logic_vector(unsigned(p_neg23_fu_736_p2) - unsigned(p_shl25_cast_fu_750_p1));
    r_V_12_5_1_fu_874_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl13_fu_867_p3));
    r_V_12_5_2_fu_441_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(r_V_5_cast4_fu_437_p1));
    r_V_12_5_3_fu_904_p2 <= std_logic_vector(signed(p_shl12_cast_fu_900_p1) + signed(r_V_5_cast_cast1_fu_826_p1));
    r_V_12_5_fu_851_p2 <= std_logic_vector(signed(p_shl17_cast_fu_847_p1) - signed(p_shl15_cast_fu_836_p1));
    r_V_12_6_1_fu_954_p2 <= std_logic_vector(signed(p_shl11_cast_fu_950_p1) - signed(p_shl9_fu_934_p3));
    r_V_12_6_2_fu_970_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl9_fu_934_p3));
    r_V_12_7_3_fu_498_p2 <= std_logic_vector(unsigned(p_shl3_fu_490_p3) - unsigned(r_V_7_cast_fu_457_p1));
    r_V_12_7_fu_997_p2 <= std_logic_vector(unsigned(p_neg_reg_1322) - unsigned(p_shl6_cast_fu_993_p1));
    r_V_12_8_1_fu_546_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl2_fu_522_p3));
    r_V_12_8_2_fu_574_p2 <= std_logic_vector(signed(p_shl_cast_fu_570_p1) + signed(r_V_8_cast_cast_fu_518_p1));
    r_V_12_8_fu_530_p2 <= std_logic_vector(unsigned(p_shl2_fu_522_p3) - unsigned(r_V_8_cast_fu_514_p1));
    r_V_1_cast_fu_613_p0 <= ap_port_reg_data_1_V_read;
        r_V_1_cast_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_cast_fu_613_p0),21));

    r_V_2_cast_fu_331_p0 <= data_2_V_read;
        r_V_2_cast_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_cast_fu_331_p0),21));

    r_V_3_cast5_fu_376_p0 <= data_3_V_read;
        r_V_3_cast5_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_3_cast5_fu_376_p0),19));

    r_V_3_cast_fu_380_p0 <= data_3_V_read;
        r_V_3_cast_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_3_cast_fu_380_p0),21));

    r_V_4_cast_fu_720_p0 <= ap_port_reg_data_4_V_read;
        r_V_4_cast_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_cast_fu_720_p0),21));

    r_V_5_cast4_fu_437_p0 <= data_5_V_read;
        r_V_5_cast4_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_5_cast4_fu_437_p0),17));

        r_V_5_cast_cast1_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_5_V_read11_reg_1251),20));

    r_V_7_cast_fu_457_p0 <= data_7_V_read;
        r_V_7_cast_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_cast_fu_457_p0),21));

    r_V_8_cast_cast_fu_518_p0 <= data_8_V_read;
        r_V_8_cast_cast_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_cast_cast_fu_518_p0),20));

    r_V_8_cast_fu_514_p0 <= data_8_V_read;
        r_V_8_cast_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_cast_fu_514_p0),21));

    r_V_s_fu_289_p2 <= std_logic_vector(unsigned(p_shl39_fu_281_p3) - unsigned(r_V_0_cast_fu_276_p1));
    res_0_V_write_assign_fu_1190_p2 <= std_logic_vector(unsigned(tmp43_reg_1474) + unsigned(tmp_fu_1186_p2));
    tmp40_fu_1092_p2 <= std_logic_vector(unsigned(tmp_109_reg_1265) + unsigned(tmp_314_1_reg_1362));
    tmp41_fu_1100_p2 <= std_logic_vector(unsigned(tmp42_fu_1096_p2) + unsigned(tmp_314_2_reg_1285));
    tmp42_fu_1096_p2 <= std_logic_vector(unsigned(tmp_314_3_reg_1383) + unsigned(tmp_314_4_reg_1388));
    tmp43_fu_1109_p2 <= std_logic_vector(unsigned(tmp45_reg_1444) + unsigned(tmp44_fu_1105_p2));
    tmp44_fu_1105_p2 <= std_logic_vector(unsigned(tmp_314_5_reg_1408) + unsigned(tmp_314_7_reg_1434));
    tmp45_fu_1035_p2 <= std_logic_vector(signed(tmp46_cast_fu_1031_p1) + signed(tmp_314_8_reg_1337));
        tmp46_cast_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp46_fu_1025_p2),16));

    tmp46_fu_1025_p2 <= std_logic_vector(signed(p_cast73_fu_930_p1) + signed(ap_const_lv14_3F40));
    tmp47_fu_1195_p2 <= std_logic_vector(unsigned(tmp49_reg_1484) + unsigned(tmp48_reg_1479));
    tmp48_fu_1114_p2 <= std_logic_vector(unsigned(tmp_314_1_1_reg_1368) + unsigned(tmp_314_2_1_reg_1378));
    tmp49_fu_1122_p2 <= std_logic_vector(unsigned(tmp50_fu_1118_p2) + unsigned(tmp_314_3_1_reg_1301));
    tmp50_fu_1118_p2 <= std_logic_vector(unsigned(tmp_314_4_1_reg_1393) + unsigned(tmp_314_5_1_reg_1413));
    tmp51_fu_1131_p2 <= std_logic_vector(unsigned(tmp53_reg_1449) + unsigned(tmp52_fu_1127_p2));
    tmp52_fu_1127_p2 <= std_logic_vector(unsigned(tmp_314_6_1_reg_1423) + unsigned(tmp_314_7_1_reg_1439));
    tmp53_fu_1050_p2 <= std_logic_vector(signed(tmp54_cast_fu_1046_p1) + signed(tmp_314_8_1_reg_1342));
        tmp54_cast_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp54_fu_1040_p2),16));

    tmp54_fu_1040_p2 <= std_logic_vector(signed(p_cast80_fu_600_p1) + signed(ap_const_lv13_1E80));
    tmp55_fu_1204_p2 <= std_logic_vector(unsigned(tmp57_reg_1499) + unsigned(tmp56_reg_1494));
    tmp56_fu_1136_p2 <= std_logic_vector(unsigned(tmp_314_0_2_reg_1357) + unsigned(tmp_314_1_reg_1362));
    tmp57_fu_1144_p2 <= std_logic_vector(unsigned(tmp58_fu_1140_p2) + unsigned(tmp_314_2_reg_1285));
    tmp58_fu_1140_p2 <= std_logic_vector(unsigned(tmp_314_4_2_reg_1398) + unsigned(tmp_314_6_2_reg_1428));
    tmp59_fu_1157_p2 <= std_logic_vector(signed(tmp61_cast_fu_1154_p1) + signed(tmp60_fu_1149_p2));
    tmp60_fu_1149_p2 <= std_logic_vector(unsigned(tmp_314_7_2_reg_1327) + unsigned(tmp_361_fu_1089_p1));
        tmp61_cast_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp61_reg_1454),16));

    tmp61_fu_1065_p2 <= std_logic_vector(signed(tmp62_cast_fu_1061_p1) + signed(p_cast78_fu_717_p1));
        tmp62_cast_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp62_fu_1055_p2),15));

    tmp62_fu_1055_p2 <= std_logic_vector(signed(p_cast74_fu_890_p1) + signed(ap_const_lv13_340));
    tmp63_fu_1213_p2 <= std_logic_vector(unsigned(tmp65_reg_1514) + unsigned(tmp64_reg_1509));
    tmp64_fu_1163_p2 <= std_logic_vector(unsigned(tmp_314_0_3_reg_1275) + unsigned(tmp_314_1_3_reg_1373));
    tmp65_fu_1171_p2 <= std_logic_vector(unsigned(tmp66_fu_1167_p2) + unsigned(tmp_314_2_3_reg_1291));
    tmp66_fu_1167_p2 <= std_logic_vector(unsigned(tmp_314_3_1_reg_1301) + unsigned(tmp_314_4_3_reg_1403));
    tmp67_fu_1181_p2 <= std_logic_vector(unsigned(tmp69_reg_1459) + unsigned(tmp68_fu_1176_p2));
    tmp68_fu_1176_p2 <= std_logic_vector(signed(tmp_358_fu_1086_p1) + signed(tmp_314_6_2_reg_1428));
    tmp69_fu_1081_p2 <= std_logic_vector(signed(tmp70_cast_fu_1077_p1) + signed(tmp_314_7_3_reg_1332));
        tmp70_cast_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp70_fu_1071_p2),16));

    tmp70_fu_1071_p2 <= std_logic_vector(signed(p_cast_fu_1022_p1) + signed(ap_const_lv15_7D40));
    tmp_298_fu_409_p1 <= data_3_V_read;
    tmp_298_fu_409_p3 <= (tmp_298_fu_409_p1 & ap_const_lv2_0);
        tmp_358_fu_1086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_357_reg_1418),16));

    tmp_359_fu_920_p4 <= ap_port_reg_data_6_V_read(15 downto 3);
        tmp_361_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_360_reg_1347),16));

    tmp_362_fu_590_p1 <= data_8_V_read;
    tmp_fu_1186_p2 <= std_logic_vector(unsigned(tmp41_reg_1469) + unsigned(tmp40_reg_1464));
    tmp_s_fu_305_p1 <= data_0_V_read;
end behav;
