/******************************************************************************
 * Copyright (C) 2021 Broadcom. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * <:label-BRCM:2022:DUAL/GPL:standard
 * 
 * Unless you and Broadcom execute a separate written software license
 * agreement governing use of this software, this software is licensed
 * to you under the terms of the GNU General Public License version 2
 * (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
 * with the following added to such license:
 * 
 *    As a special exception, the copyright holders of this software give
 *    you permission to link this software with independent modules, and
 *    to copy and distribute the resulting executable under terms of your
 *    choice, provided that you also meet, for each linked independent
 *    module, the terms and conditions of the license of that module.
 *    An independent module is a module which is not derived from this
 *    software.  The special exception does not apply to any modifications
 *    of the software.
 * 
 * Not withstanding the above, under no circumstances may you combine
 * this software in any way with any other Broadcom software provided
 * under a license other than the GPL, without Broadcom's express prior
 * written consent.
 * 
 * :>
 *
 * Module Description:
 *
 *                      !!! DO NOT EDIT THIS FILE DIRECTLY !!!
 *
 * This module was generated automatically with RDB source input files.
 * You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://confluence.broadcom.com/pages/viewpage.action?spaceKey=BCGRDB&title=RDB+%28Confluence%29+Home
 *
 * Date:             Generated on               Tue Nov 30 15:43:21 2021
 *                   Full Compile MD5 Checksum  fd378783605b252e013538960a7ca5a0
 *                     (minus title and desc)
 *                   MD5 Checksum               2ce2ee3756a5f494700efbb5b7c5d34a
 *
 * lock_release:     n/a
 *
 * Command Line:     /tools/dvtsw/current/Linux/combo_header.pl --multi --style=hydra --output_file=bchp /projects/BCM68880/B0/snapshot/design/eth_phy_top/rdb/eth_phy_top_blockdef.rdb
 *
 * Compiled with:    RDB Utility                combo_header.pl
 *                   RDB.pm                     3676
 *                   unknown                    unknown
 *                   Perl Interpreter           5.026000
 *                   Operating System           linux
 *                   Script Source              r_3688/Linux/combo_header.pl
 *                   DVTSWVER                   LOCAL r_3688/Linux/combo_header.pl
 *
 *
 *******************************************************************************/

#ifndef BCHP_ETH_PHY_TOP_REG_H__
#define BCHP_ETH_PHY_TOP_REG_H__

/***************************************************************************
 *ETH_PHY_TOP_REG
 ***************************************************************************/
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL 0x837ff000 /* [RW][32] R2PMI_LP Broadcast Mode Control Register */
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL    0x837ff004 /* [RW][32] U2R Bridge Control register */
#define BCHP_ETH_PHY_TOP_REG_ETH_PHY_TOP_REV     0x837ff008 /* [RO][32] Ethernet PHY top Revision Control register */
#define BCHP_ETH_PHY_TOP_REG_QPHY_REV            0x837ff00c /* [RO][32] Quad GPHY Revision Control Register */
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL     0x837ff010 /* [RW][32] Quad GPHY Test Control Register */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL          0x837ff014 /* [RW][32] Quad GPHY Control Register */
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS         0x837ff018 /* [RO][32] Quad GPHY Status Register */
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL       0x837ff100 /* [RW][32] LED PWM Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_INTENSITY_CNTRL 0x837ff104 /* [RW][32] LED Intensity Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL         0x837ff108 /* [RW][32] LED Port 0 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL 0x837ff10c /* [RW][32] LED Port 0 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING 0x837ff110 /* [RW][32] LED Port 0 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL         0x837ff114 /* [RW][32] LED Port 1 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL 0x837ff118 /* [RW][32] LED Port 1 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING 0x837ff11c /* [RW][32] LED Port 1 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL         0x837ff120 /* [RW][32] LED Port 2 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL 0x837ff124 /* [RW][32] LED Port 2 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING 0x837ff128 /* [RW][32] LED Port 2 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL         0x837ff12c /* [RW][32] LED Port 3 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL 0x837ff130 /* [RW][32] LED Port 3 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING 0x837ff134 /* [RW][32] LED Port 3 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL         0x837ff138 /* [RW][32] LED Port 4 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL 0x837ff13c /* [RW][32] LED Port 4 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING 0x837ff140 /* [RW][32] LED Port 4 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL         0x837ff144 /* [RW][32] LED Port 5 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL 0x837ff148 /* [RW][32] LED Port 5 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING 0x837ff14c /* [RW][32] LED Port 5 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL         0x837ff150 /* [RW][32] LED Port 6 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL 0x837ff154 /* [RW][32] LED Port 6 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING 0x837ff158 /* [RW][32] LED Port 6 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL         0x837ff15c /* [RW][32] LED Port 7 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL 0x837ff160 /* [RW][32] LED Port 7 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING 0x837ff164 /* [RW][32] LED Port 7 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL         0x837ff168 /* [RW][32] LED Port 8 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL 0x837ff16c /* [RW][32] LED Port 8 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING 0x837ff170 /* [RW][32] LED Port 8 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL         0x837ff174 /* [RW][32] LED Port 9 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL 0x837ff178 /* [RW][32] LED Port 9 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING 0x837ff17c /* [RW][32] LED Port 9 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL        0x837ff180 /* [RW][32] LED Port 10 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL 0x837ff184 /* [RW][32] LED Port 10 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING 0x837ff188 /* [RW][32] LED Port 10 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL        0x837ff18c /* [RW][32] LED Port 11 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL 0x837ff190 /* [RW][32] LED Port 11 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING 0x837ff194 /* [RW][32] LED Port 11 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL        0x837ff198 /* [RW][32] LED Port 12 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL 0x837ff19c /* [RW][32] LED Port 12 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING 0x837ff1a0 /* [RW][32] LED Port 12 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL        0x837ff1a4 /* [RW][32] LED Port 13 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL 0x837ff1a8 /* [RW][32] LED Port 13 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING 0x837ff1ac /* [RW][32] LED Port 13 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL        0x837ff1b0 /* [RW][32] LED Port 14 Control Register */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL 0x837ff1b4 /* [RW][32] LED Port 14 Link And Speed Encoding Selection Register */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING 0x837ff1b8 /* [RW][32] LED Port 14 Link And Speed Encoding Register */
#define BCHP_ETH_PHY_TOP_REG_LED_BLINK_RATE_CNTRL 0x837ff1c8 /* [RW][32] LED port Blink Rate Control Register */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL  0x837ff1d4 /* [RW][32] Aggregate LED PWM Control Register */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_INTENSITY_CNTRL 0x837ff1d8 /* [RW][32] Aggregate LED Intensity Control Register */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL      0x837ff1dc /* [RW][32] Aggregate LED Control Register */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_BLINK_RATE_CNTRL 0x837ff1e0 /* [RW][32] Aggregate LED Blink Rate Control Register */
#define BCHP_ETH_PHY_TOP_REG_SPARE_CNTRL         0x837ff224 /* [RW][32] Reserved for Future Usage Register */
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL 0x837ff228 /* [RW][32] Xport 0 XGMII/GMII Clock Mux Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_REV            0x837ff230 /* [RO][32] XPHY Revision Control register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0   0x837ff234 /* [RW][32] XPHY 0 Test Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0        0x837ff238 /* [RW][32] XPHY 0 Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0       0x837ff23c /* [RO][32] XPHY 0 Status Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1   0x837ff240 /* [RW][32] XPHY 1 Test Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1        0x837ff244 /* [RW][32] XPHY 1 Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1       0x837ff248 /* [RO][32] XPHY 1 Status Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_MUX_SEL_CNTRL  0x837ff24c /* [RW][32] XPHY Mux Select Control Register */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL        0x837ff250 /* [RW][32] MACSEC Control Register */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL 0x837ff254 /* [RW][32] MACSEC Remote Loopback Control Register */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG 0x837ff258 /* [RW][32] MACSEC Remote Loopback SVTAG Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1    0x837ff25c /* [RW][32] XPHY Test Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS    0x837ff260 /* [RO][32] XPHY TEST_STATUS Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL 0x837ff264 /* [RW][32] XPHY Test XGMII Elastic Buffers Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL 0x837ff268 /* [RW][32] XPHY Test GMII Elastic Buffers Control Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE0         0x837ff26c /* [RW][32] XPHY SPARE0 Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE1         0x837ff270 /* [RW][32] XPHY SPARE1 Register */
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE2         0x837ff274 /* [RW][32] XPHY SPARE2 Register */

#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_WIDTH             32 /* [RW][32] MACSEC Control Register */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_WIDTH    32 /* [RW][32] MACSEC Remote Loopback Control Register */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_WIDTH    32 /* [RW][32] MACSEC Remote Loopback SVTAG Register */

/***************************************************************************
 *R2PMI_LP_BCAST_MODE_CNTRL - R2PMI_LP Broadcast Mode Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: R2PMI_LP_BCAST_MODE_CNTRL :: reserved0 [31:09] */
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_reserved0_MASK 0xfffffe00u
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_reserved0_SHIFT 9

/* ETH_PHY_TOP_REG :: R2PMI_LP_BCAST_MODE_CNTRL :: bcast_mode [08:08] */
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_bcast_mode_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_bcast_mode_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_bcast_mode_DEFAULT 0x00000001

/* ETH_PHY_TOP_REG :: R2PMI_LP_BCAST_MODE_CNTRL :: reserved1 [07:02] */
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_reserved1_MASK 0x000000fcu
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_reserved1_SHIFT 2

/* ETH_PHY_TOP_REG :: R2PMI_LP_BCAST_MODE_CNTRL :: ack_mask [01:00] */
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_ack_mask_MASK 0x00000003u
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_ack_mask_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_R2PMI_LP_BCAST_MODE_CNTRL_ack_mask_DEFAULT 0x00000000

/***************************************************************************
 *U2R_BRIDGE_CNTRL - U2R Bridge Control register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: U2R_BRIDGE_CNTRL :: reserved0 [31:03] */
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_reserved0_MASK       0xfffffff8u
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_reserved0_SHIFT      3

/* ETH_PHY_TOP_REG :: U2R_BRIDGE_CNTRL :: ubus_dev_err_en [02:02] */
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_ubus_dev_err_en_MASK 0x00000004u
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_ubus_dev_err_en_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_ubus_dev_err_en_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: U2R_BRIDGE_CNTRL :: ubus_repout_err_en [01:00] */
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_ubus_repout_err_en_MASK 0x00000003u
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_ubus_repout_err_en_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_U2R_BRIDGE_CNTRL_ubus_repout_err_en_DEFAULT 0x00000000

/***************************************************************************
 *ETH_PHY_TOP_REV - Ethernet PHY top Revision Control register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: ETH_PHY_TOP_REV :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_ETH_PHY_TOP_REV_reserved0_MASK        0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_ETH_PHY_TOP_REV_reserved0_SHIFT       16

/* ETH_PHY_TOP_REG :: ETH_PHY_TOP_REV :: eth_phy_top_rev [15:00] */
#define BCHP_ETH_PHY_TOP_REG_ETH_PHY_TOP_REV_eth_phy_top_rev_MASK  0x0000ffffu
#define BCHP_ETH_PHY_TOP_REG_ETH_PHY_TOP_REV_eth_phy_top_rev_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_ETH_PHY_TOP_REV_eth_phy_top_rev_DEFAULT 0x00000200

/***************************************************************************
 *QPHY_REV - Quad GPHY Revision Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: QPHY_REV :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_REV_reserved0_MASK               0xff000000u
#define BCHP_ETH_PHY_TOP_REG_QPHY_REV_reserved0_SHIFT              24

/* ETH_PHY_TOP_REG :: QPHY_REV :: quad_gphy_rev [23:00] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_REV_quad_gphy_rev_MASK           0x00ffffffu
#define BCHP_ETH_PHY_TOP_REG_QPHY_REV_quad_gphy_rev_SHIFT          0
#define BCHP_ETH_PHY_TOP_REG_QPHY_REV_quad_gphy_rev_DEFAULT        0x00000000

/***************************************************************************
 *QPHY_TEST_CNTRL - Quad GPHY Test Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: QPHY_TEST_CNTRL :: reserved0 [31:02] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_reserved0_MASK        0xfffffffcu
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_reserved0_SHIFT       2

/* ETH_PHY_TOP_REG :: QPHY_TEST_CNTRL :: iddq_test_mode [01:01] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_iddq_test_mode_MASK   0x00000002u
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_iddq_test_mode_SHIFT  1
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_iddq_test_mode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: QPHY_TEST_CNTRL :: phy_test_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_phy_test_en_MASK      0x00000001u
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_phy_test_en_SHIFT     0
#define BCHP_ETH_PHY_TOP_REG_QPHY_TEST_CNTRL_phy_test_en_DEFAULT   0x00000000

/***************************************************************************
 *QPHY_CNTRL - Quad GPHY Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: reserved0 [31:20] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_reserved0_MASK             0xfff00000u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_reserved0_SHIFT            20

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: pll_clk125_250_sel [19:19] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_pll_clk125_250_sel_MASK    0x00080000u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_pll_clk125_250_sel_SHIFT   19
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_pll_clk125_250_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: ref_clk_freq_sel [18:17] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ref_clk_freq_sel_MASK      0x00060000u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ref_clk_freq_sel_SHIFT     17
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ref_clk_freq_sel_DEFAULT   0x00000002

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: phy_phyad [16:12] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_phy_phyad_MASK             0x0001f000u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_phy_phyad_SHIFT            12
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_phy_phyad_DEFAULT          0x00000002

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: phy_reset [11:11] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_phy_reset_MASK             0x00000800u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_phy_reset_SHIFT            11
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_phy_reset_DEFAULT          0x00000001

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: ck25_dis [10:10] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ck25_dis_MASK              0x00000400u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ck25_dis_SHIFT             10
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ck25_dis_DEFAULT           0x00000000

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: iddq_global_pwr [09:06] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_iddq_global_pwr_MASK       0x000003c0u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_iddq_global_pwr_SHIFT      6
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_iddq_global_pwr_DEFAULT    0x0000000f

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: force_dll_en [05:05] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_force_dll_en_MASK          0x00000020u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_force_dll_en_SHIFT         5
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_force_dll_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: ext_pwr_down [04:01] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ext_pwr_down_MASK          0x0000001eu
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ext_pwr_down_SHIFT         1
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_ext_pwr_down_DEFAULT       0x0000000f

/* ETH_PHY_TOP_REG :: QPHY_CNTRL :: iddq_bias [00:00] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_iddq_bias_MASK             0x00000001u
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_iddq_bias_SHIFT            0
#define BCHP_ETH_PHY_TOP_REG_QPHY_CNTRL_iddq_bias_DEFAULT          0x00000001

/***************************************************************************
 *QPHY_STATUS - Quad GPHY Status Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: QPHY_STATUS :: reserved0 [31:14] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_reserved0_MASK            0xffffc000u
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_reserved0_SHIFT           14

/* ETH_PHY_TOP_REG :: QPHY_STATUS :: test_status [13:13] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_test_status_MASK          0x00002000u
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_test_status_SHIFT         13
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_test_status_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: QPHY_STATUS :: recovery_clk_lock [12:09] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_recovery_clk_lock_MASK    0x00001e00u
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_recovery_clk_lock_SHIFT   9
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_recovery_clk_lock_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: QPHY_STATUS :: pll_lock [08:08] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_pll_lock_MASK             0x00000100u
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_pll_lock_SHIFT            8
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_pll_lock_DEFAULT          0x00000000

/* ETH_PHY_TOP_REG :: QPHY_STATUS :: energy_det_apd [07:04] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_energy_det_apd_MASK       0x000000f0u
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_energy_det_apd_SHIFT      4
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_energy_det_apd_DEFAULT    0x00000000

/* ETH_PHY_TOP_REG :: QPHY_STATUS :: energy_det_masked [03:00] */
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_energy_det_masked_MASK    0x0000000fu
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_energy_det_masked_SHIFT   0
#define BCHP_ETH_PHY_TOP_REG_QPHY_STATUS_energy_det_masked_DEFAULT 0x00000000

/***************************************************************************
 *LED_PWM_CNTRL - LED PWM Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_PWM_CNTRL :: reserved0 [31:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_reserved0_MASK          0xfffffffcu
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_reserved0_SHIFT         2

/* ETH_PHY_TOP_REG :: LED_PWM_CNTRL :: pwm_polarity [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_pwm_polarity_MASK       0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_pwm_polarity_SHIFT      1
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_pwm_polarity_DEFAULT    0x00000000

/* ETH_PHY_TOP_REG :: LED_PWM_CNTRL :: pwm_enable [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_pwm_enable_MASK         0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_pwm_enable_SHIFT        0
#define BCHP_ETH_PHY_TOP_REG_LED_PWM_CNTRL_pwm_enable_DEFAULT      0x00000000

/***************************************************************************
 *LED_INTENSITY_CNTRL - LED Intensity Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_INTENSITY_CNTRL :: led_on_low [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_INTENSITY_CNTRL_led_on_low_MASK   0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_INTENSITY_CNTRL_led_on_low_SHIFT  16
#define BCHP_ETH_PHY_TOP_REG_LED_INTENSITY_CNTRL_led_on_low_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_INTENSITY_CNTRL :: led_on_high [15:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_INTENSITY_CNTRL_led_on_high_MASK  0x0000ffffu
#define BCHP_ETH_PHY_TOP_REG_LED_INTENSITY_CNTRL_led_on_high_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_INTENSITY_CNTRL_led_on_high_DEFAULT 0x00000000

/***************************************************************************
 *LED_0_CNTRL - LED Port 0 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_0_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_0_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_0_LINK_AND_SPEED_ENCODING_SEL - LED Port 0 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_0_LINK_AND_SPEED_ENCODING - LED Port 0 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_0_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_0_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_1_CNTRL - LED Port 1 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_1_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_1_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_1_LINK_AND_SPEED_ENCODING_SEL - LED Port 1 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_1_LINK_AND_SPEED_ENCODING - LED Port 1 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_1_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_1_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_2_CNTRL - LED Port 2 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_2_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_2_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_2_LINK_AND_SPEED_ENCODING_SEL - LED Port 2 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_2_LINK_AND_SPEED_ENCODING - LED Port 2 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_2_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_2_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_3_CNTRL - LED Port 3 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_3_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_3_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_3_LINK_AND_SPEED_ENCODING_SEL - LED Port 3 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_3_LINK_AND_SPEED_ENCODING - LED Port 3 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_3_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_3_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_4_CNTRL - LED Port 4 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_4_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_4_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_4_LINK_AND_SPEED_ENCODING_SEL - LED Port 4 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_4_LINK_AND_SPEED_ENCODING - LED Port 4 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_4_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_4_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_5_CNTRL - LED Port 5 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_5_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_5_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_5_LINK_AND_SPEED_ENCODING_SEL - LED Port 5 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_5_LINK_AND_SPEED_ENCODING - LED Port 5 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_5_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_5_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_6_CNTRL - LED Port 6 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_6_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_6_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_6_LINK_AND_SPEED_ENCODING_SEL - LED Port 6 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_6_LINK_AND_SPEED_ENCODING - LED Port 6 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_6_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_6_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_7_CNTRL - LED Port 7 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_7_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_7_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_7_LINK_AND_SPEED_ENCODING_SEL - LED Port 7 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_7_LINK_AND_SPEED_ENCODING - LED Port 7 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_7_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_7_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_8_CNTRL - LED Port 8 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_8_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_8_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_8_LINK_AND_SPEED_ENCODING_SEL - LED Port 8 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_8_LINK_AND_SPEED_ENCODING - LED Port 8 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_8_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_8_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_9_CNTRL - LED Port 9 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_reserved0_MASK            0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_reserved0_SHIFT           16

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_lnk_ovrd_en_MASK          0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_lnk_ovrd_en_SHIFT         15
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_lnk_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spd_ovrd_en_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spd_ovrd_en_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spd_ovrd_en_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_lnk_status_ovrd_MASK      0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_lnk_status_ovrd_SHIFT     13
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_lnk_status_ovrd_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_led_spd_ovrd_MASK         0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_led_spd_ovrd_SHIFT        10
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_led_spd_ovrd_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_act_led_pol_sel_MASK      0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_act_led_pol_sel_SHIFT     9
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_act_led_pol_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_act_led_act_sel_MASK      0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_act_led_act_sel_SHIFT     5
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_act_led_act_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led2_act_sel_MASK  0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led1_act_sel_MASK  0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led0_act_sel_MASK  0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_tx_act_en_MASK            0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_tx_act_en_SHIFT           1
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_tx_act_en_DEFAULT         0x00000001

/* ETH_PHY_TOP_REG :: LED_9_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_rx_act_en_MASK            0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_rx_act_en_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_LED_9_CNTRL_rx_act_en_DEFAULT         0x00000001

/***************************************************************************
 *LED_9_LINK_AND_SPEED_ENCODING_SEL - LED Port 9 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_9_LINK_AND_SPEED_ENCODING - LED Port 9 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_9_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_9_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_10_CNTRL - LED Port 10 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_reserved0_MASK           0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_reserved0_SHIFT          16

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_lnk_ovrd_en_MASK         0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_lnk_ovrd_en_SHIFT        15
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_lnk_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spd_ovrd_en_MASK         0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spd_ovrd_en_SHIFT        14
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spd_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_lnk_status_ovrd_MASK     0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_lnk_status_ovrd_SHIFT    13
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_lnk_status_ovrd_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_led_spd_ovrd_MASK        0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_led_spd_ovrd_SHIFT       10
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_led_spd_ovrd_DEFAULT     0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_act_led_pol_sel_MASK     0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_act_led_pol_sel_SHIFT    9
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_act_led_pol_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_act_led_act_sel_MASK     0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_act_led_act_sel_SHIFT    5
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_act_led_act_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led2_act_sel_MASK 0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led1_act_sel_MASK 0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led0_act_sel_MASK 0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_tx_act_en_MASK           0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_tx_act_en_SHIFT          1
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_tx_act_en_DEFAULT        0x00000001

/* ETH_PHY_TOP_REG :: LED_10_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_rx_act_en_MASK           0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_rx_act_en_SHIFT          0
#define BCHP_ETH_PHY_TOP_REG_LED_10_CNTRL_rx_act_en_DEFAULT        0x00000001

/***************************************************************************
 *LED_10_LINK_AND_SPEED_ENCODING_SEL - LED Port 10 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_10_LINK_AND_SPEED_ENCODING - LED Port 10 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_10_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_10_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_11_CNTRL - LED Port 11 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_reserved0_MASK           0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_reserved0_SHIFT          16

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_lnk_ovrd_en_MASK         0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_lnk_ovrd_en_SHIFT        15
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_lnk_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spd_ovrd_en_MASK         0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spd_ovrd_en_SHIFT        14
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spd_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_lnk_status_ovrd_MASK     0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_lnk_status_ovrd_SHIFT    13
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_lnk_status_ovrd_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_led_spd_ovrd_MASK        0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_led_spd_ovrd_SHIFT       10
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_led_spd_ovrd_DEFAULT     0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_act_led_pol_sel_MASK     0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_act_led_pol_sel_SHIFT    9
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_act_led_pol_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_act_led_act_sel_MASK     0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_act_led_act_sel_SHIFT    5
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_act_led_act_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led2_act_sel_MASK 0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led1_act_sel_MASK 0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led0_act_sel_MASK 0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_tx_act_en_MASK           0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_tx_act_en_SHIFT          1
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_tx_act_en_DEFAULT        0x00000001

/* ETH_PHY_TOP_REG :: LED_11_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_rx_act_en_MASK           0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_rx_act_en_SHIFT          0
#define BCHP_ETH_PHY_TOP_REG_LED_11_CNTRL_rx_act_en_DEFAULT        0x00000001

/***************************************************************************
 *LED_11_LINK_AND_SPEED_ENCODING_SEL - LED Port 11 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_11_LINK_AND_SPEED_ENCODING - LED Port 11 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_11_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_11_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_12_CNTRL - LED Port 12 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_reserved0_MASK           0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_reserved0_SHIFT          16

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_lnk_ovrd_en_MASK         0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_lnk_ovrd_en_SHIFT        15
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_lnk_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spd_ovrd_en_MASK         0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spd_ovrd_en_SHIFT        14
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spd_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_lnk_status_ovrd_MASK     0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_lnk_status_ovrd_SHIFT    13
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_lnk_status_ovrd_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_led_spd_ovrd_MASK        0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_led_spd_ovrd_SHIFT       10
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_led_spd_ovrd_DEFAULT     0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_act_led_pol_sel_MASK     0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_act_led_pol_sel_SHIFT    9
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_act_led_pol_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_act_led_act_sel_MASK     0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_act_led_act_sel_SHIFT    5
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_act_led_act_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led2_act_sel_MASK 0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led1_act_sel_MASK 0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led0_act_sel_MASK 0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_tx_act_en_MASK           0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_tx_act_en_SHIFT          1
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_tx_act_en_DEFAULT        0x00000001

/* ETH_PHY_TOP_REG :: LED_12_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_rx_act_en_MASK           0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_rx_act_en_SHIFT          0
#define BCHP_ETH_PHY_TOP_REG_LED_12_CNTRL_rx_act_en_DEFAULT        0x00000001

/***************************************************************************
 *LED_12_LINK_AND_SPEED_ENCODING_SEL - LED Port 12 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_12_LINK_AND_SPEED_ENCODING - LED Port 12 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_12_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_12_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_13_CNTRL - LED Port 13 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_reserved0_MASK           0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_reserved0_SHIFT          16

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_lnk_ovrd_en_MASK         0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_lnk_ovrd_en_SHIFT        15
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_lnk_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spd_ovrd_en_MASK         0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spd_ovrd_en_SHIFT        14
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spd_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_lnk_status_ovrd_MASK     0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_lnk_status_ovrd_SHIFT    13
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_lnk_status_ovrd_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_led_spd_ovrd_MASK        0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_led_spd_ovrd_SHIFT       10
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_led_spd_ovrd_DEFAULT     0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_act_led_pol_sel_MASK     0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_act_led_pol_sel_SHIFT    9
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_act_led_pol_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_act_led_act_sel_MASK     0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_act_led_act_sel_SHIFT    5
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_act_led_act_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led2_act_sel_MASK 0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led1_act_sel_MASK 0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led0_act_sel_MASK 0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_tx_act_en_MASK           0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_tx_act_en_SHIFT          1
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_tx_act_en_DEFAULT        0x00000001

/* ETH_PHY_TOP_REG :: LED_13_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_rx_act_en_MASK           0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_rx_act_en_SHIFT          0
#define BCHP_ETH_PHY_TOP_REG_LED_13_CNTRL_rx_act_en_DEFAULT        0x00000001

/***************************************************************************
 *LED_13_LINK_AND_SPEED_ENCODING_SEL - LED Port 13 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_13_LINK_AND_SPEED_ENCODING - LED Port 13 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_13_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_13_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_14_CNTRL - LED Port 14 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: reserved0 [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_reserved0_MASK           0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_reserved0_SHIFT          16

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: lnk_ovrd_en [15:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_lnk_ovrd_en_MASK         0x00008000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_lnk_ovrd_en_SHIFT        15
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_lnk_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: spd_ovrd_en [14:14] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spd_ovrd_en_MASK         0x00004000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spd_ovrd_en_SHIFT        14
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spd_ovrd_en_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: lnk_status_ovrd [13:13] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_lnk_status_ovrd_MASK     0x00002000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_lnk_status_ovrd_SHIFT    13
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_lnk_status_ovrd_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: led_spd_ovrd [12:10] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_led_spd_ovrd_MASK        0x00001c00u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_led_spd_ovrd_SHIFT       10
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_led_spd_ovrd_DEFAULT     0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: act_led_pol_sel [09:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_act_led_pol_sel_MASK     0x00000200u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_act_led_pol_sel_SHIFT    9
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_act_led_pol_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: spdlnk_led2_act_pol_sel [08:08] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led2_act_pol_sel_MASK 0x00000100u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led2_act_pol_sel_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led2_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: spdlnk_led1_act_pol_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led1_act_pol_sel_MASK 0x00000080u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led1_act_pol_sel_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led1_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: spdlnk_led0_act_pol_sel [06:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led0_act_pol_sel_MASK 0x00000040u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led0_act_pol_sel_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led0_act_pol_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: act_led_act_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_act_led_act_sel_MASK     0x00000020u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_act_led_act_sel_SHIFT    5
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_act_led_act_sel_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: spdlnk_led2_act_sel [04:04] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led2_act_sel_MASK 0x00000010u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led2_act_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led2_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: spdlnk_led1_act_sel [03:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led1_act_sel_MASK 0x00000008u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led1_act_sel_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led1_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: spdlnk_led0_act_sel [02:02] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led0_act_sel_MASK 0x00000004u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led0_act_sel_SHIFT 2
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_spdlnk_led0_act_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: tx_act_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_tx_act_en_MASK           0x00000002u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_tx_act_en_SHIFT          1
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_tx_act_en_DEFAULT        0x00000001

/* ETH_PHY_TOP_REG :: LED_14_CNTRL :: rx_act_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_rx_act_en_MASK           0x00000001u
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_rx_act_en_SHIFT          0
#define BCHP_ETH_PHY_TOP_REG_LED_14_CNTRL_rx_act_en_DEFAULT        0x00000001

/***************************************************************************
 *LED_14_LINK_AND_SPEED_ENCODING_SEL - LED Port 14 Link And Speed Encoding Selection Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: rsvd_sel_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_rsvd_sel_spd_encode_2_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: sel_5000m_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_5000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: sel_10G_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_10G_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: sel_2500m_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_2500m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: sel_1000m_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_1000m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: sel_100m_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_100m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: sel_10m_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_10m_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING_SEL :: sel_no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_SEL_sel_no_link_encode_DEFAULT 0x00000000

/***************************************************************************
 *LED_14_LINK_AND_SPEED_ENCODING - LED Port 14 Link And Speed Encoding Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_reserved0_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_reserved0_SHIFT 24

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: rsvd_spd_encode_2 [23:21] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_MASK 0x00e00000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_SHIFT 21
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_rsvd_spd_encode_2_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: m5000_encode [20:18] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m5000_encode_MASK 0x001c0000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m5000_encode_SHIFT 18
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m5000_encode_DEFAULT 0x00000007

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: m10g_encode [17:15] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m10g_encode_MASK 0x00038000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m10g_encode_SHIFT 15
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m10g_encode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: m2500_encode [14:12] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m2500_encode_MASK 0x00007000u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m2500_encode_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m2500_encode_DEFAULT 0x00000004

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: m1000_encode [11:09] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m1000_encode_MASK 0x00000e00u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m1000_encode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m1000_encode_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: m100_encode [08:06] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m100_encode_MASK 0x000001c0u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m100_encode_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m100_encode_DEFAULT 0x00000005

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: m10_encode [05:03] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m10_encode_MASK 0x00000038u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m10_encode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_m10_encode_DEFAULT 0x00000006

/* ETH_PHY_TOP_REG :: LED_14_LINK_AND_SPEED_ENCODING :: no_link_encode [02:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_no_link_encode_MASK 0x00000007u
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_no_link_encode_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_14_LINK_AND_SPEED_ENCODING_no_link_encode_DEFAULT 0x00000007

/***************************************************************************
 *LED_BLINK_RATE_CNTRL - LED port Blink Rate Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: LED_BLINK_RATE_CNTRL :: led_on_time [31:16] */
#define BCHP_ETH_PHY_TOP_REG_LED_BLINK_RATE_CNTRL_led_on_time_MASK 0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_LED_BLINK_RATE_CNTRL_led_on_time_SHIFT 16
#define BCHP_ETH_PHY_TOP_REG_LED_BLINK_RATE_CNTRL_led_on_time_DEFAULT 0x00000320

/* ETH_PHY_TOP_REG :: LED_BLINK_RATE_CNTRL :: led_off_time [15:00] */
#define BCHP_ETH_PHY_TOP_REG_LED_BLINK_RATE_CNTRL_led_off_time_MASK 0x0000ffffu
#define BCHP_ETH_PHY_TOP_REG_LED_BLINK_RATE_CNTRL_led_off_time_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_LED_BLINK_RATE_CNTRL_led_off_time_DEFAULT 0x00000320

/***************************************************************************
 *AGGR_LED_PWM_CNTRL - Aggregate LED PWM Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: AGGR_LED_PWM_CNTRL :: reserved0 [31:02] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_reserved0_MASK     0xfffffffcu
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_reserved0_SHIFT    2

/* ETH_PHY_TOP_REG :: AGGR_LED_PWM_CNTRL :: pwm_polarity [01:01] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_pwm_polarity_MASK  0x00000002u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_pwm_polarity_SHIFT 1
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_pwm_polarity_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: AGGR_LED_PWM_CNTRL :: pwm_enable [00:00] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_pwm_enable_MASK    0x00000001u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_pwm_enable_SHIFT   0
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_PWM_CNTRL_pwm_enable_DEFAULT 0x00000000

/***************************************************************************
 *AGGR_LED_INTENSITY_CNTRL - Aggregate LED Intensity Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: AGGR_LED_INTENSITY_CNTRL :: led_on_low [31:16] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_INTENSITY_CNTRL_led_on_low_MASK 0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_INTENSITY_CNTRL_led_on_low_SHIFT 16
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_INTENSITY_CNTRL_led_on_low_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: AGGR_LED_INTENSITY_CNTRL :: led_on_high [15:00] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_INTENSITY_CNTRL_led_on_high_MASK 0x0000ffffu
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_INTENSITY_CNTRL_led_on_high_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_INTENSITY_CNTRL_led_on_high_DEFAULT 0x00000000

/***************************************************************************
 *AGGR_LED_CNTRL - Aggregate LED Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: AGGR_LED_CNTRL :: reserved0 [31:19] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_reserved0_MASK         0xfff80000u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_reserved0_SHIFT        19

/* ETH_PHY_TOP_REG :: AGGR_LED_CNTRL :: lnk_pol_sel [18:18] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_lnk_pol_sel_MASK       0x00040000u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_lnk_pol_sel_SHIFT      18
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_lnk_pol_sel_DEFAULT    0x00000000

/* ETH_PHY_TOP_REG :: AGGR_LED_CNTRL :: act_pol_sel [17:17] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_act_pol_sel_MASK       0x00020000u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_act_pol_sel_SHIFT      17
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_act_pol_sel_DEFAULT    0x00000000

/* ETH_PHY_TOP_REG :: AGGR_LED_CNTRL :: act_sel [16:16] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_act_sel_MASK           0x00010000u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_act_sel_SHIFT          16
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_act_sel_DEFAULT        0x00000000

/* ETH_PHY_TOP_REG :: AGGR_LED_CNTRL :: port_en [15:00] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_port_en_MASK           0x0000ffffu
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_port_en_SHIFT          0
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_CNTRL_port_en_DEFAULT        0x00000000

/***************************************************************************
 *AGGR_LED_BLINK_RATE_CNTRL - Aggregate LED Blink Rate Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: AGGR_LED_BLINK_RATE_CNTRL :: led_on_time [31:16] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_BLINK_RATE_CNTRL_led_on_time_MASK 0xffff0000u
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_BLINK_RATE_CNTRL_led_on_time_SHIFT 16
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_BLINK_RATE_CNTRL_led_on_time_DEFAULT 0x00000320

/* ETH_PHY_TOP_REG :: AGGR_LED_BLINK_RATE_CNTRL :: led_off_time [15:00] */
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_BLINK_RATE_CNTRL_led_off_time_MASK 0x0000ffffu
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_BLINK_RATE_CNTRL_led_off_time_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_AGGR_LED_BLINK_RATE_CNTRL_led_off_time_DEFAULT 0x00000320

/***************************************************************************
 *SPARE_CNTRL - Reserved for Future Usage Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: SPARE_CNTRL :: spare_reg [31:00] */
#define BCHP_ETH_PHY_TOP_REG_SPARE_CNTRL_spare_reg_MASK            0xffffffffu
#define BCHP_ETH_PHY_TOP_REG_SPARE_CNTRL_spare_reg_SHIFT           0
#define BCHP_ETH_PHY_TOP_REG_SPARE_CNTRL_spare_reg_DEFAULT         0x00000000

/***************************************************************************
 *XPORT0_XGMII_GMII_CLK_MUX_CNTRL - Xport 0 XGMII/GMII Clock Mux Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPORT0_XGMII_GMII_CLK_MUX_CNTRL :: reserved0 [31:02] */
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_reserved0_MASK 0xfffffffcu
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_reserved0_SHIFT 2

/* ETH_PHY_TOP_REG :: XPORT0_XGMII_GMII_CLK_MUX_CNTRL :: GMII_STANDARD_MUX_EN [01:01] */
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_GMII_STANDARD_MUX_EN_MASK 0x00000002u
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_GMII_STANDARD_MUX_EN_SHIFT 1
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_GMII_STANDARD_MUX_EN_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPORT0_XGMII_GMII_CLK_MUX_CNTRL :: XGMII_STANDARD_MUX_EN [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_XGMII_STANDARD_MUX_EN_MASK 0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_XGMII_STANDARD_MUX_EN_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_XPORT0_XGMII_GMII_CLK_MUX_CNTRL_XGMII_STANDARD_MUX_EN_DEFAULT 0x00000000

/***************************************************************************
 *XPHY_REV - XPHY Revision Control register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_REV :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_REV_reserved0_MASK               0xff000000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_REV_reserved0_SHIFT              24

/* ETH_PHY_TOP_REG :: XPHY_REV :: xphy_rev [23:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_REV_xphy_rev_MASK                0x00ffffffu
#define BCHP_ETH_PHY_TOP_REG_XPHY_REV_xphy_rev_SHIFT               0
#define BCHP_ETH_PHY_TOP_REG_XPHY_REV_xphy_rev_DEFAULT             0x00000000

/***************************************************************************
 *XPHY_TEST_CNTRL_0 - XPHY 0 Test Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_0 :: reserved0 [31:06] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_reserved0_MASK      0xffffffc0u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_reserved0_SHIFT     6

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_0 :: tmode [05:05] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_tmode_MASK          0x00000020u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_tmode_SHIFT         5
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_tmode_DEFAULT       0x00000001

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_0 :: iso_enable [04:04] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_iso_enable_MASK     0x00000010u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_iso_enable_SHIFT    4
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_iso_enable_DEFAULT  0x00000001

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_0 :: tmode_sel [03:01] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_tmode_sel_MASK      0x0000000eu
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_tmode_sel_SHIFT     1
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_tmode_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_0 :: phy_test_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_phy_test_en_MASK    0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_phy_test_en_SHIFT   0
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_0_phy_test_en_DEFAULT 0x00000000

/***************************************************************************
 *XPHY_CNTRL_0 - XPHY 0 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: reserved0 [31:15] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_reserved0_MASK           0xffff8000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_reserved0_SHIFT          15

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: led_invert [14:14] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_led_invert_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_led_invert_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_led_invert_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: osc_ctrl [13:09] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_osc_ctrl_MASK            0x00003e00u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_osc_ctrl_SHIFT           9
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_osc_ctrl_DEFAULT         0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: xtal_bypass [08:08] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_xtal_bypass_MASK         0x00000100u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_xtal_bypass_SHIFT        8
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_xtal_bypass_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: refclk_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_refclk_sel_MASK          0x00000080u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_refclk_sel_SHIFT         7
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_refclk_sel_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: phy_phyad [06:02] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_phy_phyad_MASK           0x0000007cu
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_phy_phyad_SHIFT          2
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_phy_phyad_DEFAULT        0x00000009

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: phy_reset [01:01] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_phy_reset_MASK           0x00000002u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_phy_reset_SHIFT          1
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_phy_reset_DEFAULT        0x00000001

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_0 :: super_isolate [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_super_isolate_MASK       0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_super_isolate_SHIFT      0
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_0_super_isolate_DEFAULT    0x00000000

/***************************************************************************
 *XPHY_STATUS_0 - XPHY 0 Status Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_STATUS_0 :: reserved0 [31:10] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_reserved0_MASK          0xfffffc00u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_reserved0_SHIFT         10

/* ETH_PHY_TOP_REG :: XPHY_STATUS_0 :: led [09:05] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_led_MASK                0x000003e0u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_led_SHIFT               5
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_led_DEFAULT             0x0000001f

/* ETH_PHY_TOP_REG :: XPHY_STATUS_0 :: lnk_spd10g [04:04] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd10g_MASK         0x00000010u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd10g_SHIFT        4
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd10g_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_0 :: lnk_spd5g [03:03] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd5g_MASK          0x00000008u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd5g_SHIFT         3
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd5g_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_0 :: lnk_spd2p5g [02:02] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd2p5g_MASK        0x00000004u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd2p5g_SHIFT       2
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd2p5g_DEFAULT     0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_0 :: lnk_spd1g [01:01] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd1g_MASK          0x00000002u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd1g_SHIFT         1
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd1g_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_0 :: lnk_spd100m [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd100m_MASK        0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd100m_SHIFT       0
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_0_lnk_spd100m_DEFAULT     0x00000000

/***************************************************************************
 *XPHY_TEST_CNTRL_1 - XPHY 1 Test Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_1 :: reserved0 [31:06] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_reserved0_MASK      0xffffffc0u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_reserved0_SHIFT     6

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_1 :: tmode [05:05] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_tmode_MASK          0x00000020u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_tmode_SHIFT         5
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_tmode_DEFAULT       0x00000001

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_1 :: iso_enable [04:04] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_iso_enable_MASK     0x00000010u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_iso_enable_SHIFT    4
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_iso_enable_DEFAULT  0x00000001

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_1 :: tmode_sel [03:01] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_tmode_sel_MASK      0x0000000eu
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_tmode_sel_SHIFT     1
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_tmode_sel_DEFAULT   0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL_1 :: phy_test_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_phy_test_en_MASK    0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_phy_test_en_SHIFT   0
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL_1_phy_test_en_DEFAULT 0x00000000

/***************************************************************************
 *XPHY_CNTRL_1 - XPHY 1 Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: reserved0 [31:15] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_reserved0_MASK           0xffff8000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_reserved0_SHIFT          15

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: led_invert [14:14] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_led_invert_MASK          0x00004000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_led_invert_SHIFT         14
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_led_invert_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: osc_ctrl [13:09] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_osc_ctrl_MASK            0x00003e00u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_osc_ctrl_SHIFT           9
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_osc_ctrl_DEFAULT         0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: xtal_bypass [08:08] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_xtal_bypass_MASK         0x00000100u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_xtal_bypass_SHIFT        8
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_xtal_bypass_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: refclk_sel [07:07] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_refclk_sel_MASK          0x00000080u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_refclk_sel_SHIFT         7
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_refclk_sel_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: phy_phyad [06:02] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_phy_phyad_MASK           0x0000007cu
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_phy_phyad_SHIFT          2
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_phy_phyad_DEFAULT        0x00000009

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: phy_reset [01:01] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_phy_reset_MASK           0x00000002u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_phy_reset_SHIFT          1
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_phy_reset_DEFAULT        0x00000001

/* ETH_PHY_TOP_REG :: XPHY_CNTRL_1 :: super_isolate [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_super_isolate_MASK       0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_super_isolate_SHIFT      0
#define BCHP_ETH_PHY_TOP_REG_XPHY_CNTRL_1_super_isolate_DEFAULT    0x00000000

/***************************************************************************
 *XPHY_STATUS_1 - XPHY 1 Status Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_STATUS_1 :: reserved0 [31:10] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_reserved0_MASK          0xfffffc00u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_reserved0_SHIFT         10

/* ETH_PHY_TOP_REG :: XPHY_STATUS_1 :: led [09:05] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_led_MASK                0x000003e0u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_led_SHIFT               5
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_led_DEFAULT             0x0000001f

/* ETH_PHY_TOP_REG :: XPHY_STATUS_1 :: lnk_spd10g [04:04] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd10g_MASK         0x00000010u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd10g_SHIFT        4
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd10g_DEFAULT      0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_1 :: lnk_spd5g [03:03] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd5g_MASK          0x00000008u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd5g_SHIFT         3
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd5g_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_1 :: lnk_spd2p5g [02:02] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd2p5g_MASK        0x00000004u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd2p5g_SHIFT       2
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd2p5g_DEFAULT     0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_1 :: lnk_spd1g [01:01] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd1g_MASK          0x00000002u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd1g_SHIFT         1
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd1g_DEFAULT       0x00000000

/* ETH_PHY_TOP_REG :: XPHY_STATUS_1 :: lnk_spd100m [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd100m_MASK        0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd100m_SHIFT       0
#define BCHP_ETH_PHY_TOP_REG_XPHY_STATUS_1_lnk_spd100m_DEFAULT     0x00000000

/***************************************************************************
 *XPHY_MUX_SEL_CNTRL - XPHY Mux Select Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_MUX_SEL_CNTRL :: reserved0 [31:01] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_MUX_SEL_CNTRL_reserved0_MASK     0xfffffffeu
#define BCHP_ETH_PHY_TOP_REG_XPHY_MUX_SEL_CNTRL_reserved0_SHIFT    1

/* ETH_PHY_TOP_REG :: XPHY_MUX_SEL_CNTRL :: xphy_mux_sel [00:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_MUX_SEL_CNTRL_xphy_mux_sel_MASK  0x00000001u
#define BCHP_ETH_PHY_TOP_REG_XPHY_MUX_SEL_CNTRL_xphy_mux_sel_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_XPHY_MUX_SEL_CNTRL_xphy_mux_sel_DEFAULT 0x00000001

/***************************************************************************
 *MACSEC_CNTRL - MACSEC Control Register
 ***************************************************************************/
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_NUM_FLDS          6
#define fl0_to_ms_ep_port_mode_fld                          5
#define fl0_to_ms_pkt_type_fld                              4
#define fl0_to_ms_port_mode_fld                             3 
#define ingress_bypass_en_fld                               2 
#define egress_bypass_en_fld                                1 
#define true_ieee_std_802pt1ae_authentication_enable_fld    0 

/* ETH_PHY_TOP_REG :: MACSEC_CNTRL :: reserved0 [31:13] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_reserved0_MASK           0xffffe000u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_reserved0_SHIFT          13

/* ETH_PHY_TOP_REG :: MACSEC_CNTRL :: fl0_to_ms_ep_port_mode [12:09] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_ep_port_mode_MASK 0x00001e00u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_ep_port_mode_SHIFT 9
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_ep_port_mode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_CNTRL :: fl0_to_ms_pkt_type [08:07] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_pkt_type_MASK  0x00000180u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_pkt_type_SHIFT 7
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_pkt_type_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_CNTRL :: fl0_to_ms_port_mode [06:03] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_port_mode_MASK 0x00000078u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_port_mode_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_fl0_to_ms_port_mode_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_CNTRL :: ingress_bypass_en [02:02] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_ingress_bypass_en_MASK   0x00000004u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_ingress_bypass_en_SHIFT  2
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_ingress_bypass_en_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_CNTRL :: egress_bypass_en [01:01] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_egress_bypass_en_MASK    0x00000002u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_egress_bypass_en_SHIFT   1
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_egress_bypass_en_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_CNTRL :: true_ieee_std_802pt1ae_authentication_enable [00:00] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_true_ieee_std_802pt1ae_authentication_enable_MASK 0x00000001u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_true_ieee_std_802pt1ae_authentication_enable_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_true_ieee_std_802pt1ae_authentication_enable_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_RMT_LPBK_CNTRL - MACSEC Remote Loopback Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: reserved0 [31:13] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_reserved0_MASK  0xffffe000u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_reserved0_SHIFT 13

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: copy_svtag [12:12] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_copy_svtag_MASK 0x00001000u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_copy_svtag_SHIFT 12
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_copy_svtag_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: modify_svtag [11:11] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_modify_svtag_MASK 0x00000800u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_modify_svtag_SHIFT 11
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_modify_svtag_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: read_threshold [10:08] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_read_threshold_MASK 0x00000700u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_read_threshold_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_read_threshold_DEFAULT 0x00000002

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: tx_port_id [07:06] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_port_id_MASK 0x000000c0u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_port_id_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_port_id_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: tx_port_sel [05:05] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_port_sel_MASK 0x00000020u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_port_sel_SHIFT 5
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_port_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: rxerr_en [04:04] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_rxerr_en_MASK   0x00000010u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_rxerr_en_SHIFT  4
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_rxerr_en_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: tx_crc_err [03:03] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_crc_err_MASK 0x00000008u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_crc_err_SHIFT 3
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_crc_err_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: tx_crc_mode [02:01] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_crc_mode_MASK 0x00000006u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_crc_mode_SHIFT 1
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_tx_crc_mode_DEFAULT 0x00000001

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_CNTRL :: rmt_loopback_en [00:00] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_rmt_loopback_en_MASK 0x00000001u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_rmt_loopback_en_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_CNTRL_rmt_loopback_en_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_RMT_LPBK_SVTAG - MACSEC Remote Loopback SVTAG Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_SVTAG :: svtag_signature [31:24] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_svtag_signature_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_svtag_signature_SHIFT 24
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_svtag_signature_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_SVTAG :: offset_addr [23:16] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_offset_addr_MASK 0x00ff0000u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_offset_addr_SHIFT 16
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_offset_addr_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_SVTAG :: unsued1 [15:12] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_unsued1_MASK    0x0000f000u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_unsued1_SHIFT   12
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_unsued1_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_SVTAG :: pkt_type [11:10] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_pkt_type_MASK   0x00000c00u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_pkt_type_SHIFT  10
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_pkt_type_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_SVTAG :: unused0 [09:08] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_unused0_MASK    0x00000300u
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_unused0_SHIFT   8
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_unused0_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: MACSEC_RMT_LPBK_SVTAG :: sc [07:00] */
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_sc_MASK         0x000000ffu
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_sc_SHIFT        0
#define BCHP_ETH_PHY_TOP_REG_MACSEC_RMT_LPBK_SVTAG_sc_DEFAULT      0x00000000

/***************************************************************************
 *XPHY_TEST_CNTRL1 - XPHY Test Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: reserved0 [31:24] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_reserved0_MASK       0xff000000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_reserved0_SHIFT      24

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: xphy_test_logic_reset [23:22] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_test_logic_reset_MASK 0x00c00000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_test_logic_reset_SHIFT 22
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_test_logic_reset_DEFAULT 0x00000003

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: clk_div [21:12] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_clk_div_MASK         0x837ff000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_clk_div_SHIFT        12
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_clk_div_DEFAULT      0x00000042

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: gmii_standard_mux_en [11:10] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_gmii_standard_mux_en_MASK 0x00000c00u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_gmii_standard_mux_en_SHIFT 10
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_gmii_standard_mux_en_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: xgmii_standard_mux_en [09:08] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xgmii_standard_mux_en_MASK 0x00000300u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xgmii_standard_mux_en_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xgmii_standard_mux_en_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: serdes_standard_mux_en [07:06] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_serdes_standard_mux_en_MASK 0x000000c0u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_serdes_standard_mux_en_SHIFT 6
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_serdes_standard_mux_en_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: serdes_test_clk_sel [05:04] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_serdes_test_clk_sel_MASK 0x00000030u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_serdes_test_clk_sel_SHIFT 4
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_serdes_test_clk_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: xphy_clk_sel [03:02] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_clk_sel_MASK    0x0000000cu
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_clk_sel_SHIFT   2
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_clk_sel_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_CNTRL1 :: xphy_test_en [01:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_test_en_MASK    0x00000003u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_test_en_SHIFT   0
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_CNTRL1_xphy_test_en_DEFAULT 0x00000000

/***************************************************************************
 *XPHY_TEST_STATUS - XPHY TEST_STATUS Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_TEST_STATUS :: reserved0 [31:04] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_reserved0_MASK       0xfffffff0u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_reserved0_SHIFT      4

/* ETH_PHY_TOP_REG :: XPHY_TEST_STATUS :: test_status [03:02] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_test_status_MASK     0x0000000cu
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_test_status_SHIFT    2
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_test_status_DEFAULT  0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_STATUS :: tx_wck_vld [01:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_tx_wck_vld_MASK      0x00000003u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_tx_wck_vld_SHIFT     0
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_STATUS_tx_wck_vld_DEFAULT   0x00000000

/***************************************************************************
 *XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL - XPHY Test XGMII Elastic Buffers Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL :: xgmii_rxfifo_compensation_threshold [31:24] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_rxfifo_compensation_threshold_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_rxfifo_compensation_threshold_SHIFT 24
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_rxfifo_compensation_threshold_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL :: xgmii_txfifo_compensation_threshold [23:16] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_txfifo_compensation_threshold_MASK 0x00ff0000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_txfifo_compensation_threshold_SHIFT 16
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_txfifo_compensation_threshold_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL :: xgmii_rxfifo_threshold [15:08] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_rxfifo_threshold_MASK 0x0000ff00u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_rxfifo_threshold_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_rxfifo_threshold_DEFAULT 0x00000022

/* ETH_PHY_TOP_REG :: XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL :: xgmii_txfifo_threshold [07:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_txfifo_threshold_MASK 0x000000ffu
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_txfifo_threshold_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_XGMII_ELASTIC_BUFFER_CTRL_xgmii_txfifo_threshold_DEFAULT 0x00000022

/***************************************************************************
 *XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL - XPHY Test GMII Elastic Buffers Control Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL :: gmii_rxfifo_compensation_threshold [31:24] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_rxfifo_compensation_threshold_MASK 0xff000000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_rxfifo_compensation_threshold_SHIFT 24
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_rxfifo_compensation_threshold_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL :: gmii_txfifo_compensation_threshold [23:16] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_txfifo_compensation_threshold_MASK 0x00ff0000u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_txfifo_compensation_threshold_SHIFT 16
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_txfifo_compensation_threshold_DEFAULT 0x00000000

/* ETH_PHY_TOP_REG :: XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL :: gmii_rxfifo_threshold [15:08] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_rxfifo_threshold_MASK 0x0000ff00u
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_rxfifo_threshold_SHIFT 8
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_rxfifo_threshold_DEFAULT 0x00000022

/* ETH_PHY_TOP_REG :: XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL :: gmii_txfifo_threshold [07:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_txfifo_threshold_MASK 0x000000ffu
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_txfifo_threshold_SHIFT 0
#define BCHP_ETH_PHY_TOP_REG_XPHY_TEST_GMII_ELASTIC_BUFFER_CTRL_gmii_txfifo_threshold_DEFAULT 0x00000022

/***************************************************************************
 *XPHY_SPARE0 - XPHY SPARE0 Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_SPARE0 :: spare [31:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE0_spare_MASK                0xffffffffu
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE0_spare_SHIFT               0
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE0_spare_DEFAULT             0x00000000

/***************************************************************************
 *XPHY_SPARE1 - XPHY SPARE1 Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_SPARE1 :: spare [31:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE1_spare_MASK                0xffffffffu
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE1_spare_SHIFT               0
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE1_spare_DEFAULT             0x00000000

/***************************************************************************
 *XPHY_SPARE2 - XPHY SPARE2 Register
 ***************************************************************************/
/* ETH_PHY_TOP_REG :: XPHY_SPARE2 :: reserved0 [31:02] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE2_reserved0_MASK            0xfffffffcu
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE2_reserved0_SHIFT           2

/* ETH_PHY_TOP_REG :: XPHY_SPARE2 :: spare [01:00] */
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE2_spare_MASK                0x00000003u
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE2_spare_SHIFT               0
#define BCHP_ETH_PHY_TOP_REG_XPHY_SPARE2_spare_DEFAULT             0x00000000

#endif /* #ifndef BCHP_ETH_PHY_TOP_REG_H__ */

/* End of File */
