// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_mux_332_14_1_1.h"
#include "cnn_urem_4ns_3ns_ibs.h"
#include "cnn_urem_3ns_3ns_jbC.h"

namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 240
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > conv_out_0_V_address0;
    sc_out< sc_logic > conv_out_0_V_ce0;
    sc_in< sc_lv<14> > conv_out_0_V_q0;
    sc_out< sc_lv<11> > conv_out_0_V_address1;
    sc_out< sc_logic > conv_out_0_V_ce1;
    sc_in< sc_lv<14> > conv_out_0_V_q1;
    sc_out< sc_lv<11> > conv_out_1_V_address0;
    sc_out< sc_logic > conv_out_1_V_ce0;
    sc_in< sc_lv<14> > conv_out_1_V_q0;
    sc_out< sc_lv<11> > conv_out_1_V_address1;
    sc_out< sc_logic > conv_out_1_V_ce1;
    sc_in< sc_lv<14> > conv_out_1_V_q1;
    sc_out< sc_lv<11> > conv_out_2_V_address0;
    sc_out< sc_logic > conv_out_2_V_ce0;
    sc_in< sc_lv<14> > conv_out_2_V_q0;
    sc_out< sc_lv<11> > conv_out_2_V_address1;
    sc_out< sc_logic > conv_out_2_V_ce1;
    sc_in< sc_lv<14> > conv_out_2_V_q1;
    sc_out< sc_lv<5> > max_pool_out_0_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_1_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_2_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_3_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_3_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_4_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_4_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_5_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_5_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_1_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_2_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_3_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_3_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_4_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_4_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_5_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_5_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_1_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_2_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_3_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_3_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_4_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_4_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_5_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_5_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_0_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_2_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_3_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_3_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_4_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_4_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_5_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_5_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_0_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_2_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_3_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_3_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_4_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_4_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_5_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_5_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_2_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_3_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_3_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_4_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_4_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_5_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_5_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_1_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_3_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_3_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_4_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_4_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_5_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_5_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_1_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_3_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_3_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_4_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_4_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_5_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_5_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_1_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_3_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_3_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_4_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_4_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_5_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_5_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_5_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<3> > ap_var_for_const1;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    cnn_mux_332_14_1_1<1,1,14,14,14,32,14>* cnn_mux_332_14_1_1_U55;
    cnn_mux_332_14_1_1<1,1,14,14,14,32,14>* cnn_mux_332_14_1_1_U56;
    cnn_urem_4ns_3ns_ibs<1,8,4,3,3>* cnn_urem_4ns_3ns_ibs_U57;
    cnn_urem_3ns_3ns_jbC<1,7,3,3,3>* cnn_urem_3ns_3ns_jbC_U58;
    cnn_urem_4ns_3ns_ibs<1,8,4,3,3>* cnn_urem_4ns_3ns_ibs_U59;
    cnn_urem_4ns_3ns_ibs<1,8,4,3,3>* cnn_urem_4ns_3ns_ibs_U60;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten29_reg_1045;
    sc_signal< sc_lv<3> > f_0_reg_1057;
    sc_signal< sc_lv<8> > indvar_flatten_reg_1068;
    sc_signal< sc_lv<4> > r_0_reg_1080;
    sc_signal< sc_lv<4> > r_0_reg_1080_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > r_0_reg_1080_pp0_iter2_reg;
    sc_signal< sc_lv<4> > r_0_reg_1080_pp0_iter3_reg;
    sc_signal< sc_lv<4> > c_0_reg_1092;
    sc_signal< sc_lv<1> > icmp_ln10_fu_1131_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1837;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1837_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1837_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1837_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1143_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1841;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1841_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1841_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1841_pp0_iter3_reg;
    sc_signal< sc_lv<3> > select_ln1494_1_fu_1149_p3;
    sc_signal< sc_lv<3> > select_ln1494_1_reg_1853;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln1494_1_reg_1853_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln1494_1_reg_1853_pp0_iter2_reg;
    sc_signal< sc_lv<3> > select_ln1494_1_reg_1853_pp0_iter3_reg;
    sc_signal< sc_lv<10> > add_ln10_fu_1163_p2;
    sc_signal< sc_lv<10> > add_ln10_reg_1860;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > and_ln1494_fu_1187_p2;
    sc_signal< sc_lv<1> > and_ln1494_reg_1865;
    sc_signal< sc_lv<1> > and_ln1494_reg_1865_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln1494_reg_1865_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln1494_reg_1865_pp0_iter3_reg;
    sc_signal< sc_lv<4> > r_fu_1193_p2;
    sc_signal< sc_lv<4> > r_reg_1873;
    sc_signal< sc_lv<4> > r_reg_1873_pp0_iter1_reg;
    sc_signal< sc_lv<4> > r_reg_1873_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln13_fu_1204_p3;
    sc_signal< sc_lv<4> > select_ln13_reg_1880;
    sc_signal< sc_lv<4> > select_ln13_reg_1880_pp0_iter1_reg;
    sc_signal< sc_lv<4> > select_ln13_reg_1880_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln13_10_fu_1218_p3;
    sc_signal< sc_lv<4> > select_ln13_10_reg_1888;
    sc_signal< sc_lv<8> > select_ln13_11_fu_1238_p3;
    sc_signal< sc_lv<8> > select_ln13_11_reg_1893;
    sc_signal< sc_lv<4> > c_fu_1245_p2;
    sc_signal< sc_lv<4> > c_reg_1898;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<3> > grp_fu_1157_p2;
    sc_signal< sc_lv<3> > urem_ln1494_reg_1903;
    sc_signal< sc_lv<3> > or_ln1494_1_fu_1426_p2;
    sc_signal< sc_lv<3> > or_ln1494_1_reg_1913;
    sc_signal< sc_lv<8> > tmp_8_reg_1918;
    sc_signal< sc_lv<12> > add_ln1494_8_fu_1501_p2;
    sc_signal< sc_lv<12> > add_ln1494_8_reg_1938;
    sc_signal< sc_lv<3> > trunc_ln203_fu_1507_p1;
    sc_signal< sc_lv<3> > trunc_ln203_reg_1953;
    sc_signal< sc_lv<32> > zext_ln1494_fu_1531_p1;
    sc_signal< sc_lv<32> > zext_ln1494_reg_1958;
    sc_signal< sc_lv<4> > select_ln13_9_fu_1562_p3;
    sc_signal< sc_lv<4> > select_ln13_9_reg_1964;
    sc_signal< sc_lv<14> > select_ln29_1_fu_1616_p3;
    sc_signal< sc_lv<14> > select_ln29_1_reg_2000;
    sc_signal< sc_lv<4> > tmp_12_reg_2006;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter3_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten29_phi_fu_1049_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_1061_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_1072_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_1084_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_1096_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln1494_8_fu_1401_p1;
    sc_signal< sc_lv<64> > zext_ln1494_12_fu_1476_p1;
    sc_signal< sc_lv<64> > zext_ln1494_9_fu_1575_p1;
    sc_signal< sc_lv<64> > zext_ln1494_14_fu_1604_p1;
    sc_signal< sc_lv<64> > zext_ln203_7_fu_1769_p1;
    sc_signal< sc_lv<64> > zext_ln203_8_fu_1797_p1;
    sc_signal< sc_lv<3> > select_ln13_8_fu_1653_p3;
    sc_signal< sc_lv<3> > trunc_ln203_2_fu_1756_p1;
    sc_signal< sc_lv<14> > select_ln29_3_fu_1694_p3;
    sc_signal< sc_lv<32> > grp_fu_1103_p4;
    sc_signal< sc_lv<32> > grp_fu_1114_p4;
    sc_signal< sc_lv<3> > grp_fu_1125_p1;
    sc_signal< sc_lv<3> > f_fu_1137_p2;
    sc_signal< sc_lv<3> > grp_fu_1157_p0;
    sc_signal< sc_lv<1> > icmp_ln16_fu_1181_p2;
    sc_signal< sc_lv<1> > xor_ln1494_fu_1176_p2;
    sc_signal< sc_lv<4> > select_ln1494_fu_1169_p3;
    sc_signal< sc_lv<1> > or_ln13_fu_1199_p2;
    sc_signal< sc_lv<3> > grp_fu_1212_p1;
    sc_signal< sc_lv<4> > grp_fu_1226_p0;
    sc_signal< sc_lv<3> > grp_fu_1226_p1;
    sc_signal< sc_lv<8> > add_ln13_fu_1232_p2;
    sc_signal< sc_lv<5> > shl_ln_fu_1250_p3;
    sc_signal< sc_lv<3> > mul_ln1494_fu_1267_p1;
    sc_signal< sc_lv<8> > mul_ln1494_fu_1267_p2;
    sc_signal< sc_lv<3> > zext_ln1494_mid2_v_fu_1273_p4;
    sc_signal< sc_lv<5> > or_ln26_fu_1258_p2;
    sc_signal< sc_lv<5> > shl_ln26_mid1_fu_1301_p3;
    sc_signal< sc_lv<5> > select_ln1494_2_fu_1287_p3;
    sc_signal< sc_lv<5> > select_ln13_6_fu_1308_p3;
    sc_signal< sc_lv<5> > mul_ln1494_1_fu_1319_p1;
    sc_signal< sc_lv<5> > or_ln26_1_fu_1325_p2;
    sc_signal< sc_lv<5> > select_ln1494_3_fu_1294_p3;
    sc_signal< sc_lv<5> > select_ln13_7_fu_1331_p3;
    sc_signal< sc_lv<5> > mul_ln1494_2_fu_1342_p1;
    sc_signal< sc_lv<5> > shl_ln2_fu_1348_p3;
    sc_signal< sc_lv<10> > zext_ln1494_7_fu_1355_p1;
    sc_signal< sc_lv<10> > mul_ln1494_1_fu_1319_p2;
    sc_signal< sc_lv<10> > add_ln1494_fu_1359_p2;
    sc_signal< sc_lv<2> > trunc_ln1494_fu_1365_p1;
    sc_signal< sc_lv<3> > tmp_s_fu_1369_p3;
    sc_signal< sc_lv<8> > tmp_fu_1383_p4;
    sc_signal< sc_lv<3> > or_ln1494_fu_1377_p2;
    sc_signal< sc_lv<11> > tmp_5_fu_1393_p3;
    sc_signal< sc_lv<10> > mul_ln1494_2_fu_1342_p2;
    sc_signal< sc_lv<10> > add_ln1494_4_fu_1408_p2;
    sc_signal< sc_lv<2> > trunc_ln1494_1_fu_1414_p1;
    sc_signal< sc_lv<3> > tmp_6_fu_1418_p3;
    sc_signal< sc_lv<5> > or_ln27_fu_1442_p2;
    sc_signal< sc_lv<10> > zext_ln1494_10_fu_1448_p1;
    sc_signal< sc_lv<10> > add_ln1494_5_fu_1452_p2;
    sc_signal< sc_lv<11> > tmp_10_fu_1458_p3;
    sc_signal< sc_lv<12> > zext_ln1494_4_fu_1283_p1;
    sc_signal< sc_lv<12> > zext_ln1494_11_fu_1466_p1;
    sc_signal< sc_lv<12> > add_ln1494_6_fu_1470_p2;
    sc_signal< sc_lv<10> > add_ln1494_7_fu_1483_p2;
    sc_signal< sc_lv<11> > tmp_11_fu_1489_p3;
    sc_signal< sc_lv<12> > zext_ln1494_13_fu_1497_p1;
    sc_signal< sc_lv<3> > grp_fu_1125_p2;
    sc_signal< sc_lv<4> > mul_ln203_fu_1515_p1;
    sc_signal< sc_lv<10> > mul_ln203_fu_1515_p2;
    sc_signal< sc_lv<4> > udiv_ln_fu_1521_p4;
    sc_signal< sc_lv<4> > mul_ln203_1_fu_1546_p1;
    sc_signal< sc_lv<10> > mul_ln203_1_fu_1546_p2;
    sc_signal< sc_lv<4> > udiv_ln203_mid1_fu_1552_p4;
    sc_signal< sc_lv<4> > select_ln1494_5_fu_1536_p3;
    sc_signal< sc_lv<11> > tmp_9_fu_1569_p3;
    sc_signal< sc_lv<14> > grp_fu_1103_p5;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1586_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_2_fu_1582_p1;
    sc_signal< sc_lv<13> > select_ln29_fu_1592_p3;
    sc_signal< sc_lv<14> > grp_fu_1114_p5;
    sc_signal< sc_lv<14> > zext_ln29_fu_1600_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_1610_p2;
    sc_signal< sc_lv<4> > mul_ln203_2_fu_1627_p1;
    sc_signal< sc_lv<10> > mul_ln203_2_fu_1627_p2;
    sc_signal< sc_lv<3> > grp_fu_1212_p2;
    sc_signal< sc_lv<3> > trunc_ln203_1_fu_1649_p1;
    sc_signal< sc_lv<3> > select_ln1494_4_fu_1643_p3;
    sc_signal< sc_lv<6> > p_shl_cast_fu_1663_p3;
    sc_signal< sc_lv<6> > zext_ln13_fu_1660_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_1676_p2;
    sc_signal< sc_lv<14> > select_ln29_2_fu_1681_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_1688_p2;
    sc_signal< sc_lv<3> > grp_fu_1226_p2;
    sc_signal< sc_lv<6> > zext_ln203_6_fu_1760_p1;
    sc_signal< sc_lv<6> > add_ln203_fu_1670_p2;
    sc_signal< sc_lv<6> > add_ln203_3_fu_1763_p2;
    sc_signal< sc_lv<6> > add_ln203_4_fu_1791_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > mul_ln1494_1_fu_1319_p10;
    sc_signal< sc_lv<10> > mul_ln1494_2_fu_1342_p10;
    sc_signal< sc_lv<8> > mul_ln1494_fu_1267_p10;
    sc_signal< sc_lv<10> > mul_ln203_1_fu_1546_p10;
    sc_signal< sc_lv<10> > mul_ln203_2_fu_1627_p10;
    sc_signal< sc_lv<10> > mul_ln203_fu_1515_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<10> ap_const_lv10_3F6;
    static const sc_lv<8> ap_const_lv8_A9;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<10> ap_const_lv10_16;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_1163_p2();
    void thread_add_ln13_fu_1232_p2();
    void thread_add_ln1494_4_fu_1408_p2();
    void thread_add_ln1494_5_fu_1452_p2();
    void thread_add_ln1494_6_fu_1470_p2();
    void thread_add_ln1494_7_fu_1483_p2();
    void thread_add_ln1494_8_fu_1501_p2();
    void thread_add_ln1494_fu_1359_p2();
    void thread_add_ln203_3_fu_1763_p2();
    void thread_add_ln203_4_fu_1791_p2();
    void thread_add_ln203_fu_1670_p2();
    void thread_and_ln1494_fu_1187_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage1_iter3();
    void thread_ap_condition_pp0_exit_iter3_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_1096_p4();
    void thread_ap_phi_mux_f_0_phi_fu_1061_p4();
    void thread_ap_phi_mux_indvar_flatten29_phi_fu_1049_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_1072_p4();
    void thread_ap_phi_mux_r_0_phi_fu_1084_p4();
    void thread_ap_ready();
    void thread_c_fu_1245_p2();
    void thread_conv_out_0_V_address0();
    void thread_conv_out_0_V_address1();
    void thread_conv_out_0_V_ce0();
    void thread_conv_out_0_V_ce1();
    void thread_conv_out_1_V_address0();
    void thread_conv_out_1_V_address1();
    void thread_conv_out_1_V_ce0();
    void thread_conv_out_1_V_ce1();
    void thread_conv_out_2_V_address0();
    void thread_conv_out_2_V_address1();
    void thread_conv_out_2_V_ce0();
    void thread_conv_out_2_V_ce1();
    void thread_f_fu_1137_p2();
    void thread_grp_fu_1103_p4();
    void thread_grp_fu_1114_p4();
    void thread_grp_fu_1125_p1();
    void thread_grp_fu_1157_p0();
    void thread_grp_fu_1212_p1();
    void thread_grp_fu_1226_p0();
    void thread_grp_fu_1226_p1();
    void thread_icmp_ln10_fu_1131_p2();
    void thread_icmp_ln13_fu_1143_p2();
    void thread_icmp_ln1494_2_fu_1610_p2();
    void thread_icmp_ln1494_3_fu_1676_p2();
    void thread_icmp_ln1494_4_fu_1688_p2();
    void thread_icmp_ln1494_fu_1586_p2();
    void thread_icmp_ln16_fu_1181_p2();
    void thread_max_pool_out_0_0_0_V_address0();
    void thread_max_pool_out_0_0_0_V_ce0();
    void thread_max_pool_out_0_0_0_V_d0();
    void thread_max_pool_out_0_0_0_V_we0();
    void thread_max_pool_out_0_0_1_V_address0();
    void thread_max_pool_out_0_0_1_V_ce0();
    void thread_max_pool_out_0_0_1_V_d0();
    void thread_max_pool_out_0_0_1_V_we0();
    void thread_max_pool_out_0_0_2_V_address0();
    void thread_max_pool_out_0_0_2_V_ce0();
    void thread_max_pool_out_0_0_2_V_d0();
    void thread_max_pool_out_0_0_2_V_we0();
    void thread_max_pool_out_0_0_3_V_address0();
    void thread_max_pool_out_0_0_3_V_ce0();
    void thread_max_pool_out_0_0_3_V_d0();
    void thread_max_pool_out_0_0_3_V_we0();
    void thread_max_pool_out_0_0_4_V_address0();
    void thread_max_pool_out_0_0_4_V_ce0();
    void thread_max_pool_out_0_0_4_V_d0();
    void thread_max_pool_out_0_0_4_V_we0();
    void thread_max_pool_out_0_0_5_V_address0();
    void thread_max_pool_out_0_0_5_V_ce0();
    void thread_max_pool_out_0_0_5_V_d0();
    void thread_max_pool_out_0_0_5_V_we0();
    void thread_max_pool_out_0_1_0_V_address0();
    void thread_max_pool_out_0_1_0_V_ce0();
    void thread_max_pool_out_0_1_0_V_d0();
    void thread_max_pool_out_0_1_0_V_we0();
    void thread_max_pool_out_0_1_1_V_address0();
    void thread_max_pool_out_0_1_1_V_ce0();
    void thread_max_pool_out_0_1_1_V_d0();
    void thread_max_pool_out_0_1_1_V_we0();
    void thread_max_pool_out_0_1_2_V_address0();
    void thread_max_pool_out_0_1_2_V_ce0();
    void thread_max_pool_out_0_1_2_V_d0();
    void thread_max_pool_out_0_1_2_V_we0();
    void thread_max_pool_out_0_1_3_V_address0();
    void thread_max_pool_out_0_1_3_V_ce0();
    void thread_max_pool_out_0_1_3_V_d0();
    void thread_max_pool_out_0_1_3_V_we0();
    void thread_max_pool_out_0_1_4_V_address0();
    void thread_max_pool_out_0_1_4_V_ce0();
    void thread_max_pool_out_0_1_4_V_d0();
    void thread_max_pool_out_0_1_4_V_we0();
    void thread_max_pool_out_0_1_5_V_address0();
    void thread_max_pool_out_0_1_5_V_ce0();
    void thread_max_pool_out_0_1_5_V_d0();
    void thread_max_pool_out_0_1_5_V_we0();
    void thread_max_pool_out_0_2_0_V_address0();
    void thread_max_pool_out_0_2_0_V_ce0();
    void thread_max_pool_out_0_2_0_V_d0();
    void thread_max_pool_out_0_2_0_V_we0();
    void thread_max_pool_out_0_2_1_V_address0();
    void thread_max_pool_out_0_2_1_V_ce0();
    void thread_max_pool_out_0_2_1_V_d0();
    void thread_max_pool_out_0_2_1_V_we0();
    void thread_max_pool_out_0_2_2_V_address0();
    void thread_max_pool_out_0_2_2_V_ce0();
    void thread_max_pool_out_0_2_2_V_d0();
    void thread_max_pool_out_0_2_2_V_we0();
    void thread_max_pool_out_0_2_3_V_address0();
    void thread_max_pool_out_0_2_3_V_ce0();
    void thread_max_pool_out_0_2_3_V_d0();
    void thread_max_pool_out_0_2_3_V_we0();
    void thread_max_pool_out_0_2_4_V_address0();
    void thread_max_pool_out_0_2_4_V_ce0();
    void thread_max_pool_out_0_2_4_V_d0();
    void thread_max_pool_out_0_2_4_V_we0();
    void thread_max_pool_out_0_2_5_V_address0();
    void thread_max_pool_out_0_2_5_V_ce0();
    void thread_max_pool_out_0_2_5_V_d0();
    void thread_max_pool_out_0_2_5_V_we0();
    void thread_max_pool_out_1_0_0_V_address0();
    void thread_max_pool_out_1_0_0_V_ce0();
    void thread_max_pool_out_1_0_0_V_d0();
    void thread_max_pool_out_1_0_0_V_we0();
    void thread_max_pool_out_1_0_1_V_address0();
    void thread_max_pool_out_1_0_1_V_ce0();
    void thread_max_pool_out_1_0_1_V_d0();
    void thread_max_pool_out_1_0_1_V_we0();
    void thread_max_pool_out_1_0_2_V_address0();
    void thread_max_pool_out_1_0_2_V_ce0();
    void thread_max_pool_out_1_0_2_V_d0();
    void thread_max_pool_out_1_0_2_V_we0();
    void thread_max_pool_out_1_0_3_V_address0();
    void thread_max_pool_out_1_0_3_V_ce0();
    void thread_max_pool_out_1_0_3_V_d0();
    void thread_max_pool_out_1_0_3_V_we0();
    void thread_max_pool_out_1_0_4_V_address0();
    void thread_max_pool_out_1_0_4_V_ce0();
    void thread_max_pool_out_1_0_4_V_d0();
    void thread_max_pool_out_1_0_4_V_we0();
    void thread_max_pool_out_1_0_5_V_address0();
    void thread_max_pool_out_1_0_5_V_ce0();
    void thread_max_pool_out_1_0_5_V_d0();
    void thread_max_pool_out_1_0_5_V_we0();
    void thread_max_pool_out_1_1_0_V_address0();
    void thread_max_pool_out_1_1_0_V_ce0();
    void thread_max_pool_out_1_1_0_V_d0();
    void thread_max_pool_out_1_1_0_V_we0();
    void thread_max_pool_out_1_1_1_V_address0();
    void thread_max_pool_out_1_1_1_V_ce0();
    void thread_max_pool_out_1_1_1_V_d0();
    void thread_max_pool_out_1_1_1_V_we0();
    void thread_max_pool_out_1_1_2_V_address0();
    void thread_max_pool_out_1_1_2_V_ce0();
    void thread_max_pool_out_1_1_2_V_d0();
    void thread_max_pool_out_1_1_2_V_we0();
    void thread_max_pool_out_1_1_3_V_address0();
    void thread_max_pool_out_1_1_3_V_ce0();
    void thread_max_pool_out_1_1_3_V_d0();
    void thread_max_pool_out_1_1_3_V_we0();
    void thread_max_pool_out_1_1_4_V_address0();
    void thread_max_pool_out_1_1_4_V_ce0();
    void thread_max_pool_out_1_1_4_V_d0();
    void thread_max_pool_out_1_1_4_V_we0();
    void thread_max_pool_out_1_1_5_V_address0();
    void thread_max_pool_out_1_1_5_V_ce0();
    void thread_max_pool_out_1_1_5_V_d0();
    void thread_max_pool_out_1_1_5_V_we0();
    void thread_max_pool_out_1_2_0_V_address0();
    void thread_max_pool_out_1_2_0_V_ce0();
    void thread_max_pool_out_1_2_0_V_d0();
    void thread_max_pool_out_1_2_0_V_we0();
    void thread_max_pool_out_1_2_1_V_address0();
    void thread_max_pool_out_1_2_1_V_ce0();
    void thread_max_pool_out_1_2_1_V_d0();
    void thread_max_pool_out_1_2_1_V_we0();
    void thread_max_pool_out_1_2_2_V_address0();
    void thread_max_pool_out_1_2_2_V_ce0();
    void thread_max_pool_out_1_2_2_V_d0();
    void thread_max_pool_out_1_2_2_V_we0();
    void thread_max_pool_out_1_2_3_V_address0();
    void thread_max_pool_out_1_2_3_V_ce0();
    void thread_max_pool_out_1_2_3_V_d0();
    void thread_max_pool_out_1_2_3_V_we0();
    void thread_max_pool_out_1_2_4_V_address0();
    void thread_max_pool_out_1_2_4_V_ce0();
    void thread_max_pool_out_1_2_4_V_d0();
    void thread_max_pool_out_1_2_4_V_we0();
    void thread_max_pool_out_1_2_5_V_address0();
    void thread_max_pool_out_1_2_5_V_ce0();
    void thread_max_pool_out_1_2_5_V_d0();
    void thread_max_pool_out_1_2_5_V_we0();
    void thread_max_pool_out_2_0_0_V_address0();
    void thread_max_pool_out_2_0_0_V_ce0();
    void thread_max_pool_out_2_0_0_V_d0();
    void thread_max_pool_out_2_0_0_V_we0();
    void thread_max_pool_out_2_0_1_V_address0();
    void thread_max_pool_out_2_0_1_V_ce0();
    void thread_max_pool_out_2_0_1_V_d0();
    void thread_max_pool_out_2_0_1_V_we0();
    void thread_max_pool_out_2_0_2_V_address0();
    void thread_max_pool_out_2_0_2_V_ce0();
    void thread_max_pool_out_2_0_2_V_d0();
    void thread_max_pool_out_2_0_2_V_we0();
    void thread_max_pool_out_2_0_3_V_address0();
    void thread_max_pool_out_2_0_3_V_ce0();
    void thread_max_pool_out_2_0_3_V_d0();
    void thread_max_pool_out_2_0_3_V_we0();
    void thread_max_pool_out_2_0_4_V_address0();
    void thread_max_pool_out_2_0_4_V_ce0();
    void thread_max_pool_out_2_0_4_V_d0();
    void thread_max_pool_out_2_0_4_V_we0();
    void thread_max_pool_out_2_0_5_V_address0();
    void thread_max_pool_out_2_0_5_V_ce0();
    void thread_max_pool_out_2_0_5_V_d0();
    void thread_max_pool_out_2_0_5_V_we0();
    void thread_max_pool_out_2_1_0_V_address0();
    void thread_max_pool_out_2_1_0_V_ce0();
    void thread_max_pool_out_2_1_0_V_d0();
    void thread_max_pool_out_2_1_0_V_we0();
    void thread_max_pool_out_2_1_1_V_address0();
    void thread_max_pool_out_2_1_1_V_ce0();
    void thread_max_pool_out_2_1_1_V_d0();
    void thread_max_pool_out_2_1_1_V_we0();
    void thread_max_pool_out_2_1_2_V_address0();
    void thread_max_pool_out_2_1_2_V_ce0();
    void thread_max_pool_out_2_1_2_V_d0();
    void thread_max_pool_out_2_1_2_V_we0();
    void thread_max_pool_out_2_1_3_V_address0();
    void thread_max_pool_out_2_1_3_V_ce0();
    void thread_max_pool_out_2_1_3_V_d0();
    void thread_max_pool_out_2_1_3_V_we0();
    void thread_max_pool_out_2_1_4_V_address0();
    void thread_max_pool_out_2_1_4_V_ce0();
    void thread_max_pool_out_2_1_4_V_d0();
    void thread_max_pool_out_2_1_4_V_we0();
    void thread_max_pool_out_2_1_5_V_address0();
    void thread_max_pool_out_2_1_5_V_ce0();
    void thread_max_pool_out_2_1_5_V_d0();
    void thread_max_pool_out_2_1_5_V_we0();
    void thread_max_pool_out_2_2_0_V_address0();
    void thread_max_pool_out_2_2_0_V_ce0();
    void thread_max_pool_out_2_2_0_V_d0();
    void thread_max_pool_out_2_2_0_V_we0();
    void thread_max_pool_out_2_2_1_V_address0();
    void thread_max_pool_out_2_2_1_V_ce0();
    void thread_max_pool_out_2_2_1_V_d0();
    void thread_max_pool_out_2_2_1_V_we0();
    void thread_max_pool_out_2_2_2_V_address0();
    void thread_max_pool_out_2_2_2_V_ce0();
    void thread_max_pool_out_2_2_2_V_d0();
    void thread_max_pool_out_2_2_2_V_we0();
    void thread_max_pool_out_2_2_3_V_address0();
    void thread_max_pool_out_2_2_3_V_ce0();
    void thread_max_pool_out_2_2_3_V_d0();
    void thread_max_pool_out_2_2_3_V_we0();
    void thread_max_pool_out_2_2_4_V_address0();
    void thread_max_pool_out_2_2_4_V_ce0();
    void thread_max_pool_out_2_2_4_V_d0();
    void thread_max_pool_out_2_2_4_V_we0();
    void thread_max_pool_out_2_2_5_V_address0();
    void thread_max_pool_out_2_2_5_V_ce0();
    void thread_max_pool_out_2_2_5_V_d0();
    void thread_max_pool_out_2_2_5_V_we0();
    void thread_mul_ln1494_1_fu_1319_p1();
    void thread_mul_ln1494_1_fu_1319_p10();
    void thread_mul_ln1494_1_fu_1319_p2();
    void thread_mul_ln1494_2_fu_1342_p1();
    void thread_mul_ln1494_2_fu_1342_p10();
    void thread_mul_ln1494_2_fu_1342_p2();
    void thread_mul_ln1494_fu_1267_p1();
    void thread_mul_ln1494_fu_1267_p10();
    void thread_mul_ln1494_fu_1267_p2();
    void thread_mul_ln203_1_fu_1546_p1();
    void thread_mul_ln203_1_fu_1546_p10();
    void thread_mul_ln203_1_fu_1546_p2();
    void thread_mul_ln203_2_fu_1627_p1();
    void thread_mul_ln203_2_fu_1627_p10();
    void thread_mul_ln203_2_fu_1627_p2();
    void thread_mul_ln203_fu_1515_p1();
    void thread_mul_ln203_fu_1515_p10();
    void thread_mul_ln203_fu_1515_p2();
    void thread_or_ln13_fu_1199_p2();
    void thread_or_ln1494_1_fu_1426_p2();
    void thread_or_ln1494_fu_1377_p2();
    void thread_or_ln26_1_fu_1325_p2();
    void thread_or_ln26_fu_1258_p2();
    void thread_or_ln27_fu_1442_p2();
    void thread_p_shl_cast_fu_1663_p3();
    void thread_r_fu_1193_p2();
    void thread_select_ln13_10_fu_1218_p3();
    void thread_select_ln13_11_fu_1238_p3();
    void thread_select_ln13_6_fu_1308_p3();
    void thread_select_ln13_7_fu_1331_p3();
    void thread_select_ln13_8_fu_1653_p3();
    void thread_select_ln13_9_fu_1562_p3();
    void thread_select_ln13_fu_1204_p3();
    void thread_select_ln1494_1_fu_1149_p3();
    void thread_select_ln1494_2_fu_1287_p3();
    void thread_select_ln1494_3_fu_1294_p3();
    void thread_select_ln1494_4_fu_1643_p3();
    void thread_select_ln1494_5_fu_1536_p3();
    void thread_select_ln1494_fu_1169_p3();
    void thread_select_ln29_1_fu_1616_p3();
    void thread_select_ln29_2_fu_1681_p3();
    void thread_select_ln29_3_fu_1694_p3();
    void thread_select_ln29_fu_1592_p3();
    void thread_shl_ln26_mid1_fu_1301_p3();
    void thread_shl_ln2_fu_1348_p3();
    void thread_shl_ln_fu_1250_p3();
    void thread_tmp_10_fu_1458_p3();
    void thread_tmp_11_fu_1489_p3();
    void thread_tmp_5_fu_1393_p3();
    void thread_tmp_6_fu_1418_p3();
    void thread_tmp_9_fu_1569_p3();
    void thread_tmp_fu_1383_p4();
    void thread_tmp_s_fu_1369_p3();
    void thread_trunc_ln1494_1_fu_1414_p1();
    void thread_trunc_ln1494_2_fu_1582_p1();
    void thread_trunc_ln1494_fu_1365_p1();
    void thread_trunc_ln203_1_fu_1649_p1();
    void thread_trunc_ln203_2_fu_1756_p1();
    void thread_trunc_ln203_fu_1507_p1();
    void thread_udiv_ln203_mid1_fu_1552_p4();
    void thread_udiv_ln_fu_1521_p4();
    void thread_xor_ln1494_fu_1176_p2();
    void thread_zext_ln13_fu_1660_p1();
    void thread_zext_ln1494_10_fu_1448_p1();
    void thread_zext_ln1494_11_fu_1466_p1();
    void thread_zext_ln1494_12_fu_1476_p1();
    void thread_zext_ln1494_13_fu_1497_p1();
    void thread_zext_ln1494_14_fu_1604_p1();
    void thread_zext_ln1494_4_fu_1283_p1();
    void thread_zext_ln1494_7_fu_1355_p1();
    void thread_zext_ln1494_8_fu_1401_p1();
    void thread_zext_ln1494_9_fu_1575_p1();
    void thread_zext_ln1494_fu_1531_p1();
    void thread_zext_ln1494_mid2_v_fu_1273_p4();
    void thread_zext_ln203_6_fu_1760_p1();
    void thread_zext_ln203_7_fu_1769_p1();
    void thread_zext_ln203_8_fu_1797_p1();
    void thread_zext_ln29_fu_1600_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
