Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: chip.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "chip.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "chip"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : chip
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_storage.v" into library work
Parsing module <filter_storage>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\synchronizer.v" into library work
Parsing module <synchronizer>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2si_mux.v" into library work
Parsing module <i2si_mux>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2si_deserializer.v" into library work
Parsing module <i2si_deserializer>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2si_bist_gen.v" into library work
Parsing module <i2si_bist_gen>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_stm.v" into library work
Parsing module <filter_stm>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_round_truncate.v" into library work
Parsing module <filter_round_truncate>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_mux.v" into library work
Parsing module <filter_mux>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_accumulator.v" into library work
Parsing module <filter_accumulator>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2s_out.v" into library work
Parsing module <i2s_out>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2s_in.v" into library work
Parsing module <i2s_in>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter.v" into library work
Parsing module <filter>.
Analyzing Verilog file "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\chip.v" into library work
Parsing module <chip>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <chip>.

Elaborating module <i2s_in>.

Elaborating module <synchronizer>.

Elaborating module <i2si_deserializer>.

Elaborating module <i2si_bist_gen>.

Elaborating module <i2si_mux>.

Elaborating module <fifo(DATA_SIZE=32,BUF_WIDTH=3)>.

Elaborating module <filter>.

Elaborating module <filter_stm>.

Elaborating module <filter_storage>.

Elaborating module <filter_accumulator>.

Elaborating module <filter_round_truncate>.
WARNING:HDLCompiler:413 - "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_round_truncate.v" Line 45: Result of 34-bit expression is truncated to fit in 28-bit target.
"\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_round_truncate.v" Line 49. $display acc_t > (1<<15)-1
"\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_round_truncate.v" Line 59. $display acc_t < -(1<<15) = -32768

Elaborating module <filter_mux>.

Elaborating module <i2s_out>.

Elaborating module <serializer>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <chip>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\chip.v".
    Summary:
	no macro.
Unit <chip> synthesized.

Synthesizing Unit <i2s_in>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2s_in.v".
    Found 1-bit register for signal <ro_fifo_overrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_in> synthesized.

Synthesizing Unit <synchronizer>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\synchronizer.v".
    Found 4-bit register for signal <ws_vec>.
    Found 4-bit register for signal <sd_vec>.
    Found 3-bit register for signal <sck_vec>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <synchronizer> synthesized.

Synthesizing Unit <i2si_deserializer>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2si_deserializer.v".
    Found 1-bit register for signal <in_left>.
    Found 16-bit register for signal <out_lft>.
    Found 16-bit register for signal <out_rgt>.
    Found 1-bit register for signal <armed1>.
    Found 1-bit register for signal <armed2>.
    Found 1-bit register for signal <active>.
    Found 1-bit register for signal <in_left_delay>.
    Found 1-bit register for signal <out_xfc>.
    Found 1-bit register for signal <ws_d>.
    Found 2-bit register for signal <rst_n_vec>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <i2si_deserializer> synthesized.

Synthesizing Unit <i2si_bist_gen>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2si_bist_gen.v".
    Found 5-bit register for signal <sck_count>.
    Found 32-bit register for signal <i2si_bist_out_data>.
    Found 1-bit register for signal <bist_active>.
    Found 5-bit adder for signal <sck_count[4]_GND_6_o_add_1_OUT> created at line 47.
    Found 16-bit adder for signal <i2si_bist_out_data[15]_GND_6_o_add_10_OUT> created at line 91.
    Found 16-bit comparator lessequal for signal <n0012> created at line 79
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <i2si_bist_gen> synthesized.

Synthesizing Unit <i2si_mux>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2si_mux.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <i2si_mux> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\fifo.v".
        DATA_SIZE = 32
        BUF_WIDTH = 3
    Found 32-bit register for signal <fifo_out_data>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <rd_ptr>.
    Found 4-bit register for signal <fifo_counter>.
    Found 4-bit subtractor for signal <fifo_counter[3]_GND_9_o_sub_4_OUT> created at line 61.
    Found 4-bit adder for signal <fifo_counter[3]_GND_9_o_add_2_OUT> created at line 57.
    Found 3-bit adder for signal <wr_ptr[2]_GND_9_o_add_15_OUT> created at line 105.
    Found 3-bit adder for signal <rd_ptr[2]_GND_9_o_add_17_OUT> created at line 110.
    Found 8x32-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo> synthesized.

Synthesizing Unit <filter>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter.v".
    Summary:
	no macro.
Unit <filter> synthesized.

Synthesizing Unit <filter_stm>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_stm.v".
    Found 9-bit register for signal <wr_addr_x>.
    Found 9-bit register for signal <rd_addr_x>.
    Found 9-bit register for signal <mux_rdptr>.
    Found 9-bit register for signal <filter_count>.
    Found 4-bit register for signal <filter_state>.
    Found 1-bit register for signal <arr_re_x>.
    Found 1-bit register for signal <arr_we_x>.
    Found 1-bit register for signal <mux_re>.
    Found 1-bit register for signal <filter_running>.
    Found 1-bit register for signal <filter_running_1st>.
    Found 1-bit register for signal <filter_need_new>.
    Found 1-bit register for signal <filter_aud_in_rtr>.
    Found 1-bit register for signal <filter_aud_out_rts>.
    Found 1-bit register for signal <accumulator_enable>.
    Found 1-bit register for signal <accumulator_load>.
    Found finite state machine <FSM_0> for signal <filter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstb (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <rd_addr_x[8]_GND_11_o_sub_10_OUT> created at line 158.
    Found 9-bit adder for signal <wr_addr_x[8]_GND_11_o_add_6_OUT> created at line 130.
    Found 9-bit adder for signal <mux_rdptr[8]_GND_11_o_add_10_OUT> created at line 159.
    Found 9-bit adder for signal <filter_count[8]_GND_11_o_add_11_OUT> created at line 160.
    Found 16x16-bit multiplier for signal <accumulator_in_left> created at line 74.
    Found 16x16-bit multiplier for signal <accumulator_in_right> created at line 75.
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <filter_stm> synthesized.

Synthesizing Unit <filter_storage>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_storage.v".
    Found 32-bit register for signal <rddata>.
    Found 16384-bit register for signal <n0522[16383:0]>.
    Found 32-bit 512-to-1 multiplexer for signal <rdptr[8]_ram[511][31]_wide_mux_516_OUT> created at line 550.
    Summary:
	inferred 16416 D-type flip-flop(s).
	inferred 513 Multiplexer(s).
Unit <filter_storage> synthesized.

Synthesizing Unit <filter_accumulator>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_accumulator.v".
    Found 40-bit register for signal <tmp>.
    Found 40-bit adder for signal <tmp[39]_D[31]_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <filter_accumulator> synthesized.

Synthesizing Unit <filter_round_truncate>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_round_truncate.v".
    Found 16-bit register for signal <filter_out>.
    Found 1-bit register for signal <ro_filter_ovf_flag>.
    Found 47-bit register for signal <acc_r>.
    Found 28-bit register for signal <acc_t>.
    Found 6-bit subtractor for signal <GND_16_o_GND_16_o_sub_3_OUT> created at line 42.
    Found 5-bit adder for signal <n0049> created at line 19.
    Found 47-bit adder for signal <ext_acc_in[46]_GND_16_o_add_4_OUT> created at line 42.
    Found 47-bit shifter logical left for signal <n0058> created at line 42
    Found 60-bit shifter logical right for signal <n0035> created at line 45
    Found 32-bit comparator greater for signal <acc_t[27]_GND_16_o_LessThan_7_o> created at line 47
    Found 32-bit comparator greater for signal <PWR_16_o_acc_t[27]_LessThan_10_o> created at line 57
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <filter_round_truncate> synthesized.

Synthesizing Unit <filter_mux>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\filter_mux.v".
    Found 16-bit register for signal <rddata>.
    Found 16-bit 512-to-1 multiplexer for signal <rdptr[8]_ram[511][15]_wide_mux_513_OUT> created at line 663.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <filter_mux> synthesized.

Synthesizing Unit <i2s_out>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\i2s_out.v".
    Found 1-bit register for signal <ro_fifo_underrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "\\mac\home\git\Chip\Chip-Design\proj_asic\rtl\Data Flow Subsystem\serializer.v".
    Found 1-bit register for signal <LR>.
    Found 16-bit register for signal <lft_data>.
    Found 16-bit register for signal <rgt_data>.
    Found 4-bit register for signal <bit_count>.
    Found 1-bit register for signal <serializer_active>.
    Found 1-bit register for signal <i2so_ws>.
    Found 1-bit register for signal <i2so_sd>.
    Found 1-bit register for signal <filt_i2so_rts_delay>.
    Found 4-bit subtractor for signal <bit_count[3]_GND_20_o_sub_7_OUT> created at line 107.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_lft_data[15]_Mux_12_o> created at line 132.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_rgt_data[15]_Mux_13_o> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port RAM                                : 2
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 21
 16-bit adder                                          : 1
 3-bit adder                                           : 4
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 47-bit adder                                          : 2
 5-bit adder                                           : 3
 6-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 61
 1-bit register                                        : 27
 16-bit register                                       : 7
 16384-bit register                                    : 1
 2-bit register                                        : 1
 28-bit register                                       : 2
 3-bit register                                        : 5
 32-bit register                                       : 4
 4-bit register                                        : 5
 40-bit register                                       : 2
 47-bit register                                       : 2
 5-bit register                                        : 1
 9-bit register                                        : 4
# Comparators                                          : 5
 16-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 574
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 24
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 517
 32-bit 512-to-1 multiplexer                           : 1
 4-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 2
 47-bit 2-to-1 multiplexer                             : 8
 9-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 4
 47-bit shifter logical left                           : 2
 60-bit shifter logical right                          : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <fifo_out_data> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0072>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <filter_accumulator>.
The following registers are absorbed into accumulator <tmp>: 1 register on signal <tmp>.
Unit <filter_accumulator> synthesized (advanced).

Synthesizing (advanced) Unit <i2si_bist_gen>.
The following registers are absorbed into counter <sck_count>: 1 register on signal <sck_count>.
Unit <i2si_bist_gen> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <serializer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port distributed RAM                    : 2
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 1
 47-bit adder                                          : 2
 5-bit adder                                           : 2
 6-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 8
 3-bit up counter                                      : 4
 4-bit down counter                                    : 1
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 40-bit up loadable accumulator                        : 2
# Registers                                            : 16850
 Flip-Flops                                            : 16850
# Comparators                                          : 5
 16-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 16474
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 16408
 1-bit 512-to-1 multiplexer                            : 32
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 5
 47-bit 2-to-1 multiplexer                             : 8
 9-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 4
 47-bit shifter logical left                           : 2
 60-bit shifter logical right                          : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Filter/TOP_FILTER_STM/FSM_0> on signal <filter_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------

Optimizing unit <filter_mux> ...

Optimizing unit <chip> ...

Optimizing unit <i2s_in> ...

Optimizing unit <i2si_bist_gen> ...

Optimizing unit <synchronizer> ...

Optimizing unit <i2si_deserializer> ...

Optimizing unit <fifo> ...

Optimizing unit <filter_stm> ...

Optimizing unit <filter_storage> ...

Optimizing unit <filter_round_truncate> ...

Optimizing unit <serializer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block chip, actual ratio is 55.

Final Macro Processing ...

Processing Unit <chip> :
	Found 4-bit shift register for signal <I2S_Input/Synchronizer/sd_vec_3>.
	Found 4-bit shift register for signal <I2S_Input/Synchronizer/ws_vec_3>.
Unit <chip> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16873
 Flip-Flops                                            : 16873
# Shift Registers                                      : 2
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : chip.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 26069
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 60
#      LUT2                        : 91
#      LUT3                        : 16541
#      LUT4                        : 127
#      LUT5                        : 69
#      LUT6                        : 8789
#      MUXCY                       : 164
#      MUXF7                       : 53
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 162
# FlipFlops/Latches                : 16880
#      FD                          : 2
#      FDC                         : 65
#      FDCE                        : 16666
#      FDE                         : 128
#      FDP                         : 2
#      FDPE                        : 17
# RAMS                             : 64
#      RAM32X1D                    : 64
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8243
#      IBUF                        : 8237
#      OBUF                        : 6
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           16880  out of  126800    13%  
 Number of Slice LUTs:                25816  out of  63400    40%  
    Number used as Logic:             25686  out of  63400    40%  
    Number used as Memory:              130  out of  19000     0%  
       Number used as RAM:              128
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  25911
   Number with an unused Flip Flop:    9031  out of  25911    34%  
   Number with an unused LUT:            95  out of  25911     0%  
   Number of fully used LUT-FF pairs: 16785  out of  25911    64%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                        8244
 Number of bonded IOBs:                8244  out of    210   3925% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      2  out of    240     0%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16948 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.949ns (Maximum Frequency: 202.049MHz)
   Minimum input arrival time before clock: 3.651ns
   Maximum output required time after clock: 1.121ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.949ns (frequency: 202.049MHz)
  Total number of paths / destination ports: 261859 / 34157
-------------------------------------------------------------------------
Delay:               4.949ns (Levels of Logic = 41)
  Source:            Filter/TOP_FILTER_STM/Mmult_accumulator_in_right (DSP)
  Destination:       Filter/TOP_FILTER_ACCUMULATOR_RIGHT/tmp_39 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Filter/TOP_FILTER_STM/Mmult_accumulator_in_right to Filter/TOP_FILTER_ACCUMULATOR_RIGHT/tmp_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P0       1   2.952   0.295  Filter/TOP_FILTER_STM/Mmult_accumulator_in_right (Filter/accumulator_in_right<0>)
     LUT3:I2->O            1   0.097   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_lut<0> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<0> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<1> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<2> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<3> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<4> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<5> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<6> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<7> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<8> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<9> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<10> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<11> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<12> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<13> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<14> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<15> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<16> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<17> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<18> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<19> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<20> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<21> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<22> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<23> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<24> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<25> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<26> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<27> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<28> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<29> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<30> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<31> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<32> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<32>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<33> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<33>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<34> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<35> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<36> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<37> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<37>)
     MUXCY:CI->O           0   0.023   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<38> (Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_cy<38>)
     XORCY:CI->O           1   0.370   0.000  Filter/TOP_FILTER_ACCUMULATOR_RIGHT/Maccum_tmp_xor<39> (Result<39>)
     FDCE:D                    0.008          Filter/TOP_FILTER_ACCUMULATOR_RIGHT/tmp_39
    ----------------------------------------
    Total                      4.949ns (4.654ns logic, 0.295ns route)
                                       (94.0% logic, 6.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28480 / 441
-------------------------------------------------------------------------
Offset:              3.651ns (Levels of Logic = 6)
  Source:            rf_filter_coeff424_b<7> (PAD)
  Destination:       Filter/TOP_FILTER_STM/Mmult_accumulator_in_left (DSP)
  Destination Clock: clk rising

  Data Path: rf_filter_coeff424_b<7> to Filter/TOP_FILTER_STM/Mmult_accumulator_in_left
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  rf_filter_coeff424_b_7_IBUF (rf_filter_coeff424_b_7_IBUF)
     LUT6:I0->O            1   0.097   0.556  Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_18224 (Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_18224)
     LUT6:I2->O            1   0.097   0.556  Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_1364 (Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_1364)
     LUT6:I2->O            1   0.097   0.556  Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_819 (Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_819)
     LUT6:I2->O            1   0.097   0.000  Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_36 (Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_36)
     MUXF7:I1->O          20   0.279   0.367  Filter/TOP_FILTER_MUX/Mmux_rdptr[8]_ram[511][15]_wide_mux_513_OUT_2_f7_5 (Filter/TOP_FILTER_MUX/rdptr[8]_ram[511][15]_wide_mux_513_OUT<15>)
     DSP48E1:A20               0.254          Filter/TOP_FILTER_STM/Mmult_accumulator_in_left
    ----------------------------------------
    Total                      3.651ns (0.922ns logic, 2.729ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              1.121ns (Levels of Logic = 2)
  Source:            Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/ro_filter_ovf_flag (FF)
  Destination:       ro_filter_ovf_flag (PAD)
  Source Clock:      clk rising

  Data Path: Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/ro_filter_ovf_flag to ro_filter_ovf_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.383  Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/ro_filter_ovf_flag (Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/ro_filter_ovf_flag)
     LUT2:I0->O            1   0.097   0.279  Filter/ro_filter_ovf_flag1 (ro_filter_ovf_flag_OBUF)
     OBUF:I->O                 0.000          ro_filter_ovf_flag_OBUF (ro_filter_ovf_flag)
    ----------------------------------------
    Total                      1.121ns (0.458ns logic, 0.663ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.949|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 148.00 secs
Total CPU time to Xst completion: 147.80 secs
 
--> 

Total memory usage is 603164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   8 filtered)
Number of infos    :    1 (   0 filtered)

