
turnstile_stm_program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e08  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08005f14  08005f14  00006f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006090  08006090  000083ec  2**0
                  CONTENTS
  4 .ARM          00000008  08006090  08006090  00007090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006098  08006098  000083ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006098  08006098  00007098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800609c  0800609c  0000709c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003ec  20000000  080060a0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004120  200003ec  0800648c  000083ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000450c  0800648c  0000850c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000083ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de3b  00000000  00000000  00008415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025a3  00000000  00000000  00016250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  000187f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ade  00000000  00000000  000195e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018780  00000000  00000000  0001a0c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000103bf  00000000  00000000  00032846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bb69  00000000  00000000  00042c05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce76e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ecc  00000000  00000000  000ce7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000d2680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200003ec 	.word	0x200003ec
 8000128:	00000000 	.word	0x00000000
 800012c:	08005efc 	.word	0x08005efc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200003f0 	.word	0x200003f0
 8000148:	08005efc 	.word	0x08005efc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <strcmp>:
 800015c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000160:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000164:	2a01      	cmp	r2, #1
 8000166:	bf28      	it	cs
 8000168:	429a      	cmpcs	r2, r3
 800016a:	d0f7      	beq.n	800015c <strcmp>
 800016c:	1ad0      	subs	r0, r2, r3
 800016e:	4770      	bx	lr

08000170 <__aeabi_frsub>:
 8000170:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__addsf3>
 8000176:	bf00      	nop

08000178 <__aeabi_fsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800017c <__addsf3>:
 800017c:	0042      	lsls	r2, r0, #1
 800017e:	bf1f      	itttt	ne
 8000180:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000184:	ea92 0f03 	teqne	r2, r3
 8000188:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800018c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000190:	d06a      	beq.n	8000268 <__addsf3+0xec>
 8000192:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000196:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019a:	bfc1      	itttt	gt
 800019c:	18d2      	addgt	r2, r2, r3
 800019e:	4041      	eorgt	r1, r0
 80001a0:	4048      	eorgt	r0, r1
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	bfb8      	it	lt
 80001a6:	425b      	neglt	r3, r3
 80001a8:	2b19      	cmp	r3, #25
 80001aa:	bf88      	it	hi
 80001ac:	4770      	bxhi	lr
 80001ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4240      	negne	r0, r0
 80001be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4249      	negne	r1, r1
 80001ce:	ea92 0f03 	teq	r2, r3
 80001d2:	d03f      	beq.n	8000254 <__addsf3+0xd8>
 80001d4:	f1a2 0201 	sub.w	r2, r2, #1
 80001d8:	fa41 fc03 	asr.w	ip, r1, r3
 80001dc:	eb10 000c 	adds.w	r0, r0, ip
 80001e0:	f1c3 0320 	rsb	r3, r3, #32
 80001e4:	fa01 f103 	lsl.w	r1, r1, r3
 80001e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001ec:	d502      	bpl.n	80001f4 <__addsf3+0x78>
 80001ee:	4249      	negs	r1, r1
 80001f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001f8:	d313      	bcc.n	8000222 <__addsf3+0xa6>
 80001fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001fe:	d306      	bcc.n	800020e <__addsf3+0x92>
 8000200:	0840      	lsrs	r0, r0, #1
 8000202:	ea4f 0131 	mov.w	r1, r1, rrx
 8000206:	f102 0201 	add.w	r2, r2, #1
 800020a:	2afe      	cmp	r2, #254	@ 0xfe
 800020c:	d251      	bcs.n	80002b2 <__addsf3+0x136>
 800020e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000212:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000216:	bf08      	it	eq
 8000218:	f020 0001 	biceq.w	r0, r0, #1
 800021c:	ea40 0003 	orr.w	r0, r0, r3
 8000220:	4770      	bx	lr
 8000222:	0049      	lsls	r1, r1, #1
 8000224:	eb40 0000 	adc.w	r0, r0, r0
 8000228:	3a01      	subs	r2, #1
 800022a:	bf28      	it	cs
 800022c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000230:	d2ed      	bcs.n	800020e <__addsf3+0x92>
 8000232:	fab0 fc80 	clz	ip, r0
 8000236:	f1ac 0c08 	sub.w	ip, ip, #8
 800023a:	ebb2 020c 	subs.w	r2, r2, ip
 800023e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000242:	bfaa      	itet	ge
 8000244:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000248:	4252      	neglt	r2, r2
 800024a:	4318      	orrge	r0, r3
 800024c:	bfbc      	itt	lt
 800024e:	40d0      	lsrlt	r0, r2
 8000250:	4318      	orrlt	r0, r3
 8000252:	4770      	bx	lr
 8000254:	f092 0f00 	teq	r2, #0
 8000258:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800025c:	bf06      	itte	eq
 800025e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000262:	3201      	addeq	r2, #1
 8000264:	3b01      	subne	r3, #1
 8000266:	e7b5      	b.n	80001d4 <__addsf3+0x58>
 8000268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800026c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000270:	bf18      	it	ne
 8000272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000276:	d021      	beq.n	80002bc <__addsf3+0x140>
 8000278:	ea92 0f03 	teq	r2, r3
 800027c:	d004      	beq.n	8000288 <__addsf3+0x10c>
 800027e:	f092 0f00 	teq	r2, #0
 8000282:	bf08      	it	eq
 8000284:	4608      	moveq	r0, r1
 8000286:	4770      	bx	lr
 8000288:	ea90 0f01 	teq	r0, r1
 800028c:	bf1c      	itt	ne
 800028e:	2000      	movne	r0, #0
 8000290:	4770      	bxne	lr
 8000292:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000296:	d104      	bne.n	80002a2 <__addsf3+0x126>
 8000298:	0040      	lsls	r0, r0, #1
 800029a:	bf28      	it	cs
 800029c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002a0:	4770      	bx	lr
 80002a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002a6:	bf3c      	itt	cc
 80002a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bxcc	lr
 80002ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ba:	4770      	bx	lr
 80002bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c0:	bf16      	itet	ne
 80002c2:	4608      	movne	r0, r1
 80002c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002c8:	4601      	movne	r1, r0
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	bf06      	itte	eq
 80002ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d2:	ea90 0f01 	teqeq	r0, r1
 80002d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002da:	4770      	bx	lr

080002dc <__aeabi_ui2f>:
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	e004      	b.n	80002ec <__aeabi_i2f+0x8>
 80002e2:	bf00      	nop

080002e4 <__aeabi_i2f>:
 80002e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002e8:	bf48      	it	mi
 80002ea:	4240      	negmi	r0, r0
 80002ec:	ea5f 0c00 	movs.w	ip, r0
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002f8:	4601      	mov	r1, r0
 80002fa:	f04f 0000 	mov.w	r0, #0
 80002fe:	e01c      	b.n	800033a <__aeabi_l2f+0x2a>

08000300 <__aeabi_ul2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	e00a      	b.n	8000324 <__aeabi_l2f+0x14>
 800030e:	bf00      	nop

08000310 <__aeabi_l2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800031c:	d502      	bpl.n	8000324 <__aeabi_l2f+0x14>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	ea5f 0c01 	movs.w	ip, r1
 8000328:	bf02      	ittt	eq
 800032a:	4684      	moveq	ip, r0
 800032c:	4601      	moveq	r1, r0
 800032e:	2000      	moveq	r0, #0
 8000330:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000334:	bf08      	it	eq
 8000336:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800033a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800033e:	fabc f28c 	clz	r2, ip
 8000342:	3a08      	subs	r2, #8
 8000344:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000348:	db10      	blt.n	800036c <__aeabi_l2f+0x5c>
 800034a:	fa01 fc02 	lsl.w	ip, r1, r2
 800034e:	4463      	add	r3, ip
 8000350:	fa00 fc02 	lsl.w	ip, r0, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	fa20 f202 	lsr.w	r2, r0, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	f020 0001 	biceq.w	r0, r0, #1
 800036a:	4770      	bx	lr
 800036c:	f102 0220 	add.w	r2, r2, #32
 8000370:	fa01 fc02 	lsl.w	ip, r1, r2
 8000374:	f1c2 0220 	rsb	r2, r2, #32
 8000378:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800037c:	fa21 f202 	lsr.w	r2, r1, r2
 8000380:	eb43 0002 	adc.w	r0, r3, r2
 8000384:	bf08      	it	eq
 8000386:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038a:	4770      	bx	lr

0800038c <__aeabi_fmul>:
 800038c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000390:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000394:	bf1e      	ittt	ne
 8000396:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039a:	ea92 0f0c 	teqne	r2, ip
 800039e:	ea93 0f0c 	teqne	r3, ip
 80003a2:	d06f      	beq.n	8000484 <__aeabi_fmul+0xf8>
 80003a4:	441a      	add	r2, r3
 80003a6:	ea80 0c01 	eor.w	ip, r0, r1
 80003aa:	0240      	lsls	r0, r0, #9
 80003ac:	bf18      	it	ne
 80003ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b2:	d01e      	beq.n	80003f2 <__aeabi_fmul+0x66>
 80003b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c0:	fba0 3101 	umull	r3, r1, r0, r1
 80003c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003c8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003cc:	bf3e      	ittt	cc
 80003ce:	0049      	lslcc	r1, r1, #1
 80003d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d4:	005b      	lslcc	r3, r3, #1
 80003d6:	ea40 0001 	orr.w	r0, r0, r1
 80003da:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003de:	2afd      	cmp	r2, #253	@ 0xfd
 80003e0:	d81d      	bhi.n	800041e <__aeabi_fmul+0x92>
 80003e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ea:	bf08      	it	eq
 80003ec:	f020 0001 	biceq.w	r0, r0, #1
 80003f0:	4770      	bx	lr
 80003f2:	f090 0f00 	teq	r0, #0
 80003f6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003fa:	bf08      	it	eq
 80003fc:	0249      	lsleq	r1, r1, #9
 80003fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000402:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000406:	3a7f      	subs	r2, #127	@ 0x7f
 8000408:	bfc2      	ittt	gt
 800040a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800040e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000412:	4770      	bxgt	lr
 8000414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	3a01      	subs	r2, #1
 800041e:	dc5d      	bgt.n	80004dc <__aeabi_fmul+0x150>
 8000420:	f112 0f19 	cmn.w	r2, #25
 8000424:	bfdc      	itt	le
 8000426:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800042a:	4770      	bxle	lr
 800042c:	f1c2 0200 	rsb	r2, r2, #0
 8000430:	0041      	lsls	r1, r0, #1
 8000432:	fa21 f102 	lsr.w	r1, r1, r2
 8000436:	f1c2 0220 	rsb	r2, r2, #32
 800043a:	fa00 fc02 	lsl.w	ip, r0, r2
 800043e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000442:	f140 0000 	adc.w	r0, r0, #0
 8000446:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044a:	bf08      	it	eq
 800044c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000450:	4770      	bx	lr
 8000452:	f092 0f00 	teq	r2, #0
 8000456:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800045a:	bf02      	ittt	eq
 800045c:	0040      	lsleq	r0, r0, #1
 800045e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000462:	3a01      	subeq	r2, #1
 8000464:	d0f9      	beq.n	800045a <__aeabi_fmul+0xce>
 8000466:	ea40 000c 	orr.w	r0, r0, ip
 800046a:	f093 0f00 	teq	r3, #0
 800046e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0049      	lsleq	r1, r1, #1
 8000476:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800047a:	3b01      	subeq	r3, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xe6>
 800047e:	ea41 010c 	orr.w	r1, r1, ip
 8000482:	e78f      	b.n	80003a4 <__aeabi_fmul+0x18>
 8000484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000488:	ea92 0f0c 	teq	r2, ip
 800048c:	bf18      	it	ne
 800048e:	ea93 0f0c 	teqne	r3, ip
 8000492:	d00a      	beq.n	80004aa <__aeabi_fmul+0x11e>
 8000494:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000498:	bf18      	it	ne
 800049a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800049e:	d1d8      	bne.n	8000452 <__aeabi_fmul+0xc6>
 80004a0:	ea80 0001 	eor.w	r0, r0, r1
 80004a4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004a8:	4770      	bx	lr
 80004aa:	f090 0f00 	teq	r0, #0
 80004ae:	bf17      	itett	ne
 80004b0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004b4:	4608      	moveq	r0, r1
 80004b6:	f091 0f00 	teqne	r1, #0
 80004ba:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004be:	d014      	beq.n	80004ea <__aeabi_fmul+0x15e>
 80004c0:	ea92 0f0c 	teq	r2, ip
 80004c4:	d101      	bne.n	80004ca <__aeabi_fmul+0x13e>
 80004c6:	0242      	lsls	r2, r0, #9
 80004c8:	d10f      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004ca:	ea93 0f0c 	teq	r3, ip
 80004ce:	d103      	bne.n	80004d8 <__aeabi_fmul+0x14c>
 80004d0:	024b      	lsls	r3, r1, #9
 80004d2:	bf18      	it	ne
 80004d4:	4608      	movne	r0, r1
 80004d6:	d108      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004d8:	ea80 0001 	eor.w	r0, r0, r1
 80004dc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004e8:	4770      	bx	lr
 80004ea:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ee:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_fdiv>:
 80004f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004fc:	bf1e      	ittt	ne
 80004fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000502:	ea92 0f0c 	teqne	r2, ip
 8000506:	ea93 0f0c 	teqne	r3, ip
 800050a:	d069      	beq.n	80005e0 <__aeabi_fdiv+0xec>
 800050c:	eba2 0203 	sub.w	r2, r2, r3
 8000510:	ea80 0c01 	eor.w	ip, r0, r1
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051a:	d037      	beq.n	800058c <__aeabi_fdiv+0x98>
 800051c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000520:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000524:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000528:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800052c:	428b      	cmp	r3, r1
 800052e:	bf38      	it	cc
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000536:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800053a:	428b      	cmp	r3, r1
 800053c:	bf24      	itt	cs
 800053e:	1a5b      	subcs	r3, r3, r1
 8000540:	ea40 000c 	orrcs.w	r0, r0, ip
 8000544:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000548:	bf24      	itt	cs
 800054a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800054e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000552:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000556:	bf24      	itt	cs
 8000558:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800055c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000560:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000564:	bf24      	itt	cs
 8000566:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	bf18      	it	ne
 8000572:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000576:	d1e0      	bne.n	800053a <__aeabi_fdiv+0x46>
 8000578:	2afd      	cmp	r2, #253	@ 0xfd
 800057a:	f63f af50 	bhi.w	800041e <__aeabi_fmul+0x92>
 800057e:	428b      	cmp	r3, r1
 8000580:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000590:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000594:	327f      	adds	r2, #127	@ 0x7f
 8000596:	bfc2      	ittt	gt
 8000598:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800059c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a0:	4770      	bxgt	lr
 80005a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005a6:	f04f 0300 	mov.w	r3, #0
 80005aa:	3a01      	subs	r2, #1
 80005ac:	e737      	b.n	800041e <__aeabi_fmul+0x92>
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fdiv+0xc2>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xda>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e795      	b.n	800050c <__aeabi_fdiv+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	d108      	bne.n	80005fc <__aeabi_fdiv+0x108>
 80005ea:	0242      	lsls	r2, r0, #9
 80005ec:	f47f af7d 	bne.w	80004ea <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	f47f af70 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e776      	b.n	80004ea <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	d104      	bne.n	800060c <__aeabi_fdiv+0x118>
 8000602:	024b      	lsls	r3, r1, #9
 8000604:	f43f af4c 	beq.w	80004a0 <__aeabi_fmul+0x114>
 8000608:	4608      	mov	r0, r1
 800060a:	e76e      	b.n	80004ea <__aeabi_fmul+0x15e>
 800060c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000610:	bf18      	it	ne
 8000612:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	d1ca      	bne.n	80005ae <__aeabi_fdiv+0xba>
 8000618:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800061c:	f47f af5c 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 8000620:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000624:	f47f af3c 	bne.w	80004a0 <__aeabi_fmul+0x114>
 8000628:	e75f      	b.n	80004ea <__aeabi_fmul+0x15e>
 800062a:	bf00      	nop

0800062c <__aeabi_f2uiz>:
 800062c:	0042      	lsls	r2, r0, #1
 800062e:	d20e      	bcs.n	800064e <__aeabi_f2uiz+0x22>
 8000630:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000634:	d30b      	bcc.n	800064e <__aeabi_f2uiz+0x22>
 8000636:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800063a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800063e:	d409      	bmi.n	8000654 <__aeabi_f2uiz+0x28>
 8000640:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000644:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000648:	fa23 f002 	lsr.w	r0, r3, r2
 800064c:	4770      	bx	lr
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	4770      	bx	lr
 8000654:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000658:	d101      	bne.n	800065e <__aeabi_f2uiz+0x32>
 800065a:	0242      	lsls	r2, r0, #9
 800065c:	d102      	bne.n	8000664 <__aeabi_f2uiz+0x38>
 800065e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000662:	4770      	bx	lr
 8000664:	f04f 0000 	mov.w	r0, #0
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop

0800066c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000672:	4b10      	ldr	r3, [pc, #64]	@ (80006b4 <MX_DMA_Init+0x48>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <MX_DMA_Init+0x48>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6153      	str	r3, [r2, #20]
 800067e:	4b0d      	ldr	r3, [pc, #52]	@ (80006b4 <MX_DMA_Init+0x48>)
 8000680:	695b      	ldr	r3, [r3, #20]
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800068a:	2200      	movs	r2, #0
 800068c:	2100      	movs	r1, #0
 800068e:	200f      	movs	r0, #15
 8000690:	f001 feab 	bl	80023ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000694:	200f      	movs	r0, #15
 8000696:	f001 fec4 	bl	8002422 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	2100      	movs	r1, #0
 800069e:	2010      	movs	r0, #16
 80006a0:	f001 fea3 	bl	80023ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80006a4:	2010      	movs	r0, #16
 80006a6:	f001 febc 	bl	8002422 <HAL_NVIC_EnableIRQ>

}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40021000 	.word	0x40021000

080006b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b088      	sub	sp, #32
 80006bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006be:	f107 0310 	add.w	r3, r7, #16
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	609a      	str	r2, [r3, #8]
 80006ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006cc:	4b52      	ldr	r3, [pc, #328]	@ (8000818 <MX_GPIO_Init+0x160>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	4a51      	ldr	r2, [pc, #324]	@ (8000818 <MX_GPIO_Init+0x160>)
 80006d2:	f043 0310 	orr.w	r3, r3, #16
 80006d6:	6193      	str	r3, [r2, #24]
 80006d8:	4b4f      	ldr	r3, [pc, #316]	@ (8000818 <MX_GPIO_Init+0x160>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	f003 0310 	and.w	r3, r3, #16
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006e4:	4b4c      	ldr	r3, [pc, #304]	@ (8000818 <MX_GPIO_Init+0x160>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a4b      	ldr	r2, [pc, #300]	@ (8000818 <MX_GPIO_Init+0x160>)
 80006ea:	f043 0320 	orr.w	r3, r3, #32
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b49      	ldr	r3, [pc, #292]	@ (8000818 <MX_GPIO_Init+0x160>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f003 0320 	and.w	r3, r3, #32
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fc:	4b46      	ldr	r3, [pc, #280]	@ (8000818 <MX_GPIO_Init+0x160>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	4a45      	ldr	r2, [pc, #276]	@ (8000818 <MX_GPIO_Init+0x160>)
 8000702:	f043 0304 	orr.w	r3, r3, #4
 8000706:	6193      	str	r3, [r2, #24]
 8000708:	4b43      	ldr	r3, [pc, #268]	@ (8000818 <MX_GPIO_Init+0x160>)
 800070a:	699b      	ldr	r3, [r3, #24]
 800070c:	f003 0304 	and.w	r3, r3, #4
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000714:	4b40      	ldr	r3, [pc, #256]	@ (8000818 <MX_GPIO_Init+0x160>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	4a3f      	ldr	r2, [pc, #252]	@ (8000818 <MX_GPIO_Init+0x160>)
 800071a:	f043 0308 	orr.w	r3, r3, #8
 800071e:	6193      	str	r3, [r2, #24]
 8000720:	4b3d      	ldr	r3, [pc, #244]	@ (8000818 <MX_GPIO_Init+0x160>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f003 0308 	and.w	r3, r3, #8
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IR_PULSE_GEN_Pin|Direction2_Pin|Direction1_Pin, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	f240 3101 	movw	r1, #769	@ 0x301
 8000732:	483a      	ldr	r0, [pc, #232]	@ (800081c <MX_GPIO_Init+0x164>)
 8000734:	f002 fab6 	bl	8002ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	2120      	movs	r1, #32
 800073c:	4838      	ldr	r0, [pc, #224]	@ (8000820 <MX_GPIO_Init+0x168>)
 800073e:	f002 fab1 	bl	8002ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2180      	movs	r1, #128	@ 0x80
 8000746:	4837      	ldr	r0, [pc, #220]	@ (8000824 <MX_GPIO_Init+0x16c>)
 8000748:	f002 faac 	bl	8002ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|IR1_Pin|Encoder_Pin|IR_2_Pin
 800074c:	f242 03fe 	movw	r3, #8446	@ 0x20fe
 8000750:	613b      	str	r3, [r7, #16]
                          |IR_3_Pin|IR_4_Pin|IR_5_Pin|IR_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000752:	4b35      	ldr	r3, [pc, #212]	@ (8000828 <MX_GPIO_Init+0x170>)
 8000754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800075a:	f107 0310 	add.w	r3, r7, #16
 800075e:	4619      	mov	r1, r3
 8000760:	482e      	ldr	r0, [pc, #184]	@ (800081c <MX_GPIO_Init+0x164>)
 8000762:	f002 f91b 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IR_PULSE_GEN_Pin|Direction2_Pin|Direction1_Pin;
 8000766:	f240 3301 	movw	r3, #769	@ 0x301
 800076a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076c:	2301      	movs	r3, #1
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000770:	2300      	movs	r3, #0
 8000772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000774:	2302      	movs	r3, #2
 8000776:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000778:	f107 0310 	add.w	r3, r7, #16
 800077c:	4619      	mov	r1, r3
 800077e:	4827      	ldr	r0, [pc, #156]	@ (800081c <MX_GPIO_Init+0x164>)
 8000780:	f002 f90c 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000784:	2320      	movs	r3, #32
 8000786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000788:	2301      	movs	r3, #1
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000790:	2302      	movs	r3, #2
 8000792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000794:	f107 0310 	add.w	r3, r7, #16
 8000798:	4619      	mov	r1, r3
 800079a:	4821      	ldr	r0, [pc, #132]	@ (8000820 <MX_GPIO_Init+0x168>)
 800079c:	f002 f8fe 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Limit_2A_Pin|Limit_2B_Pin;
 80007a0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80007a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007a6:	4b20      	ldr	r3, [pc, #128]	@ (8000828 <MX_GPIO_Init+0x170>)
 80007a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007aa:	2301      	movs	r3, #1
 80007ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ae:	f107 0310 	add.w	r3, r7, #16
 80007b2:	4619      	mov	r1, r3
 80007b4:	481b      	ldr	r0, [pc, #108]	@ (8000824 <MX_GPIO_Init+0x16c>)
 80007b6:	f002 f8f1 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Limit_1A_Pin|Limit_1B_Pin;
 80007ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80007be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007c0:	4b19      	ldr	r3, [pc, #100]	@ (8000828 <MX_GPIO_Init+0x170>)
 80007c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007c4:	2301      	movs	r3, #1
 80007c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007c8:	f107 0310 	add.w	r3, r7, #16
 80007cc:	4619      	mov	r1, r3
 80007ce:	4813      	ldr	r0, [pc, #76]	@ (800081c <MX_GPIO_Init+0x164>)
 80007d0:	f002 f8e4 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007d4:	2380      	movs	r3, #128	@ 0x80
 80007d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d8:	2301      	movs	r3, #1
 80007da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e0:	2302      	movs	r3, #2
 80007e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e4:	f107 0310 	add.w	r3, r7, #16
 80007e8:	4619      	mov	r1, r3
 80007ea:	480e      	ldr	r0, [pc, #56]	@ (8000824 <MX_GPIO_Init+0x16c>)
 80007ec:	f002 f8d6 	bl	800299c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	2008      	movs	r0, #8
 80007f6:	f001 fdf8 	bl	80023ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80007fa:	2008      	movs	r0, #8
 80007fc:	f001 fe11 	bl	8002422 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2028      	movs	r0, #40	@ 0x28
 8000806:	f001 fdf0 	bl	80023ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800080a:	2028      	movs	r0, #40	@ 0x28
 800080c:	f001 fe09 	bl	8002422 <HAL_NVIC_EnableIRQ>

}
 8000810:	bf00      	nop
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40021000 	.word	0x40021000
 800081c:	40011000 	.word	0x40011000
 8000820:	40010800 	.word	0x40010800
 8000824:	40010c00 	.word	0x40010c00
 8000828:	10110000 	.word	0x10110000

0800082c <Draw_Arrow>:
const int entryStripSize = sizeof(entryStrip) / sizeof(entryStrip[0]);
const int exitStripSize = sizeof(exitStrip) / sizeof(exitStrip[0]);
const int entryRFIDSize = sizeof(entryRFID) / sizeof(entryRFID[0]);
const int exitRFIDSize = sizeof(exitRFID) / sizeof(exitRFID[0]);
/* Function to draw the arrow on a specified strip */
void Draw_Arrow(WS28XX_HandleTypeDef *ws, int *arrow, int color) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 26; i++) {
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]
 800083c:	e010      	b.n	8000860 <Draw_Arrow+0x34>
        WS28XX_SetPixel_RGBW_565(ws, arrow[i], color, brightness);
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	68ba      	ldr	r2, [r7, #8]
 8000844:	4413      	add	r3, r2
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	b299      	uxth	r1, r3
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	b29a      	uxth	r2, r3
 800084e:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <Draw_Arrow+0x48>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	b2db      	uxtb	r3, r3
 8000854:	68f8      	ldr	r0, [r7, #12]
 8000856:	f004 fdb9 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < 26; i++) {
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	3301      	adds	r3, #1
 800085e:	617b      	str	r3, [r7, #20]
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	2b19      	cmp	r3, #25
 8000864:	ddeb      	ble.n	800083e <Draw_Arrow+0x12>
    }
    WS28XX_Update(ws);
 8000866:	68f8      	ldr	r0, [r7, #12]
 8000868:	f004 fe24 	bl	80054b4 <WS28XX_Update>
}
 800086c:	bf00      	nop
 800086e:	3718      	adds	r7, #24
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000004 	.word	0x20000004

08000878 <Clear_Arrow>:

void Clear_Arrow(WS28XX_HandleTypeDef *ws, int *arrow) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 26; i++) {
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	e00d      	b.n	80008a4 <Clear_Arrow+0x2c>
        WS28XX_SetPixel_RGBW_565(ws, arrow[i], COLOR_RGB565_BLACK, 0);
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	683a      	ldr	r2, [r7, #0]
 800088e:	4413      	add	r3, r2
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	b299      	uxth	r1, r3
 8000894:	2300      	movs	r3, #0
 8000896:	2200      	movs	r2, #0
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	f004 fd97 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < 26; i++) {
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	3301      	adds	r3, #1
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2b19      	cmp	r3, #25
 80008a8:	ddee      	ble.n	8000888 <Clear_Arrow+0x10>
    }
    WS28XX_Update(ws);
 80008aa:	6878      	ldr	r0, [r7, #4]
 80008ac:	f004 fe02 	bl	80054b4 <WS28XX_Update>
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <Shift_Arrow_EntryMatrix>:

/* Function to shift the arrow forward by one row, limited to the first strip */
void Shift_Arrow_EntryMatrix(int *arrow) {
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 26; i++) {
 80008c0:	2300      	movs	r3, #0
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	e023      	b.n	800090e <Shift_Arrow_EntryMatrix+0x56>
        arrow[i] += 8;
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	687a      	ldr	r2, [r7, #4]
 80008cc:	4413      	add	r3, r2
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	6879      	ldr	r1, [r7, #4]
 80008d6:	440b      	add	r3, r1
 80008d8:	3208      	adds	r2, #8
 80008da:	601a      	str	r2, [r3, #0]
        if (arrow[i] >= 256) {  // Wrap around if out of bounds in the entry matrix (0–255)
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	4413      	add	r3, r2
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2bff      	cmp	r3, #255	@ 0xff
 80008e8:	dd0e      	ble.n	8000908 <Shift_Arrow_EntryMatrix+0x50>
            arrow[i] = arrow[i] % 256;
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	4413      	add	r3, r2
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	68fa      	ldr	r2, [r7, #12]
 80008f6:	0092      	lsls	r2, r2, #2
 80008f8:	6879      	ldr	r1, [r7, #4]
 80008fa:	440a      	add	r2, r1
 80008fc:	4259      	negs	r1, r3
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	b2c9      	uxtb	r1, r1
 8000902:	bf58      	it	pl
 8000904:	424b      	negpl	r3, r1
 8000906:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 26; i++) {
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	3301      	adds	r3, #1
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	2b19      	cmp	r3, #25
 8000912:	ddd8      	ble.n	80008c6 <Shift_Arrow_EntryMatrix+0xe>
        }
    }
}
 8000914:	bf00      	nop
 8000916:	bf00      	nop
 8000918:	3714      	adds	r7, #20
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr

08000920 <Shift_Arrow_ExitMatrix>:

/* Function to shift the arrow forward by one row, limited to the second strip */
void Shift_Arrow_ExitMatrix(int *arrow) {
 8000920:	b480      	push	{r7}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 26; i++) {
 8000928:	2300      	movs	r3, #0
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	e029      	b.n	8000982 <Shift_Arrow_ExitMatrix+0x62>
        arrow[i] += 8;  // Move forward by 8 (to the next row)
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	4413      	add	r3, r2
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	6879      	ldr	r1, [r7, #4]
 800093e:	440b      	add	r3, r1
 8000940:	3208      	adds	r2, #8
 8000942:	601a      	str	r2, [r3, #0]
        if (arrow[i] >= 578) {  // Wrap around if the index exceeds the maximum address (577)
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	687a      	ldr	r2, [r7, #4]
 800094a:	4413      	add	r3, r2
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f240 2241 	movw	r2, #577	@ 0x241
 8000952:	4293      	cmp	r3, r2
 8000954:	dd12      	ble.n	800097c <Shift_Arrow_ExitMatrix+0x5c>
            arrow[i] = 322 + ((arrow[i] - 322) % 256);  // Rebase to 0, wrap, and re-add the base offset
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	4413      	add	r3, r2
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f5a3 73a1 	sub.w	r3, r3, #322	@ 0x142
 8000964:	425a      	negs	r2, r3
 8000966:	b2db      	uxtb	r3, r3
 8000968:	b2d2      	uxtb	r2, r2
 800096a:	bf58      	it	pl
 800096c:	4253      	negpl	r3, r2
 800096e:	68fa      	ldr	r2, [r7, #12]
 8000970:	0092      	lsls	r2, r2, #2
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	440a      	add	r2, r1
 8000976:	f503 73a1 	add.w	r3, r3, #322	@ 0x142
 800097a:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 26; i++) {
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	3301      	adds	r3, #1
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	2b19      	cmp	r3, #25
 8000986:	ddd2      	ble.n	800092e <Shift_Arrow_ExitMatrix+0xe>
        }
    }
}
 8000988:	bf00      	nop
 800098a:	bf00      	nop
 800098c:	3714      	adds	r7, #20
 800098e:	46bd      	mov	sp, r7
 8000990:	bc80      	pop	{r7}
 8000992:	4770      	bx	lr

08000994 <Led_Strip>:

void Led_Strip(WS28XX_HandleTypeDef *ws, int *strip, int strip_size, char *color) {
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b087      	sub	sp, #28
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
 80009a0:	603b      	str	r3, [r7, #0]
    uint16_t selected_color; // Variable to hold the selected color value

    // Determine the color based on the input string
    if (strcmp(color, "red") == 0) {
 80009a2:	4929      	ldr	r1, [pc, #164]	@ (8000a48 <Led_Strip+0xb4>)
 80009a4:	6838      	ldr	r0, [r7, #0]
 80009a6:	f7ff fbd9 	bl	800015c <strcmp>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d103      	bne.n	80009b8 <Led_Strip+0x24>
        selected_color = COLOR_RGB565_RED;
 80009b0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80009b4:	82fb      	strh	r3, [r7, #22]
 80009b6:	e01d      	b.n	80009f4 <Led_Strip+0x60>
    } else if (strcmp(color, "blue") == 0) {
 80009b8:	4924      	ldr	r1, [pc, #144]	@ (8000a4c <Led_Strip+0xb8>)
 80009ba:	6838      	ldr	r0, [r7, #0]
 80009bc:	f7ff fbce 	bl	800015c <strcmp>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d102      	bne.n	80009cc <Led_Strip+0x38>
        selected_color = COLOR_RGB565_BLUE;
 80009c6:	231f      	movs	r3, #31
 80009c8:	82fb      	strh	r3, [r7, #22]
 80009ca:	e013      	b.n	80009f4 <Led_Strip+0x60>
    } else if (strcmp(color, "green") == 0) {
 80009cc:	4920      	ldr	r1, [pc, #128]	@ (8000a50 <Led_Strip+0xbc>)
 80009ce:	6838      	ldr	r0, [r7, #0]
 80009d0:	f7ff fbc4 	bl	800015c <strcmp>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d103      	bne.n	80009e2 <Led_Strip+0x4e>
        selected_color = COLOR_RGB565_GREEN;
 80009da:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80009de:	82fb      	strh	r3, [r7, #22]
 80009e0:	e008      	b.n	80009f4 <Led_Strip+0x60>
    } else if (strcmp(color, "off") == 0) {
 80009e2:	491c      	ldr	r1, [pc, #112]	@ (8000a54 <Led_Strip+0xc0>)
 80009e4:	6838      	ldr	r0, [r7, #0]
 80009e6:	f7ff fbb9 	bl	800015c <strcmp>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d126      	bne.n	8000a3e <Led_Strip+0xaa>
        selected_color = COLOR_RGB565_BLACK;
 80009f0:	2300      	movs	r3, #0
 80009f2:	82fb      	strh	r3, [r7, #22]
    } else {
        return; // Invalid color; do nothing
    }

    // Set the color for each LED in the strip
    for (int i = 0; i < strip_size; i++) {
 80009f4:	2300      	movs	r3, #0
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	e019      	b.n	8000a2e <Led_Strip+0x9a>
        WS28XX_SetPixel_RGBW_565(ws, strip[i], selected_color, (strcmp(color, "off") == 0) ? 0 : brightness);
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	68ba      	ldr	r2, [r7, #8]
 8000a00:	4413      	add	r3, r2
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	b29c      	uxth	r4, r3
 8000a06:	4913      	ldr	r1, [pc, #76]	@ (8000a54 <Led_Strip+0xc0>)
 8000a08:	6838      	ldr	r0, [r7, #0]
 8000a0a:	f7ff fba7 	bl	800015c <strcmp>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <Led_Strip+0x88>
 8000a14:	4b10      	ldr	r3, [pc, #64]	@ (8000a58 <Led_Strip+0xc4>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	e000      	b.n	8000a1e <Led_Strip+0x8a>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	8afa      	ldrh	r2, [r7, #22]
 8000a20:	4621      	mov	r1, r4
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f004 fcd2 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < strip_size; i++) {
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	dbe1      	blt.n	80009fa <Led_Strip+0x66>
    }

    // Update the LED strip
    WS28XX_Update(ws);
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f004 fd3c 	bl	80054b4 <WS28XX_Update>
 8000a3c:	e000      	b.n	8000a40 <Led_Strip+0xac>
        return; // Invalid color; do nothing
 8000a3e:	bf00      	nop
}
 8000a40:	371c      	adds	r7, #28
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd90      	pop	{r4, r7, pc}
 8000a46:	bf00      	nop
 8000a48:	08005f14 	.word	0x08005f14
 8000a4c:	08005f18 	.word	0x08005f18
 8000a50:	08005f20 	.word	0x08005f20
 8000a54:	08005f28 	.word	0x08005f28
 8000a58:	20000004 	.word	0x20000004

08000a5c <Draw_Cross>:

/* Function to animate the cross pattern */
void Draw_Cross(WS28XX_HandleTypeDef *ws, int *top, int *middle, int *bottom, int color) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60f8      	str	r0, [r7, #12]
 8000a64:	60b9      	str	r1, [r7, #8]
 8000a66:	607a      	str	r2, [r7, #4]
 8000a68:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 16; i++) {
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	617b      	str	r3, [r7, #20]
 8000a6e:	e02c      	b.n	8000aca <Draw_Cross+0x6e>
        WS28XX_SetPixel_RGBW_565(ws, top[i], color, brightness);
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	68ba      	ldr	r2, [r7, #8]
 8000a76:	4413      	add	r3, r2
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	b299      	uxth	r1, r3
 8000a7c:	6a3b      	ldr	r3, [r7, #32]
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	4b17      	ldr	r3, [pc, #92]	@ (8000ae0 <Draw_Cross+0x84>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f004 fca0 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
        WS28XX_SetPixel_RGBW_565(ws, middle[i], color, brightness);
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	687a      	ldr	r2, [r7, #4]
 8000a92:	4413      	add	r3, r2
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	b299      	uxth	r1, r3
 8000a98:	6a3b      	ldr	r3, [r7, #32]
 8000a9a:	b29a      	uxth	r2, r3
 8000a9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ae0 <Draw_Cross+0x84>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	f004 fc92 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
        WS28XX_SetPixel_RGBW_565(ws, bottom[i], color, brightness);
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	683a      	ldr	r2, [r7, #0]
 8000aae:	4413      	add	r3, r2
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	b299      	uxth	r1, r3
 8000ab4:	6a3b      	ldr	r3, [r7, #32]
 8000ab6:	b29a      	uxth	r2, r3
 8000ab8:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <Draw_Cross+0x84>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	68f8      	ldr	r0, [r7, #12]
 8000ac0:	f004 fc84 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < 16; i++) {
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	617b      	str	r3, [r7, #20]
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	2b0f      	cmp	r3, #15
 8000ace:	ddcf      	ble.n	8000a70 <Draw_Cross+0x14>
    }
    WS28XX_Update(ws);
 8000ad0:	68f8      	ldr	r0, [r7, #12]
 8000ad2:	f004 fcef 	bl	80054b4 <WS28XX_Update>
}
 8000ad6:	bf00      	nop
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000004 	.word	0x20000004

08000ae4 <Clear_Cross>:

void Clear_Cross(WS28XX_HandleTypeDef *ws, int *top, int *middle, int *bottom) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
 8000af0:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 16; i++) {
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]
 8000af6:	e023      	b.n	8000b40 <Clear_Cross+0x5c>
        WS28XX_SetPixel_RGBW_565(ws, top[i], COLOR_RGB565_BLACK, 0);
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	68ba      	ldr	r2, [r7, #8]
 8000afe:	4413      	add	r3, r2
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	b299      	uxth	r1, r3
 8000b04:	2300      	movs	r3, #0
 8000b06:	2200      	movs	r2, #0
 8000b08:	68f8      	ldr	r0, [r7, #12]
 8000b0a:	f004 fc5f 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
        WS28XX_SetPixel_RGBW_565(ws, middle[i], COLOR_RGB565_BLACK, 0);
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	4413      	add	r3, r2
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	b299      	uxth	r1, r3
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	68f8      	ldr	r0, [r7, #12]
 8000b20:	f004 fc54 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
        WS28XX_SetPixel_RGBW_565(ws, bottom[i], COLOR_RGB565_BLACK, 0);
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	683a      	ldr	r2, [r7, #0]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	b299      	uxth	r1, r3
 8000b30:	2300      	movs	r3, #0
 8000b32:	2200      	movs	r2, #0
 8000b34:	68f8      	ldr	r0, [r7, #12]
 8000b36:	f004 fc49 	bl	80053cc <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < 16; i++) {
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	2b0f      	cmp	r3, #15
 8000b44:	ddd8      	ble.n	8000af8 <Clear_Cross+0x14>
    }
    WS28XX_Update(ws);
 8000b46:	68f8      	ldr	r0, [r7, #12]
 8000b48:	f004 fcb4 	bl	80054b4 <WS28XX_Update>
}
 8000b4c:	bf00      	nop
 8000b4e:	3718      	adds	r7, #24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <Clear_All_Animations>:

/* Function to clear all animations on both strips */
void Clear_All_Animations(WS28XX_HandleTypeDef *ws) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
    Clear_Arrow(ws, arrow_entry_matrix);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4918      	ldr	r1, [pc, #96]	@ (8000bc0 <Clear_All_Animations+0x6c>)
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fe89 	bl	8000878 <Clear_Arrow>
    Clear_Arrow(ws, arrow_exit_matrix);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4916      	ldr	r1, [pc, #88]	@ (8000bc4 <Clear_All_Animations+0x70>)
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f7ff fe84 	bl	8000878 <Clear_Arrow>
    Clear_Cross(ws, topCross_entry_matrix, middleCross_entry_matrix, bottomCross_entry_matrix);
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <Clear_All_Animations+0x74>)
 8000b74:	4a15      	ldr	r2, [pc, #84]	@ (8000bcc <Clear_All_Animations+0x78>)
 8000b76:	4916      	ldr	r1, [pc, #88]	@ (8000bd0 <Clear_All_Animations+0x7c>)
 8000b78:	f7ff ffb4 	bl	8000ae4 <Clear_Cross>
    Clear_Cross(ws, topCross_exit_matrix, middleCross_exit_matrix, bottomCross_exit_matrix);
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <Clear_All_Animations+0x80>)
 8000b80:	4a15      	ldr	r2, [pc, #84]	@ (8000bd8 <Clear_All_Animations+0x84>)
 8000b82:	4916      	ldr	r1, [pc, #88]	@ (8000bdc <Clear_All_Animations+0x88>)
 8000b84:	f7ff ffae 	bl	8000ae4 <Clear_Cross>
    Led_Strip(&ws, entryStrip, entryStripSize, "off");
 8000b88:	2213      	movs	r2, #19
 8000b8a:	1d38      	adds	r0, r7, #4
 8000b8c:	4b14      	ldr	r3, [pc, #80]	@ (8000be0 <Clear_All_Animations+0x8c>)
 8000b8e:	4915      	ldr	r1, [pc, #84]	@ (8000be4 <Clear_All_Animations+0x90>)
 8000b90:	f7ff ff00 	bl	8000994 <Led_Strip>
    Led_Strip(&ws, entryRFID, entryRFIDSize, "off");
 8000b94:	2214      	movs	r2, #20
 8000b96:	1d38      	adds	r0, r7, #4
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <Clear_All_Animations+0x8c>)
 8000b9a:	4913      	ldr	r1, [pc, #76]	@ (8000be8 <Clear_All_Animations+0x94>)
 8000b9c:	f7ff fefa 	bl	8000994 <Led_Strip>
    Led_Strip(&ws, exitStrip, exitStripSize, "off");
 8000ba0:	2213      	movs	r2, #19
 8000ba2:	1d38      	adds	r0, r7, #4
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <Clear_All_Animations+0x8c>)
 8000ba6:	4911      	ldr	r1, [pc, #68]	@ (8000bec <Clear_All_Animations+0x98>)
 8000ba8:	f7ff fef4 	bl	8000994 <Led_Strip>
    Led_Strip(&ws, exitRFID, exitRFIDSize, "off");
 8000bac:	2214      	movs	r2, #20
 8000bae:	1d38      	adds	r0, r7, #4
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <Clear_All_Animations+0x8c>)
 8000bb2:	490f      	ldr	r1, [pc, #60]	@ (8000bf0 <Clear_All_Animations+0x9c>)
 8000bb4:	f7ff feee 	bl	8000994 <Led_Strip>
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	20000070 	.word	0x20000070
 8000bc8:	20000158 	.word	0x20000158
 8000bcc:	20000118 	.word	0x20000118
 8000bd0:	200000d8 	.word	0x200000d8
 8000bd4:	20000218 	.word	0x20000218
 8000bd8:	200001d8 	.word	0x200001d8
 8000bdc:	20000198 	.word	0x20000198
 8000be0:	08005f28 	.word	0x08005f28
 8000be4:	20000258 	.word	0x20000258
 8000be8:	200002f0 	.word	0x200002f0
 8000bec:	200002a4 	.word	0x200002a4
 8000bf0:	20000340 	.word	0x20000340

08000bf4 <Entry_Granted_Animation>:


void Entry_Granted_Animation(WS28XX_HandleTypeDef *ws) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af02      	add	r7, sp, #8
 8000bfa:	6078      	str	r0, [r7, #4]
    static uint32_t last_update_time = 0;

    if (HAL_GetTick() - last_update_time >= DELAY_TIME) {
 8000bfc:	f001 faf0 	bl	80021e0 <HAL_GetTick>
 8000c00:	4602      	mov	r2, r0
 8000c02:	4b29      	ldr	r3, [pc, #164]	@ (8000ca8 <Entry_Granted_Animation+0xb4>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	1ad3      	subs	r3, r2, r3
 8000c08:	2b63      	cmp	r3, #99	@ 0x63
 8000c0a:	d949      	bls.n	8000ca0 <Entry_Granted_Animation+0xac>
        last_update_time = HAL_GetTick();
 8000c0c:	f001 fae8 	bl	80021e0 <HAL_GetTick>
 8000c10:	4603      	mov	r3, r0
 8000c12:	4a25      	ldr	r2, [pc, #148]	@ (8000ca8 <Entry_Granted_Animation+0xb4>)
 8000c14:	6013      	str	r3, [r2, #0]

        Clear_Arrow(ws, arrow_entry_matrix);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4924      	ldr	r1, [pc, #144]	@ (8000cac <Entry_Granted_Animation+0xb8>)
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fe2c 	bl	8000878 <Clear_Arrow>
        Shift_Arrow_EntryMatrix(arrow_entry_matrix);
 8000c20:	4822      	ldr	r0, [pc, #136]	@ (8000cac <Entry_Granted_Animation+0xb8>)
 8000c22:	f7ff fe49 	bl	80008b8 <Shift_Arrow_EntryMatrix>
        Draw_Arrow(ws, arrow_entry_matrix, COLOR_RGB565_GREEN);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000c2c:	491f      	ldr	r1, [pc, #124]	@ (8000cac <Entry_Granted_Animation+0xb8>)
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fdfc 	bl	800082c <Draw_Arrow>

        Led_Strip(&ws, entryStrip, entryStripSize, "green");
 8000c34:	2213      	movs	r2, #19
 8000c36:	1d38      	adds	r0, r7, #4
 8000c38:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb0 <Entry_Granted_Animation+0xbc>)
 8000c3a:	491e      	ldr	r1, [pc, #120]	@ (8000cb4 <Entry_Granted_Animation+0xc0>)
 8000c3c:	f7ff feaa 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, entryRFID, entryRFIDSize, "green");
 8000c40:	2214      	movs	r2, #20
 8000c42:	1d38      	adds	r0, r7, #4
 8000c44:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb0 <Entry_Granted_Animation+0xbc>)
 8000c46:	491c      	ldr	r1, [pc, #112]	@ (8000cb8 <Entry_Granted_Animation+0xc4>)
 8000c48:	f7ff fea4 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitStrip, exitStripSize, "red");
 8000c4c:	2213      	movs	r2, #19
 8000c4e:	1d38      	adds	r0, r7, #4
 8000c50:	4b1a      	ldr	r3, [pc, #104]	@ (8000cbc <Entry_Granted_Animation+0xc8>)
 8000c52:	491b      	ldr	r1, [pc, #108]	@ (8000cc0 <Entry_Granted_Animation+0xcc>)
 8000c54:	f7ff fe9e 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitRFID, exitRFIDSize, "red");
 8000c58:	2214      	movs	r2, #20
 8000c5a:	1d38      	adds	r0, r7, #4
 8000c5c:	4b17      	ldr	r3, [pc, #92]	@ (8000cbc <Entry_Granted_Animation+0xc8>)
 8000c5e:	4919      	ldr	r1, [pc, #100]	@ (8000cc4 <Entry_Granted_Animation+0xd0>)
 8000c60:	f7ff fe98 	bl	8000994 <Led_Strip>

        if (cross_state) {
 8000c64:	4b18      	ldr	r3, [pc, #96]	@ (8000cc8 <Entry_Granted_Animation+0xd4>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d009      	beq.n	8000c80 <Entry_Granted_Animation+0x8c>
            Draw_Cross(ws, topCross_exit_matrix, middleCross_exit_matrix, bottomCross_exit_matrix, COLOR_RGB565_RED);
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c72:	9300      	str	r3, [sp, #0]
 8000c74:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <Entry_Granted_Animation+0xd8>)
 8000c76:	4a16      	ldr	r2, [pc, #88]	@ (8000cd0 <Entry_Granted_Animation+0xdc>)
 8000c78:	4916      	ldr	r1, [pc, #88]	@ (8000cd4 <Entry_Granted_Animation+0xe0>)
 8000c7a:	f7ff feef 	bl	8000a5c <Draw_Cross>
 8000c7e:	e005      	b.n	8000c8c <Entry_Granted_Animation+0x98>
        } else {
            Clear_Cross(ws, topCross_exit_matrix, middleCross_exit_matrix, bottomCross_exit_matrix);
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	4b12      	ldr	r3, [pc, #72]	@ (8000ccc <Entry_Granted_Animation+0xd8>)
 8000c84:	4a12      	ldr	r2, [pc, #72]	@ (8000cd0 <Entry_Granted_Animation+0xdc>)
 8000c86:	4913      	ldr	r1, [pc, #76]	@ (8000cd4 <Entry_Granted_Animation+0xe0>)
 8000c88:	f7ff ff2c 	bl	8000ae4 <Clear_Cross>
        }
        cross_state = !cross_state;
 8000c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc8 <Entry_Granted_Animation+0xd4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	bf0c      	ite	eq
 8000c94:	2301      	moveq	r3, #1
 8000c96:	2300      	movne	r3, #0
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc8 <Entry_Granted_Animation+0xd4>)
 8000c9e:	601a      	str	r2, [r3, #0]
    }
}
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20004168 	.word	0x20004168
 8000cac:	20000008 	.word	0x20000008
 8000cb0:	08005f20 	.word	0x08005f20
 8000cb4:	20000258 	.word	0x20000258
 8000cb8:	200002f0 	.word	0x200002f0
 8000cbc:	08005f14 	.word	0x08005f14
 8000cc0:	200002a4 	.word	0x200002a4
 8000cc4:	20000340 	.word	0x20000340
 8000cc8:	20000000 	.word	0x20000000
 8000ccc:	20000218 	.word	0x20000218
 8000cd0:	200001d8 	.word	0x200001d8
 8000cd4:	20000198 	.word	0x20000198

08000cd8 <Exit_Granted_Animation>:


void Exit_Granted_Animation(WS28XX_HandleTypeDef *ws) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af02      	add	r7, sp, #8
 8000cde:	6078      	str	r0, [r7, #4]
    static uint32_t last_update_time = 0;

    if (HAL_GetTick() - last_update_time >= DELAY_TIME) {
 8000ce0:	f001 fa7e 	bl	80021e0 <HAL_GetTick>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	4b29      	ldr	r3, [pc, #164]	@ (8000d8c <Exit_Granted_Animation+0xb4>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	1ad3      	subs	r3, r2, r3
 8000cec:	2b63      	cmp	r3, #99	@ 0x63
 8000cee:	d949      	bls.n	8000d84 <Exit_Granted_Animation+0xac>
        last_update_time = HAL_GetTick();
 8000cf0:	f001 fa76 	bl	80021e0 <HAL_GetTick>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	4a25      	ldr	r2, [pc, #148]	@ (8000d8c <Exit_Granted_Animation+0xb4>)
 8000cf8:	6013      	str	r3, [r2, #0]

        if (cross_state) {
 8000cfa:	4b25      	ldr	r3, [pc, #148]	@ (8000d90 <Exit_Granted_Animation+0xb8>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d009      	beq.n	8000d16 <Exit_Granted_Animation+0x3e>
            Draw_Cross(ws, topCross_entry_matrix, middleCross_entry_matrix, bottomCross_entry_matrix, COLOR_RGB565_RED);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	4b22      	ldr	r3, [pc, #136]	@ (8000d94 <Exit_Granted_Animation+0xbc>)
 8000d0c:	4a22      	ldr	r2, [pc, #136]	@ (8000d98 <Exit_Granted_Animation+0xc0>)
 8000d0e:	4923      	ldr	r1, [pc, #140]	@ (8000d9c <Exit_Granted_Animation+0xc4>)
 8000d10:	f7ff fea4 	bl	8000a5c <Draw_Cross>
 8000d14:	e005      	b.n	8000d22 <Exit_Granted_Animation+0x4a>
        } else {
            Clear_Cross(ws, topCross_entry_matrix, middleCross_entry_matrix, bottomCross_entry_matrix);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <Exit_Granted_Animation+0xbc>)
 8000d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8000d98 <Exit_Granted_Animation+0xc0>)
 8000d1c:	491f      	ldr	r1, [pc, #124]	@ (8000d9c <Exit_Granted_Animation+0xc4>)
 8000d1e:	f7ff fee1 	bl	8000ae4 <Clear_Cross>
        }
        cross_state = !cross_state;
 8000d22:	4b1b      	ldr	r3, [pc, #108]	@ (8000d90 <Exit_Granted_Animation+0xb8>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	bf0c      	ite	eq
 8000d2a:	2301      	moveq	r3, #1
 8000d2c:	2300      	movne	r3, #0
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	461a      	mov	r2, r3
 8000d32:	4b17      	ldr	r3, [pc, #92]	@ (8000d90 <Exit_Granted_Animation+0xb8>)
 8000d34:	601a      	str	r2, [r3, #0]

        Led_Strip(&ws, entryStrip, entryStripSize, "red");
 8000d36:	2213      	movs	r2, #19
 8000d38:	1d38      	adds	r0, r7, #4
 8000d3a:	4b19      	ldr	r3, [pc, #100]	@ (8000da0 <Exit_Granted_Animation+0xc8>)
 8000d3c:	4919      	ldr	r1, [pc, #100]	@ (8000da4 <Exit_Granted_Animation+0xcc>)
 8000d3e:	f7ff fe29 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, entryRFID, entryRFIDSize, "red");
 8000d42:	2214      	movs	r2, #20
 8000d44:	1d38      	adds	r0, r7, #4
 8000d46:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <Exit_Granted_Animation+0xc8>)
 8000d48:	4917      	ldr	r1, [pc, #92]	@ (8000da8 <Exit_Granted_Animation+0xd0>)
 8000d4a:	f7ff fe23 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitStrip, exitStripSize, "green");
 8000d4e:	2213      	movs	r2, #19
 8000d50:	1d38      	adds	r0, r7, #4
 8000d52:	4b16      	ldr	r3, [pc, #88]	@ (8000dac <Exit_Granted_Animation+0xd4>)
 8000d54:	4916      	ldr	r1, [pc, #88]	@ (8000db0 <Exit_Granted_Animation+0xd8>)
 8000d56:	f7ff fe1d 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitRFID, exitRFIDSize, "green");
 8000d5a:	2214      	movs	r2, #20
 8000d5c:	1d38      	adds	r0, r7, #4
 8000d5e:	4b13      	ldr	r3, [pc, #76]	@ (8000dac <Exit_Granted_Animation+0xd4>)
 8000d60:	4914      	ldr	r1, [pc, #80]	@ (8000db4 <Exit_Granted_Animation+0xdc>)
 8000d62:	f7ff fe17 	bl	8000994 <Led_Strip>

        Clear_Arrow(ws, arrow_exit_matrix);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4913      	ldr	r1, [pc, #76]	@ (8000db8 <Exit_Granted_Animation+0xe0>)
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fd84 	bl	8000878 <Clear_Arrow>
        Shift_Arrow_ExitMatrix(arrow_exit_matrix);
 8000d70:	4811      	ldr	r0, [pc, #68]	@ (8000db8 <Exit_Granted_Animation+0xe0>)
 8000d72:	f7ff fdd5 	bl	8000920 <Shift_Arrow_ExitMatrix>
        Draw_Arrow(ws, arrow_exit_matrix, COLOR_RGB565_GREEN);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000d7c:	490e      	ldr	r1, [pc, #56]	@ (8000db8 <Exit_Granted_Animation+0xe0>)
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fd54 	bl	800082c <Draw_Arrow>
    }
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	2000416c 	.word	0x2000416c
 8000d90:	20000000 	.word	0x20000000
 8000d94:	20000158 	.word	0x20000158
 8000d98:	20000118 	.word	0x20000118
 8000d9c:	200000d8 	.word	0x200000d8
 8000da0:	08005f14 	.word	0x08005f14
 8000da4:	20000258 	.word	0x20000258
 8000da8:	200002f0 	.word	0x200002f0
 8000dac:	08005f20 	.word	0x08005f20
 8000db0:	200002a4 	.word	0x200002a4
 8000db4:	20000340 	.word	0x20000340
 8000db8:	20000070 	.word	0x20000070

08000dbc <Ready_State_Animation>:

/* Function 3: Arrow animation on both strips */
void Ready_State_Animation(WS28XX_HandleTypeDef *ws) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
    static uint32_t last_update_time = 0;

    if (HAL_GetTick() - last_update_time >= DELAY_TIME) {
 8000dc4:	f001 fa0c 	bl	80021e0 <HAL_GetTick>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	4b22      	ldr	r3, [pc, #136]	@ (8000e54 <Ready_State_Animation+0x98>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	2b63      	cmp	r3, #99	@ 0x63
 8000dd2:	d93a      	bls.n	8000e4a <Ready_State_Animation+0x8e>
        last_update_time = HAL_GetTick();
 8000dd4:	f001 fa04 	bl	80021e0 <HAL_GetTick>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	4a1e      	ldr	r2, [pc, #120]	@ (8000e54 <Ready_State_Animation+0x98>)
 8000ddc:	6013      	str	r3, [r2, #0]

        Led_Strip(&ws, entryStrip, entryStripSize, "blue");
 8000dde:	2213      	movs	r2, #19
 8000de0:	1d38      	adds	r0, r7, #4
 8000de2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e58 <Ready_State_Animation+0x9c>)
 8000de4:	491d      	ldr	r1, [pc, #116]	@ (8000e5c <Ready_State_Animation+0xa0>)
 8000de6:	f7ff fdd5 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, entryRFID, entryRFIDSize, "blue");
 8000dea:	2214      	movs	r2, #20
 8000dec:	1d38      	adds	r0, r7, #4
 8000dee:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <Ready_State_Animation+0x9c>)
 8000df0:	491b      	ldr	r1, [pc, #108]	@ (8000e60 <Ready_State_Animation+0xa4>)
 8000df2:	f7ff fdcf 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitStrip, exitStripSize, "blue");
 8000df6:	2213      	movs	r2, #19
 8000df8:	1d38      	adds	r0, r7, #4
 8000dfa:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <Ready_State_Animation+0x9c>)
 8000dfc:	4919      	ldr	r1, [pc, #100]	@ (8000e64 <Ready_State_Animation+0xa8>)
 8000dfe:	f7ff fdc9 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitRFID, exitRFIDSize, "blue");
 8000e02:	2214      	movs	r2, #20
 8000e04:	1d38      	adds	r0, r7, #4
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <Ready_State_Animation+0x9c>)
 8000e08:	4917      	ldr	r1, [pc, #92]	@ (8000e68 <Ready_State_Animation+0xac>)
 8000e0a:	f7ff fdc3 	bl	8000994 <Led_Strip>

        Clear_Arrow(ws, arrow_entry_matrix);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4916      	ldr	r1, [pc, #88]	@ (8000e6c <Ready_State_Animation+0xb0>)
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff fd30 	bl	8000878 <Clear_Arrow>
        Shift_Arrow_EntryMatrix(arrow_entry_matrix);
 8000e18:	4814      	ldr	r0, [pc, #80]	@ (8000e6c <Ready_State_Animation+0xb0>)
 8000e1a:	f7ff fd4d 	bl	80008b8 <Shift_Arrow_EntryMatrix>
        Draw_Arrow(ws, arrow_entry_matrix, COLOR_RGB565_GREEN);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000e24:	4911      	ldr	r1, [pc, #68]	@ (8000e6c <Ready_State_Animation+0xb0>)
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fd00 	bl	800082c <Draw_Arrow>

        Clear_Arrow(ws, arrow_exit_matrix);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4910      	ldr	r1, [pc, #64]	@ (8000e70 <Ready_State_Animation+0xb4>)
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff fd21 	bl	8000878 <Clear_Arrow>
        Shift_Arrow_ExitMatrix(arrow_exit_matrix);
 8000e36:	480e      	ldr	r0, [pc, #56]	@ (8000e70 <Ready_State_Animation+0xb4>)
 8000e38:	f7ff fd72 	bl	8000920 <Shift_Arrow_ExitMatrix>
        Draw_Arrow(ws, arrow_exit_matrix, COLOR_RGB565_GREEN);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000e42:	490b      	ldr	r1, [pc, #44]	@ (8000e70 <Ready_State_Animation+0xb4>)
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fcf1 	bl	800082c <Draw_Arrow>
    }
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20004170 	.word	0x20004170
 8000e58:	08005f18 	.word	0x08005f18
 8000e5c:	20000258 	.word	0x20000258
 8000e60:	200002f0 	.word	0x200002f0
 8000e64:	200002a4 	.word	0x200002a4
 8000e68:	20000340 	.word	0x20000340
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	20000070 	.word	0x20000070

08000e74 <Access_Denied_Animation>:

/* Function 4: Cross animation on both strips */
void Access_Denied_Animation(WS28XX_HandleTypeDef *ws) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af02      	add	r7, sp, #8
 8000e7a:	6078      	str	r0, [r7, #4]
    static uint32_t last_update_time = 0;

    if (HAL_GetTick() - last_update_time >= DELAY_TIME) {
 8000e7c:	f001 f9b0 	bl	80021e0 <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	4b29      	ldr	r3, [pc, #164]	@ (8000f28 <Access_Denied_Animation+0xb4>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	2b63      	cmp	r3, #99	@ 0x63
 8000e8a:	d949      	bls.n	8000f20 <Access_Denied_Animation+0xac>
        last_update_time = HAL_GetTick();
 8000e8c:	f001 f9a8 	bl	80021e0 <HAL_GetTick>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4a25      	ldr	r2, [pc, #148]	@ (8000f28 <Access_Denied_Animation+0xb4>)
 8000e94:	6013      	str	r3, [r2, #0]

        if (cross_state) {
 8000e96:	4b25      	ldr	r3, [pc, #148]	@ (8000f2c <Access_Denied_Animation+0xb8>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d012      	beq.n	8000ec4 <Access_Denied_Animation+0x50>
            Draw_Cross(ws, topCross_entry_matrix, middleCross_entry_matrix, bottomCross_entry_matrix, COLOR_RGB565_RED);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	4b22      	ldr	r3, [pc, #136]	@ (8000f30 <Access_Denied_Animation+0xbc>)
 8000ea8:	4a22      	ldr	r2, [pc, #136]	@ (8000f34 <Access_Denied_Animation+0xc0>)
 8000eaa:	4923      	ldr	r1, [pc, #140]	@ (8000f38 <Access_Denied_Animation+0xc4>)
 8000eac:	f7ff fdd6 	bl	8000a5c <Draw_Cross>
            Draw_Cross(ws, topCross_exit_matrix, middleCross_exit_matrix, bottomCross_exit_matrix, COLOR_RGB565_RED);
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	4b20      	ldr	r3, [pc, #128]	@ (8000f3c <Access_Denied_Animation+0xc8>)
 8000eba:	4a21      	ldr	r2, [pc, #132]	@ (8000f40 <Access_Denied_Animation+0xcc>)
 8000ebc:	4921      	ldr	r1, [pc, #132]	@ (8000f44 <Access_Denied_Animation+0xd0>)
 8000ebe:	f7ff fdcd 	bl	8000a5c <Draw_Cross>
 8000ec2:	e00b      	b.n	8000edc <Access_Denied_Animation+0x68>
        } else {
            Clear_Cross(ws, topCross_entry_matrix, middleCross_entry_matrix, bottomCross_entry_matrix);
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f30 <Access_Denied_Animation+0xbc>)
 8000ec8:	4a1a      	ldr	r2, [pc, #104]	@ (8000f34 <Access_Denied_Animation+0xc0>)
 8000eca:	491b      	ldr	r1, [pc, #108]	@ (8000f38 <Access_Denied_Animation+0xc4>)
 8000ecc:	f7ff fe0a 	bl	8000ae4 <Clear_Cross>
            Clear_Cross(ws, topCross_exit_matrix, middleCross_exit_matrix, bottomCross_exit_matrix);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f3c <Access_Denied_Animation+0xc8>)
 8000ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8000f40 <Access_Denied_Animation+0xcc>)
 8000ed6:	491b      	ldr	r1, [pc, #108]	@ (8000f44 <Access_Denied_Animation+0xd0>)
 8000ed8:	f7ff fe04 	bl	8000ae4 <Clear_Cross>
        }
        cross_state = !cross_state;
 8000edc:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <Access_Denied_Animation+0xb8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	bf0c      	ite	eq
 8000ee4:	2301      	moveq	r3, #1
 8000ee6:	2300      	movne	r3, #0
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <Access_Denied_Animation+0xb8>)
 8000eee:	601a      	str	r2, [r3, #0]

        Led_Strip(&ws, entryStrip, entryStripSize, "red");
 8000ef0:	2213      	movs	r2, #19
 8000ef2:	1d38      	adds	r0, r7, #4
 8000ef4:	4b14      	ldr	r3, [pc, #80]	@ (8000f48 <Access_Denied_Animation+0xd4>)
 8000ef6:	4915      	ldr	r1, [pc, #84]	@ (8000f4c <Access_Denied_Animation+0xd8>)
 8000ef8:	f7ff fd4c 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, entryRFID, entryRFIDSize, "red");
 8000efc:	2214      	movs	r2, #20
 8000efe:	1d38      	adds	r0, r7, #4
 8000f00:	4b11      	ldr	r3, [pc, #68]	@ (8000f48 <Access_Denied_Animation+0xd4>)
 8000f02:	4913      	ldr	r1, [pc, #76]	@ (8000f50 <Access_Denied_Animation+0xdc>)
 8000f04:	f7ff fd46 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitStrip, exitStripSize, "red");
 8000f08:	2213      	movs	r2, #19
 8000f0a:	1d38      	adds	r0, r7, #4
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f48 <Access_Denied_Animation+0xd4>)
 8000f0e:	4911      	ldr	r1, [pc, #68]	@ (8000f54 <Access_Denied_Animation+0xe0>)
 8000f10:	f7ff fd40 	bl	8000994 <Led_Strip>
        Led_Strip(&ws, exitRFID, exitRFIDSize, "red");
 8000f14:	2214      	movs	r2, #20
 8000f16:	1d38      	adds	r0, r7, #4
 8000f18:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <Access_Denied_Animation+0xd4>)
 8000f1a:	490f      	ldr	r1, [pc, #60]	@ (8000f58 <Access_Denied_Animation+0xe4>)
 8000f1c:	f7ff fd3a 	bl	8000994 <Led_Strip>
    }
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20004174 	.word	0x20004174
 8000f2c:	20000000 	.word	0x20000000
 8000f30:	20000158 	.word	0x20000158
 8000f34:	20000118 	.word	0x20000118
 8000f38:	200000d8 	.word	0x200000d8
 8000f3c:	20000218 	.word	0x20000218
 8000f40:	200001d8 	.word	0x200001d8
 8000f44:	20000198 	.word	0x20000198
 8000f48:	08005f14 	.word	0x08005f14
 8000f4c:	20000258 	.word	0x20000258
 8000f50:	200002f0 	.word	0x200002f0
 8000f54:	200002a4 	.word	0x200002a4
 8000f58:	20000340 	.word	0x20000340

08000f5c <CheckObjectDetection>:


// IR FUNCTIONS
int CheckObjectDetection(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
    static uint32_t last_pulse_time = 0;

    // Generate a pulse every 100 ms
    if (HAL_GetTick() - last_pulse_time >= PULSE_INTERVAL) {
 8000f62:	f001 f93d 	bl	80021e0 <HAL_GetTick>
 8000f66:	4602      	mov	r2, r0
 8000f68:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <CheckObjectDetection+0x60>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b63      	cmp	r3, #99	@ 0x63
 8000f70:	d908      	bls.n	8000f84 <CheckObjectDetection+0x28>
        last_pulse_time = HAL_GetTick();
 8000f72:	f001 f935 	bl	80021e0 <HAL_GetTick>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4a10      	ldr	r2, [pc, #64]	@ (8000fbc <CheckObjectDetection+0x60>)
 8000f7a:	6013      	str	r3, [r2, #0]
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0); // Generate pulse
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	4810      	ldr	r0, [pc, #64]	@ (8000fc0 <CheckObjectDetection+0x64>)
 8000f80:	f001 fea8 	bl	8002cd4 <HAL_GPIO_TogglePin>
    }

    // Check for timeout on all sensors
    for (int i = 0; i < NUM_SENSORS; i++) {
 8000f84:	2300      	movs	r3, #0
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	e00f      	b.n	8000faa <CheckObjectDetection+0x4e>
        if (HAL_GetTick() - last_pulse_received_time[i] >= OBJECT_DETECTION_TIMEOUT) {
 8000f8a:	f001 f929 	bl	80021e0 <HAL_GetTick>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	490c      	ldr	r1, [pc, #48]	@ (8000fc4 <CheckObjectDetection+0x68>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000f9e:	d301      	bcc.n	8000fa4 <CheckObjectDetection+0x48>
            return 1;  // Object detected (timeout)
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e006      	b.n	8000fb2 <CheckObjectDetection+0x56>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b05      	cmp	r3, #5
 8000fae:	ddec      	ble.n	8000f8a <CheckObjectDetection+0x2e>
        }
    }

    return 0;  // No object detected
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20004178 	.word	0x20004178
 8000fc0:	40011000 	.word	0x40011000
 8000fc4:	20004150 	.word	0x20004150

08000fc8 <Speed_Control>:


//MOTOR CONTROL FUNCTIONS
void Speed_Control(int a)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, a);
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <Speed_Control+0x1c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	20004218 	.word	0x20004218

08000fe8 <Direction>:

void Direction(int a)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	if(a==1)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d10b      	bne.n	800100e <Direction+0x26>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ffc:	480d      	ldr	r0, [pc, #52]	@ (8001034 <Direction+0x4c>)
 8000ffe:	f001 fe51 	bl	8002ca4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001008:	480a      	ldr	r0, [pc, #40]	@ (8001034 <Direction+0x4c>)
 800100a:	f001 fe4b 	bl	8002ca4 <HAL_GPIO_WritePin>

	}
	if(a==0)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d10b      	bne.n	800102c <Direction+0x44>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800101a:	4806      	ldr	r0, [pc, #24]	@ (8001034 <Direction+0x4c>)
 800101c:	f001 fe42 	bl	8002ca4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001026:	4803      	ldr	r0, [pc, #12]	@ (8001034 <Direction+0x4c>)
 8001028:	f001 fe3c 	bl	8002ca4 <HAL_GPIO_WritePin>
	}
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40011000 	.word	0x40011000

08001038 <encoder>:

void encoder(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
    counter++;
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <encoder+0x2c>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	4a08      	ldr	r2, [pc, #32]	@ (8001064 <encoder+0x2c>)
 8001044:	6013      	str	r3, [r2, #0]
    if(counter == 570)
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <encoder+0x2c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f240 223a 	movw	r2, #570	@ 0x23a
 800104e:	4293      	cmp	r3, r2
 8001050:	d105      	bne.n	800105e <encoder+0x26>
    {
        Speed_Control(0); // Stop the motor
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff ffb8 	bl	8000fc8 <Speed_Control>
        counter = 0;      // Reset counter for next operation
 8001058:	4b02      	ldr	r3, [pc, #8]	@ (8001064 <encoder+0x2c>)
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
    }
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20004148 	.word	0x20004148

08001068 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	80fb      	strh	r3, [r7, #6]
    // Handle different GPIO interrupts using a switch-case structure
    switch (GPIO_Pin) {
 8001072:	88fb      	ldrh	r3, [r7, #6]
 8001074:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001078:	f000 8096 	beq.w	80011a8 <HAL_GPIO_EXTI_Callback+0x140>
 800107c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001080:	f300 8099 	bgt.w	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
 8001084:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001088:	f000 808e 	beq.w	80011a8 <HAL_GPIO_EXTI_Callback+0x140>
 800108c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001090:	f300 8091 	bgt.w	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
 8001094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001098:	f000 8086 	beq.w	80011a8 <HAL_GPIO_EXTI_Callback+0x140>
 800109c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80010a0:	f300 8089 	bgt.w	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
 80010a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010a8:	d07e      	beq.n	80011a8 <HAL_GPIO_EXTI_Callback+0x140>
 80010aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010ae:	f300 8082 	bgt.w	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
 80010b2:	2b80      	cmp	r3, #128	@ 0x80
 80010b4:	d06b      	beq.n	800118e <HAL_GPIO_EXTI_Callback+0x126>
 80010b6:	2b80      	cmp	r3, #128	@ 0x80
 80010b8:	dc7d      	bgt.n	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
 80010ba:	2b20      	cmp	r3, #32
 80010bc:	dc46      	bgt.n	800114c <HAL_GPIO_EXTI_Callback+0xe4>
 80010be:	2b02      	cmp	r3, #2
 80010c0:	db79      	blt.n	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
 80010c2:	3b02      	subs	r3, #2
 80010c4:	2b1e      	cmp	r3, #30
 80010c6:	d876      	bhi.n	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
 80010c8:	a201      	add	r2, pc, #4	@ (adr r2, 80010d0 <HAL_GPIO_EXTI_Callback+0x68>)
 80010ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ce:	bf00      	nop
 80010d0:	08001153 	.word	0x08001153
 80010d4:	080011b7 	.word	0x080011b7
 80010d8:	0800119b 	.word	0x0800119b
 80010dc:	080011b7 	.word	0x080011b7
 80010e0:	080011b7 	.word	0x080011b7
 80010e4:	080011b7 	.word	0x080011b7
 80010e8:	0800115f 	.word	0x0800115f
 80010ec:	080011b7 	.word	0x080011b7
 80010f0:	080011b7 	.word	0x080011b7
 80010f4:	080011b7 	.word	0x080011b7
 80010f8:	080011b7 	.word	0x080011b7
 80010fc:	080011b7 	.word	0x080011b7
 8001100:	080011b7 	.word	0x080011b7
 8001104:	080011b7 	.word	0x080011b7
 8001108:	0800116b 	.word	0x0800116b
 800110c:	080011b7 	.word	0x080011b7
 8001110:	080011b7 	.word	0x080011b7
 8001114:	080011b7 	.word	0x080011b7
 8001118:	080011b7 	.word	0x080011b7
 800111c:	080011b7 	.word	0x080011b7
 8001120:	080011b7 	.word	0x080011b7
 8001124:	080011b7 	.word	0x080011b7
 8001128:	080011b7 	.word	0x080011b7
 800112c:	080011b7 	.word	0x080011b7
 8001130:	080011b7 	.word	0x080011b7
 8001134:	080011b7 	.word	0x080011b7
 8001138:	080011b7 	.word	0x080011b7
 800113c:	080011b7 	.word	0x080011b7
 8001140:	080011b7 	.word	0x080011b7
 8001144:	080011b7 	.word	0x080011b7
 8001148:	08001177 	.word	0x08001177
 800114c:	2b40      	cmp	r3, #64	@ 0x40
 800114e:	d018      	beq.n	8001182 <HAL_GPIO_EXTI_Callback+0x11a>
            counter = 0; // Reset the counter
            break;

        // Default case (no action required)
        default:
            break;
 8001150:	e031      	b.n	80011b6 <HAL_GPIO_EXTI_Callback+0x14e>
            last_pulse_received_time[0] = HAL_GetTick(); // Update timestamp for sensor 0
 8001152:	f001 f845 	bl	80021e0 <HAL_GetTick>
 8001156:	4603      	mov	r3, r0
 8001158:	4a19      	ldr	r2, [pc, #100]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x158>)
 800115a:	6013      	str	r3, [r2, #0]
            break;
 800115c:	e02c      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            last_pulse_received_time[1] = HAL_GetTick(); // Update timestamp for sensor 1
 800115e:	f001 f83f 	bl	80021e0 <HAL_GetTick>
 8001162:	4603      	mov	r3, r0
 8001164:	4a16      	ldr	r2, [pc, #88]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x158>)
 8001166:	6053      	str	r3, [r2, #4]
            break;
 8001168:	e026      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            last_pulse_received_time[2] = HAL_GetTick(); // Update timestamp for sensor 2
 800116a:	f001 f839 	bl	80021e0 <HAL_GetTick>
 800116e:	4603      	mov	r3, r0
 8001170:	4a13      	ldr	r2, [pc, #76]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x158>)
 8001172:	6093      	str	r3, [r2, #8]
            break;
 8001174:	e020      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            last_pulse_received_time[3] = HAL_GetTick(); // Update timestamp for sensor 3
 8001176:	f001 f833 	bl	80021e0 <HAL_GetTick>
 800117a:	4603      	mov	r3, r0
 800117c:	4a10      	ldr	r2, [pc, #64]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x158>)
 800117e:	60d3      	str	r3, [r2, #12]
            break;
 8001180:	e01a      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            last_pulse_received_time[4] = HAL_GetTick(); // Update timestamp for sensor 4
 8001182:	f001 f82d 	bl	80021e0 <HAL_GetTick>
 8001186:	4603      	mov	r3, r0
 8001188:	4a0d      	ldr	r2, [pc, #52]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x158>)
 800118a:	6113      	str	r3, [r2, #16]
            break;
 800118c:	e014      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            last_pulse_received_time[5] = HAL_GetTick(); // Update timestamp for sensor 5
 800118e:	f001 f827 	bl	80021e0 <HAL_GetTick>
 8001192:	4603      	mov	r3, r0
 8001194:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x158>)
 8001196:	6153      	str	r3, [r2, #20]
            break;
 8001198:	e00e      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7); // Toggle an LED on PB7 for feedback
 800119a:	2180      	movs	r1, #128	@ 0x80
 800119c:	4809      	ldr	r0, [pc, #36]	@ (80011c4 <HAL_GPIO_EXTI_Callback+0x15c>)
 800119e:	f001 fd99 	bl	8002cd4 <HAL_GPIO_TogglePin>
            encoder();
 80011a2:	f7ff ff49 	bl	8001038 <encoder>
            break;
 80011a6:	e007      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            Speed_Control(0);
 80011a8:	2000      	movs	r0, #0
 80011aa:	f7ff ff0d 	bl	8000fc8 <Speed_Control>
            counter = 0; // Reset the counter
 80011ae:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <HAL_GPIO_EXTI_Callback+0x160>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
            break;
 80011b4:	e000      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0x150>
            break;
 80011b6:	bf00      	nop
    }
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20004150 	.word	0x20004150
 80011c4:	40010c00 	.word	0x40010c00
 80011c8:	20004148 	.word	0x20004148

080011cc <quarter_cycle_open>:

void quarter_cycle_open(int source)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
    if(source == 1){
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d103      	bne.n	80011e2 <quarter_cycle_open+0x16>
        Direction(0);
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff ff04 	bl	8000fe8 <Direction>
 80011e0:	e005      	b.n	80011ee <quarter_cycle_open+0x22>
    }
    else if(source == 2){
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d102      	bne.n	80011ee <quarter_cycle_open+0x22>
        Direction(1);
 80011e8:	2001      	movs	r0, #1
 80011ea:	f7ff fefd 	bl	8000fe8 <Direction>
    }
    Speed_Control(1000); // Start motor
 80011ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011f2:	f7ff fee9 	bl	8000fc8 <Speed_Control>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <quarter_cycle_closed>:

void quarter_cycle_closed(int source)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
    if(source == 1){
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d103      	bne.n	8001214 <quarter_cycle_closed+0x16>
        Direction(1);
 800120c:	2001      	movs	r0, #1
 800120e:	f7ff feeb 	bl	8000fe8 <Direction>
 8001212:	e005      	b.n	8001220 <quarter_cycle_closed+0x22>
    }
    else if(source == 2){
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b02      	cmp	r3, #2
 8001218:	d102      	bne.n	8001220 <quarter_cycle_closed+0x22>
        Direction(0);
 800121a:	2000      	movs	r0, #0
 800121c:	f7ff fee4 	bl	8000fe8 <Direction>
    }
    Speed_Control(1000); // Start motor
 8001220:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001224:	f7ff fed0 	bl	8000fc8 <Speed_Control>
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <centre_align>:

void centre_align(void){
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	quarter_cycle_open(1);
 8001234:	2001      	movs	r0, #1
 8001236:	f7ff ffc9 	bl	80011cc <quarter_cycle_open>
	quarter_cycle_open(1);
 800123a:	2001      	movs	r0, #1
 800123c:	f7ff ffc6 	bl	80011cc <quarter_cycle_open>
	quarter_cycle_closed(1);
 8001240:	2001      	movs	r0, #1
 8001242:	f7ff ffdc 	bl	80011fe <quarter_cycle_closed>
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <ready_state>:


//STATE FUNCTIONS

void ready_state(void) {
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
    Clear_All_Animations(&ws);
 8001250:	4809      	ldr	r0, [pc, #36]	@ (8001278 <ready_state+0x2c>)
 8001252:	f7ff fc7f 	bl	8000b54 <Clear_All_Animations>

    while (flag_rev == 0) {
 8001256:	e002      	b.n	800125e <ready_state+0x12>
        Ready_State_Animation(&ws);
 8001258:	4807      	ldr	r0, [pc, #28]	@ (8001278 <ready_state+0x2c>)
 800125a:	f7ff fdaf 	bl	8000dbc <Ready_State_Animation>
    while (flag_rev == 0) {
 800125e:	4b07      	ldr	r3, [pc, #28]	@ (800127c <ready_state+0x30>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0f8      	beq.n	8001258 <ready_state+0xc>
        //HAL_Delay(DELAY_TIME);
    }
    if (flag_rev == 1) {
 8001266:	4b05      	ldr	r3, [pc, #20]	@ (800127c <ready_state+0x30>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d102      	bne.n	8001274 <ready_state+0x28>
        currentState = STATE_READING;
 800126e:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <ready_state+0x34>)
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
    }
}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000408 	.word	0x20000408
 800127c:	20004142 	.word	0x20004142
 8001280:	20004110 	.word	0x20004110

08001284 <reading_state>:

void reading_state(void){
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
	//Display Code
    if(flag_rev == 1){
 8001288:	4b20      	ldr	r3, [pc, #128]	@ (800130c <reading_state+0x88>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d10c      	bne.n	80012aa <reading_state+0x26>
        HAL_UART_Transmit_IT(&huart3, (uint8_t *)usermsg, strlen(usermsg));
 8001290:	481f      	ldr	r0, [pc, #124]	@ (8001310 <reading_state+0x8c>)
 8001292:	f7fe ff5b 	bl	800014c <strlen>
 8001296:	4603      	mov	r3, r0
 8001298:	b29b      	uxth	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	491c      	ldr	r1, [pc, #112]	@ (8001310 <reading_state+0x8c>)
 800129e:	481d      	ldr	r0, [pc, #116]	@ (8001314 <reading_state+0x90>)
 80012a0:	f003 fa64 	bl	800476c <HAL_UART_Transmit_IT>
        flag_rev = 0;
 80012a4:	4b19      	ldr	r3, [pc, #100]	@ (800130c <reading_state+0x88>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
    }
    HAL_Delay(1000); // Delay as needed
 80012aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ae:	f000 ffa1 	bl	80021f4 <HAL_Delay>

    //NOS Potential Responses Setup
    switch(intresponseData){
 80012b2:	4b19      	ldr	r3, [pc, #100]	@ (8001318 <reading_state+0x94>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	2b05      	cmp	r3, #5
 80012b8:	d826      	bhi.n	8001308 <reading_state+0x84>
 80012ba:	a201      	add	r2, pc, #4	@ (adr r2, 80012c0 <reading_state+0x3c>)
 80012bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c0:	080012d9 	.word	0x080012d9
 80012c4:	080012e1 	.word	0x080012e1
 80012c8:	080012e9 	.word	0x080012e9
 80012cc:	080012f1 	.word	0x080012f1
 80012d0:	080012f9 	.word	0x080012f9
 80012d4:	08001301 	.word	0x08001301

    case 0:
    	currentState = STATE_READY;
 80012d8:	4b10      	ldr	r3, [pc, #64]	@ (800131c <reading_state+0x98>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
    	break;
 80012de:	e013      	b.n	8001308 <reading_state+0x84>
    case 1:
    	currentState = STATE_OPEN;
 80012e0:	4b0e      	ldr	r3, [pc, #56]	@ (800131c <reading_state+0x98>)
 80012e2:	2202      	movs	r2, #2
 80012e4:	701a      	strb	r2, [r3, #0]
    	break;
 80012e6:	e00f      	b.n	8001308 <reading_state+0x84>
    case 2:
    	currentState = STATE_CLOSED;
 80012e8:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <reading_state+0x98>)
 80012ea:	2203      	movs	r2, #3
 80012ec:	701a      	strb	r2, [r3, #0]
    	break;
 80012ee:	e00b      	b.n	8001308 <reading_state+0x84>
    case 3:
    	currentState = STATE_EMERGENCY;
 80012f0:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <reading_state+0x98>)
 80012f2:	2206      	movs	r2, #6
 80012f4:	701a      	strb	r2, [r3, #0]
    	break;
 80012f6:	e007      	b.n	8001308 <reading_state+0x84>
    case 4:
    	currentState = STATE_SLEEP;
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <reading_state+0x98>)
 80012fa:	2205      	movs	r2, #5
 80012fc:	701a      	strb	r2, [r3, #0]
    	break;
 80012fe:	e003      	b.n	8001308 <reading_state+0x84>
    case 5:
    	currentState = STATE_OVERCAPACITY;
 8001300:	4b06      	ldr	r3, [pc, #24]	@ (800131c <reading_state+0x98>)
 8001302:	2204      	movs	r2, #4
 8001304:	701a      	strb	r2, [r3, #0]
		break;
 8001306:	bf00      	nop
    }
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20004142 	.word	0x20004142
 8001310:	20004134 	.word	0x20004134
 8001314:	20004378 	.word	0x20004378
 8001318:	20004146 	.word	0x20004146
 800131c:	20004110 	.word	0x20004110

08001320 <open_state>:

void open_state(void) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
    Clear_All_Animations(&ws);
 8001326:	481e      	ldr	r0, [pc, #120]	@ (80013a0 <open_state+0x80>)
 8001328:	f7ff fc14 	bl	8000b54 <Clear_All_Animations>

    quarter_cycle_open(uart_source);
 800132c:	4b1d      	ldr	r3, [pc, #116]	@ (80013a4 <open_state+0x84>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff ff4b 	bl	80011cc <quarter_cycle_open>
    HAL_Delay(1000);
 8001336:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800133a:	f000 ff5b 	bl	80021f4 <HAL_Delay>
    while (ir_flag == 1) {
 800133e:	e01b      	b.n	8001378 <open_state+0x58>
        int object_present = CheckObjectDetection();
 8001340:	f7ff fe0c 	bl	8000f5c <CheckObjectDetection>
 8001344:	6078      	str	r0, [r7, #4]

        if (object_present) {
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <open_state+0x34>
            ir_flag = 1;
 800134c:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <open_state+0x88>)
 800134e:	2201      	movs	r2, #1
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	e002      	b.n	800135a <open_state+0x3a>
        } else {
            ir_flag = 0;
 8001354:	4b14      	ldr	r3, [pc, #80]	@ (80013a8 <open_state+0x88>)
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
        }

        if (uart_source == 1) {
 800135a:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <open_state+0x84>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d103      	bne.n	800136a <open_state+0x4a>
            Entry_Granted_Animation(&ws);
 8001362:	480f      	ldr	r0, [pc, #60]	@ (80013a0 <open_state+0x80>)
 8001364:	f7ff fc46 	bl	8000bf4 <Entry_Granted_Animation>
 8001368:	e006      	b.n	8001378 <open_state+0x58>
            //HAL_Delay(DELAY_TIME);
        } else if (uart_source == 2) {
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <open_state+0x84>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d102      	bne.n	8001378 <open_state+0x58>
            Exit_Granted_Animation(&ws);
 8001372:	480b      	ldr	r0, [pc, #44]	@ (80013a0 <open_state+0x80>)
 8001374:	f7ff fcb0 	bl	8000cd8 <Exit_Granted_Animation>
    while (ir_flag == 1) {
 8001378:	4b0b      	ldr	r3, [pc, #44]	@ (80013a8 <open_state+0x88>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d0df      	beq.n	8001340 <open_state+0x20>
            //HAL_Delay(DELAY_TIME);
        }
    }

    HAL_Delay(1000);
 8001380:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001384:	f000 ff36 	bl	80021f4 <HAL_Delay>
    quarter_cycle_closed(uart_source);
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <open_state+0x84>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff36 	bl	80011fe <quarter_cycle_closed>
    currentState = STATE_READY;
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <open_state+0x8c>)
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000408 	.word	0x20000408
 80013a4:	20004143 	.word	0x20004143
 80013a8:	2000414c 	.word	0x2000414c
 80013ac:	20004110 	.word	0x20004110

080013b0 <closed_state>:

void closed_state(void) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
    Clear_All_Animations(&ws);
 80013b6:	480c      	ldr	r0, [pc, #48]	@ (80013e8 <closed_state+0x38>)
 80013b8:	f7ff fbcc 	bl	8000b54 <Clear_All_Animations>
    uint32_t start_time = HAL_GetTick();
 80013bc:	f000 ff10 	bl	80021e0 <HAL_GetTick>
 80013c0:	6078      	str	r0, [r7, #4]

    while ((HAL_GetTick() - start_time) < 2000) {
 80013c2:	e002      	b.n	80013ca <closed_state+0x1a>
        Access_Denied_Animation(&ws);
 80013c4:	4808      	ldr	r0, [pc, #32]	@ (80013e8 <closed_state+0x38>)
 80013c6:	f7ff fd55 	bl	8000e74 <Access_Denied_Animation>
    while ((HAL_GetTick() - start_time) < 2000) {
 80013ca:	f000 ff09 	bl	80021e0 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80013d8:	d3f4      	bcc.n	80013c4 <closed_state+0x14>
        //HAL_Delay(DELAY_TIME);
    }
    currentState = STATE_READY;
 80013da:	4b04      	ldr	r3, [pc, #16]	@ (80013ec <closed_state+0x3c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	701a      	strb	r2, [r3, #0]
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000408 	.word	0x20000408
 80013ec:	20004110 	.word	0x20004110

080013f0 <overcapacity_state>:

void overcapacity_state(void){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	//Display Code
	Speed_Control(0);
 80013f4:	2000      	movs	r0, #0
 80013f6:	f7ff fde7 	bl	8000fc8 <Speed_Control>
	currentState = STATE_READY;
 80013fa:	4b02      	ldr	r3, [pc, #8]	@ (8001404 <overcapacity_state+0x14>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	701a      	strb	r2, [r3, #0]
}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20004110 	.word	0x20004110

08001408 <sleep_state>:

void sleep_state(void){
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
	//Shut off system code:
	centre_align();
 800140c:	f7ff ff10 	bl	8001230 <centre_align>
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}

08001414 <emergency_state>:

void emergency_state(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
    static uint32_t last_blink_time = 0;
    static int blink_count = 0;

    if (blink_count < 10) {
 8001418:	4b22      	ldr	r3, [pc, #136]	@ (80014a4 <emergency_state+0x90>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b09      	cmp	r3, #9
 800141e:	dc32      	bgt.n	8001486 <emergency_state+0x72>
        if (HAL_GetTick() - last_blink_time >= 500) {
 8001420:	f000 fede 	bl	80021e0 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <emergency_state+0x94>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001430:	d335      	bcc.n	800149e <emergency_state+0x8a>
            last_blink_time = HAL_GetTick();
 8001432:	f000 fed5 	bl	80021e0 <HAL_GetTick>
 8001436:	4603      	mov	r3, r0
 8001438:	4a1b      	ldr	r2, [pc, #108]	@ (80014a8 <emergency_state+0x94>)
 800143a:	6013      	str	r3, [r2, #0]
            if (blink_count % 2 == 0) {
 800143c:	4b19      	ldr	r3, [pc, #100]	@ (80014a4 <emergency_state+0x90>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d10c      	bne.n	8001462 <emergency_state+0x4e>
                Led_Strip(&ws, entryStrip, entryStripSize, "red");
 8001448:	2213      	movs	r2, #19
 800144a:	4b18      	ldr	r3, [pc, #96]	@ (80014ac <emergency_state+0x98>)
 800144c:	4918      	ldr	r1, [pc, #96]	@ (80014b0 <emergency_state+0x9c>)
 800144e:	4819      	ldr	r0, [pc, #100]	@ (80014b4 <emergency_state+0xa0>)
 8001450:	f7ff faa0 	bl	8000994 <Led_Strip>
                Led_Strip(&ws, exitStrip, exitStripSize, "red");
 8001454:	2213      	movs	r2, #19
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <emergency_state+0x98>)
 8001458:	4917      	ldr	r1, [pc, #92]	@ (80014b8 <emergency_state+0xa4>)
 800145a:	4816      	ldr	r0, [pc, #88]	@ (80014b4 <emergency_state+0xa0>)
 800145c:	f7ff fa9a 	bl	8000994 <Led_Strip>
 8001460:	e00b      	b.n	800147a <emergency_state+0x66>
            } else {
                Led_Strip(&ws, entryStrip, entryStripSize, "off");
 8001462:	2213      	movs	r2, #19
 8001464:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <emergency_state+0xa8>)
 8001466:	4912      	ldr	r1, [pc, #72]	@ (80014b0 <emergency_state+0x9c>)
 8001468:	4812      	ldr	r0, [pc, #72]	@ (80014b4 <emergency_state+0xa0>)
 800146a:	f7ff fa93 	bl	8000994 <Led_Strip>
                Led_Strip(&ws, exitStrip, exitStripSize, "off");
 800146e:	2213      	movs	r2, #19
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <emergency_state+0xa8>)
 8001472:	4911      	ldr	r1, [pc, #68]	@ (80014b8 <emergency_state+0xa4>)
 8001474:	480f      	ldr	r0, [pc, #60]	@ (80014b4 <emergency_state+0xa0>)
 8001476:	f7ff fa8d 	bl	8000994 <Led_Strip>
            }
            blink_count++;
 800147a:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <emergency_state+0x90>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	3301      	adds	r3, #1
 8001480:	4a08      	ldr	r2, [pc, #32]	@ (80014a4 <emergency_state+0x90>)
 8001482:	6013      	str	r3, [r2, #0]
        quarter_cycle_open(1);
        quarter_cycle_open(1);
        currentState = STATE_SLEEP;
        blink_count = 0;
    }
}
 8001484:	e00b      	b.n	800149e <emergency_state+0x8a>
        quarter_cycle_open(1);
 8001486:	2001      	movs	r0, #1
 8001488:	f7ff fea0 	bl	80011cc <quarter_cycle_open>
        quarter_cycle_open(1);
 800148c:	2001      	movs	r0, #1
 800148e:	f7ff fe9d 	bl	80011cc <quarter_cycle_open>
        currentState = STATE_SLEEP;
 8001492:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <emergency_state+0xac>)
 8001494:	2205      	movs	r2, #5
 8001496:	701a      	strb	r2, [r3, #0]
        blink_count = 0;
 8001498:	4b02      	ldr	r3, [pc, #8]	@ (80014a4 <emergency_state+0x90>)
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	2000417c 	.word	0x2000417c
 80014a8:	20004180 	.word	0x20004180
 80014ac:	08005f14 	.word	0x08005f14
 80014b0:	20000258 	.word	0x20000258
 80014b4:	20000408 	.word	0x20000408
 80014b8:	200002a4 	.word	0x200002a4
 80014bc:	08005f28 	.word	0x08005f28
 80014c0:	20004110 	.word	0x20004110

080014c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ca:	f000 fe31 	bl	8002130 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ce:	f000 f86f 	bl	80015b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d2:	f7ff f8f1 	bl	80006b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80014d6:	f7ff f8c9 	bl	800066c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80014da:	f000 fce3 	bl	8001ea4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80014de:	f000 fab9 	bl	8001a54 <MX_TIM3_Init>
  MX_TIM4_Init();
 80014e2:	f000 fb2d 	bl	8001b40 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80014e6:	f000 fcb3 	bl	8001e50 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80014ea:	f000 fd05 	bl	8001ef8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80014ee:	f000 fa3b 	bl	8001968 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 80014f2:	4826      	ldr	r0, [pc, #152]	@ (800158c <main+0xc8>)
 80014f4:	f002 f880 	bl	80035f8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 80014f8:	2100      	movs	r1, #0
 80014fa:	4824      	ldr	r0, [pc, #144]	@ (800158c <main+0xc8>)
 80014fc:	f002 f91e 	bl	800373c <HAL_TIM_PWM_Start>
  WS28XX_Init(&ws, &htim3, 72, TIM_CHANNEL_1, LED_TOTAL);
 8001500:	f240 2342 	movw	r3, #578	@ 0x242
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	2300      	movs	r3, #0
 8001508:	2248      	movs	r2, #72	@ 0x48
 800150a:	4921      	ldr	r1, [pc, #132]	@ (8001590 <main+0xcc>)
 800150c:	4821      	ldr	r0, [pc, #132]	@ (8001594 <main+0xd0>)
 800150e:	f003 fec3 	bl	8005298 <WS28XX_Init>


  // Start UART reception for RFID Reader (USART1)
  HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData));
 8001512:	220e      	movs	r2, #14
 8001514:	4920      	ldr	r1, [pc, #128]	@ (8001598 <main+0xd4>)
 8001516:	4821      	ldr	r0, [pc, #132]	@ (800159c <main+0xd8>)
 8001518:	f003 f95d 	bl	80047d6 <HAL_UART_Receive_IT>

  // Start UART reception for Additional UART (USART2)
  HAL_UART_Receive_IT(&huart2, rxData, sizeof(rxData));
 800151c:	220e      	movs	r2, #14
 800151e:	491e      	ldr	r1, [pc, #120]	@ (8001598 <main+0xd4>)
 8001520:	481f      	ldr	r0, [pc, #124]	@ (80015a0 <main+0xdc>)
 8001522:	f003 f958 	bl	80047d6 <HAL_UART_Receive_IT>

  // Start UART reception for NOS response (USART3)
  HAL_UART_Receive_IT(&huart3, &responseData, 2);
 8001526:	2202      	movs	r2, #2
 8001528:	491e      	ldr	r1, [pc, #120]	@ (80015a4 <main+0xe0>)
 800152a:	481f      	ldr	r0, [pc, #124]	@ (80015a8 <main+0xe4>)
 800152c:	f003 f953 	bl	80047d6 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		switch (currentState)
 8001530:	4b1e      	ldr	r3, [pc, #120]	@ (80015ac <main+0xe8>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b06      	cmp	r3, #6
 8001536:	d826      	bhi.n	8001586 <main+0xc2>
 8001538:	a201      	add	r2, pc, #4	@ (adr r2, 8001540 <main+0x7c>)
 800153a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800153e:	bf00      	nop
 8001540:	0800155d 	.word	0x0800155d
 8001544:	08001563 	.word	0x08001563
 8001548:	08001569 	.word	0x08001569
 800154c:	0800156f 	.word	0x0800156f
 8001550:	08001575 	.word	0x08001575
 8001554:	0800157b 	.word	0x0800157b
 8001558:	08001581 	.word	0x08001581
		{
			case STATE_READY:
				ready_state();
 800155c:	f7ff fe76 	bl	800124c <ready_state>
				break;
 8001560:	e012      	b.n	8001588 <main+0xc4>
			case STATE_READING:
				reading_state();
 8001562:	f7ff fe8f 	bl	8001284 <reading_state>
				break;
 8001566:	e00f      	b.n	8001588 <main+0xc4>
			case STATE_OPEN:
				open_state();
 8001568:	f7ff feda 	bl	8001320 <open_state>
				break;
 800156c:	e00c      	b.n	8001588 <main+0xc4>
			case STATE_CLOSED:
				closed_state();
 800156e:	f7ff ff1f 	bl	80013b0 <closed_state>
				break;
 8001572:	e009      	b.n	8001588 <main+0xc4>
			// Leave other states empty for now
			case STATE_OVERCAPACITY:
				overcapacity_state();
 8001574:	f7ff ff3c 	bl	80013f0 <overcapacity_state>
				break;
 8001578:	e006      	b.n	8001588 <main+0xc4>
			case STATE_SLEEP:
				sleep_state();
 800157a:	f7ff ff45 	bl	8001408 <sleep_state>
				break;
 800157e:	e003      	b.n	8001588 <main+0xc4>
			case STATE_EMERGENCY:
				emergency_state();
 8001580:	f7ff ff48 	bl	8001414 <emergency_state>
				break;
 8001584:	e000      	b.n	8001588 <main+0xc4>
			default:
				break;
 8001586:	bf00      	nop
		switch (currentState)
 8001588:	e7d2      	b.n	8001530 <main+0x6c>
 800158a:	bf00      	nop
 800158c:	20004218 	.word	0x20004218
 8001590:	200041d0 	.word	0x200041d0
 8001594:	20000408 	.word	0x20000408
 8001598:	20004114 	.word	0x20004114
 800159c:	200042e8 	.word	0x200042e8
 80015a0:	20004330 	.word	0x20004330
 80015a4:	20004144 	.word	0x20004144
 80015a8:	20004378 	.word	0x20004378
 80015ac:	20004110 	.word	0x20004110

080015b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b090      	sub	sp, #64	@ 0x40
 80015b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015b6:	f107 0318 	add.w	r3, r7, #24
 80015ba:	2228      	movs	r2, #40	@ 0x28
 80015bc:	2100      	movs	r1, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f004 f80c 	bl	80055dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
 80015d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015d2:	2301      	movs	r3, #1
 80015d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80015d6:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80015da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015e0:	2301      	movs	r3, #1
 80015e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015e4:	2302      	movs	r3, #2
 80015e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015ee:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80015f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f4:	f107 0318 	add.w	r3, r7, #24
 80015f8:	4618      	mov	r0, r3
 80015fa:	f001 fb9d 	bl	8002d38 <HAL_RCC_OscConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001604:	f000 f8be 	bl	8001784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	230f      	movs	r3, #15
 800160a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160c:	2302      	movs	r3, #2
 800160e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001614:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001618:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	2102      	movs	r1, #2
 8001622:	4618      	mov	r0, r3
 8001624:	f001 fe0a 	bl	800323c <HAL_RCC_ClockConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800162e:	f000 f8a9 	bl	8001784 <Error_Handler>
  }
}
 8001632:	bf00      	nop
 8001634:	3740      	adds	r7, #64	@ 0x40
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) { // Data received from USART1
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a40      	ldr	r2, [pc, #256]	@ (800174c <HAL_UART_RxCpltCallback+0x110>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d12b      	bne.n	80016a6 <HAL_UART_RxCpltCallback+0x6a>
        // Process the received data
        for (int i = 0; i < 12; i++) {
 800164e:	2300      	movs	r3, #0
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	e00b      	b.n	800166c <HAL_UART_RxCpltCallback+0x30>
            processedData[i] = rxData[i + 1]; // Skip the start byte
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	3301      	adds	r3, #1
 8001658:	4a3d      	ldr	r2, [pc, #244]	@ (8001750 <HAL_UART_RxCpltCallback+0x114>)
 800165a:	5cd1      	ldrb	r1, [r2, r3]
 800165c:	4a3d      	ldr	r2, [pc, #244]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	4413      	add	r3, r2
 8001662:	460a      	mov	r2, r1
 8001664:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 12; i++) {
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	3301      	adds	r3, #1
 800166a:	61fb      	str	r3, [r7, #28]
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	2b0b      	cmp	r3, #11
 8001670:	ddf0      	ble.n	8001654 <HAL_UART_RxCpltCallback+0x18>
        }

        uart_source = 1;
 8001672:	4b39      	ldr	r3, [pc, #228]	@ (8001758 <HAL_UART_RxCpltCallback+0x11c>)
 8001674:	2201      	movs	r2, #1
 8001676:	701a      	strb	r2, [r3, #0]
        processedData[12] = uart_source + '0';
 8001678:	4b37      	ldr	r3, [pc, #220]	@ (8001758 <HAL_UART_RxCpltCallback+0x11c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	3330      	adds	r3, #48	@ 0x30
 800167e:	b2da      	uxtb	r2, r3
 8001680:	4b34      	ldr	r3, [pc, #208]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 8001682:	731a      	strb	r2, [r3, #12]
        processedData[13] = '\0'; // Null-terminate the string
 8001684:	4b33      	ldr	r3, [pc, #204]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 8001686:	2200      	movs	r2, #0
 8001688:	735a      	strb	r2, [r3, #13]

        // Use sprintf to format usermsg with identification flag
        sprintf(usermsg, "%s", processedData);
 800168a:	4a32      	ldr	r2, [pc, #200]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 800168c:	4933      	ldr	r1, [pc, #204]	@ (800175c <HAL_UART_RxCpltCallback+0x120>)
 800168e:	4834      	ldr	r0, [pc, #208]	@ (8001760 <HAL_UART_RxCpltCallback+0x124>)
 8001690:	f003 ff84 	bl	800559c <siprintf>

        flag_rev = 1; // Set flag to indicate data has been received
 8001694:	4b33      	ldr	r3, [pc, #204]	@ (8001764 <HAL_UART_RxCpltCallback+0x128>)
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]

        // Re-enable UART reception for USART1
        HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData));
 800169a:	220e      	movs	r2, #14
 800169c:	492c      	ldr	r1, [pc, #176]	@ (8001750 <HAL_UART_RxCpltCallback+0x114>)
 800169e:	4832      	ldr	r0, [pc, #200]	@ (8001768 <HAL_UART_RxCpltCallback+0x12c>)
 80016a0:	f003 f899 	bl	80047d6 <HAL_UART_Receive_IT>
        }

        // Re-enable UART reception
        HAL_UART_Receive_IT(&huart3, responseData, 2);  // Expect 2 bytes: CMD, ID
    }
}
 80016a4:	e04d      	b.n	8001742 <HAL_UART_RxCpltCallback+0x106>
    else if (huart->Instance == USART2) { // Data received from USART2
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a30      	ldr	r2, [pc, #192]	@ (800176c <HAL_UART_RxCpltCallback+0x130>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d12b      	bne.n	8001708 <HAL_UART_RxCpltCallback+0xcc>
        for (int i = 0; i < 12; i++) {
 80016b0:	2300      	movs	r3, #0
 80016b2:	61bb      	str	r3, [r7, #24]
 80016b4:	e00b      	b.n	80016ce <HAL_UART_RxCpltCallback+0x92>
            processedData[i] = rxData[i + 1]; // Skip the start byte
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	3301      	adds	r3, #1
 80016ba:	4a25      	ldr	r2, [pc, #148]	@ (8001750 <HAL_UART_RxCpltCallback+0x114>)
 80016bc:	5cd1      	ldrb	r1, [r2, r3]
 80016be:	4a25      	ldr	r2, [pc, #148]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	4413      	add	r3, r2
 80016c4:	460a      	mov	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 12; i++) {
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	3301      	adds	r3, #1
 80016cc:	61bb      	str	r3, [r7, #24]
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	2b0b      	cmp	r3, #11
 80016d2:	ddf0      	ble.n	80016b6 <HAL_UART_RxCpltCallback+0x7a>
        uart_source = 2;
 80016d4:	4b20      	ldr	r3, [pc, #128]	@ (8001758 <HAL_UART_RxCpltCallback+0x11c>)
 80016d6:	2202      	movs	r2, #2
 80016d8:	701a      	strb	r2, [r3, #0]
		processedData[12] = uart_source + '0';
 80016da:	4b1f      	ldr	r3, [pc, #124]	@ (8001758 <HAL_UART_RxCpltCallback+0x11c>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	3330      	adds	r3, #48	@ 0x30
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 80016e4:	731a      	strb	r2, [r3, #12]
		processedData[13] = '\0'; // Null-terminate the string
 80016e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	735a      	strb	r2, [r3, #13]
        sprintf(usermsg, "%s", processedData);
 80016ec:	4a19      	ldr	r2, [pc, #100]	@ (8001754 <HAL_UART_RxCpltCallback+0x118>)
 80016ee:	491b      	ldr	r1, [pc, #108]	@ (800175c <HAL_UART_RxCpltCallback+0x120>)
 80016f0:	481b      	ldr	r0, [pc, #108]	@ (8001760 <HAL_UART_RxCpltCallback+0x124>)
 80016f2:	f003 ff53 	bl	800559c <siprintf>
        flag_rev = 1; // Set flag to indicate data has been received
 80016f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <HAL_UART_RxCpltCallback+0x128>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(&huart2, rxData, sizeof(rxData));
 80016fc:	220e      	movs	r2, #14
 80016fe:	4914      	ldr	r1, [pc, #80]	@ (8001750 <HAL_UART_RxCpltCallback+0x114>)
 8001700:	481b      	ldr	r0, [pc, #108]	@ (8001770 <HAL_UART_RxCpltCallback+0x134>)
 8001702:	f003 f868 	bl	80047d6 <HAL_UART_Receive_IT>
}
 8001706:	e01c      	b.n	8001742 <HAL_UART_RxCpltCallback+0x106>
    else if (huart->Instance == USART3) {  // USART3 Interrupt
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a19      	ldr	r2, [pc, #100]	@ (8001774 <HAL_UART_RxCpltCallback+0x138>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d117      	bne.n	8001742 <HAL_UART_RxCpltCallback+0x106>
        char receivedCommandChar = responseData[0];  // First character is the command
 8001712:	4b19      	ldr	r3, [pc, #100]	@ (8001778 <HAL_UART_RxCpltCallback+0x13c>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	75fb      	strb	r3, [r7, #23]
        char receivedTurnstileIDChar = responseData[1];  // Second character is the Turnstile ID
 8001718:	4b17      	ldr	r3, [pc, #92]	@ (8001778 <HAL_UART_RxCpltCallback+0x13c>)
 800171a:	785b      	ldrb	r3, [r3, #1]
 800171c:	75bb      	strb	r3, [r7, #22]
        int receivedCommand = receivedCommandChar - '0';  // Convert Command to integer
 800171e:	7dfb      	ldrb	r3, [r7, #23]
 8001720:	3b30      	subs	r3, #48	@ 0x30
 8001722:	613b      	str	r3, [r7, #16]
        int receivedTurnstileID = receivedTurnstileIDChar - '0';  // Convert ID to integer
 8001724:	7dbb      	ldrb	r3, [r7, #22]
 8001726:	3b30      	subs	r3, #48	@ 0x30
 8001728:	60fb      	str	r3, [r7, #12]
        if (receivedTurnstileID == TURNSTILE_ID) {  // Process only if ID matches
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d103      	bne.n	8001738 <HAL_UART_RxCpltCallback+0xfc>
            intresponseData = receivedCommand;  // Store the command
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	b2da      	uxtb	r2, r3
 8001734:	4b11      	ldr	r3, [pc, #68]	@ (800177c <HAL_UART_RxCpltCallback+0x140>)
 8001736:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(&huart3, responseData, 2);  // Expect 2 bytes: CMD, ID
 8001738:	2202      	movs	r2, #2
 800173a:	490f      	ldr	r1, [pc, #60]	@ (8001778 <HAL_UART_RxCpltCallback+0x13c>)
 800173c:	4810      	ldr	r0, [pc, #64]	@ (8001780 <HAL_UART_RxCpltCallback+0x144>)
 800173e:	f003 f84a 	bl	80047d6 <HAL_UART_Receive_IT>
}
 8001742:	bf00      	nop
 8001744:	3720      	adds	r7, #32
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40013800 	.word	0x40013800
 8001750:	20004114 	.word	0x20004114
 8001754:	20004124 	.word	0x20004124
 8001758:	20004143 	.word	0x20004143
 800175c:	08005f2c 	.word	0x08005f2c
 8001760:	20004134 	.word	0x20004134
 8001764:	20004142 	.word	0x20004142
 8001768:	200042e8 	.word	0x200042e8
 800176c:	40004400 	.word	0x40004400
 8001770:	20004330 	.word	0x20004330
 8001774:	40004800 	.word	0x40004800
 8001778:	20004144 	.word	0x20004144
 800177c:	20004146 	.word	0x20004146
 8001780:	20004378 	.word	0x20004378

08001784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001788:	b672      	cpsid	i
}
 800178a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <Error_Handler+0x8>

08001790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <HAL_MspInit+0x5c>)
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	4a14      	ldr	r2, [pc, #80]	@ (80017ec <HAL_MspInit+0x5c>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6193      	str	r3, [r2, #24]
 80017a2:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <HAL_MspInit+0x5c>)
 80017a4:	699b      	ldr	r3, [r3, #24]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <HAL_MspInit+0x5c>)
 80017b0:	69db      	ldr	r3, [r3, #28]
 80017b2:	4a0e      	ldr	r2, [pc, #56]	@ (80017ec <HAL_MspInit+0x5c>)
 80017b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b8:	61d3      	str	r3, [r2, #28]
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <HAL_MspInit+0x5c>)
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017c6:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <HAL_MspInit+0x60>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	4a04      	ldr	r2, [pc, #16]	@ (80017f0 <HAL_MspInit+0x60>)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e2:	bf00      	nop
 80017e4:	3714      	adds	r7, #20
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010000 	.word	0x40010000

080017f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <NMI_Handler+0x4>

080017fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <HardFault_Handler+0x4>

08001804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <MemManage_Handler+0x4>

0800180c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <UsageFault_Handler+0x4>

0800181c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr

08001834 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001844:	f000 fcba 	bl	80021bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}

0800184c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder_Pin);
 8001850:	2004      	movs	r0, #4
 8001852:	f001 fa59 	bl	8002d08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001860:	4802      	ldr	r0, [pc, #8]	@ (800186c <DMA1_Channel5_IRQHandler+0x10>)
 8001862:	f000 ff67 	bl	8002734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20004260 	.word	0x20004260

08001870 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001874:	4802      	ldr	r0, [pc, #8]	@ (8001880 <DMA1_Channel6_IRQHandler+0x10>)
 8001876:	f000 ff5d 	bl	8002734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200042a4 	.word	0x200042a4

08001884 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001888:	4802      	ldr	r0, [pc, #8]	@ (8001894 <USART1_IRQHandler+0x10>)
 800188a:	f002 ffc9 	bl	8004820 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200042e8 	.word	0x200042e8

08001898 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800189c:	4802      	ldr	r0, [pc, #8]	@ (80018a8 <USART2_IRQHandler+0x10>)
 800189e:	f002 ffbf 	bl	8004820 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20004330 	.word	0x20004330

080018ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80018b0:	4802      	ldr	r0, [pc, #8]	@ (80018bc <USART3_IRQHandler+0x10>)
 80018b2:	f002 ffb5 	bl	8004820 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20004378 	.word	0x20004378

080018c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_1A_Pin);
 80018c4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80018c8:	f001 fa1e 	bl	8002d08 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_1B_Pin);
 80018cc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80018d0:	f001 fa1a 	bl	8002d08 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80018d4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80018d8:	f001 fa16 	bl	8002d08 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_2A_Pin);
 80018dc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80018e0:	f001 fa12 	bl	8002d08 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_2B_Pin);
 80018e4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80018e8:	f001 fa0e 	bl	8002d08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f8:	4a14      	ldr	r2, [pc, #80]	@ (800194c <_sbrk+0x5c>)
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <_sbrk+0x60>)
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001904:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <_sbrk+0x64>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d102      	bne.n	8001912 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800190c:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <_sbrk+0x64>)
 800190e:	4a12      	ldr	r2, [pc, #72]	@ (8001958 <_sbrk+0x68>)
 8001910:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001912:	4b10      	ldr	r3, [pc, #64]	@ (8001954 <_sbrk+0x64>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	429a      	cmp	r2, r3
 800191e:	d207      	bcs.n	8001930 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001920:	f003 fe64 	bl	80055ec <__errno>
 8001924:	4603      	mov	r3, r0
 8001926:	220c      	movs	r2, #12
 8001928:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800192e:	e009      	b.n	8001944 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001930:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <_sbrk+0x64>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001936:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <_sbrk+0x64>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <_sbrk+0x64>)
 8001940:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001942:	68fb      	ldr	r3, [r7, #12]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20005000 	.word	0x20005000
 8001950:	00000400 	.word	0x00000400
 8001954:	20004184 	.word	0x20004184
 8001958:	20004510 	.word	0x20004510

0800195c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr

08001968 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim2_ch1;
DMA_HandleTypeDef hdma_tim3_ch1_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08e      	sub	sp, #56	@ 0x38
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800196e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800197c:	f107 0320 	add.w	r3, r7, #32
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
 8001994:	615a      	str	r2, [r3, #20]
 8001996:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001998:	4b2d      	ldr	r3, [pc, #180]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 800199a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800199e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80019ac:	4b28      	ldr	r3, [pc, #160]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b4:	4b26      	ldr	r3, [pc, #152]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ba:	4b25      	ldr	r3, [pc, #148]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019c0:	4823      	ldr	r0, [pc, #140]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019c2:	f001 fdc9 	bl	8003558 <HAL_TIM_Base_Init>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80019cc:	f7ff feda 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019da:	4619      	mov	r1, r3
 80019dc:	481c      	ldr	r0, [pc, #112]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019de:	f002 f9b3 	bl	8003d48 <HAL_TIM_ConfigClockSource>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80019e8:	f7ff fecc 	bl	8001784 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019ec:	4818      	ldr	r0, [pc, #96]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 80019ee:	f001 fe4d 	bl	800368c <HAL_TIM_PWM_Init>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80019f8:	f7ff fec4 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fc:	2300      	movs	r3, #0
 80019fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a04:	f107 0320 	add.w	r3, r7, #32
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4811      	ldr	r0, [pc, #68]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 8001a0c:	f002 fe00 	bl	8004610 <HAL_TIMEx_MasterConfigSynchronization>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a16:	f7ff feb5 	bl	8001784 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a1a:	2360      	movs	r3, #96	@ 0x60
 8001a1c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4807      	ldr	r0, [pc, #28]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 8001a32:	f002 f8c7 	bl	8003bc4 <HAL_TIM_PWM_ConfigChannel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001a3c:	f7ff fea2 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a40:	4803      	ldr	r0, [pc, #12]	@ (8001a50 <MX_TIM2_Init+0xe8>)
 8001a42:	f000 f993 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 8001a46:	bf00      	nop
 8001a48:	3738      	adds	r7, #56	@ 0x38
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20004188 	.word	0x20004188

08001a54 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08e      	sub	sp, #56	@ 0x38
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	609a      	str	r2, [r3, #8]
 8001a66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a68:	f107 0320 	add.w	r3, r7, #32
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a72:	1d3b      	adds	r3, r7, #4
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
 8001a80:	615a      	str	r2, [r3, #20]
 8001a82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a84:	4b2c      	ldr	r3, [pc, #176]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001a86:	4a2d      	ldr	r2, [pc, #180]	@ (8001b3c <MX_TIM3_Init+0xe8>)
 8001a88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a90:	4b29      	ldr	r3, [pc, #164]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a96:	4b28      	ldr	r3, [pc, #160]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001a98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a9e:	4b26      	ldr	r3, [pc, #152]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa4:	4b24      	ldr	r3, [pc, #144]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001aaa:	4823      	ldr	r0, [pc, #140]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001aac:	f001 fd54 	bl	8003558 <HAL_TIM_Base_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001ab6:	f7ff fe65 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ac0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	481c      	ldr	r0, [pc, #112]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001ac8:	f002 f93e 	bl	8003d48 <HAL_TIM_ConfigClockSource>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001ad2:	f7ff fe57 	bl	8001784 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ad6:	4818      	ldr	r0, [pc, #96]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001ad8:	f001 fdd8 	bl	800368c <HAL_TIM_PWM_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001ae2:	f7ff fe4f 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aea:	2300      	movs	r3, #0
 8001aec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001aee:	f107 0320 	add.w	r3, r7, #32
 8001af2:	4619      	mov	r1, r3
 8001af4:	4810      	ldr	r0, [pc, #64]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001af6:	f002 fd8b 	bl	8004610 <HAL_TIMEx_MasterConfigSynchronization>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001b00:	f7ff fe40 	bl	8001784 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b04:	2360      	movs	r3, #96	@ 0x60
 8001b06:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2200      	movs	r2, #0
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4807      	ldr	r0, [pc, #28]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001b1c:	f002 f852 	bl	8003bc4 <HAL_TIM_PWM_ConfigChannel>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001b26:	f7ff fe2d 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b2a:	4803      	ldr	r0, [pc, #12]	@ (8001b38 <MX_TIM3_Init+0xe4>)
 8001b2c:	f000 f91e 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 8001b30:	bf00      	nop
 8001b32:	3738      	adds	r7, #56	@ 0x38
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	200041d0 	.word	0x200041d0
 8001b3c:	40000400 	.word	0x40000400

08001b40 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08e      	sub	sp, #56	@ 0x38
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b54:	f107 0320 	add.w	r3, r7, #32
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
 8001b6c:	615a      	str	r2, [r3, #20]
 8001b6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b70:	4b2c      	ldr	r3, [pc, #176]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001b72:	4a2d      	ldr	r2, [pc, #180]	@ (8001c28 <MX_TIM4_Init+0xe8>)
 8001b74:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b76:	4b2b      	ldr	r3, [pc, #172]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7c:	4b29      	ldr	r3, [pc, #164]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001b82:	4b28      	ldr	r3, [pc, #160]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001b84:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b88:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8a:	4b26      	ldr	r3, [pc, #152]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b90:	4b24      	ldr	r3, [pc, #144]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b96:	4823      	ldr	r0, [pc, #140]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001b98:	f001 fcde 	bl	8003558 <HAL_TIM_Base_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001ba2:	f7ff fdef 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ba6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001baa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001bac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	481c      	ldr	r0, [pc, #112]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001bb4:	f002 f8c8 	bl	8003d48 <HAL_TIM_ConfigClockSource>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001bbe:	f7ff fde1 	bl	8001784 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001bc2:	4818      	ldr	r0, [pc, #96]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001bc4:	f001 fd62 	bl	800368c <HAL_TIM_PWM_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001bce:	f7ff fdd9 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bda:	f107 0320 	add.w	r3, r7, #32
 8001bde:	4619      	mov	r1, r3
 8001be0:	4810      	ldr	r0, [pc, #64]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001be2:	f002 fd15 	bl	8004610 <HAL_TIMEx_MasterConfigSynchronization>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001bec:	f7ff fdca 	bl	8001784 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf0:	2360      	movs	r3, #96	@ 0x60
 8001bf2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	2200      	movs	r2, #0
 8001c04:	4619      	mov	r1, r3
 8001c06:	4807      	ldr	r0, [pc, #28]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001c08:	f001 ffdc 	bl	8003bc4 <HAL_TIM_PWM_ConfigChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001c12:	f7ff fdb7 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001c16:	4803      	ldr	r0, [pc, #12]	@ (8001c24 <MX_TIM4_Init+0xe4>)
 8001c18:	f000 f8a8 	bl	8001d6c <HAL_TIM_MspPostInit>

}
 8001c1c:	bf00      	nop
 8001c1e:	3738      	adds	r7, #56	@ 0x38
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20004218 	.word	0x20004218
 8001c28:	40000800 	.word	0x40000800

08001c2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c3c:	d133      	bne.n	8001ca6 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c3e:	4b44      	ldr	r3, [pc, #272]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	4a43      	ldr	r2, [pc, #268]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	61d3      	str	r3, [r2, #28]
 8001c4a:	4b41      	ldr	r3, [pc, #260]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001c56:	4b3f      	ldr	r3, [pc, #252]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c58:	4a3f      	ldr	r2, [pc, #252]	@ (8001d58 <HAL_TIM_Base_MspInit+0x12c>)
 8001c5a:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c5c:	4b3d      	ldr	r3, [pc, #244]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c5e:	2210      	movs	r2, #16
 8001c60:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c62:	4b3c      	ldr	r3, [pc, #240]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001c68:	4b3a      	ldr	r3, [pc, #232]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c6a:	2280      	movs	r2, #128	@ 0x80
 8001c6c:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c6e:	4b39      	ldr	r3, [pc, #228]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c74:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c76:	4b37      	ldr	r3, [pc, #220]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001c7c:	4b35      	ldr	r3, [pc, #212]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001c82:	4b34      	ldr	r3, [pc, #208]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001c88:	4832      	ldr	r0, [pc, #200]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c8a:	f000 fbe5 	bl	8002458 <HAL_DMA_Init>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <HAL_TIM_Base_MspInit+0x6c>
    {
      Error_Handler();
 8001c94:	f7ff fd76 	bl	8001784 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a2e      	ldr	r2, [pc, #184]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001c9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8001c9e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d54 <HAL_TIM_Base_MspInit+0x128>)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001ca4:	e04f      	b.n	8001d46 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM3)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a2c      	ldr	r2, [pc, #176]	@ (8001d5c <HAL_TIM_Base_MspInit+0x130>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d139      	bne.n	8001d24 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cb0:	4b27      	ldr	r3, [pc, #156]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	4a26      	ldr	r2, [pc, #152]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001cb6:	f043 0302 	orr.w	r3, r3, #2
 8001cba:	61d3      	str	r3, [r2, #28]
 8001cbc:	4b24      	ldr	r3, [pc, #144]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8001cc8:	4b25      	ldr	r3, [pc, #148]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cca:	4a26      	ldr	r2, [pc, #152]	@ (8001d64 <HAL_TIM_Base_MspInit+0x138>)
 8001ccc:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cce:	4b24      	ldr	r3, [pc, #144]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cd0:	2210      	movs	r2, #16
 8001cd2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cd4:	4b22      	ldr	r3, [pc, #136]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8001cda:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cdc:	2280      	movs	r2, #128	@ 0x80
 8001cde:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001ce2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ce6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8001cee:	4b1c      	ldr	r3, [pc, #112]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8001cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8001cfa:	4819      	ldr	r0, [pc, #100]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001cfc:	f000 fbac 	bl	8002458 <HAL_DMA_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_TIM_Base_MspInit+0xde>
      Error_Handler();
 8001d06:	f7ff fd3d 	bl	8001784 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a14      	ldr	r2, [pc, #80]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001d0e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d10:	4a13      	ldr	r2, [pc, #76]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a11      	ldr	r2, [pc, #68]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001d1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d1c:	4a10      	ldr	r2, [pc, #64]	@ (8001d60 <HAL_TIM_Base_MspInit+0x134>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8001d22:	e010      	b.n	8001d46 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM4)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a0f      	ldr	r2, [pc, #60]	@ (8001d68 <HAL_TIM_Base_MspInit+0x13c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d10b      	bne.n	8001d46 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d2e:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001d34:	f043 0304 	orr.w	r3, r3, #4
 8001d38:	61d3      	str	r3, [r2, #28]
 8001d3a:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <HAL_TIM_Base_MspInit+0x124>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
}
 8001d46:	bf00      	nop
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40021000 	.word	0x40021000
 8001d54:	20004260 	.word	0x20004260
 8001d58:	40020058 	.word	0x40020058
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	200042a4 	.word	0x200042a4
 8001d64:	4002006c 	.word	0x4002006c
 8001d68:	40000800 	.word	0x40000800

08001d6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	@ 0x28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0318 	add.w	r3, r7, #24
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d8a:	d118      	bne.n	8001dbe <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8c:	4b2b      	ldr	r3, [pc, #172]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	4a2a      	ldr	r2, [pc, #168]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001d92:	f043 0304 	orr.w	r3, r3, #4
 8001d96:	6193      	str	r3, [r2, #24]
 8001d98:	4b28      	ldr	r3, [pc, #160]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001da4:	2301      	movs	r3, #1
 8001da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da8:	2302      	movs	r3, #2
 8001daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	2302      	movs	r3, #2
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db0:	f107 0318 	add.w	r3, r7, #24
 8001db4:	4619      	mov	r1, r3
 8001db6:	4822      	ldr	r0, [pc, #136]	@ (8001e40 <HAL_TIM_MspPostInit+0xd4>)
 8001db8:	f000 fdf0 	bl	800299c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001dbc:	e03a      	b.n	8001e34 <HAL_TIM_MspPostInit+0xc8>
  else if(timHandle->Instance==TIM3)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a20      	ldr	r2, [pc, #128]	@ (8001e44 <HAL_TIM_MspPostInit+0xd8>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d118      	bne.n	8001dfa <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	4a1b      	ldr	r2, [pc, #108]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001dce:	f043 0304 	orr.w	r3, r3, #4
 8001dd2:	6193      	str	r3, [r2, #24]
 8001dd4:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001de0:	2340      	movs	r3, #64	@ 0x40
 8001de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de8:	2302      	movs	r3, #2
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dec:	f107 0318 	add.w	r3, r7, #24
 8001df0:	4619      	mov	r1, r3
 8001df2:	4813      	ldr	r0, [pc, #76]	@ (8001e40 <HAL_TIM_MspPostInit+0xd4>)
 8001df4:	f000 fdd2 	bl	800299c <HAL_GPIO_Init>
}
 8001df8:	e01c      	b.n	8001e34 <HAL_TIM_MspPostInit+0xc8>
  else if(timHandle->Instance==TIM4)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a12      	ldr	r2, [pc, #72]	@ (8001e48 <HAL_TIM_MspPostInit+0xdc>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d117      	bne.n	8001e34 <HAL_TIM_MspPostInit+0xc8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e04:	4b0d      	ldr	r3, [pc, #52]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	4a0c      	ldr	r2, [pc, #48]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001e0a:	f043 0308 	orr.w	r3, r3, #8
 8001e0e:	6193      	str	r3, [r2, #24]
 8001e10:	4b0a      	ldr	r3, [pc, #40]	@ (8001e3c <HAL_TIM_MspPostInit+0xd0>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	f003 0308 	and.w	r3, r3, #8
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e1c:	2340      	movs	r3, #64	@ 0x40
 8001e1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	2302      	movs	r3, #2
 8001e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2302      	movs	r3, #2
 8001e26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e28:	f107 0318 	add.w	r3, r7, #24
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4807      	ldr	r0, [pc, #28]	@ (8001e4c <HAL_TIM_MspPostInit+0xe0>)
 8001e30:	f000 fdb4 	bl	800299c <HAL_GPIO_Init>
}
 8001e34:	bf00      	nop
 8001e36:	3728      	adds	r7, #40	@ 0x28
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40010800 	.word	0x40010800
 8001e44:	40000400 	.word	0x40000400
 8001e48:	40000800 	.word	0x40000800
 8001e4c:	40010c00 	.word	0x40010c00

08001e50 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e54:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e56:	4a12      	ldr	r2, [pc, #72]	@ (8001ea0 <MX_USART1_UART_Init+0x50>)
 8001e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001e5a:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e5c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e68:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e74:	4b09      	ldr	r3, [pc, #36]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e76:	220c      	movs	r2, #12
 8001e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7a:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e80:	4b06      	ldr	r3, [pc, #24]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e86:	4805      	ldr	r0, [pc, #20]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e88:	f002 fc20 	bl	80046cc <HAL_UART_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e92:	f7ff fc77 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	200042e8 	.word	0x200042e8
 8001ea0:	40013800 	.word	0x40013800

08001ea4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ea8:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eaa:	4a12      	ldr	r2, [pc, #72]	@ (8001ef4 <MX_USART2_UART_Init+0x50>)
 8001eac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001eae:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eb0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001eb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eca:	220c      	movs	r2, #12
 8001ecc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ece:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed4:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eda:	4805      	ldr	r0, [pc, #20]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001edc:	f002 fbf6 	bl	80046cc <HAL_UART_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ee6:	f7ff fc4d 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20004330 	.word	0x20004330
 8001ef4:	40004400 	.word	0x40004400

08001ef8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001efc:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001efe:	4a12      	ldr	r2, [pc, #72]	@ (8001f48 <MX_USART3_UART_Init+0x50>)
 8001f00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001f02:	4b10      	ldr	r3, [pc, #64]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f10:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f16:	4b0b      	ldr	r3, [pc, #44]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f1c:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f1e:	220c      	movs	r2, #12
 8001f20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f22:	4b08      	ldr	r3, [pc, #32]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f28:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f2e:	4805      	ldr	r0, [pc, #20]	@ (8001f44 <MX_USART3_UART_Init+0x4c>)
 8001f30:	f002 fbcc 	bl	80046cc <HAL_UART_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001f3a:	f7ff fc23 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20004378 	.word	0x20004378
 8001f48:	40004800 	.word	0x40004800

08001f4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08c      	sub	sp, #48	@ 0x30
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 0320 	add.w	r3, r7, #32
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a59      	ldr	r2, [pc, #356]	@ (80020cc <HAL_UART_MspInit+0x180>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d13a      	bne.n	8001fe2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f6c:	4b58      	ldr	r3, [pc, #352]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	4a57      	ldr	r2, [pc, #348]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001f72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f76:	6193      	str	r3, [r2, #24]
 8001f78:	4b55      	ldr	r3, [pc, #340]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f80:	61fb      	str	r3, [r7, #28]
 8001f82:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f84:	4b52      	ldr	r3, [pc, #328]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	4a51      	ldr	r2, [pc, #324]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001f8a:	f043 0304 	orr.w	r3, r3, #4
 8001f8e:	6193      	str	r3, [r2, #24]
 8001f90:	4b4f      	ldr	r3, [pc, #316]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	61bb      	str	r3, [r7, #24]
 8001f9a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001faa:	f107 0320 	add.w	r3, r7, #32
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4848      	ldr	r0, [pc, #288]	@ (80020d4 <HAL_UART_MspInit+0x188>)
 8001fb2:	f000 fcf3 	bl	800299c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc4:	f107 0320 	add.w	r3, r7, #32
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4842      	ldr	r0, [pc, #264]	@ (80020d4 <HAL_UART_MspInit+0x188>)
 8001fcc:	f000 fce6 	bl	800299c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	2025      	movs	r0, #37	@ 0x25
 8001fd6:	f000 fa08 	bl	80023ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fda:	2025      	movs	r0, #37	@ 0x25
 8001fdc:	f000 fa21 	bl	8002422 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001fe0:	e070      	b.n	80020c4 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART2)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a3c      	ldr	r2, [pc, #240]	@ (80020d8 <HAL_UART_MspInit+0x18c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d12c      	bne.n	8002046 <HAL_UART_MspInit+0xfa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fec:	4b38      	ldr	r3, [pc, #224]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001fee:	69db      	ldr	r3, [r3, #28]
 8001ff0:	4a37      	ldr	r2, [pc, #220]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001ff2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff6:	61d3      	str	r3, [r2, #28]
 8001ff8:	4b35      	ldr	r3, [pc, #212]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8001ffa:	69db      	ldr	r3, [r3, #28]
 8001ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002000:	617b      	str	r3, [r7, #20]
 8002002:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002004:	4b32      	ldr	r3, [pc, #200]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	4a31      	ldr	r2, [pc, #196]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 800200a:	f043 0304 	orr.w	r3, r3, #4
 800200e:	6193      	str	r3, [r2, #24]
 8002010:	4b2f      	ldr	r3, [pc, #188]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800201c:	230c      	movs	r3, #12
 800201e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002020:	2302      	movs	r3, #2
 8002022:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002024:	2302      	movs	r3, #2
 8002026:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002028:	f107 0320 	add.w	r3, r7, #32
 800202c:	4619      	mov	r1, r3
 800202e:	4829      	ldr	r0, [pc, #164]	@ (80020d4 <HAL_UART_MspInit+0x188>)
 8002030:	f000 fcb4 	bl	800299c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002034:	2200      	movs	r2, #0
 8002036:	2100      	movs	r1, #0
 8002038:	2026      	movs	r0, #38	@ 0x26
 800203a:	f000 f9d6 	bl	80023ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800203e:	2026      	movs	r0, #38	@ 0x26
 8002040:	f000 f9ef 	bl	8002422 <HAL_NVIC_EnableIRQ>
}
 8002044:	e03e      	b.n	80020c4 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART3)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a24      	ldr	r2, [pc, #144]	@ (80020dc <HAL_UART_MspInit+0x190>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d139      	bne.n	80020c4 <HAL_UART_MspInit+0x178>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002050:	4b1f      	ldr	r3, [pc, #124]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	4a1e      	ldr	r2, [pc, #120]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8002056:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800205a:	61d3      	str	r3, [r2, #28]
 800205c:	4b1c      	ldr	r3, [pc, #112]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002064:	60fb      	str	r3, [r7, #12]
 8002066:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002068:	4b19      	ldr	r3, [pc, #100]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	4a18      	ldr	r2, [pc, #96]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 800206e:	f043 0308 	orr.w	r3, r3, #8
 8002072:	6193      	str	r3, [r2, #24]
 8002074:	4b16      	ldr	r3, [pc, #88]	@ (80020d0 <HAL_UART_MspInit+0x184>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002080:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800208a:	2303      	movs	r3, #3
 800208c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800208e:	f107 0320 	add.w	r3, r7, #32
 8002092:	4619      	mov	r1, r3
 8002094:	4812      	ldr	r0, [pc, #72]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 8002096:	f000 fc81 	bl	800299c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800209a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800209e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a8:	f107 0320 	add.w	r3, r7, #32
 80020ac:	4619      	mov	r1, r3
 80020ae:	480c      	ldr	r0, [pc, #48]	@ (80020e0 <HAL_UART_MspInit+0x194>)
 80020b0:	f000 fc74 	bl	800299c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80020b4:	2200      	movs	r2, #0
 80020b6:	2100      	movs	r1, #0
 80020b8:	2027      	movs	r0, #39	@ 0x27
 80020ba:	f000 f996 	bl	80023ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80020be:	2027      	movs	r0, #39	@ 0x27
 80020c0:	f000 f9af 	bl	8002422 <HAL_NVIC_EnableIRQ>
}
 80020c4:	bf00      	nop
 80020c6:	3730      	adds	r7, #48	@ 0x30
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40013800 	.word	0x40013800
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40010800 	.word	0x40010800
 80020d8:	40004400 	.word	0x40004400
 80020dc:	40004800 	.word	0x40004800
 80020e0:	40010c00 	.word	0x40010c00

080020e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020e4:	f7ff fc3a 	bl	800195c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020e8:	480b      	ldr	r0, [pc, #44]	@ (8002118 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020ea:	490c      	ldr	r1, [pc, #48]	@ (800211c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002120 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020f0:	e002      	b.n	80020f8 <LoopCopyDataInit>

080020f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020f6:	3304      	adds	r3, #4

080020f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020fc:	d3f9      	bcc.n	80020f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020fe:	4a09      	ldr	r2, [pc, #36]	@ (8002124 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002100:	4c09      	ldr	r4, [pc, #36]	@ (8002128 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002104:	e001      	b.n	800210a <LoopFillZerobss>

08002106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002108:	3204      	adds	r2, #4

0800210a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800210a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800210c:	d3fb      	bcc.n	8002106 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800210e:	f003 fa73 	bl	80055f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002112:	f7ff f9d7 	bl	80014c4 <main>
  bx lr
 8002116:	4770      	bx	lr
  ldr r0, =_sdata
 8002118:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800211c:	200003ec 	.word	0x200003ec
  ldr r2, =_sidata
 8002120:	080060a0 	.word	0x080060a0
  ldr r2, =_sbss
 8002124:	200003ec 	.word	0x200003ec
  ldr r4, =_ebss
 8002128:	2000450c 	.word	0x2000450c

0800212c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800212c:	e7fe      	b.n	800212c <ADC1_2_IRQHandler>
	...

08002130 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002134:	4b08      	ldr	r3, [pc, #32]	@ (8002158 <HAL_Init+0x28>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a07      	ldr	r2, [pc, #28]	@ (8002158 <HAL_Init+0x28>)
 800213a:	f043 0310 	orr.w	r3, r3, #16
 800213e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002140:	2003      	movs	r0, #3
 8002142:	f000 f947 	bl	80023d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002146:	2000      	movs	r0, #0
 8002148:	f000 f808 	bl	800215c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800214c:	f7ff fb20 	bl	8001790 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40022000 	.word	0x40022000

0800215c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002164:	4b12      	ldr	r3, [pc, #72]	@ (80021b0 <HAL_InitTick+0x54>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <HAL_InitTick+0x58>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	4619      	mov	r1, r3
 800216e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002172:	fbb3 f3f1 	udiv	r3, r3, r1
 8002176:	fbb2 f3f3 	udiv	r3, r2, r3
 800217a:	4618      	mov	r0, r3
 800217c:	f000 f95f 	bl	800243e <HAL_SYSTICK_Config>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e00e      	b.n	80021a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b0f      	cmp	r3, #15
 800218e:	d80a      	bhi.n	80021a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002190:	2200      	movs	r2, #0
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002198:	f000 f927 	bl	80023ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800219c:	4a06      	ldr	r2, [pc, #24]	@ (80021b8 <HAL_InitTick+0x5c>)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e000      	b.n	80021a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20000390 	.word	0x20000390
 80021b4:	20000398 	.word	0x20000398
 80021b8:	20000394 	.word	0x20000394

080021bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021c0:	4b05      	ldr	r3, [pc, #20]	@ (80021d8 <HAL_IncTick+0x1c>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b05      	ldr	r3, [pc, #20]	@ (80021dc <HAL_IncTick+0x20>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4413      	add	r3, r2
 80021cc:	4a03      	ldr	r2, [pc, #12]	@ (80021dc <HAL_IncTick+0x20>)
 80021ce:	6013      	str	r3, [r2, #0]
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr
 80021d8:	20000398 	.word	0x20000398
 80021dc:	200043c0 	.word	0x200043c0

080021e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return uwTick;
 80021e4:	4b02      	ldr	r3, [pc, #8]	@ (80021f0 <HAL_GetTick+0x10>)
 80021e6:	681b      	ldr	r3, [r3, #0]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	200043c0 	.word	0x200043c0

080021f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021fc:	f7ff fff0 	bl	80021e0 <HAL_GetTick>
 8002200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800220c:	d005      	beq.n	800221a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <HAL_Delay+0x44>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	4413      	add	r3, r2
 8002218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800221a:	bf00      	nop
 800221c:	f7ff ffe0 	bl	80021e0 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	429a      	cmp	r2, r3
 800222a:	d8f7      	bhi.n	800221c <HAL_Delay+0x28>
  {
  }
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000398 	.word	0x20000398

0800223c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002258:	4013      	ands	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002264:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800226c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800226e:	4a04      	ldr	r2, [pc, #16]	@ (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	60d3      	str	r3, [r2, #12]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002288:	4b04      	ldr	r3, [pc, #16]	@ (800229c <__NVIC_GetPriorityGrouping+0x18>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0a1b      	lsrs	r3, r3, #8
 800228e:	f003 0307 	and.w	r3, r3, #7
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	db0b      	blt.n	80022ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	f003 021f 	and.w	r2, r3, #31
 80022b8:	4906      	ldr	r1, [pc, #24]	@ (80022d4 <__NVIC_EnableIRQ+0x34>)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	2001      	movs	r0, #1
 80022c2:	fa00 f202 	lsl.w	r2, r0, r2
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr
 80022d4:	e000e100 	.word	0xe000e100

080022d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	6039      	str	r1, [r7, #0]
 80022e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	db0a      	blt.n	8002302 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	490c      	ldr	r1, [pc, #48]	@ (8002324 <__NVIC_SetPriority+0x4c>)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	0112      	lsls	r2, r2, #4
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	440b      	add	r3, r1
 80022fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002300:	e00a      	b.n	8002318 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	b2da      	uxtb	r2, r3
 8002306:	4908      	ldr	r1, [pc, #32]	@ (8002328 <__NVIC_SetPriority+0x50>)
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	3b04      	subs	r3, #4
 8002310:	0112      	lsls	r2, r2, #4
 8002312:	b2d2      	uxtb	r2, r2
 8002314:	440b      	add	r3, r1
 8002316:	761a      	strb	r2, [r3, #24]
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000e100 	.word	0xe000e100
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800232c:	b480      	push	{r7}
 800232e:	b089      	sub	sp, #36	@ 0x24
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f1c3 0307 	rsb	r3, r3, #7
 8002346:	2b04      	cmp	r3, #4
 8002348:	bf28      	it	cs
 800234a:	2304      	movcs	r3, #4
 800234c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	3304      	adds	r3, #4
 8002352:	2b06      	cmp	r3, #6
 8002354:	d902      	bls.n	800235c <NVIC_EncodePriority+0x30>
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	3b03      	subs	r3, #3
 800235a:	e000      	b.n	800235e <NVIC_EncodePriority+0x32>
 800235c:	2300      	movs	r3, #0
 800235e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002360:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43da      	mvns	r2, r3
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	401a      	ands	r2, r3
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002374:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	fa01 f303 	lsl.w	r3, r1, r3
 800237e:	43d9      	mvns	r1, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002384:	4313      	orrs	r3, r2
         );
}
 8002386:	4618      	mov	r0, r3
 8002388:	3724      	adds	r7, #36	@ 0x24
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr

08002390 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3b01      	subs	r3, #1
 800239c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023a0:	d301      	bcc.n	80023a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00f      	b.n	80023c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023a6:	4a0a      	ldr	r2, [pc, #40]	@ (80023d0 <SysTick_Config+0x40>)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3b01      	subs	r3, #1
 80023ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ae:	210f      	movs	r1, #15
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023b4:	f7ff ff90 	bl	80022d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023b8:	4b05      	ldr	r3, [pc, #20]	@ (80023d0 <SysTick_Config+0x40>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023be:	4b04      	ldr	r3, [pc, #16]	@ (80023d0 <SysTick_Config+0x40>)
 80023c0:	2207      	movs	r2, #7
 80023c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	e000e010 	.word	0xe000e010

080023d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f7ff ff2d 	bl	800223c <__NVIC_SetPriorityGrouping>
}
 80023e2:	bf00      	nop
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b086      	sub	sp, #24
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	4603      	mov	r3, r0
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	607a      	str	r2, [r7, #4]
 80023f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023fc:	f7ff ff42 	bl	8002284 <__NVIC_GetPriorityGrouping>
 8002400:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	68b9      	ldr	r1, [r7, #8]
 8002406:	6978      	ldr	r0, [r7, #20]
 8002408:	f7ff ff90 	bl	800232c <NVIC_EncodePriority>
 800240c:	4602      	mov	r2, r0
 800240e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002412:	4611      	mov	r1, r2
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff ff5f 	bl	80022d8 <__NVIC_SetPriority>
}
 800241a:	bf00      	nop
 800241c:	3718      	adds	r7, #24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b082      	sub	sp, #8
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800242c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ff35 	bl	80022a0 <__NVIC_EnableIRQ>
}
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff ffa2 	bl	8002390 <SysTick_Config>
 800244c:	4603      	mov	r3, r0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e043      	b.n	80024f6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	4b22      	ldr	r3, [pc, #136]	@ (8002500 <HAL_DMA_Init+0xa8>)
 8002476:	4413      	add	r3, r2
 8002478:	4a22      	ldr	r2, [pc, #136]	@ (8002504 <HAL_DMA_Init+0xac>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	091b      	lsrs	r3, r3, #4
 8002480:	009a      	lsls	r2, r3, #2
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a1f      	ldr	r2, [pc, #124]	@ (8002508 <HAL_DMA_Init+0xb0>)
 800248a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2202      	movs	r2, #2
 8002490:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80024a2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80024a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80024b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3714      	adds	r7, #20
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr
 8002500:	bffdfff8 	.word	0xbffdfff8
 8002504:	cccccccd 	.word	0xcccccccd
 8002508:	40020000 	.word	0x40020000

0800250c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
 8002518:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800251a:	2300      	movs	r3, #0
 800251c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_DMA_Start_IT+0x20>
 8002528:	2302      	movs	r3, #2
 800252a:	e04b      	b.n	80025c4 <HAL_DMA_Start_IT+0xb8>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b01      	cmp	r3, #1
 800253e:	d13a      	bne.n	80025b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2202      	movs	r2, #2
 8002544:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 0201 	bic.w	r2, r2, #1
 800255c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	68b9      	ldr	r1, [r7, #8]
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f9eb 	bl	8002940 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256e:	2b00      	cmp	r3, #0
 8002570:	d008      	beq.n	8002584 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f042 020e 	orr.w	r2, r2, #14
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	e00f      	b.n	80025a4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0204 	bic.w	r2, r2, #4
 8002592:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 020a 	orr.w	r2, r2, #10
 80025a2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f042 0201 	orr.w	r2, r2, #1
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	e005      	b.n	80025c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80025be:	2302      	movs	r3, #2
 80025c0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80025c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025d4:	2300      	movs	r3, #0
 80025d6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d008      	beq.n	80025f6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2204      	movs	r2, #4
 80025e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e020      	b.n	8002638 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 020e 	bic.w	r2, r2, #14
 8002604:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0201 	bic.w	r2, r2, #1
 8002614:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800261e:	2101      	movs	r1, #1
 8002620:	fa01 f202 	lsl.w	r2, r1, r2
 8002624:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002636:	7bfb      	ldrb	r3, [r7, #15]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr
	...

08002644 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d005      	beq.n	8002668 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2204      	movs	r2, #4
 8002660:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
 8002666:	e051      	b.n	800270c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 020e 	bic.w	r2, r2, #14
 8002676:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0201 	bic.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a22      	ldr	r2, [pc, #136]	@ (8002718 <HAL_DMA_Abort_IT+0xd4>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d029      	beq.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a21      	ldr	r2, [pc, #132]	@ (800271c <HAL_DMA_Abort_IT+0xd8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d022      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x9e>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002720 <HAL_DMA_Abort_IT+0xdc>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d01a      	beq.n	80026dc <HAL_DMA_Abort_IT+0x98>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002724 <HAL_DMA_Abort_IT+0xe0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d012      	beq.n	80026d6 <HAL_DMA_Abort_IT+0x92>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002728 <HAL_DMA_Abort_IT+0xe4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d00a      	beq.n	80026d0 <HAL_DMA_Abort_IT+0x8c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1b      	ldr	r2, [pc, #108]	@ (800272c <HAL_DMA_Abort_IT+0xe8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d102      	bne.n	80026ca <HAL_DMA_Abort_IT+0x86>
 80026c4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80026c8:	e00e      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026ce:	e00b      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026d4:	e008      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026da:	e005      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026e0:	e002      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026e2:	2310      	movs	r3, #16
 80026e4:	e000      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026e6:	2301      	movs	r3, #1
 80026e8:	4a11      	ldr	r2, [pc, #68]	@ (8002730 <HAL_DMA_Abort_IT+0xec>)
 80026ea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002700:	2b00      	cmp	r3, #0
 8002702:	d003      	beq.n	800270c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	4798      	blx	r3
    } 
  }
  return status;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40020008 	.word	0x40020008
 800271c:	4002001c 	.word	0x4002001c
 8002720:	40020030 	.word	0x40020030
 8002724:	40020044 	.word	0x40020044
 8002728:	40020058 	.word	0x40020058
 800272c:	4002006c 	.word	0x4002006c
 8002730:	40020000 	.word	0x40020000

08002734 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002750:	2204      	movs	r2, #4
 8002752:	409a      	lsls	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4013      	ands	r3, r2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d04f      	beq.n	80027fc <HAL_DMA_IRQHandler+0xc8>
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	f003 0304 	and.w	r3, r3, #4
 8002762:	2b00      	cmp	r3, #0
 8002764:	d04a      	beq.n	80027fc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0320 	and.w	r3, r3, #32
 8002770:	2b00      	cmp	r3, #0
 8002772:	d107      	bne.n	8002784 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0204 	bic.w	r2, r2, #4
 8002782:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a66      	ldr	r2, [pc, #408]	@ (8002924 <HAL_DMA_IRQHandler+0x1f0>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d029      	beq.n	80027e2 <HAL_DMA_IRQHandler+0xae>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a65      	ldr	r2, [pc, #404]	@ (8002928 <HAL_DMA_IRQHandler+0x1f4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d022      	beq.n	80027de <HAL_DMA_IRQHandler+0xaa>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a63      	ldr	r2, [pc, #396]	@ (800292c <HAL_DMA_IRQHandler+0x1f8>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d01a      	beq.n	80027d8 <HAL_DMA_IRQHandler+0xa4>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a62      	ldr	r2, [pc, #392]	@ (8002930 <HAL_DMA_IRQHandler+0x1fc>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d012      	beq.n	80027d2 <HAL_DMA_IRQHandler+0x9e>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a60      	ldr	r2, [pc, #384]	@ (8002934 <HAL_DMA_IRQHandler+0x200>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d00a      	beq.n	80027cc <HAL_DMA_IRQHandler+0x98>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a5f      	ldr	r2, [pc, #380]	@ (8002938 <HAL_DMA_IRQHandler+0x204>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d102      	bne.n	80027c6 <HAL_DMA_IRQHandler+0x92>
 80027c0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80027c4:	e00e      	b.n	80027e4 <HAL_DMA_IRQHandler+0xb0>
 80027c6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80027ca:	e00b      	b.n	80027e4 <HAL_DMA_IRQHandler+0xb0>
 80027cc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80027d0:	e008      	b.n	80027e4 <HAL_DMA_IRQHandler+0xb0>
 80027d2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027d6:	e005      	b.n	80027e4 <HAL_DMA_IRQHandler+0xb0>
 80027d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027dc:	e002      	b.n	80027e4 <HAL_DMA_IRQHandler+0xb0>
 80027de:	2340      	movs	r3, #64	@ 0x40
 80027e0:	e000      	b.n	80027e4 <HAL_DMA_IRQHandler+0xb0>
 80027e2:	2304      	movs	r3, #4
 80027e4:	4a55      	ldr	r2, [pc, #340]	@ (800293c <HAL_DMA_IRQHandler+0x208>)
 80027e6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 8094 	beq.w	800291a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80027fa:	e08e      	b.n	800291a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002800:	2202      	movs	r2, #2
 8002802:	409a      	lsls	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d056      	beq.n	80028ba <HAL_DMA_IRQHandler+0x186>
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d051      	beq.n	80028ba <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0320 	and.w	r3, r3, #32
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10b      	bne.n	800283c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 020a 	bic.w	r2, r2, #10
 8002832:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a38      	ldr	r2, [pc, #224]	@ (8002924 <HAL_DMA_IRQHandler+0x1f0>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d029      	beq.n	800289a <HAL_DMA_IRQHandler+0x166>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a37      	ldr	r2, [pc, #220]	@ (8002928 <HAL_DMA_IRQHandler+0x1f4>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d022      	beq.n	8002896 <HAL_DMA_IRQHandler+0x162>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a35      	ldr	r2, [pc, #212]	@ (800292c <HAL_DMA_IRQHandler+0x1f8>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d01a      	beq.n	8002890 <HAL_DMA_IRQHandler+0x15c>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a34      	ldr	r2, [pc, #208]	@ (8002930 <HAL_DMA_IRQHandler+0x1fc>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d012      	beq.n	800288a <HAL_DMA_IRQHandler+0x156>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a32      	ldr	r2, [pc, #200]	@ (8002934 <HAL_DMA_IRQHandler+0x200>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d00a      	beq.n	8002884 <HAL_DMA_IRQHandler+0x150>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a31      	ldr	r2, [pc, #196]	@ (8002938 <HAL_DMA_IRQHandler+0x204>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d102      	bne.n	800287e <HAL_DMA_IRQHandler+0x14a>
 8002878:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800287c:	e00e      	b.n	800289c <HAL_DMA_IRQHandler+0x168>
 800287e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002882:	e00b      	b.n	800289c <HAL_DMA_IRQHandler+0x168>
 8002884:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002888:	e008      	b.n	800289c <HAL_DMA_IRQHandler+0x168>
 800288a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800288e:	e005      	b.n	800289c <HAL_DMA_IRQHandler+0x168>
 8002890:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002894:	e002      	b.n	800289c <HAL_DMA_IRQHandler+0x168>
 8002896:	2320      	movs	r3, #32
 8002898:	e000      	b.n	800289c <HAL_DMA_IRQHandler+0x168>
 800289a:	2302      	movs	r3, #2
 800289c:	4a27      	ldr	r2, [pc, #156]	@ (800293c <HAL_DMA_IRQHandler+0x208>)
 800289e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d034      	beq.n	800291a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80028b8:	e02f      	b.n	800291a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028be:	2208      	movs	r2, #8
 80028c0:	409a      	lsls	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	4013      	ands	r3, r2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d028      	beq.n	800291c <HAL_DMA_IRQHandler+0x1e8>
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	f003 0308 	and.w	r3, r3, #8
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d023      	beq.n	800291c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 020e 	bic.w	r2, r2, #14
 80028e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ec:	2101      	movs	r1, #1
 80028ee:	fa01 f202 	lsl.w	r2, r1, r2
 80028f2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290e:	2b00      	cmp	r3, #0
 8002910:	d004      	beq.n	800291c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	4798      	blx	r3
    }
  }
  return;
 800291a:	bf00      	nop
 800291c:	bf00      	nop
}
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40020008 	.word	0x40020008
 8002928:	4002001c 	.word	0x4002001c
 800292c:	40020030 	.word	0x40020030
 8002930:	40020044 	.word	0x40020044
 8002934:	40020058 	.word	0x40020058
 8002938:	4002006c 	.word	0x4002006c
 800293c:	40020000 	.word	0x40020000

08002940 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
 800294c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002956:	2101      	movs	r1, #1
 8002958:	fa01 f202 	lsl.w	r2, r1, r2
 800295c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	2b10      	cmp	r3, #16
 800296c:	d108      	bne.n	8002980 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800297e:	e007      	b.n	8002990 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	60da      	str	r2, [r3, #12]
}
 8002990:	bf00      	nop
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr
	...

0800299c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800299c:	b480      	push	{r7}
 800299e:	b08b      	sub	sp, #44	@ 0x2c
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029a6:	2300      	movs	r3, #0
 80029a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80029aa:	2300      	movs	r3, #0
 80029ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029ae:	e169      	b.n	8002c84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80029b0:	2201      	movs	r2, #1
 80029b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	69fa      	ldr	r2, [r7, #28]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	f040 8158 	bne.w	8002c7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	4a9a      	ldr	r2, [pc, #616]	@ (8002c3c <HAL_GPIO_Init+0x2a0>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d05e      	beq.n	8002a96 <HAL_GPIO_Init+0xfa>
 80029d8:	4a98      	ldr	r2, [pc, #608]	@ (8002c3c <HAL_GPIO_Init+0x2a0>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d875      	bhi.n	8002aca <HAL_GPIO_Init+0x12e>
 80029de:	4a98      	ldr	r2, [pc, #608]	@ (8002c40 <HAL_GPIO_Init+0x2a4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d058      	beq.n	8002a96 <HAL_GPIO_Init+0xfa>
 80029e4:	4a96      	ldr	r2, [pc, #600]	@ (8002c40 <HAL_GPIO_Init+0x2a4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d86f      	bhi.n	8002aca <HAL_GPIO_Init+0x12e>
 80029ea:	4a96      	ldr	r2, [pc, #600]	@ (8002c44 <HAL_GPIO_Init+0x2a8>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d052      	beq.n	8002a96 <HAL_GPIO_Init+0xfa>
 80029f0:	4a94      	ldr	r2, [pc, #592]	@ (8002c44 <HAL_GPIO_Init+0x2a8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d869      	bhi.n	8002aca <HAL_GPIO_Init+0x12e>
 80029f6:	4a94      	ldr	r2, [pc, #592]	@ (8002c48 <HAL_GPIO_Init+0x2ac>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d04c      	beq.n	8002a96 <HAL_GPIO_Init+0xfa>
 80029fc:	4a92      	ldr	r2, [pc, #584]	@ (8002c48 <HAL_GPIO_Init+0x2ac>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d863      	bhi.n	8002aca <HAL_GPIO_Init+0x12e>
 8002a02:	4a92      	ldr	r2, [pc, #584]	@ (8002c4c <HAL_GPIO_Init+0x2b0>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d046      	beq.n	8002a96 <HAL_GPIO_Init+0xfa>
 8002a08:	4a90      	ldr	r2, [pc, #576]	@ (8002c4c <HAL_GPIO_Init+0x2b0>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d85d      	bhi.n	8002aca <HAL_GPIO_Init+0x12e>
 8002a0e:	2b12      	cmp	r3, #18
 8002a10:	d82a      	bhi.n	8002a68 <HAL_GPIO_Init+0xcc>
 8002a12:	2b12      	cmp	r3, #18
 8002a14:	d859      	bhi.n	8002aca <HAL_GPIO_Init+0x12e>
 8002a16:	a201      	add	r2, pc, #4	@ (adr r2, 8002a1c <HAL_GPIO_Init+0x80>)
 8002a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1c:	08002a97 	.word	0x08002a97
 8002a20:	08002a71 	.word	0x08002a71
 8002a24:	08002a83 	.word	0x08002a83
 8002a28:	08002ac5 	.word	0x08002ac5
 8002a2c:	08002acb 	.word	0x08002acb
 8002a30:	08002acb 	.word	0x08002acb
 8002a34:	08002acb 	.word	0x08002acb
 8002a38:	08002acb 	.word	0x08002acb
 8002a3c:	08002acb 	.word	0x08002acb
 8002a40:	08002acb 	.word	0x08002acb
 8002a44:	08002acb 	.word	0x08002acb
 8002a48:	08002acb 	.word	0x08002acb
 8002a4c:	08002acb 	.word	0x08002acb
 8002a50:	08002acb 	.word	0x08002acb
 8002a54:	08002acb 	.word	0x08002acb
 8002a58:	08002acb 	.word	0x08002acb
 8002a5c:	08002acb 	.word	0x08002acb
 8002a60:	08002a79 	.word	0x08002a79
 8002a64:	08002a8d 	.word	0x08002a8d
 8002a68:	4a79      	ldr	r2, [pc, #484]	@ (8002c50 <HAL_GPIO_Init+0x2b4>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d013      	beq.n	8002a96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a6e:	e02c      	b.n	8002aca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	623b      	str	r3, [r7, #32]
          break;
 8002a76:	e029      	b.n	8002acc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	623b      	str	r3, [r7, #32]
          break;
 8002a80:	e024      	b.n	8002acc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	3308      	adds	r3, #8
 8002a88:	623b      	str	r3, [r7, #32]
          break;
 8002a8a:	e01f      	b.n	8002acc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	330c      	adds	r3, #12
 8002a92:	623b      	str	r3, [r7, #32]
          break;
 8002a94:	e01a      	b.n	8002acc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d102      	bne.n	8002aa4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	623b      	str	r3, [r7, #32]
          break;
 8002aa2:	e013      	b.n	8002acc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d105      	bne.n	8002ab8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002aac:	2308      	movs	r3, #8
 8002aae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	69fa      	ldr	r2, [r7, #28]
 8002ab4:	611a      	str	r2, [r3, #16]
          break;
 8002ab6:	e009      	b.n	8002acc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ab8:	2308      	movs	r3, #8
 8002aba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	69fa      	ldr	r2, [r7, #28]
 8002ac0:	615a      	str	r2, [r3, #20]
          break;
 8002ac2:	e003      	b.n	8002acc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	623b      	str	r3, [r7, #32]
          break;
 8002ac8:	e000      	b.n	8002acc <HAL_GPIO_Init+0x130>
          break;
 8002aca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	2bff      	cmp	r3, #255	@ 0xff
 8002ad0:	d801      	bhi.n	8002ad6 <HAL_GPIO_Init+0x13a>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	e001      	b.n	8002ada <HAL_GPIO_Init+0x13e>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3304      	adds	r3, #4
 8002ada:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	2bff      	cmp	r3, #255	@ 0xff
 8002ae0:	d802      	bhi.n	8002ae8 <HAL_GPIO_Init+0x14c>
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	e002      	b.n	8002aee <HAL_GPIO_Init+0x152>
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aea:	3b08      	subs	r3, #8
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	210f      	movs	r1, #15
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	fa01 f303 	lsl.w	r3, r1, r3
 8002afc:	43db      	mvns	r3, r3
 8002afe:	401a      	ands	r2, r3
 8002b00:	6a39      	ldr	r1, [r7, #32]
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	fa01 f303 	lsl.w	r3, r1, r3
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 80b1 	beq.w	8002c7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002c54 <HAL_GPIO_Init+0x2b8>)
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	4a4c      	ldr	r2, [pc, #304]	@ (8002c54 <HAL_GPIO_Init+0x2b8>)
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	6193      	str	r3, [r2, #24]
 8002b28:	4b4a      	ldr	r3, [pc, #296]	@ (8002c54 <HAL_GPIO_Init+0x2b8>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b34:	4a48      	ldr	r2, [pc, #288]	@ (8002c58 <HAL_GPIO_Init+0x2bc>)
 8002b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b38:	089b      	lsrs	r3, r3, #2
 8002b3a:	3302      	adds	r3, #2
 8002b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b44:	f003 0303 	and.w	r3, r3, #3
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	220f      	movs	r2, #15
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	4013      	ands	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a40      	ldr	r2, [pc, #256]	@ (8002c5c <HAL_GPIO_Init+0x2c0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d013      	beq.n	8002b88 <HAL_GPIO_Init+0x1ec>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a3f      	ldr	r2, [pc, #252]	@ (8002c60 <HAL_GPIO_Init+0x2c4>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d00d      	beq.n	8002b84 <HAL_GPIO_Init+0x1e8>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a3e      	ldr	r2, [pc, #248]	@ (8002c64 <HAL_GPIO_Init+0x2c8>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d007      	beq.n	8002b80 <HAL_GPIO_Init+0x1e4>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a3d      	ldr	r2, [pc, #244]	@ (8002c68 <HAL_GPIO_Init+0x2cc>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d101      	bne.n	8002b7c <HAL_GPIO_Init+0x1e0>
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e006      	b.n	8002b8a <HAL_GPIO_Init+0x1ee>
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	e004      	b.n	8002b8a <HAL_GPIO_Init+0x1ee>
 8002b80:	2302      	movs	r3, #2
 8002b82:	e002      	b.n	8002b8a <HAL_GPIO_Init+0x1ee>
 8002b84:	2301      	movs	r3, #1
 8002b86:	e000      	b.n	8002b8a <HAL_GPIO_Init+0x1ee>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b8c:	f002 0203 	and.w	r2, r2, #3
 8002b90:	0092      	lsls	r2, r2, #2
 8002b92:	4093      	lsls	r3, r2
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b9a:	492f      	ldr	r1, [pc, #188]	@ (8002c58 <HAL_GPIO_Init+0x2bc>)
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9e:	089b      	lsrs	r3, r3, #2
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d006      	beq.n	8002bc2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002bb4:	4b2d      	ldr	r3, [pc, #180]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	492c      	ldr	r1, [pc, #176]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	608b      	str	r3, [r1, #8]
 8002bc0:	e006      	b.n	8002bd0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002bc2:	4b2a      	ldr	r3, [pc, #168]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	4928      	ldr	r1, [pc, #160]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d006      	beq.n	8002bea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002bdc:	4b23      	ldr	r3, [pc, #140]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	4922      	ldr	r1, [pc, #136]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	60cb      	str	r3, [r1, #12]
 8002be8:	e006      	b.n	8002bf8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002bea:	4b20      	ldr	r3, [pc, #128]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002bec:	68da      	ldr	r2, [r3, #12]
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	491e      	ldr	r1, [pc, #120]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d006      	beq.n	8002c12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c04:	4b19      	ldr	r3, [pc, #100]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	4918      	ldr	r1, [pc, #96]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	604b      	str	r3, [r1, #4]
 8002c10:	e006      	b.n	8002c20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c12:	4b16      	ldr	r3, [pc, #88]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	4914      	ldr	r1, [pc, #80]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d021      	beq.n	8002c70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	490e      	ldr	r1, [pc, #56]	@ (8002c6c <HAL_GPIO_Init+0x2d0>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	600b      	str	r3, [r1, #0]
 8002c38:	e021      	b.n	8002c7e <HAL_GPIO_Init+0x2e2>
 8002c3a:	bf00      	nop
 8002c3c:	10320000 	.word	0x10320000
 8002c40:	10310000 	.word	0x10310000
 8002c44:	10220000 	.word	0x10220000
 8002c48:	10210000 	.word	0x10210000
 8002c4c:	10120000 	.word	0x10120000
 8002c50:	10110000 	.word	0x10110000
 8002c54:	40021000 	.word	0x40021000
 8002c58:	40010000 	.word	0x40010000
 8002c5c:	40010800 	.word	0x40010800
 8002c60:	40010c00 	.word	0x40010c00
 8002c64:	40011000 	.word	0x40011000
 8002c68:	40011400 	.word	0x40011400
 8002c6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca0 <HAL_GPIO_Init+0x304>)
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	43db      	mvns	r3, r3
 8002c78:	4909      	ldr	r1, [pc, #36]	@ (8002ca0 <HAL_GPIO_Init+0x304>)
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c80:	3301      	adds	r3, #1
 8002c82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f47f ae8e 	bne.w	80029b0 <HAL_GPIO_Init+0x14>
  }
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	372c      	adds	r7, #44	@ 0x2c
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr
 8002ca0:	40010400 	.word	0x40010400

08002ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	807b      	strh	r3, [r7, #2]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cb4:	787b      	ldrb	r3, [r7, #1]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cba:	887a      	ldrh	r2, [r7, #2]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002cc0:	e003      	b.n	8002cca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002cc2:	887b      	ldrh	r3, [r7, #2]
 8002cc4:	041a      	lsls	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	611a      	str	r2, [r3, #16]
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ce6:	887a      	ldrh	r2, [r7, #2]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4013      	ands	r3, r2
 8002cec:	041a      	lsls	r2, r3, #16
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	43d9      	mvns	r1, r3
 8002cf2:	887b      	ldrh	r3, [r7, #2]
 8002cf4:	400b      	ands	r3, r1
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	611a      	str	r2, [r3, #16]
}
 8002cfc:	bf00      	nop
 8002cfe:	3714      	adds	r7, #20
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr
	...

08002d08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d12:	4b08      	ldr	r3, [pc, #32]	@ (8002d34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d14:	695a      	ldr	r2, [r3, #20]
 8002d16:	88fb      	ldrh	r3, [r7, #6]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d006      	beq.n	8002d2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d1e:	4a05      	ldr	r2, [pc, #20]	@ (8002d34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d20:	88fb      	ldrh	r3, [r7, #6]
 8002d22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d24:	88fb      	ldrh	r3, [r7, #6]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fe f99e 	bl	8001068 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d2c:	bf00      	nop
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40010400 	.word	0x40010400

08002d38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e272      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f000 8087 	beq.w	8002e66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d58:	4b92      	ldr	r3, [pc, #584]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f003 030c 	and.w	r3, r3, #12
 8002d60:	2b04      	cmp	r3, #4
 8002d62:	d00c      	beq.n	8002d7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d64:	4b8f      	ldr	r3, [pc, #572]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 030c 	and.w	r3, r3, #12
 8002d6c:	2b08      	cmp	r3, #8
 8002d6e:	d112      	bne.n	8002d96 <HAL_RCC_OscConfig+0x5e>
 8002d70:	4b8c      	ldr	r3, [pc, #560]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d7c:	d10b      	bne.n	8002d96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d7e:	4b89      	ldr	r3, [pc, #548]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d06c      	beq.n	8002e64 <HAL_RCC_OscConfig+0x12c>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d168      	bne.n	8002e64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e24c      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d9e:	d106      	bne.n	8002dae <HAL_RCC_OscConfig+0x76>
 8002da0:	4b80      	ldr	r3, [pc, #512]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a7f      	ldr	r2, [pc, #508]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	e02e      	b.n	8002e0c <HAL_RCC_OscConfig+0xd4>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10c      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x98>
 8002db6:	4b7b      	ldr	r3, [pc, #492]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a7a      	ldr	r2, [pc, #488]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dc0:	6013      	str	r3, [r2, #0]
 8002dc2:	4b78      	ldr	r3, [pc, #480]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a77      	ldr	r2, [pc, #476]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002dc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	e01d      	b.n	8002e0c <HAL_RCC_OscConfig+0xd4>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002dd8:	d10c      	bne.n	8002df4 <HAL_RCC_OscConfig+0xbc>
 8002dda:	4b72      	ldr	r3, [pc, #456]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a71      	ldr	r2, [pc, #452]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002de0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002de4:	6013      	str	r3, [r2, #0]
 8002de6:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a6e      	ldr	r2, [pc, #440]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	e00b      	b.n	8002e0c <HAL_RCC_OscConfig+0xd4>
 8002df4:	4b6b      	ldr	r3, [pc, #428]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a6a      	ldr	r2, [pc, #424]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dfe:	6013      	str	r3, [r2, #0]
 8002e00:	4b68      	ldr	r3, [pc, #416]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a67      	ldr	r2, [pc, #412]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d013      	beq.n	8002e3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e14:	f7ff f9e4 	bl	80021e0 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e1c:	f7ff f9e0 	bl	80021e0 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b64      	cmp	r3, #100	@ 0x64
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e200      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e2e:	4b5d      	ldr	r3, [pc, #372]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0xe4>
 8002e3a:	e014      	b.n	8002e66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e3c:	f7ff f9d0 	bl	80021e0 <HAL_GetTick>
 8002e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e42:	e008      	b.n	8002e56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e44:	f7ff f9cc 	bl	80021e0 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	2b64      	cmp	r3, #100	@ 0x64
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e1ec      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e56:	4b53      	ldr	r3, [pc, #332]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1f0      	bne.n	8002e44 <HAL_RCC_OscConfig+0x10c>
 8002e62:	e000      	b.n	8002e66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d063      	beq.n	8002f3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e72:	4b4c      	ldr	r3, [pc, #304]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f003 030c 	and.w	r3, r3, #12
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00b      	beq.n	8002e96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e7e:	4b49      	ldr	r3, [pc, #292]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f003 030c 	and.w	r3, r3, #12
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d11c      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x18c>
 8002e8a:	4b46      	ldr	r3, [pc, #280]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d116      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e96:	4b43      	ldr	r3, [pc, #268]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d005      	beq.n	8002eae <HAL_RCC_OscConfig+0x176>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d001      	beq.n	8002eae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e1c0      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eae:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4939      	ldr	r1, [pc, #228]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ec2:	e03a      	b.n	8002f3a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d020      	beq.n	8002f0e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ecc:	4b36      	ldr	r3, [pc, #216]	@ (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002ece:	2201      	movs	r2, #1
 8002ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed2:	f7ff f985 	bl	80021e0 <HAL_GetTick>
 8002ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed8:	e008      	b.n	8002eec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eda:	f7ff f981 	bl	80021e0 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e1a1      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eec:	4b2d      	ldr	r3, [pc, #180]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0f0      	beq.n	8002eda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef8:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	695b      	ldr	r3, [r3, #20]
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	4927      	ldr	r1, [pc, #156]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	600b      	str	r3, [r1, #0]
 8002f0c:	e015      	b.n	8002f3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f0e:	4b26      	ldr	r3, [pc, #152]	@ (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f14:	f7ff f964 	bl	80021e0 <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f1c:	f7ff f960 	bl	80021e0 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e180      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f0      	bne.n	8002f1c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d03a      	beq.n	8002fbc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	699b      	ldr	r3, [r3, #24]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d019      	beq.n	8002f82 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f4e:	4b17      	ldr	r3, [pc, #92]	@ (8002fac <HAL_RCC_OscConfig+0x274>)
 8002f50:	2201      	movs	r2, #1
 8002f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f54:	f7ff f944 	bl	80021e0 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f5c:	f7ff f940 	bl	80021e0 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e160      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa4 <HAL_RCC_OscConfig+0x26c>)
 8002f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f7a:	2001      	movs	r0, #1
 8002f7c:	f000 face 	bl	800351c <RCC_Delay>
 8002f80:	e01c      	b.n	8002fbc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f82:	4b0a      	ldr	r3, [pc, #40]	@ (8002fac <HAL_RCC_OscConfig+0x274>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f88:	f7ff f92a 	bl	80021e0 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f8e:	e00f      	b.n	8002fb0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f90:	f7ff f926 	bl	80021e0 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d908      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e146      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
 8002fa2:	bf00      	nop
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	42420000 	.word	0x42420000
 8002fac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fb0:	4b92      	ldr	r3, [pc, #584]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1e9      	bne.n	8002f90 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0304 	and.w	r3, r3, #4
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f000 80a6 	beq.w	8003116 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fce:	4b8b      	ldr	r3, [pc, #556]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d10d      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fda:	4b88      	ldr	r3, [pc, #544]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	4a87      	ldr	r2, [pc, #540]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fe4:	61d3      	str	r3, [r2, #28]
 8002fe6:	4b85      	ldr	r3, [pc, #532]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fee:	60bb      	str	r3, [r7, #8]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff6:	4b82      	ldr	r3, [pc, #520]	@ (8003200 <HAL_RCC_OscConfig+0x4c8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d118      	bne.n	8003034 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003002:	4b7f      	ldr	r3, [pc, #508]	@ (8003200 <HAL_RCC_OscConfig+0x4c8>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a7e      	ldr	r2, [pc, #504]	@ (8003200 <HAL_RCC_OscConfig+0x4c8>)
 8003008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800300c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800300e:	f7ff f8e7 	bl	80021e0 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003014:	e008      	b.n	8003028 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003016:	f7ff f8e3 	bl	80021e0 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b64      	cmp	r3, #100	@ 0x64
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e103      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003028:	4b75      	ldr	r3, [pc, #468]	@ (8003200 <HAL_RCC_OscConfig+0x4c8>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0f0      	beq.n	8003016 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d106      	bne.n	800304a <HAL_RCC_OscConfig+0x312>
 800303c:	4b6f      	ldr	r3, [pc, #444]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 800303e:	6a1b      	ldr	r3, [r3, #32]
 8003040:	4a6e      	ldr	r2, [pc, #440]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003042:	f043 0301 	orr.w	r3, r3, #1
 8003046:	6213      	str	r3, [r2, #32]
 8003048:	e02d      	b.n	80030a6 <HAL_RCC_OscConfig+0x36e>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10c      	bne.n	800306c <HAL_RCC_OscConfig+0x334>
 8003052:	4b6a      	ldr	r3, [pc, #424]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	4a69      	ldr	r2, [pc, #420]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003058:	f023 0301 	bic.w	r3, r3, #1
 800305c:	6213      	str	r3, [r2, #32]
 800305e:	4b67      	ldr	r3, [pc, #412]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003060:	6a1b      	ldr	r3, [r3, #32]
 8003062:	4a66      	ldr	r2, [pc, #408]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003064:	f023 0304 	bic.w	r3, r3, #4
 8003068:	6213      	str	r3, [r2, #32]
 800306a:	e01c      	b.n	80030a6 <HAL_RCC_OscConfig+0x36e>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	2b05      	cmp	r3, #5
 8003072:	d10c      	bne.n	800308e <HAL_RCC_OscConfig+0x356>
 8003074:	4b61      	ldr	r3, [pc, #388]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	4a60      	ldr	r2, [pc, #384]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 800307a:	f043 0304 	orr.w	r3, r3, #4
 800307e:	6213      	str	r3, [r2, #32]
 8003080:	4b5e      	ldr	r3, [pc, #376]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	4a5d      	ldr	r2, [pc, #372]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003086:	f043 0301 	orr.w	r3, r3, #1
 800308a:	6213      	str	r3, [r2, #32]
 800308c:	e00b      	b.n	80030a6 <HAL_RCC_OscConfig+0x36e>
 800308e:	4b5b      	ldr	r3, [pc, #364]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003090:	6a1b      	ldr	r3, [r3, #32]
 8003092:	4a5a      	ldr	r2, [pc, #360]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003094:	f023 0301 	bic.w	r3, r3, #1
 8003098:	6213      	str	r3, [r2, #32]
 800309a:	4b58      	ldr	r3, [pc, #352]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	4a57      	ldr	r2, [pc, #348]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 80030a0:	f023 0304 	bic.w	r3, r3, #4
 80030a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d015      	beq.n	80030da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ae:	f7ff f897 	bl	80021e0 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b4:	e00a      	b.n	80030cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030b6:	f7ff f893 	bl	80021e0 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e0b1      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030cc:	4b4b      	ldr	r3, [pc, #300]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0ee      	beq.n	80030b6 <HAL_RCC_OscConfig+0x37e>
 80030d8:	e014      	b.n	8003104 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030da:	f7ff f881 	bl	80021e0 <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030e0:	e00a      	b.n	80030f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030e2:	f7ff f87d 	bl	80021e0 <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e09b      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030f8:	4b40      	ldr	r3, [pc, #256]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1ee      	bne.n	80030e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003104:	7dfb      	ldrb	r3, [r7, #23]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d105      	bne.n	8003116 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800310a:	4b3c      	ldr	r3, [pc, #240]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	4a3b      	ldr	r2, [pc, #236]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003110:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003114:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	2b00      	cmp	r3, #0
 800311c:	f000 8087 	beq.w	800322e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003120:	4b36      	ldr	r3, [pc, #216]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f003 030c 	and.w	r3, r3, #12
 8003128:	2b08      	cmp	r3, #8
 800312a:	d061      	beq.n	80031f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	69db      	ldr	r3, [r3, #28]
 8003130:	2b02      	cmp	r3, #2
 8003132:	d146      	bne.n	80031c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003134:	4b33      	ldr	r3, [pc, #204]	@ (8003204 <HAL_RCC_OscConfig+0x4cc>)
 8003136:	2200      	movs	r2, #0
 8003138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313a:	f7ff f851 	bl	80021e0 <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003142:	f7ff f84d 	bl	80021e0 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e06d      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003154:	4b29      	ldr	r3, [pc, #164]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1f0      	bne.n	8003142 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003168:	d108      	bne.n	800317c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800316a:	4b24      	ldr	r3, [pc, #144]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	4921      	ldr	r1, [pc, #132]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003178:	4313      	orrs	r3, r2
 800317a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800317c:	4b1f      	ldr	r3, [pc, #124]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a19      	ldr	r1, [r3, #32]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	430b      	orrs	r3, r1
 800318e:	491b      	ldr	r1, [pc, #108]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 8003190:	4313      	orrs	r3, r2
 8003192:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003194:	4b1b      	ldr	r3, [pc, #108]	@ (8003204 <HAL_RCC_OscConfig+0x4cc>)
 8003196:	2201      	movs	r2, #1
 8003198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319a:	f7ff f821 	bl	80021e0 <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a2:	f7ff f81d 	bl	80021e0 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e03d      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031b4:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0f0      	beq.n	80031a2 <HAL_RCC_OscConfig+0x46a>
 80031c0:	e035      	b.n	800322e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c2:	4b10      	ldr	r3, [pc, #64]	@ (8003204 <HAL_RCC_OscConfig+0x4cc>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c8:	f7ff f80a 	bl	80021e0 <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ce:	e008      	b.n	80031e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d0:	f7ff f806 	bl	80021e0 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e026      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e2:	4b06      	ldr	r3, [pc, #24]	@ (80031fc <HAL_RCC_OscConfig+0x4c4>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1f0      	bne.n	80031d0 <HAL_RCC_OscConfig+0x498>
 80031ee:	e01e      	b.n	800322e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d107      	bne.n	8003208 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e019      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
 80031fc:	40021000 	.word	0x40021000
 8003200:	40007000 	.word	0x40007000
 8003204:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003208:	4b0b      	ldr	r3, [pc, #44]	@ (8003238 <HAL_RCC_OscConfig+0x500>)
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	429a      	cmp	r2, r3
 800321a:	d106      	bne.n	800322a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003226:	429a      	cmp	r2, r3
 8003228:	d001      	beq.n	800322e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e000      	b.n	8003230 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	3718      	adds	r7, #24
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40021000 	.word	0x40021000

0800323c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e0d0      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003250:	4b6a      	ldr	r3, [pc, #424]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d910      	bls.n	8003280 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325e:	4b67      	ldr	r3, [pc, #412]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f023 0207 	bic.w	r2, r3, #7
 8003266:	4965      	ldr	r1, [pc, #404]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	4313      	orrs	r3, r2
 800326c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	4b63      	ldr	r3, [pc, #396]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0b8      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d020      	beq.n	80032ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003298:	4b59      	ldr	r3, [pc, #356]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	4a58      	ldr	r2, [pc, #352]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 800329e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80032a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d005      	beq.n	80032bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032b0:	4b53      	ldr	r3, [pc, #332]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	4a52      	ldr	r2, [pc, #328]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80032b6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80032ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032bc:	4b50      	ldr	r3, [pc, #320]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	494d      	ldr	r1, [pc, #308]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d040      	beq.n	800335c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d107      	bne.n	80032f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e2:	4b47      	ldr	r3, [pc, #284]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d115      	bne.n	800331a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e07f      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d107      	bne.n	800330a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fa:	4b41      	ldr	r3, [pc, #260]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d109      	bne.n	800331a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e073      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330a:	4b3d      	ldr	r3, [pc, #244]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e06b      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800331a:	4b39      	ldr	r3, [pc, #228]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f023 0203 	bic.w	r2, r3, #3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	4936      	ldr	r1, [pc, #216]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800332c:	f7fe ff58 	bl	80021e0 <HAL_GetTick>
 8003330:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003332:	e00a      	b.n	800334a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003334:	f7fe ff54 	bl	80021e0 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003342:	4293      	cmp	r3, r2
 8003344:	d901      	bls.n	800334a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e053      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334a:	4b2d      	ldr	r3, [pc, #180]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 020c 	and.w	r2, r3, #12
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	429a      	cmp	r2, r3
 800335a:	d1eb      	bne.n	8003334 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800335c:	4b27      	ldr	r3, [pc, #156]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d210      	bcs.n	800338c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336a:	4b24      	ldr	r3, [pc, #144]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f023 0207 	bic.w	r2, r3, #7
 8003372:	4922      	ldr	r1, [pc, #136]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	4313      	orrs	r3, r2
 8003378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800337a:	4b20      	ldr	r3, [pc, #128]	@ (80033fc <HAL_RCC_ClockConfig+0x1c0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	d001      	beq.n	800338c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e032      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	2b00      	cmp	r3, #0
 8003396:	d008      	beq.n	80033aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003398:	4b19      	ldr	r3, [pc, #100]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	4916      	ldr	r1, [pc, #88]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d009      	beq.n	80033ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033b6:	4b12      	ldr	r3, [pc, #72]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	490e      	ldr	r1, [pc, #56]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033ca:	f000 f821 	bl	8003410 <HAL_RCC_GetSysClockFreq>
 80033ce:	4602      	mov	r2, r0
 80033d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003400 <HAL_RCC_ClockConfig+0x1c4>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	091b      	lsrs	r3, r3, #4
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	490a      	ldr	r1, [pc, #40]	@ (8003404 <HAL_RCC_ClockConfig+0x1c8>)
 80033dc:	5ccb      	ldrb	r3, [r1, r3]
 80033de:	fa22 f303 	lsr.w	r3, r2, r3
 80033e2:	4a09      	ldr	r2, [pc, #36]	@ (8003408 <HAL_RCC_ClockConfig+0x1cc>)
 80033e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80033e6:	4b09      	ldr	r3, [pc, #36]	@ (800340c <HAL_RCC_ClockConfig+0x1d0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7fe feb6 	bl	800215c <HAL_InitTick>

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40022000 	.word	0x40022000
 8003400:	40021000 	.word	0x40021000
 8003404:	08005f30 	.word	0x08005f30
 8003408:	20000390 	.word	0x20000390
 800340c:	20000394 	.word	0x20000394

08003410 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003410:	b480      	push	{r7}
 8003412:	b087      	sub	sp, #28
 8003414:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	2300      	movs	r3, #0
 800341c:	60bb      	str	r3, [r7, #8]
 800341e:	2300      	movs	r3, #0
 8003420:	617b      	str	r3, [r7, #20]
 8003422:	2300      	movs	r3, #0
 8003424:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800342a:	4b1e      	ldr	r3, [pc, #120]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f003 030c 	and.w	r3, r3, #12
 8003436:	2b04      	cmp	r3, #4
 8003438:	d002      	beq.n	8003440 <HAL_RCC_GetSysClockFreq+0x30>
 800343a:	2b08      	cmp	r3, #8
 800343c:	d003      	beq.n	8003446 <HAL_RCC_GetSysClockFreq+0x36>
 800343e:	e027      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003440:	4b19      	ldr	r3, [pc, #100]	@ (80034a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003442:	613b      	str	r3, [r7, #16]
      break;
 8003444:	e027      	b.n	8003496 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	0c9b      	lsrs	r3, r3, #18
 800344a:	f003 030f 	and.w	r3, r3, #15
 800344e:	4a17      	ldr	r2, [pc, #92]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8003450:	5cd3      	ldrb	r3, [r2, r3]
 8003452:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d010      	beq.n	8003480 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800345e:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	0c5b      	lsrs	r3, r3, #17
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	4a11      	ldr	r2, [pc, #68]	@ (80034b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800346a:	5cd3      	ldrb	r3, [r2, r3]
 800346c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a0d      	ldr	r2, [pc, #52]	@ (80034a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003472:	fb03 f202 	mul.w	r2, r3, r2
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	fbb2 f3f3 	udiv	r3, r2, r3
 800347c:	617b      	str	r3, [r7, #20]
 800347e:	e004      	b.n	800348a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a0c      	ldr	r2, [pc, #48]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	613b      	str	r3, [r7, #16]
      break;
 800348e:	e002      	b.n	8003496 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003490:	4b05      	ldr	r3, [pc, #20]	@ (80034a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003492:	613b      	str	r3, [r7, #16]
      break;
 8003494:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003496:	693b      	ldr	r3, [r7, #16]
}
 8003498:	4618      	mov	r0, r3
 800349a:	371c      	adds	r7, #28
 800349c:	46bd      	mov	sp, r7
 800349e:	bc80      	pop	{r7}
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000
 80034a8:	007a1200 	.word	0x007a1200
 80034ac:	08005f48 	.word	0x08005f48
 80034b0:	08005f58 	.word	0x08005f58
 80034b4:	003d0900 	.word	0x003d0900

080034b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034bc:	4b02      	ldr	r3, [pc, #8]	@ (80034c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80034be:	681b      	ldr	r3, [r3, #0]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr
 80034c8:	20000390 	.word	0x20000390

080034cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034d0:	f7ff fff2 	bl	80034b8 <HAL_RCC_GetHCLKFreq>
 80034d4:	4602      	mov	r2, r0
 80034d6:	4b05      	ldr	r3, [pc, #20]	@ (80034ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	0a1b      	lsrs	r3, r3, #8
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	4903      	ldr	r1, [pc, #12]	@ (80034f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034e2:	5ccb      	ldrb	r3, [r1, r3]
 80034e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40021000 	.word	0x40021000
 80034f0:	08005f40 	.word	0x08005f40

080034f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034f8:	f7ff ffde 	bl	80034b8 <HAL_RCC_GetHCLKFreq>
 80034fc:	4602      	mov	r2, r0
 80034fe:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	0adb      	lsrs	r3, r3, #11
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	4903      	ldr	r1, [pc, #12]	@ (8003518 <HAL_RCC_GetPCLK2Freq+0x24>)
 800350a:	5ccb      	ldrb	r3, [r1, r3]
 800350c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003510:	4618      	mov	r0, r3
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40021000 	.word	0x40021000
 8003518:	08005f40 	.word	0x08005f40

0800351c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003524:	4b0a      	ldr	r3, [pc, #40]	@ (8003550 <RCC_Delay+0x34>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a0a      	ldr	r2, [pc, #40]	@ (8003554 <RCC_Delay+0x38>)
 800352a:	fba2 2303 	umull	r2, r3, r2, r3
 800352e:	0a5b      	lsrs	r3, r3, #9
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	fb02 f303 	mul.w	r3, r2, r3
 8003536:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003538:	bf00      	nop
  }
  while (Delay --);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	1e5a      	subs	r2, r3, #1
 800353e:	60fa      	str	r2, [r7, #12]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1f9      	bne.n	8003538 <RCC_Delay+0x1c>
}
 8003544:	bf00      	nop
 8003546:	bf00      	nop
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	20000390 	.word	0x20000390
 8003554:	10624dd3 	.word	0x10624dd3

08003558 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e041      	b.n	80035ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d106      	bne.n	8003584 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7fe fb54 	bl	8001c2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2202      	movs	r2, #2
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3304      	adds	r3, #4
 8003594:	4619      	mov	r1, r3
 8003596:	4610      	mov	r0, r2
 8003598:	f000 fd8a 	bl	80040b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b01      	cmp	r3, #1
 800360a:	d001      	beq.n	8003610 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e032      	b.n	8003676 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a18      	ldr	r2, [pc, #96]	@ (8003680 <HAL_TIM_Base_Start+0x88>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d00e      	beq.n	8003640 <HAL_TIM_Base_Start+0x48>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800362a:	d009      	beq.n	8003640 <HAL_TIM_Base_Start+0x48>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a14      	ldr	r2, [pc, #80]	@ (8003684 <HAL_TIM_Base_Start+0x8c>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d004      	beq.n	8003640 <HAL_TIM_Base_Start+0x48>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a13      	ldr	r2, [pc, #76]	@ (8003688 <HAL_TIM_Base_Start+0x90>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d111      	bne.n	8003664 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2b06      	cmp	r3, #6
 8003650:	d010      	beq.n	8003674 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f042 0201 	orr.w	r2, r2, #1
 8003660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003662:	e007      	b.n	8003674 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr
 8003680:	40012c00 	.word	0x40012c00
 8003684:	40000400 	.word	0x40000400
 8003688:	40000800 	.word	0x40000800

0800368c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e041      	b.n	8003722 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d106      	bne.n	80036b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 f839 	bl	800372a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3304      	adds	r3, #4
 80036c8:	4619      	mov	r1, r3
 80036ca:	4610      	mov	r0, r2
 80036cc:	f000 fcf0 	bl	80040b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	bc80      	pop	{r7}
 800373a:	4770      	bx	lr

0800373c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d109      	bne.n	8003760 <HAL_TIM_PWM_Start+0x24>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b01      	cmp	r3, #1
 8003756:	bf14      	ite	ne
 8003758:	2301      	movne	r3, #1
 800375a:	2300      	moveq	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	e022      	b.n	80037a6 <HAL_TIM_PWM_Start+0x6a>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	2b04      	cmp	r3, #4
 8003764:	d109      	bne.n	800377a <HAL_TIM_PWM_Start+0x3e>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b01      	cmp	r3, #1
 8003770:	bf14      	ite	ne
 8003772:	2301      	movne	r3, #1
 8003774:	2300      	moveq	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	e015      	b.n	80037a6 <HAL_TIM_PWM_Start+0x6a>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	2b08      	cmp	r3, #8
 800377e:	d109      	bne.n	8003794 <HAL_TIM_PWM_Start+0x58>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b01      	cmp	r3, #1
 800378a:	bf14      	ite	ne
 800378c:	2301      	movne	r3, #1
 800378e:	2300      	moveq	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	e008      	b.n	80037a6 <HAL_TIM_PWM_Start+0x6a>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b01      	cmp	r3, #1
 800379e:	bf14      	ite	ne
 80037a0:	2301      	movne	r3, #1
 80037a2:	2300      	moveq	r3, #0
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e05e      	b.n	800386c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d104      	bne.n	80037be <HAL_TIM_PWM_Start+0x82>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037bc:	e013      	b.n	80037e6 <HAL_TIM_PWM_Start+0xaa>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	d104      	bne.n	80037ce <HAL_TIM_PWM_Start+0x92>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037cc:	e00b      	b.n	80037e6 <HAL_TIM_PWM_Start+0xaa>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d104      	bne.n	80037de <HAL_TIM_PWM_Start+0xa2>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2202      	movs	r2, #2
 80037d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037dc:	e003      	b.n	80037e6 <HAL_TIM_PWM_Start+0xaa>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2202      	movs	r2, #2
 80037e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2201      	movs	r2, #1
 80037ec:	6839      	ldr	r1, [r7, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 feea 	bl	80045c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003874 <HAL_TIM_PWM_Start+0x138>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d107      	bne.n	800380e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800380c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a18      	ldr	r2, [pc, #96]	@ (8003874 <HAL_TIM_PWM_Start+0x138>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d00e      	beq.n	8003836 <HAL_TIM_PWM_Start+0xfa>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003820:	d009      	beq.n	8003836 <HAL_TIM_PWM_Start+0xfa>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a14      	ldr	r2, [pc, #80]	@ (8003878 <HAL_TIM_PWM_Start+0x13c>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d004      	beq.n	8003836 <HAL_TIM_PWM_Start+0xfa>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a12      	ldr	r2, [pc, #72]	@ (800387c <HAL_TIM_PWM_Start+0x140>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d111      	bne.n	800385a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2b06      	cmp	r3, #6
 8003846:	d010      	beq.n	800386a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003858:	e007      	b.n	800386a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f042 0201 	orr.w	r2, r2, #1
 8003868:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40012c00 	.word	0x40012c00
 8003878:	40000400 	.word	0x40000400
 800387c:	40000800 	.word	0x40000800

08003880 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800388e:	2300      	movs	r3, #0
 8003890:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d109      	bne.n	80038ac <HAL_TIM_PWM_Start_DMA+0x2c>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	bf0c      	ite	eq
 80038a4:	2301      	moveq	r3, #1
 80038a6:	2300      	movne	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	e022      	b.n	80038f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d109      	bne.n	80038c6 <HAL_TIM_PWM_Start_DMA+0x46>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	bf0c      	ite	eq
 80038be:	2301      	moveq	r3, #1
 80038c0:	2300      	movne	r3, #0
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	e015      	b.n	80038f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	d109      	bne.n	80038e0 <HAL_TIM_PWM_Start_DMA+0x60>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	bf0c      	ite	eq
 80038d8:	2301      	moveq	r3, #1
 80038da:	2300      	movne	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	e008      	b.n	80038f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80038f6:	2302      	movs	r3, #2
 80038f8:	e153      	b.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d109      	bne.n	8003914 <HAL_TIM_PWM_Start_DMA+0x94>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b01      	cmp	r3, #1
 800390a:	bf0c      	ite	eq
 800390c:	2301      	moveq	r3, #1
 800390e:	2300      	movne	r3, #0
 8003910:	b2db      	uxtb	r3, r3
 8003912:	e022      	b.n	800395a <HAL_TIM_PWM_Start_DMA+0xda>
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	2b04      	cmp	r3, #4
 8003918:	d109      	bne.n	800392e <HAL_TIM_PWM_Start_DMA+0xae>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b01      	cmp	r3, #1
 8003924:	bf0c      	ite	eq
 8003926:	2301      	moveq	r3, #1
 8003928:	2300      	movne	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	e015      	b.n	800395a <HAL_TIM_PWM_Start_DMA+0xda>
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2b08      	cmp	r3, #8
 8003932:	d109      	bne.n	8003948 <HAL_TIM_PWM_Start_DMA+0xc8>
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b01      	cmp	r3, #1
 800393e:	bf0c      	ite	eq
 8003940:	2301      	moveq	r3, #1
 8003942:	2300      	movne	r3, #0
 8003944:	b2db      	uxtb	r3, r3
 8003946:	e008      	b.n	800395a <HAL_TIM_PWM_Start_DMA+0xda>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b01      	cmp	r3, #1
 8003952:	bf0c      	ite	eq
 8003954:	2301      	moveq	r3, #1
 8003956:	2300      	movne	r3, #0
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d024      	beq.n	80039a8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d002      	beq.n	800396a <HAL_TIM_PWM_Start_DMA+0xea>
 8003964:	887b      	ldrh	r3, [r7, #2]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e119      	b.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d104      	bne.n	800397e <HAL_TIM_PWM_Start_DMA+0xfe>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800397c:	e016      	b.n	80039ac <HAL_TIM_PWM_Start_DMA+0x12c>
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	2b04      	cmp	r3, #4
 8003982:	d104      	bne.n	800398e <HAL_TIM_PWM_Start_DMA+0x10e>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2202      	movs	r2, #2
 8003988:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800398c:	e00e      	b.n	80039ac <HAL_TIM_PWM_Start_DMA+0x12c>
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b08      	cmp	r3, #8
 8003992:	d104      	bne.n	800399e <HAL_TIM_PWM_Start_DMA+0x11e>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800399c:	e006      	b.n	80039ac <HAL_TIM_PWM_Start_DMA+0x12c>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2202      	movs	r2, #2
 80039a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80039a6:	e001      	b.n	80039ac <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e0fa      	b.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	2b0c      	cmp	r3, #12
 80039b0:	f200 80ae 	bhi.w	8003b10 <HAL_TIM_PWM_Start_DMA+0x290>
 80039b4:	a201      	add	r2, pc, #4	@ (adr r2, 80039bc <HAL_TIM_PWM_Start_DMA+0x13c>)
 80039b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ba:	bf00      	nop
 80039bc:	080039f1 	.word	0x080039f1
 80039c0:	08003b11 	.word	0x08003b11
 80039c4:	08003b11 	.word	0x08003b11
 80039c8:	08003b11 	.word	0x08003b11
 80039cc:	08003a39 	.word	0x08003a39
 80039d0:	08003b11 	.word	0x08003b11
 80039d4:	08003b11 	.word	0x08003b11
 80039d8:	08003b11 	.word	0x08003b11
 80039dc:	08003a81 	.word	0x08003a81
 80039e0:	08003b11 	.word	0x08003b11
 80039e4:	08003b11 	.word	0x08003b11
 80039e8:	08003b11 	.word	0x08003b11
 80039ec:	08003ac9 	.word	0x08003ac9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	4a6d      	ldr	r2, [pc, #436]	@ (8003bac <HAL_TIM_PWM_Start_DMA+0x32c>)
 80039f6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fc:	4a6c      	ldr	r2, [pc, #432]	@ (8003bb0 <HAL_TIM_PWM_Start_DMA+0x330>)
 80039fe:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	4a6b      	ldr	r2, [pc, #428]	@ (8003bb4 <HAL_TIM_PWM_Start_DMA+0x334>)
 8003a06:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003a0c:	6879      	ldr	r1, [r7, #4]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	3334      	adds	r3, #52	@ 0x34
 8003a14:	461a      	mov	r2, r3
 8003a16:	887b      	ldrh	r3, [r7, #2]
 8003a18:	f7fe fd78 	bl	800250c <HAL_DMA_Start_IT>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e0bd      	b.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a34:	60da      	str	r2, [r3, #12]
      break;
 8003a36:	e06e      	b.n	8003b16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3c:	4a5b      	ldr	r2, [pc, #364]	@ (8003bac <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003a3e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a44:	4a5a      	ldr	r2, [pc, #360]	@ (8003bb0 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003a46:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4c:	4a59      	ldr	r2, [pc, #356]	@ (8003bb4 <HAL_TIM_PWM_Start_DMA+0x334>)
 8003a4e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	3338      	adds	r3, #56	@ 0x38
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	887b      	ldrh	r3, [r7, #2]
 8003a60:	f7fe fd54 	bl	800250c <HAL_DMA_Start_IT>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e099      	b.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68da      	ldr	r2, [r3, #12]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a7c:	60da      	str	r2, [r3, #12]
      break;
 8003a7e:	e04a      	b.n	8003b16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a84:	4a49      	ldr	r2, [pc, #292]	@ (8003bac <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003a86:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8c:	4a48      	ldr	r2, [pc, #288]	@ (8003bb0 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003a8e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	4a47      	ldr	r2, [pc, #284]	@ (8003bb4 <HAL_TIM_PWM_Start_DMA+0x334>)
 8003a96:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	333c      	adds	r3, #60	@ 0x3c
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	887b      	ldrh	r3, [r7, #2]
 8003aa8:	f7fe fd30 	bl	800250c <HAL_DMA_Start_IT>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e075      	b.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68da      	ldr	r2, [r3, #12]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ac4:	60da      	str	r2, [r3, #12]
      break;
 8003ac6:	e026      	b.n	8003b16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003acc:	4a37      	ldr	r2, [pc, #220]	@ (8003bac <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003ace:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad4:	4a36      	ldr	r2, [pc, #216]	@ (8003bb0 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003ad6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003adc:	4a35      	ldr	r2, [pc, #212]	@ (8003bb4 <HAL_TIM_PWM_Start_DMA+0x334>)
 8003ade:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003ae4:	6879      	ldr	r1, [r7, #4]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	3340      	adds	r3, #64	@ 0x40
 8003aec:	461a      	mov	r2, r3
 8003aee:	887b      	ldrh	r3, [r7, #2]
 8003af0:	f7fe fd0c 	bl	800250c <HAL_DMA_Start_IT>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e051      	b.n	8003ba2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b0c:	60da      	str	r2, [r3, #12]
      break;
 8003b0e:	e002      	b.n	8003b16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	75fb      	strb	r3, [r7, #23]
      break;
 8003b14:	bf00      	nop
  }

  if (status == HAL_OK)
 8003b16:	7dfb      	ldrb	r3, [r7, #23]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d141      	bne.n	8003ba0 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2201      	movs	r2, #1
 8003b22:	68b9      	ldr	r1, [r7, #8]
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 fd4f 	bl	80045c8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a22      	ldr	r2, [pc, #136]	@ (8003bb8 <HAL_TIM_PWM_Start_DMA+0x338>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d107      	bne.n	8003b44 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b42:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a1b      	ldr	r2, [pc, #108]	@ (8003bb8 <HAL_TIM_PWM_Start_DMA+0x338>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d00e      	beq.n	8003b6c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b56:	d009      	beq.n	8003b6c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a17      	ldr	r2, [pc, #92]	@ (8003bbc <HAL_TIM_PWM_Start_DMA+0x33c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d004      	beq.n	8003b6c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a16      	ldr	r2, [pc, #88]	@ (8003bc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d111      	bne.n	8003b90 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	2b06      	cmp	r3, #6
 8003b7c:	d010      	beq.n	8003ba0 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f042 0201 	orr.w	r2, r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b8e:	e007      	b.n	8003ba0 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3718      	adds	r7, #24
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	08003f9f 	.word	0x08003f9f
 8003bb0:	08004047 	.word	0x08004047
 8003bb4:	08003f0d 	.word	0x08003f0d
 8003bb8:	40012c00 	.word	0x40012c00
 8003bbc:	40000400 	.word	0x40000400
 8003bc0:	40000800 	.word	0x40000800

08003bc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d101      	bne.n	8003be2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e0ae      	b.n	8003d40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b0c      	cmp	r3, #12
 8003bee:	f200 809f 	bhi.w	8003d30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf8:	08003c2d 	.word	0x08003c2d
 8003bfc:	08003d31 	.word	0x08003d31
 8003c00:	08003d31 	.word	0x08003d31
 8003c04:	08003d31 	.word	0x08003d31
 8003c08:	08003c6d 	.word	0x08003c6d
 8003c0c:	08003d31 	.word	0x08003d31
 8003c10:	08003d31 	.word	0x08003d31
 8003c14:	08003d31 	.word	0x08003d31
 8003c18:	08003caf 	.word	0x08003caf
 8003c1c:	08003d31 	.word	0x08003d31
 8003c20:	08003d31 	.word	0x08003d31
 8003c24:	08003d31 	.word	0x08003d31
 8003c28:	08003cef 	.word	0x08003cef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68b9      	ldr	r1, [r7, #8]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 faaa 	bl	800418c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699a      	ldr	r2, [r3, #24]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0208 	orr.w	r2, r2, #8
 8003c46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699a      	ldr	r2, [r3, #24]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0204 	bic.w	r2, r2, #4
 8003c56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6999      	ldr	r1, [r3, #24]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	619a      	str	r2, [r3, #24]
      break;
 8003c6a:	e064      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68b9      	ldr	r1, [r7, #8]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 faf0 	bl	8004258 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699a      	ldr	r2, [r3, #24]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699a      	ldr	r2, [r3, #24]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6999      	ldr	r1, [r3, #24]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	021a      	lsls	r2, r3, #8
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	619a      	str	r2, [r3, #24]
      break;
 8003cac:	e043      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68b9      	ldr	r1, [r7, #8]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 fb39 	bl	800432c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	69da      	ldr	r2, [r3, #28]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0208 	orr.w	r2, r2, #8
 8003cc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	69da      	ldr	r2, [r3, #28]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0204 	bic.w	r2, r2, #4
 8003cd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69d9      	ldr	r1, [r3, #28]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	61da      	str	r2, [r3, #28]
      break;
 8003cec:	e023      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68b9      	ldr	r1, [r7, #8]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fb83 	bl	8004400 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69da      	ldr	r2, [r3, #28]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69d9      	ldr	r1, [r3, #28]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	021a      	lsls	r2, r3, #8
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	61da      	str	r2, [r3, #28]
      break;
 8003d2e:	e002      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	75fb      	strb	r3, [r7, #23]
      break;
 8003d34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3718      	adds	r7, #24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d52:	2300      	movs	r3, #0
 8003d54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d101      	bne.n	8003d64 <HAL_TIM_ConfigClockSource+0x1c>
 8003d60:	2302      	movs	r3, #2
 8003d62:	e0b4      	b.n	8003ece <HAL_TIM_ConfigClockSource+0x186>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d9c:	d03e      	beq.n	8003e1c <HAL_TIM_ConfigClockSource+0xd4>
 8003d9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003da2:	f200 8087 	bhi.w	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003daa:	f000 8086 	beq.w	8003eba <HAL_TIM_ConfigClockSource+0x172>
 8003dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003db2:	d87f      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003db4:	2b70      	cmp	r3, #112	@ 0x70
 8003db6:	d01a      	beq.n	8003dee <HAL_TIM_ConfigClockSource+0xa6>
 8003db8:	2b70      	cmp	r3, #112	@ 0x70
 8003dba:	d87b      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dbc:	2b60      	cmp	r3, #96	@ 0x60
 8003dbe:	d050      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0x11a>
 8003dc0:	2b60      	cmp	r3, #96	@ 0x60
 8003dc2:	d877      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc4:	2b50      	cmp	r3, #80	@ 0x50
 8003dc6:	d03c      	beq.n	8003e42 <HAL_TIM_ConfigClockSource+0xfa>
 8003dc8:	2b50      	cmp	r3, #80	@ 0x50
 8003dca:	d873      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dcc:	2b40      	cmp	r3, #64	@ 0x40
 8003dce:	d058      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x13a>
 8003dd0:	2b40      	cmp	r3, #64	@ 0x40
 8003dd2:	d86f      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd4:	2b30      	cmp	r3, #48	@ 0x30
 8003dd6:	d064      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003dd8:	2b30      	cmp	r3, #48	@ 0x30
 8003dda:	d86b      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ddc:	2b20      	cmp	r3, #32
 8003dde:	d060      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003de0:	2b20      	cmp	r3, #32
 8003de2:	d867      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d05c      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003de8:	2b10      	cmp	r3, #16
 8003dea:	d05a      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003dec:	e062      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003dfe:	f000 fbc4 	bl	800458a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003e10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	609a      	str	r2, [r3, #8]
      break;
 8003e1a:	e04f      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e2c:	f000 fbad 	bl	800458a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e3e:	609a      	str	r2, [r3, #8]
      break;
 8003e40:	e03c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f000 fb24 	bl	800449c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2150      	movs	r1, #80	@ 0x50
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fb7b 	bl	8004556 <TIM_ITRx_SetConfig>
      break;
 8003e60:	e02c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 fb42 	bl	80044f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2160      	movs	r1, #96	@ 0x60
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fb6b 	bl	8004556 <TIM_ITRx_SetConfig>
      break;
 8003e80:	e01c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f000 fb04 	bl	800449c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2140      	movs	r1, #64	@ 0x40
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fb5b 	bl	8004556 <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e00c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4619      	mov	r1, r3
 8003eac:	4610      	mov	r0, r2
 8003eae:	f000 fb52 	bl	8004556 <TIM_ITRx_SetConfig>
      break;
 8003eb2:	e003      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003eb8:	e000      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003eba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bc80      	pop	{r7}
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr

08003efa <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003efa:	b480      	push	{r7}
 8003efc:	b083      	sub	sp, #12
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bc80      	pop	{r7}
 8003f0a:	4770      	bx	lr

08003f0c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d107      	bne.n	8003f34 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2201      	movs	r2, #1
 8003f28:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f32:	e02a      	b.n	8003f8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d107      	bne.n	8003f4e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2202      	movs	r2, #2
 8003f42:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f4c:	e01d      	b.n	8003f8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d107      	bne.n	8003f68 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2204      	movs	r2, #4
 8003f5c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f66:	e010      	b.n	8003f8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d107      	bne.n	8003f82 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2208      	movs	r2, #8
 8003f76:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f80:	e003      	b.n	8003f8a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f7ff ffb5 	bl	8003efa <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	771a      	strb	r2, [r3, #28]
}
 8003f96:	bf00      	nop
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b084      	sub	sp, #16
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d10b      	bne.n	8003fce <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d136      	bne.n	8004032 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fcc:	e031      	b.n	8004032 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d10b      	bne.n	8003ff0 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	699b      	ldr	r3, [r3, #24]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d125      	bne.n	8004032 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fee:	e020      	b.n	8004032 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d10b      	bne.n	8004012 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d114      	bne.n	8004032 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004010:	e00f      	b.n	8004032 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	429a      	cmp	r2, r3
 800401a:	d10a      	bne.n	8004032 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2208      	movs	r2, #8
 8004020:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d103      	bne.n	8004032 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f7ff ff4f 	bl	8003ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	771a      	strb	r2, [r3, #28]
}
 800403e:	bf00      	nop
 8004040:	3710      	adds	r7, #16
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b084      	sub	sp, #16
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004052:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	429a      	cmp	r2, r3
 800405c:	d103      	bne.n	8004066 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2201      	movs	r2, #1
 8004062:	771a      	strb	r2, [r3, #28]
 8004064:	e019      	b.n	800409a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	429a      	cmp	r2, r3
 800406e:	d103      	bne.n	8004078 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2202      	movs	r2, #2
 8004074:	771a      	strb	r2, [r3, #28]
 8004076:	e010      	b.n	800409a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	429a      	cmp	r2, r3
 8004080:	d103      	bne.n	800408a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2204      	movs	r2, #4
 8004086:	771a      	strb	r2, [r3, #28]
 8004088:	e007      	b.n	800409a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	429a      	cmp	r2, r3
 8004092:	d102      	bne.n	800409a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2208      	movs	r2, #8
 8004098:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f7ff ff24 	bl	8003ee8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	771a      	strb	r2, [r3, #28]
}
 80040a6:	bf00      	nop
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a2f      	ldr	r2, [pc, #188]	@ (8004180 <TIM_Base_SetConfig+0xd0>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d00b      	beq.n	80040e0 <TIM_Base_SetConfig+0x30>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ce:	d007      	beq.n	80040e0 <TIM_Base_SetConfig+0x30>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a2c      	ldr	r2, [pc, #176]	@ (8004184 <TIM_Base_SetConfig+0xd4>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d003      	beq.n	80040e0 <TIM_Base_SetConfig+0x30>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a2b      	ldr	r2, [pc, #172]	@ (8004188 <TIM_Base_SetConfig+0xd8>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d108      	bne.n	80040f2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a22      	ldr	r2, [pc, #136]	@ (8004180 <TIM_Base_SetConfig+0xd0>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00b      	beq.n	8004112 <TIM_Base_SetConfig+0x62>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004100:	d007      	beq.n	8004112 <TIM_Base_SetConfig+0x62>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a1f      	ldr	r2, [pc, #124]	@ (8004184 <TIM_Base_SetConfig+0xd4>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d003      	beq.n	8004112 <TIM_Base_SetConfig+0x62>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a1e      	ldr	r2, [pc, #120]	@ (8004188 <TIM_Base_SetConfig+0xd8>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d108      	bne.n	8004124 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004118:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	4313      	orrs	r3, r2
 8004122:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	4313      	orrs	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a0d      	ldr	r2, [pc, #52]	@ (8004180 <TIM_Base_SetConfig+0xd0>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d103      	bne.n	8004158 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	691a      	ldr	r2, [r3, #16]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	f023 0201 	bic.w	r2, r3, #1
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	611a      	str	r2, [r3, #16]
  }
}
 8004176:	bf00      	nop
 8004178:	3714      	adds	r7, #20
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr
 8004180:	40012c00 	.word	0x40012c00
 8004184:	40000400 	.word	0x40000400
 8004188:	40000800 	.word	0x40000800

0800418c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	f023 0201 	bic.w	r2, r3, #1
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f023 0303 	bic.w	r3, r3, #3
 80041c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f023 0302 	bic.w	r3, r3, #2
 80041d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	4313      	orrs	r3, r2
 80041de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004254 <TIM_OC1_SetConfig+0xc8>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d10c      	bne.n	8004202 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	f023 0308 	bic.w	r3, r3, #8
 80041ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	f023 0304 	bic.w	r3, r3, #4
 8004200:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a13      	ldr	r2, [pc, #76]	@ (8004254 <TIM_OC1_SetConfig+0xc8>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d111      	bne.n	800422e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4313      	orrs	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	4313      	orrs	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	621a      	str	r2, [r3, #32]
}
 8004248:	bf00      	nop
 800424a:	371c      	adds	r7, #28
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	40012c00 	.word	0x40012c00

08004258 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004258:	b480      	push	{r7}
 800425a:	b087      	sub	sp, #28
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	f023 0210 	bic.w	r2, r3, #16
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800428e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	021b      	lsls	r3, r3, #8
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	4313      	orrs	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f023 0320 	bic.w	r3, r3, #32
 80042a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	011b      	lsls	r3, r3, #4
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004328 <TIM_OC2_SetConfig+0xd0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d10d      	bne.n	80042d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a14      	ldr	r2, [pc, #80]	@ (8004328 <TIM_OC2_SetConfig+0xd0>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d113      	bne.n	8004304 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	4313      	orrs	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	621a      	str	r2, [r3, #32]
}
 800431e:	bf00      	nop
 8004320:	371c      	adds	r7, #28
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr
 8004328:	40012c00 	.word	0x40012c00

0800432c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800432c:	b480      	push	{r7}
 800432e:	b087      	sub	sp, #28
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a1b      	ldr	r3, [r3, #32]
 8004340:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	69db      	ldr	r3, [r3, #28]
 8004352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800435a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f023 0303 	bic.w	r3, r3, #3
 8004362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	4313      	orrs	r3, r2
 800436c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	4313      	orrs	r3, r2
 8004380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a1d      	ldr	r2, [pc, #116]	@ (80043fc <TIM_OC3_SetConfig+0xd0>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d10d      	bne.n	80043a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004390:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	4313      	orrs	r3, r2
 800439c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a14      	ldr	r2, [pc, #80]	@ (80043fc <TIM_OC3_SetConfig+0xd0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d113      	bne.n	80043d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	011b      	lsls	r3, r3, #4
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	693a      	ldr	r2, [r7, #16]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	697a      	ldr	r2, [r7, #20]
 80043ee:	621a      	str	r2, [r3, #32]
}
 80043f0:	bf00      	nop
 80043f2:	371c      	adds	r7, #28
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40012c00 	.word	0x40012c00

08004400 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800442e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004436:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	021b      	lsls	r3, r3, #8
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800444a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	031b      	lsls	r3, r3, #12
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a0f      	ldr	r2, [pc, #60]	@ (8004498 <TIM_OC4_SetConfig+0x98>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d109      	bne.n	8004474 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004466:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	019b      	lsls	r3, r3, #6
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4313      	orrs	r3, r2
 8004472:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	621a      	str	r2, [r3, #32]
}
 800448e:	bf00      	nop
 8004490:	371c      	adds	r7, #28
 8004492:	46bd      	mov	sp, r7
 8004494:	bc80      	pop	{r7}
 8004496:	4770      	bx	lr
 8004498:	40012c00 	.word	0x40012c00

0800449c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	f023 0201 	bic.w	r2, r3, #1
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f023 030a 	bic.w	r3, r3, #10
 80044d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	4313      	orrs	r3, r2
 80044e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	621a      	str	r2, [r3, #32]
}
 80044ee:	bf00      	nop
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr

080044f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b087      	sub	sp, #28
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	f023 0210 	bic.w	r2, r3, #16
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	031b      	lsls	r3, r3, #12
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	4313      	orrs	r3, r2
 800452c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004534:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	621a      	str	r2, [r3, #32]
}
 800454c:	bf00      	nop
 800454e:	371c      	adds	r7, #28
 8004550:	46bd      	mov	sp, r7
 8004552:	bc80      	pop	{r7}
 8004554:	4770      	bx	lr

08004556 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004556:	b480      	push	{r7}
 8004558:	b085      	sub	sp, #20
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
 800455e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800456c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4313      	orrs	r3, r2
 8004574:	f043 0307 	orr.w	r3, r3, #7
 8004578:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	609a      	str	r2, [r3, #8]
}
 8004580:	bf00      	nop
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	bc80      	pop	{r7}
 8004588:	4770      	bx	lr

0800458a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800458a:	b480      	push	{r7}
 800458c:	b087      	sub	sp, #28
 800458e:	af00      	add	r7, sp, #0
 8004590:	60f8      	str	r0, [r7, #12]
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	607a      	str	r2, [r7, #4]
 8004596:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	021a      	lsls	r2, r3, #8
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	431a      	orrs	r2, r3
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	609a      	str	r2, [r3, #8]
}
 80045be:	bf00      	nop
 80045c0:	371c      	adds	r7, #28
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr

080045c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b087      	sub	sp, #28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	2201      	movs	r2, #1
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6a1a      	ldr	r2, [r3, #32]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	401a      	ands	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a1a      	ldr	r2, [r3, #32]
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 031f 	and.w	r3, r3, #31
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004600:	431a      	orrs	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	621a      	str	r2, [r3, #32]
}
 8004606:	bf00      	nop
 8004608:	371c      	adds	r7, #28
 800460a:	46bd      	mov	sp, r7
 800460c:	bc80      	pop	{r7}
 800460e:	4770      	bx	lr

08004610 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004620:	2b01      	cmp	r3, #1
 8004622:	d101      	bne.n	8004628 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004624:	2302      	movs	r3, #2
 8004626:	e046      	b.n	80046b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800464e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a16      	ldr	r2, [pc, #88]	@ (80046c0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00e      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004674:	d009      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a12      	ldr	r2, [pc, #72]	@ (80046c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d004      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a10      	ldr	r2, [pc, #64]	@ (80046c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d10c      	bne.n	80046a4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004690:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	4313      	orrs	r3, r2
 800469a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3714      	adds	r7, #20
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bc80      	pop	{r7}
 80046be:	4770      	bx	lr
 80046c0:	40012c00 	.word	0x40012c00
 80046c4:	40000400 	.word	0x40000400
 80046c8:	40000800 	.word	0x40000800

080046cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e042      	b.n	8004764 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7fd fc2a 	bl	8001f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2224      	movs	r2, #36	@ 0x24
 80046fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68da      	ldr	r2, [r3, #12]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800470e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 fd09 	bl	8005128 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	691a      	ldr	r2, [r3, #16]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004724:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	695a      	ldr	r2, [r3, #20]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004734:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004744:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2220      	movs	r2, #32
 8004758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3708      	adds	r7, #8
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	4613      	mov	r3, r2
 8004778:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b20      	cmp	r3, #32
 8004784:	d121      	bne.n	80047ca <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d002      	beq.n	8004792 <HAL_UART_Transmit_IT+0x26>
 800478c:	88fb      	ldrh	r3, [r7, #6]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e01a      	b.n	80047cc <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	88fa      	ldrh	r2, [r7, #6]
 80047a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	88fa      	ldrh	r2, [r7, #6]
 80047a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2221      	movs	r2, #33	@ 0x21
 80047b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68da      	ldr	r2, [r3, #12]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80047c4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80047c6:	2300      	movs	r3, #0
 80047c8:	e000      	b.n	80047cc <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80047ca:	2302      	movs	r3, #2
  }
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3714      	adds	r7, #20
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr

080047d6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b084      	sub	sp, #16
 80047da:	af00      	add	r7, sp, #0
 80047dc:	60f8      	str	r0, [r7, #12]
 80047de:	60b9      	str	r1, [r7, #8]
 80047e0:	4613      	mov	r3, r2
 80047e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b20      	cmp	r3, #32
 80047ee:	d112      	bne.n	8004816 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d002      	beq.n	80047fc <HAL_UART_Receive_IT+0x26>
 80047f6:	88fb      	ldrh	r3, [r7, #6]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e00b      	b.n	8004818 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004806:	88fb      	ldrh	r3, [r7, #6]
 8004808:	461a      	mov	r2, r3
 800480a:	68b9      	ldr	r1, [r7, #8]
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f000 fab6 	bl	8004d7e <UART_Start_Receive_IT>
 8004812:	4603      	mov	r3, r0
 8004814:	e000      	b.n	8004818 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004816:	2302      	movs	r3, #2
  }
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b0ba      	sub	sp, #232	@ 0xe8
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004846:	2300      	movs	r3, #0
 8004848:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800484c:	2300      	movs	r3, #0
 800484e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800485e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10f      	bne.n	8004886 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	2b00      	cmp	r3, #0
 8004870:	d009      	beq.n	8004886 <HAL_UART_IRQHandler+0x66>
 8004872:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fb93 	bl	8004faa <UART_Receive_IT>
      return;
 8004884:	e25b      	b.n	8004d3e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004886:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 80de 	beq.w	8004a4c <HAL_UART_IRQHandler+0x22c>
 8004890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b00      	cmp	r3, #0
 800489a:	d106      	bne.n	80048aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800489c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048a0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 80d1 	beq.w	8004a4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00b      	beq.n	80048ce <HAL_UART_IRQHandler+0xae>
 80048b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d005      	beq.n	80048ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c6:	f043 0201 	orr.w	r2, r3, #1
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d2:	f003 0304 	and.w	r3, r3, #4
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00b      	beq.n	80048f2 <HAL_UART_IRQHandler+0xd2>
 80048da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d005      	beq.n	80048f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ea:	f043 0202 	orr.w	r2, r3, #2
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00b      	beq.n	8004916 <HAL_UART_IRQHandler+0xf6>
 80048fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d005      	beq.n	8004916 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490e:	f043 0204 	orr.w	r2, r3, #4
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d011      	beq.n	8004946 <HAL_UART_IRQHandler+0x126>
 8004922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b00      	cmp	r3, #0
 800492c:	d105      	bne.n	800493a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800492e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493e:	f043 0208 	orr.w	r2, r3, #8
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494a:	2b00      	cmp	r3, #0
 800494c:	f000 81f2 	beq.w	8004d34 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004954:	f003 0320 	and.w	r3, r3, #32
 8004958:	2b00      	cmp	r3, #0
 800495a:	d008      	beq.n	800496e <HAL_UART_IRQHandler+0x14e>
 800495c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004960:	f003 0320 	and.w	r3, r3, #32
 8004964:	2b00      	cmp	r3, #0
 8004966:	d002      	beq.n	800496e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 fb1e 	bl	8004faa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	695b      	ldr	r3, [r3, #20]
 8004974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004978:	2b00      	cmp	r3, #0
 800497a:	bf14      	ite	ne
 800497c:	2301      	movne	r3, #1
 800497e:	2300      	moveq	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498a:	f003 0308 	and.w	r3, r3, #8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d103      	bne.n	800499a <HAL_UART_IRQHandler+0x17a>
 8004992:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004996:	2b00      	cmp	r3, #0
 8004998:	d04f      	beq.n	8004a3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 fa28 	bl	8004df0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d041      	beq.n	8004a32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	3314      	adds	r3, #20
 80049b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049bc:	e853 3f00 	ldrex	r3, [r3]
 80049c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80049c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3314      	adds	r3, #20
 80049d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80049e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80049ea:	e841 2300 	strex	r3, r2, [r1]
 80049ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80049f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1d9      	bne.n	80049ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d013      	beq.n	8004a2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a06:	4a7e      	ldr	r2, [pc, #504]	@ (8004c00 <HAL_UART_IRQHandler+0x3e0>)
 8004a08:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f7fd fe18 	bl	8002644 <HAL_DMA_Abort_IT>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d016      	beq.n	8004a48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a24:	4610      	mov	r0, r2
 8004a26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a28:	e00e      	b.n	8004a48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f993 	bl	8004d56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a30:	e00a      	b.n	8004a48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f98f 	bl	8004d56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a38:	e006      	b.n	8004a48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f98b 	bl	8004d56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a46:	e175      	b.n	8004d34 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a48:	bf00      	nop
    return;
 8004a4a:	e173      	b.n	8004d34 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	f040 814f 	bne.w	8004cf4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a5a:	f003 0310 	and.w	r3, r3, #16
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 8148 	beq.w	8004cf4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a68:	f003 0310 	and.w	r3, r3, #16
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 8141 	beq.w	8004cf4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a72:	2300      	movs	r3, #0
 8004a74:	60bb      	str	r3, [r7, #8]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	60bb      	str	r3, [r7, #8]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	60bb      	str	r3, [r7, #8]
 8004a86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f000 80b6 	beq.w	8004c04 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004aa4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 8145 	beq.w	8004d38 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ab2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	f080 813e 	bcs.w	8004d38 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ac2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	2b20      	cmp	r3, #32
 8004acc:	f000 8088 	beq.w	8004be0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ada:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ade:	e853 3f00 	ldrex	r3, [r3]
 8004ae2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004ae6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004aea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004aee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	330c      	adds	r3, #12
 8004af8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004afc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b04:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b08:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b0c:	e841 2300 	strex	r3, r2, [r1]
 8004b10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1d9      	bne.n	8004ad0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	3314      	adds	r3, #20
 8004b22:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b2e:	f023 0301 	bic.w	r3, r3, #1
 8004b32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3314      	adds	r3, #20
 8004b3c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b40:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b44:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b46:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b48:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b4c:	e841 2300 	strex	r3, r2, [r1]
 8004b50:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1e1      	bne.n	8004b1c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	3314      	adds	r3, #20
 8004b5e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b62:	e853 3f00 	ldrex	r3, [r3]
 8004b66:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	3314      	adds	r3, #20
 8004b78:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b7c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b7e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b80:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004b82:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b84:	e841 2300 	strex	r3, r2, [r1]
 8004b88:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004b8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1e3      	bne.n	8004b58 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2220      	movs	r2, #32
 8004b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	330c      	adds	r3, #12
 8004ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ba8:	e853 3f00 	ldrex	r3, [r3]
 8004bac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004bae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bb0:	f023 0310 	bic.w	r3, r3, #16
 8004bb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	330c      	adds	r3, #12
 8004bbe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004bc2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004bc4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004bc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004bca:	e841 2300 	strex	r3, r2, [r1]
 8004bce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004bd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e3      	bne.n	8004b9e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7fd fcf6 	bl	80025cc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f8b6 	bl	8004d68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bfc:	e09c      	b.n	8004d38 <HAL_UART_IRQHandler+0x518>
 8004bfe:	bf00      	nop
 8004c00:	08004eb5 	.word	0x08004eb5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 808e 	beq.w	8004d3c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 8089 	beq.w	8004d3c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	330c      	adds	r3, #12
 8004c30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c34:	e853 3f00 	ldrex	r3, [r3]
 8004c38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	330c      	adds	r3, #12
 8004c4a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004c4e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004c50:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c56:	e841 2300 	strex	r3, r2, [r1]
 8004c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1e3      	bne.n	8004c2a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	3314      	adds	r3, #20
 8004c68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6c:	e853 3f00 	ldrex	r3, [r3]
 8004c70:	623b      	str	r3, [r7, #32]
   return(result);
 8004c72:	6a3b      	ldr	r3, [r7, #32]
 8004c74:	f023 0301 	bic.w	r3, r3, #1
 8004c78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	3314      	adds	r3, #20
 8004c82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004c86:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c8e:	e841 2300 	strex	r3, r2, [r1]
 8004c92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1e3      	bne.n	8004c62 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	330c      	adds	r3, #12
 8004cae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	e853 3f00 	ldrex	r3, [r3]
 8004cb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f023 0310 	bic.w	r3, r3, #16
 8004cbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	330c      	adds	r3, #12
 8004cc8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ccc:	61fa      	str	r2, [r7, #28]
 8004cce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd0:	69b9      	ldr	r1, [r7, #24]
 8004cd2:	69fa      	ldr	r2, [r7, #28]
 8004cd4:	e841 2300 	strex	r3, r2, [r1]
 8004cd8:	617b      	str	r3, [r7, #20]
   return(result);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e3      	bne.n	8004ca8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2202      	movs	r2, #2
 8004ce4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ce6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cea:	4619      	mov	r1, r3
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f83b 	bl	8004d68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004cf2:	e023      	b.n	8004d3c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d009      	beq.n	8004d14 <HAL_UART_IRQHandler+0x4f4>
 8004d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d003      	beq.n	8004d14 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 f8e5 	bl	8004edc <UART_Transmit_IT>
    return;
 8004d12:	e014      	b.n	8004d3e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00e      	beq.n	8004d3e <HAL_UART_IRQHandler+0x51e>
 8004d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d008      	beq.n	8004d3e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f924 	bl	8004f7a <UART_EndTransmit_IT>
    return;
 8004d32:	e004      	b.n	8004d3e <HAL_UART_IRQHandler+0x51e>
    return;
 8004d34:	bf00      	nop
 8004d36:	e002      	b.n	8004d3e <HAL_UART_IRQHandler+0x51e>
      return;
 8004d38:	bf00      	nop
 8004d3a:	e000      	b.n	8004d3e <HAL_UART_IRQHandler+0x51e>
      return;
 8004d3c:	bf00      	nop
  }
}
 8004d3e:	37e8      	adds	r7, #232	@ 0xe8
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bc80      	pop	{r7}
 8004d54:	4770      	bx	lr

08004d56 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b083      	sub	sp, #12
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d5e:	bf00      	nop
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr

08004d68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	460b      	mov	r3, r1
 8004d72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr

08004d7e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	60f8      	str	r0, [r7, #12]
 8004d86:	60b9      	str	r1, [r7, #8]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	88fa      	ldrh	r2, [r7, #6]
 8004d96:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	88fa      	ldrh	r2, [r7, #6]
 8004d9c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2222      	movs	r2, #34	@ 0x22
 8004da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d007      	beq.n	8004dc4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68da      	ldr	r2, [r3, #12]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dc2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	695a      	ldr	r2, [r3, #20]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f042 0201 	orr.w	r2, r2, #1
 8004dd2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 0220 	orr.w	r2, r2, #32
 8004de2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3714      	adds	r7, #20
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b095      	sub	sp, #84	@ 0x54
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	330c      	adds	r3, #12
 8004dfe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	330c      	adds	r3, #12
 8004e16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e18:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e5      	bne.n	8004df8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3314      	adds	r3, #20
 8004e32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	6a3b      	ldr	r3, [r7, #32]
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f023 0301 	bic.w	r3, r3, #1
 8004e42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3314      	adds	r3, #20
 8004e4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e54:	e841 2300 	strex	r3, r2, [r1]
 8004e58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1e5      	bne.n	8004e2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d119      	bne.n	8004e9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	330c      	adds	r3, #12
 8004e6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	e853 3f00 	ldrex	r3, [r3]
 8004e76:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f023 0310 	bic.w	r3, r3, #16
 8004e7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	330c      	adds	r3, #12
 8004e86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e88:	61ba      	str	r2, [r7, #24]
 8004e8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8c:	6979      	ldr	r1, [r7, #20]
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	e841 2300 	strex	r3, r2, [r1]
 8004e94:	613b      	str	r3, [r7, #16]
   return(result);
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1e5      	bne.n	8004e68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004eaa:	bf00      	nop
 8004eac:	3754      	adds	r7, #84	@ 0x54
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bc80      	pop	{r7}
 8004eb2:	4770      	bx	lr

08004eb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f7ff ff41 	bl	8004d56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ed4:	bf00      	nop
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b21      	cmp	r3, #33	@ 0x21
 8004eee:	d13e      	bne.n	8004f6e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ef8:	d114      	bne.n	8004f24 <UART_Transmit_IT+0x48>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d110      	bne.n	8004f24 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	881b      	ldrh	r3, [r3, #0]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f16:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	1c9a      	adds	r2, r3, #2
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	621a      	str	r2, [r3, #32]
 8004f22:	e008      	b.n	8004f36 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	1c59      	adds	r1, r3, #1
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6211      	str	r1, [r2, #32]
 8004f2e:	781a      	ldrb	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	4619      	mov	r1, r3
 8004f44:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10f      	bne.n	8004f6a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68da      	ldr	r2, [r3, #12]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f58:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f68:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	e000      	b.n	8004f70 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f6e:	2302      	movs	r3, #2
  }
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3714      	adds	r7, #20
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b082      	sub	sp, #8
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68da      	ldr	r2, [r3, #12]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f90:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2220      	movs	r2, #32
 8004f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7ff fed2 	bl	8004d44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3708      	adds	r7, #8
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b08c      	sub	sp, #48	@ 0x30
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b22      	cmp	r3, #34	@ 0x22
 8004fbc:	f040 80ae 	bne.w	800511c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fc8:	d117      	bne.n	8004ffa <UART_Receive_IT+0x50>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d113      	bne.n	8004ffa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fda:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff2:	1c9a      	adds	r2, r3, #2
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ff8:	e026      	b.n	8005048 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005000:	2300      	movs	r3, #0
 8005002:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800500c:	d007      	beq.n	800501e <UART_Receive_IT+0x74>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d10a      	bne.n	800502c <UART_Receive_IT+0x82>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d106      	bne.n	800502c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	b2da      	uxtb	r2, r3
 8005026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005028:	701a      	strb	r2, [r3, #0]
 800502a:	e008      	b.n	800503e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	b2db      	uxtb	r3, r3
 8005034:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005038:	b2da      	uxtb	r2, r3
 800503a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800503c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800504c:	b29b      	uxth	r3, r3
 800504e:	3b01      	subs	r3, #1
 8005050:	b29b      	uxth	r3, r3
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	4619      	mov	r1, r3
 8005056:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005058:	2b00      	cmp	r3, #0
 800505a:	d15d      	bne.n	8005118 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68da      	ldr	r2, [r3, #12]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0220 	bic.w	r2, r2, #32
 800506a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68da      	ldr	r2, [r3, #12]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800507a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695a      	ldr	r2, [r3, #20]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f022 0201 	bic.w	r2, r2, #1
 800508a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2220      	movs	r2, #32
 8005090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d135      	bne.n	800510e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	330c      	adds	r3, #12
 80050ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	e853 3f00 	ldrex	r3, [r3]
 80050b6:	613b      	str	r3, [r7, #16]
   return(result);
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f023 0310 	bic.w	r3, r3, #16
 80050be:	627b      	str	r3, [r7, #36]	@ 0x24
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	330c      	adds	r3, #12
 80050c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c8:	623a      	str	r2, [r7, #32]
 80050ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050cc:	69f9      	ldr	r1, [r7, #28]
 80050ce:	6a3a      	ldr	r2, [r7, #32]
 80050d0:	e841 2300 	strex	r3, r2, [r1]
 80050d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1e5      	bne.n	80050a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	2b10      	cmp	r3, #16
 80050e8:	d10a      	bne.n	8005100 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050ea:	2300      	movs	r3, #0
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	60fb      	str	r3, [r7, #12]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	60fb      	str	r3, [r7, #12]
 80050fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005104:	4619      	mov	r1, r3
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7ff fe2e 	bl	8004d68 <HAL_UARTEx_RxEventCallback>
 800510c:	e002      	b.n	8005114 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fc fa94 	bl	800163c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005114:	2300      	movs	r3, #0
 8005116:	e002      	b.n	800511e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005118:	2300      	movs	r3, #0
 800511a:	e000      	b.n	800511e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800511c:	2302      	movs	r3, #2
  }
}
 800511e:	4618      	mov	r0, r3
 8005120:	3730      	adds	r7, #48	@ 0x30
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689a      	ldr	r2, [r3, #8]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005162:	f023 030c 	bic.w	r3, r3, #12
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	6812      	ldr	r2, [r2, #0]
 800516a:	68b9      	ldr	r1, [r7, #8]
 800516c:	430b      	orrs	r3, r1
 800516e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	695b      	ldr	r3, [r3, #20]
 8005176:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699a      	ldr	r2, [r3, #24]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a2c      	ldr	r2, [pc, #176]	@ (800523c <UART_SetConfig+0x114>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d103      	bne.n	8005198 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005190:	f7fe f9b0 	bl	80034f4 <HAL_RCC_GetPCLK2Freq>
 8005194:	60f8      	str	r0, [r7, #12]
 8005196:	e002      	b.n	800519e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005198:	f7fe f998 	bl	80034cc <HAL_RCC_GetPCLK1Freq>
 800519c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	4613      	mov	r3, r2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	4413      	add	r3, r2
 80051a6:	009a      	lsls	r2, r3, #2
 80051a8:	441a      	add	r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b4:	4a22      	ldr	r2, [pc, #136]	@ (8005240 <UART_SetConfig+0x118>)
 80051b6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ba:	095b      	lsrs	r3, r3, #5
 80051bc:	0119      	lsls	r1, r3, #4
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	4613      	mov	r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	4413      	add	r3, r2
 80051c6:	009a      	lsls	r2, r3, #2
 80051c8:	441a      	add	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80051d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005240 <UART_SetConfig+0x118>)
 80051d6:	fba3 0302 	umull	r0, r3, r3, r2
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	2064      	movs	r0, #100	@ 0x64
 80051de:	fb00 f303 	mul.w	r3, r0, r3
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	3332      	adds	r3, #50	@ 0x32
 80051e8:	4a15      	ldr	r2, [pc, #84]	@ (8005240 <UART_SetConfig+0x118>)
 80051ea:	fba2 2303 	umull	r2, r3, r2, r3
 80051ee:	095b      	lsrs	r3, r3, #5
 80051f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051f4:	4419      	add	r1, r3
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	4613      	mov	r3, r2
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	4413      	add	r3, r2
 80051fe:	009a      	lsls	r2, r3, #2
 8005200:	441a      	add	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	fbb2 f2f3 	udiv	r2, r2, r3
 800520c:	4b0c      	ldr	r3, [pc, #48]	@ (8005240 <UART_SetConfig+0x118>)
 800520e:	fba3 0302 	umull	r0, r3, r3, r2
 8005212:	095b      	lsrs	r3, r3, #5
 8005214:	2064      	movs	r0, #100	@ 0x64
 8005216:	fb00 f303 	mul.w	r3, r0, r3
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	3332      	adds	r3, #50	@ 0x32
 8005220:	4a07      	ldr	r2, [pc, #28]	@ (8005240 <UART_SetConfig+0x118>)
 8005222:	fba2 2303 	umull	r2, r3, r2, r3
 8005226:	095b      	lsrs	r3, r3, #5
 8005228:	f003 020f 	and.w	r2, r3, #15
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	440a      	add	r2, r1
 8005232:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005234:	bf00      	nop
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40013800 	.word	0x40013800
 8005240:	51eb851f 	.word	0x51eb851f

08005244 <WS28XX_Delay>:
void WS28XX_UnLock(WS28XX_HandleTypeDef *hLed);

/***********************************************************************************************************/

void WS28XX_Delay(uint32_t Delay)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
#if WS28XX_RTOS == WS28XX_RTOS_DISABLE
  HAL_Delay(Delay);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7fc ffd1 	bl	80021f4 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8005252:	bf00      	nop
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <WS28XX_Lock>:

/***********************************************************************************************************/

void WS28XX_Lock(WS28XX_HandleTypeDef *hLed)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b082      	sub	sp, #8
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  while (hLed->Lock)
 8005262:	e002      	b.n	800526a <WS28XX_Lock+0x10>
  {
    WS28XX_Delay(1);
 8005264:	2001      	movs	r0, #1
 8005266:	f7ff ffed 	bl	8005244 <WS28XX_Delay>
  while (hLed->Lock)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	795b      	ldrb	r3, [r3, #5]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1f8      	bne.n	8005264 <WS28XX_Lock+0xa>
  }
  hLed->Lock = 1;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	715a      	strb	r2, [r3, #5]
}
 8005278:	bf00      	nop
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <WS28XX_UnLock>:

/***********************************************************************************************************/

void WS28XX_UnLock(WS28XX_HandleTypeDef *hLed)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  hLed->Lock = 0;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	715a      	strb	r2, [r3, #5]
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	bc80      	pop	{r7}
 8005296:	4770      	bx	lr

08005298 <WS28XX_Init>:
  *
  * @retval bool: true or false
  */
bool WS28XX_Init(WS28XX_HandleTypeDef *hLed, TIM_HandleTypeDef *hTim,
      uint16_t TimerBusFrequencyMHz, uint8_t Channel, uint16_t Pixel)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	4611      	mov	r1, r2
 80052a4:	461a      	mov	r2, r3
 80052a6:	460b      	mov	r3, r1
 80052a8:	80fb      	strh	r3, [r7, #6]
 80052aa:	4613      	mov	r3, r2
 80052ac:	717b      	strb	r3, [r7, #5]
  bool answer = false;
 80052ae:	2300      	movs	r3, #0
 80052b0:	75fb      	strb	r3, [r7, #23]
  uint32_t aar_value;
  do
  {
    if (hLed == NULL || hTim == NULL)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d07d      	beq.n	80053b4 <WS28XX_Init+0x11c>
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d07a      	beq.n	80053b4 <WS28XX_Init+0x11c>
    {
      break;
    }
    if (Pixel > WS28XX_PIXEL_MAX)
 80052be:	8c3b      	ldrh	r3, [r7, #32]
 80052c0:	f240 2242 	movw	r2, #578	@ 0x242
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d874      	bhi.n	80053b2 <WS28XX_Init+0x11a>
    {
      break;
    }
    hLed->Channel = Channel;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	797a      	ldrb	r2, [r7, #5]
 80052cc:	711a      	strb	r2, [r3, #4]
    hLed->MaxPixel = Pixel;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8c3a      	ldrh	r2, [r7, #32]
 80052d2:	815a      	strh	r2, [r3, #10]
    hLed->hTim = hTim;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	601a      	str	r2, [r3, #0]
    aar_value = (TimerBusFrequencyMHz / (1.0f / (WS28XX_PULSE_LENGTH_NS / 1000.0f))) - 1;
 80052da:	88fb      	ldrh	r3, [r7, #6]
 80052dc:	4618      	mov	r0, r3
 80052de:	f7fb f801 	bl	80002e4 <__aeabi_i2f>
 80052e2:	4603      	mov	r3, r0
 80052e4:	4936      	ldr	r1, [pc, #216]	@ (80053c0 <WS28XX_Init+0x128>)
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7fb f904 	bl	80004f4 <__aeabi_fdiv>
 80052ec:	4603      	mov	r3, r0
 80052ee:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7fa ff40 	bl	8000178 <__aeabi_fsub>
 80052f8:	4603      	mov	r3, r0
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7fb f996 	bl	800062c <__aeabi_f2uiz>
 8005300:	4603      	mov	r3, r0
 8005302:	613b      	str	r3, [r7, #16]
    __HAL_TIM_SET_AUTORELOAD(hLed->hTim ,aar_value);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_PRESCALER(hLed->hTim, 0);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2200      	movs	r2, #0
 800531e:	629a      	str	r2, [r3, #40]	@ 0x28
    hLed->Pulse0 = ((WS28XX_PULSE_0_NS / 1000.0f) * aar_value) / (WS28XX_PULSE_LENGTH_NS / 1000.0f);
 8005320:	6938      	ldr	r0, [r7, #16]
 8005322:	f7fa ffdb 	bl	80002dc <__aeabi_ui2f>
 8005326:	4603      	mov	r3, r0
 8005328:	4926      	ldr	r1, [pc, #152]	@ (80053c4 <WS28XX_Init+0x12c>)
 800532a:	4618      	mov	r0, r3
 800532c:	f7fb f82e 	bl	800038c <__aeabi_fmul>
 8005330:	4603      	mov	r3, r0
 8005332:	4925      	ldr	r1, [pc, #148]	@ (80053c8 <WS28XX_Init+0x130>)
 8005334:	4618      	mov	r0, r3
 8005336:	f7fb f8dd 	bl	80004f4 <__aeabi_fdiv>
 800533a:	4603      	mov	r3, r0
 800533c:	4618      	mov	r0, r3
 800533e:	f7fb f975 	bl	800062c <__aeabi_f2uiz>
 8005342:	4603      	mov	r3, r0
 8005344:	b29a      	uxth	r2, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	80da      	strh	r2, [r3, #6]
    hLed->Pulse1 = ((WS28XX_PULSE_1_NS / 1000.0f) * aar_value) / (WS28XX_PULSE_LENGTH_NS / 1000.0f);
 800534a:	6938      	ldr	r0, [r7, #16]
 800534c:	f7fa ffc6 	bl	80002dc <__aeabi_ui2f>
 8005350:	4603      	mov	r3, r0
 8005352:	491b      	ldr	r1, [pc, #108]	@ (80053c0 <WS28XX_Init+0x128>)
 8005354:	4618      	mov	r0, r3
 8005356:	f7fb f819 	bl	800038c <__aeabi_fmul>
 800535a:	4603      	mov	r3, r0
 800535c:	491a      	ldr	r1, [pc, #104]	@ (80053c8 <WS28XX_Init+0x130>)
 800535e:	4618      	mov	r0, r3
 8005360:	f7fb f8c8 	bl	80004f4 <__aeabi_fdiv>
 8005364:	4603      	mov	r3, r0
 8005366:	4618      	mov	r0, r3
 8005368:	f7fb f960 	bl	800062c <__aeabi_f2uiz>
 800536c:	4603      	mov	r3, r0
 800536e:	b29a      	uxth	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	811a      	strh	r2, [r3, #8]
    memset(hLed->Pixel, 0, sizeof(hLed->Pixel));
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	330c      	adds	r3, #12
 8005378:	f240 62c6 	movw	r2, #1734	@ 0x6c6
 800537c:	2100      	movs	r1, #0
 800537e:	4618      	mov	r0, r3
 8005380:	f000 f92c 	bl	80055dc <memset>
    memset(hLed->Buffer, 0, sizeof(hLed->Buffer));
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f203 63d2 	addw	r3, r3, #1746	@ 0x6d2
 800538a:	f243 6234 	movw	r2, #13876	@ 0x3634
 800538e:	2100      	movs	r1, #0
 8005390:	4618      	mov	r0, r3
 8005392:	f000 f923 	bl	80055dc <memset>
    HAL_TIM_PWM_Start_DMA(hLed->hTim, hLed->Channel, (const uint32_t*)hLed->Buffer, Pixel);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	791b      	ldrb	r3, [r3, #4]
 800539e:	4619      	mov	r1, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f203 62d2 	addw	r2, r3, #1746	@ 0x6d2
 80053a6:	8c3b      	ldrh	r3, [r7, #32]
 80053a8:	f7fe fa6a 	bl	8003880 <HAL_TIM_PWM_Start_DMA>
    answer = true;
 80053ac:	2301      	movs	r3, #1
 80053ae:	75fb      	strb	r3, [r7, #23]
 80053b0:	e000      	b.n	80053b4 <WS28XX_Init+0x11c>
      break;
 80053b2:	bf00      	nop
  }
  while (0);

  return answer;
 80053b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	3f4ccccd 	.word	0x3f4ccccd
 80053c4:	3ecccccd 	.word	0x3ecccccd
 80053c8:	3fa00000 	.word	0x3fa00000

080053cc <WS28XX_SetPixel_RGBW_565>:
  * @param  Brightness: Brightness level, 0 to 255
  *
  * @retval bool: true or false
  */
bool WS28XX_SetPixel_RGBW_565(WS28XX_HandleTypeDef *hLed, uint16_t Pixel, uint16_t Color, uint8_t Brightness)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	4608      	mov	r0, r1
 80053d6:	4611      	mov	r1, r2
 80053d8:	461a      	mov	r2, r3
 80053da:	4603      	mov	r3, r0
 80053dc:	817b      	strh	r3, [r7, #10]
 80053de:	460b      	mov	r3, r1
 80053e0:	813b      	strh	r3, [r7, #8]
 80053e2:	4613      	mov	r3, r2
 80053e4:	71fb      	strb	r3, [r7, #7]
  bool answer = true;
 80053e6:	2301      	movs	r3, #1
 80053e8:	75fb      	strb	r3, [r7, #23]
  uint8_t Red, Green, Blue;
  do
  {
    if (Pixel >= hLed->MaxPixel)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	895b      	ldrh	r3, [r3, #10]
 80053ee:	897a      	ldrh	r2, [r7, #10]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d302      	bcc.n	80053fa <WS28XX_SetPixel_RGBW_565+0x2e>
    {
      answer = false;
 80053f4:	2300      	movs	r3, #0
 80053f6:	75fb      	strb	r3, [r7, #23]
      break;
 80053f8:	e051      	b.n	800549e <WS28XX_SetPixel_RGBW_565+0xd2>
    }
    Red = ((Color >> 8) & 0xF8) * Brightness / 255;
 80053fa:	893b      	ldrh	r3, [r7, #8]
 80053fc:	0a1b      	lsrs	r3, r3, #8
 80053fe:	b29b      	uxth	r3, r3
 8005400:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8005404:	79fa      	ldrb	r2, [r7, #7]
 8005406:	fb02 f303 	mul.w	r3, r2, r3
 800540a:	4a28      	ldr	r2, [pc, #160]	@ (80054ac <WS28XX_SetPixel_RGBW_565+0xe0>)
 800540c:	fb82 1203 	smull	r1, r2, r2, r3
 8005410:	441a      	add	r2, r3
 8005412:	11d2      	asrs	r2, r2, #7
 8005414:	17db      	asrs	r3, r3, #31
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	75bb      	strb	r3, [r7, #22]
    Green = ((Color >> 3) & 0xFC)* Brightness / 255;
 800541a:	893b      	ldrh	r3, [r7, #8]
 800541c:	08db      	lsrs	r3, r3, #3
 800541e:	b29b      	uxth	r3, r3
 8005420:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8005424:	79fa      	ldrb	r2, [r7, #7]
 8005426:	fb02 f303 	mul.w	r3, r2, r3
 800542a:	4a20      	ldr	r2, [pc, #128]	@ (80054ac <WS28XX_SetPixel_RGBW_565+0xe0>)
 800542c:	fb82 1203 	smull	r1, r2, r2, r3
 8005430:	441a      	add	r2, r3
 8005432:	11d2      	asrs	r2, r2, #7
 8005434:	17db      	asrs	r3, r3, #31
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	757b      	strb	r3, [r7, #21]
    Blue = ((Color << 3) & 0xF8) * Brightness / 255;
 800543a:	893b      	ldrh	r3, [r7, #8]
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	b2db      	uxtb	r3, r3
 8005440:	79fa      	ldrb	r2, [r7, #7]
 8005442:	fb02 f303 	mul.w	r3, r2, r3
 8005446:	4a19      	ldr	r2, [pc, #100]	@ (80054ac <WS28XX_SetPixel_RGBW_565+0xe0>)
 8005448:	fb82 1203 	smull	r1, r2, r2, r3
 800544c:	441a      	add	r2, r3
 800544e:	11d2      	asrs	r2, r2, #7
 8005450:	17db      	asrs	r3, r3, #31
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	753b      	strb	r3, [r7, #20]
#elif WS28XX_ORDER == WS28XX_ORDER_BGR
    hLed->Pixel[Pixel][0] = WS28XX_GammaTable[Blue];
    hLed->Pixel[Pixel][1] = WS28XX_GammaTable[Green];
    hLed->Pixel[Pixel][2] = WS28XX_GammaTable[Red];
#elif WS28XX_ORDER == WS28XX_ORDER_GRB
    hLed->Pixel[Pixel][0] = WS28XX_GammaTable[Green];
 8005456:	7d7b      	ldrb	r3, [r7, #21]
 8005458:	897a      	ldrh	r2, [r7, #10]
 800545a:	4915      	ldr	r1, [pc, #84]	@ (80054b0 <WS28XX_SetPixel_RGBW_565+0xe4>)
 800545c:	5cc8      	ldrb	r0, [r1, r3]
 800545e:	68f9      	ldr	r1, [r7, #12]
 8005460:	4613      	mov	r3, r2
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	4413      	add	r3, r2
 8005466:	440b      	add	r3, r1
 8005468:	330c      	adds	r3, #12
 800546a:	4602      	mov	r2, r0
 800546c:	701a      	strb	r2, [r3, #0]
    hLed->Pixel[Pixel][1] = WS28XX_GammaTable[Red];
 800546e:	7dbb      	ldrb	r3, [r7, #22]
 8005470:	897a      	ldrh	r2, [r7, #10]
 8005472:	490f      	ldr	r1, [pc, #60]	@ (80054b0 <WS28XX_SetPixel_RGBW_565+0xe4>)
 8005474:	5cc8      	ldrb	r0, [r1, r3]
 8005476:	68f9      	ldr	r1, [r7, #12]
 8005478:	4613      	mov	r3, r2
 800547a:	005b      	lsls	r3, r3, #1
 800547c:	4413      	add	r3, r2
 800547e:	440b      	add	r3, r1
 8005480:	330d      	adds	r3, #13
 8005482:	4602      	mov	r2, r0
 8005484:	701a      	strb	r2, [r3, #0]
    hLed->Pixel[Pixel][2] = WS28XX_GammaTable[Blue];
 8005486:	7d3b      	ldrb	r3, [r7, #20]
 8005488:	897a      	ldrh	r2, [r7, #10]
 800548a:	4909      	ldr	r1, [pc, #36]	@ (80054b0 <WS28XX_SetPixel_RGBW_565+0xe4>)
 800548c:	5cc8      	ldrb	r0, [r1, r3]
 800548e:	68f9      	ldr	r1, [r7, #12]
 8005490:	4613      	mov	r3, r2
 8005492:	005b      	lsls	r3, r3, #1
 8005494:	4413      	add	r3, r2
 8005496:	440b      	add	r3, r1
 8005498:	330e      	adds	r3, #14
 800549a:	4602      	mov	r2, r0
 800549c:	701a      	strb	r2, [r3, #0]
#endif
  }

  while (0);

  return answer;
 800549e:	7dfb      	ldrb	r3, [r7, #23]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	371c      	adds	r7, #28
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bc80      	pop	{r7}
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	80808081 	.word	0x80808081
 80054b0:	08005f5c 	.word	0x08005f5c

080054b4 <WS28XX_Update>:
  * @param  *hLed: Pointer to WS28XX_hLedTypeDef structure
  *
  * @retval bool: true or false
  */
bool WS28XX_Update(WS28XX_HandleTypeDef *hLed)
{
 80054b4:	b590      	push	{r4, r7, lr}
 80054b6:	b089      	sub	sp, #36	@ 0x24
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  bool answer = true;
 80054bc:	2301      	movs	r3, #1
 80054be:	77fb      	strb	r3, [r7, #31]
  uint32_t i = 2;
 80054c0:	2302      	movs	r3, #2
 80054c2:	61bb      	str	r3, [r7, #24]
  WS28XX_Lock(hLed);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f7ff fec8 	bl	800525a <WS28XX_Lock>
  for (uint16_t pixel = 0; pixel < hLed->MaxPixel; pixel++)
 80054ca:	2300      	movs	r3, #0
 80054cc:	82fb      	strh	r3, [r7, #22]
 80054ce:	e03e      	b.n	800554e <WS28XX_Update+0x9a>
  {
    for (int rgb = 0; rgb < 3; rgb ++)
 80054d0:	2300      	movs	r3, #0
 80054d2:	613b      	str	r3, [r7, #16]
 80054d4:	e035      	b.n	8005542 <WS28XX_Update+0x8e>
    {
      for (int b = 7; b >= 0 ; b--)
 80054d6:	2307      	movs	r3, #7
 80054d8:	60fb      	str	r3, [r7, #12]
 80054da:	e02c      	b.n	8005536 <WS28XX_Update+0x82>
      {
        if ((hLed->Pixel[pixel][rgb] & (1 << b)) == 0)
 80054dc:	8afa      	ldrh	r2, [r7, #22]
 80054de:	6879      	ldr	r1, [r7, #4]
 80054e0:	4613      	mov	r3, r2
 80054e2:	005b      	lsls	r3, r3, #1
 80054e4:	4413      	add	r3, r2
 80054e6:	18ca      	adds	r2, r1, r3
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	4413      	add	r3, r2
 80054ec:	330c      	adds	r3, #12
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	461a      	mov	r2, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	fa42 f303 	asr.w	r3, r2, r3
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10a      	bne.n	8005516 <WS28XX_Update+0x62>
        {
          hLed->Buffer[i] = hLed->Pulse0;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	88db      	ldrh	r3, [r3, #6]
 8005504:	b2d9      	uxtb	r1, r3
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	4413      	add	r3, r2
 800550c:	f203 63d2 	addw	r3, r3, #1746	@ 0x6d2
 8005510:	460a      	mov	r2, r1
 8005512:	701a      	strb	r2, [r3, #0]
 8005514:	e009      	b.n	800552a <WS28XX_Update+0x76>
        }
        else
        {
          hLed->Buffer[i] = hLed->Pulse1;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	891b      	ldrh	r3, [r3, #8]
 800551a:	b2d9      	uxtb	r1, r3
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	4413      	add	r3, r2
 8005522:	f203 63d2 	addw	r3, r3, #1746	@ 0x6d2
 8005526:	460a      	mov	r2, r1
 8005528:	701a      	strb	r2, [r3, #0]
        }
        i++;
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	3301      	adds	r3, #1
 800552e:	61bb      	str	r3, [r7, #24]
      for (int b = 7; b >= 0 ; b--)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	3b01      	subs	r3, #1
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	dacf      	bge.n	80054dc <WS28XX_Update+0x28>
    for (int rgb = 0; rgb < 3; rgb ++)
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	3301      	adds	r3, #1
 8005540:	613b      	str	r3, [r7, #16]
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	2b02      	cmp	r3, #2
 8005546:	ddc6      	ble.n	80054d6 <WS28XX_Update+0x22>
  for (uint16_t pixel = 0; pixel < hLed->MaxPixel; pixel++)
 8005548:	8afb      	ldrh	r3, [r7, #22]
 800554a:	3301      	adds	r3, #1
 800554c:	82fb      	strh	r3, [r7, #22]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	895b      	ldrh	r3, [r3, #10]
 8005552:	8afa      	ldrh	r2, [r7, #22]
 8005554:	429a      	cmp	r2, r3
 8005556:	d3bb      	bcc.n	80054d0 <WS28XX_Update+0x1c>
      }
    }
  }
  if (HAL_TIM_PWM_Start_DMA(hLed->hTim, hLed->Channel, (const uint32_t*)hLed->Buffer, (hLed->MaxPixel * 24) + 4) != HAL_OK)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	791b      	ldrb	r3, [r3, #4]
 8005560:	461c      	mov	r4, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f203 62d2 	addw	r2, r3, #1746	@ 0x6d2
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	895b      	ldrh	r3, [r3, #10]
 800556c:	4619      	mov	r1, r3
 800556e:	0049      	lsls	r1, r1, #1
 8005570:	440b      	add	r3, r1
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	b29b      	uxth	r3, r3
 8005576:	3304      	adds	r3, #4
 8005578:	b29b      	uxth	r3, r3
 800557a:	4621      	mov	r1, r4
 800557c:	f7fe f980 	bl	8003880 <HAL_TIM_PWM_Start_DMA>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <WS28XX_Update+0xd6>
  {
    answer = false;
 8005586:	2300      	movs	r3, #0
 8005588:	77fb      	strb	r3, [r7, #31]
  }
  WS28XX_UnLock(hLed);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff fe78 	bl	8005280 <WS28XX_UnLock>
  return answer;
 8005590:	7ffb      	ldrb	r3, [r7, #31]
}
 8005592:	4618      	mov	r0, r3
 8005594:	3724      	adds	r7, #36	@ 0x24
 8005596:	46bd      	mov	sp, r7
 8005598:	bd90      	pop	{r4, r7, pc}
	...

0800559c <siprintf>:
 800559c:	b40e      	push	{r1, r2, r3}
 800559e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80055a2:	b500      	push	{lr}
 80055a4:	b09c      	sub	sp, #112	@ 0x70
 80055a6:	ab1d      	add	r3, sp, #116	@ 0x74
 80055a8:	9002      	str	r0, [sp, #8]
 80055aa:	9006      	str	r0, [sp, #24]
 80055ac:	9107      	str	r1, [sp, #28]
 80055ae:	9104      	str	r1, [sp, #16]
 80055b0:	4808      	ldr	r0, [pc, #32]	@ (80055d4 <siprintf+0x38>)
 80055b2:	4909      	ldr	r1, [pc, #36]	@ (80055d8 <siprintf+0x3c>)
 80055b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80055b8:	9105      	str	r1, [sp, #20]
 80055ba:	6800      	ldr	r0, [r0, #0]
 80055bc:	a902      	add	r1, sp, #8
 80055be:	9301      	str	r3, [sp, #4]
 80055c0:	f000 f89c 	bl	80056fc <_svfiprintf_r>
 80055c4:	2200      	movs	r2, #0
 80055c6:	9b02      	ldr	r3, [sp, #8]
 80055c8:	701a      	strb	r2, [r3, #0]
 80055ca:	b01c      	add	sp, #112	@ 0x70
 80055cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80055d0:	b003      	add	sp, #12
 80055d2:	4770      	bx	lr
 80055d4:	2000039c 	.word	0x2000039c
 80055d8:	ffff0208 	.word	0xffff0208

080055dc <memset>:
 80055dc:	4603      	mov	r3, r0
 80055de:	4402      	add	r2, r0
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d100      	bne.n	80055e6 <memset+0xa>
 80055e4:	4770      	bx	lr
 80055e6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ea:	e7f9      	b.n	80055e0 <memset+0x4>

080055ec <__errno>:
 80055ec:	4b01      	ldr	r3, [pc, #4]	@ (80055f4 <__errno+0x8>)
 80055ee:	6818      	ldr	r0, [r3, #0]
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	2000039c 	.word	0x2000039c

080055f8 <__libc_init_array>:
 80055f8:	b570      	push	{r4, r5, r6, lr}
 80055fa:	2600      	movs	r6, #0
 80055fc:	4d0c      	ldr	r5, [pc, #48]	@ (8005630 <__libc_init_array+0x38>)
 80055fe:	4c0d      	ldr	r4, [pc, #52]	@ (8005634 <__libc_init_array+0x3c>)
 8005600:	1b64      	subs	r4, r4, r5
 8005602:	10a4      	asrs	r4, r4, #2
 8005604:	42a6      	cmp	r6, r4
 8005606:	d109      	bne.n	800561c <__libc_init_array+0x24>
 8005608:	f000 fc78 	bl	8005efc <_init>
 800560c:	2600      	movs	r6, #0
 800560e:	4d0a      	ldr	r5, [pc, #40]	@ (8005638 <__libc_init_array+0x40>)
 8005610:	4c0a      	ldr	r4, [pc, #40]	@ (800563c <__libc_init_array+0x44>)
 8005612:	1b64      	subs	r4, r4, r5
 8005614:	10a4      	asrs	r4, r4, #2
 8005616:	42a6      	cmp	r6, r4
 8005618:	d105      	bne.n	8005626 <__libc_init_array+0x2e>
 800561a:	bd70      	pop	{r4, r5, r6, pc}
 800561c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005620:	4798      	blx	r3
 8005622:	3601      	adds	r6, #1
 8005624:	e7ee      	b.n	8005604 <__libc_init_array+0xc>
 8005626:	f855 3b04 	ldr.w	r3, [r5], #4
 800562a:	4798      	blx	r3
 800562c:	3601      	adds	r6, #1
 800562e:	e7f2      	b.n	8005616 <__libc_init_array+0x1e>
 8005630:	08006098 	.word	0x08006098
 8005634:	08006098 	.word	0x08006098
 8005638:	08006098 	.word	0x08006098
 800563c:	0800609c 	.word	0x0800609c

08005640 <__retarget_lock_acquire_recursive>:
 8005640:	4770      	bx	lr

08005642 <__retarget_lock_release_recursive>:
 8005642:	4770      	bx	lr

08005644 <__ssputs_r>:
 8005644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005648:	461f      	mov	r7, r3
 800564a:	688e      	ldr	r6, [r1, #8]
 800564c:	4682      	mov	sl, r0
 800564e:	42be      	cmp	r6, r7
 8005650:	460c      	mov	r4, r1
 8005652:	4690      	mov	r8, r2
 8005654:	680b      	ldr	r3, [r1, #0]
 8005656:	d82d      	bhi.n	80056b4 <__ssputs_r+0x70>
 8005658:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800565c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005660:	d026      	beq.n	80056b0 <__ssputs_r+0x6c>
 8005662:	6965      	ldr	r5, [r4, #20]
 8005664:	6909      	ldr	r1, [r1, #16]
 8005666:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800566a:	eba3 0901 	sub.w	r9, r3, r1
 800566e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005672:	1c7b      	adds	r3, r7, #1
 8005674:	444b      	add	r3, r9
 8005676:	106d      	asrs	r5, r5, #1
 8005678:	429d      	cmp	r5, r3
 800567a:	bf38      	it	cc
 800567c:	461d      	movcc	r5, r3
 800567e:	0553      	lsls	r3, r2, #21
 8005680:	d527      	bpl.n	80056d2 <__ssputs_r+0x8e>
 8005682:	4629      	mov	r1, r5
 8005684:	f000 f958 	bl	8005938 <_malloc_r>
 8005688:	4606      	mov	r6, r0
 800568a:	b360      	cbz	r0, 80056e6 <__ssputs_r+0xa2>
 800568c:	464a      	mov	r2, r9
 800568e:	6921      	ldr	r1, [r4, #16]
 8005690:	f000 fbd6 	bl	8005e40 <memcpy>
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800569a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800569e:	81a3      	strh	r3, [r4, #12]
 80056a0:	6126      	str	r6, [r4, #16]
 80056a2:	444e      	add	r6, r9
 80056a4:	6026      	str	r6, [r4, #0]
 80056a6:	463e      	mov	r6, r7
 80056a8:	6165      	str	r5, [r4, #20]
 80056aa:	eba5 0509 	sub.w	r5, r5, r9
 80056ae:	60a5      	str	r5, [r4, #8]
 80056b0:	42be      	cmp	r6, r7
 80056b2:	d900      	bls.n	80056b6 <__ssputs_r+0x72>
 80056b4:	463e      	mov	r6, r7
 80056b6:	4632      	mov	r2, r6
 80056b8:	4641      	mov	r1, r8
 80056ba:	6820      	ldr	r0, [r4, #0]
 80056bc:	f000 fb88 	bl	8005dd0 <memmove>
 80056c0:	2000      	movs	r0, #0
 80056c2:	68a3      	ldr	r3, [r4, #8]
 80056c4:	1b9b      	subs	r3, r3, r6
 80056c6:	60a3      	str	r3, [r4, #8]
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	4433      	add	r3, r6
 80056cc:	6023      	str	r3, [r4, #0]
 80056ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d2:	462a      	mov	r2, r5
 80056d4:	f000 fb4e 	bl	8005d74 <_realloc_r>
 80056d8:	4606      	mov	r6, r0
 80056da:	2800      	cmp	r0, #0
 80056dc:	d1e0      	bne.n	80056a0 <__ssputs_r+0x5c>
 80056de:	4650      	mov	r0, sl
 80056e0:	6921      	ldr	r1, [r4, #16]
 80056e2:	f000 fbbb 	bl	8005e5c <_free_r>
 80056e6:	230c      	movs	r3, #12
 80056e8:	f8ca 3000 	str.w	r3, [sl]
 80056ec:	89a3      	ldrh	r3, [r4, #12]
 80056ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80056f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056f6:	81a3      	strh	r3, [r4, #12]
 80056f8:	e7e9      	b.n	80056ce <__ssputs_r+0x8a>
	...

080056fc <_svfiprintf_r>:
 80056fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005700:	4698      	mov	r8, r3
 8005702:	898b      	ldrh	r3, [r1, #12]
 8005704:	4607      	mov	r7, r0
 8005706:	061b      	lsls	r3, r3, #24
 8005708:	460d      	mov	r5, r1
 800570a:	4614      	mov	r4, r2
 800570c:	b09d      	sub	sp, #116	@ 0x74
 800570e:	d510      	bpl.n	8005732 <_svfiprintf_r+0x36>
 8005710:	690b      	ldr	r3, [r1, #16]
 8005712:	b973      	cbnz	r3, 8005732 <_svfiprintf_r+0x36>
 8005714:	2140      	movs	r1, #64	@ 0x40
 8005716:	f000 f90f 	bl	8005938 <_malloc_r>
 800571a:	6028      	str	r0, [r5, #0]
 800571c:	6128      	str	r0, [r5, #16]
 800571e:	b930      	cbnz	r0, 800572e <_svfiprintf_r+0x32>
 8005720:	230c      	movs	r3, #12
 8005722:	603b      	str	r3, [r7, #0]
 8005724:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005728:	b01d      	add	sp, #116	@ 0x74
 800572a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800572e:	2340      	movs	r3, #64	@ 0x40
 8005730:	616b      	str	r3, [r5, #20]
 8005732:	2300      	movs	r3, #0
 8005734:	9309      	str	r3, [sp, #36]	@ 0x24
 8005736:	2320      	movs	r3, #32
 8005738:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800573c:	2330      	movs	r3, #48	@ 0x30
 800573e:	f04f 0901 	mov.w	r9, #1
 8005742:	f8cd 800c 	str.w	r8, [sp, #12]
 8005746:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80058e0 <_svfiprintf_r+0x1e4>
 800574a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800574e:	4623      	mov	r3, r4
 8005750:	469a      	mov	sl, r3
 8005752:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005756:	b10a      	cbz	r2, 800575c <_svfiprintf_r+0x60>
 8005758:	2a25      	cmp	r2, #37	@ 0x25
 800575a:	d1f9      	bne.n	8005750 <_svfiprintf_r+0x54>
 800575c:	ebba 0b04 	subs.w	fp, sl, r4
 8005760:	d00b      	beq.n	800577a <_svfiprintf_r+0x7e>
 8005762:	465b      	mov	r3, fp
 8005764:	4622      	mov	r2, r4
 8005766:	4629      	mov	r1, r5
 8005768:	4638      	mov	r0, r7
 800576a:	f7ff ff6b 	bl	8005644 <__ssputs_r>
 800576e:	3001      	adds	r0, #1
 8005770:	f000 80a7 	beq.w	80058c2 <_svfiprintf_r+0x1c6>
 8005774:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005776:	445a      	add	r2, fp
 8005778:	9209      	str	r2, [sp, #36]	@ 0x24
 800577a:	f89a 3000 	ldrb.w	r3, [sl]
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 809f 	beq.w	80058c2 <_svfiprintf_r+0x1c6>
 8005784:	2300      	movs	r3, #0
 8005786:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800578a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800578e:	f10a 0a01 	add.w	sl, sl, #1
 8005792:	9304      	str	r3, [sp, #16]
 8005794:	9307      	str	r3, [sp, #28]
 8005796:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800579a:	931a      	str	r3, [sp, #104]	@ 0x68
 800579c:	4654      	mov	r4, sl
 800579e:	2205      	movs	r2, #5
 80057a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057a4:	484e      	ldr	r0, [pc, #312]	@ (80058e0 <_svfiprintf_r+0x1e4>)
 80057a6:	f000 fb3d 	bl	8005e24 <memchr>
 80057aa:	9a04      	ldr	r2, [sp, #16]
 80057ac:	b9d8      	cbnz	r0, 80057e6 <_svfiprintf_r+0xea>
 80057ae:	06d0      	lsls	r0, r2, #27
 80057b0:	bf44      	itt	mi
 80057b2:	2320      	movmi	r3, #32
 80057b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057b8:	0711      	lsls	r1, r2, #28
 80057ba:	bf44      	itt	mi
 80057bc:	232b      	movmi	r3, #43	@ 0x2b
 80057be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057c2:	f89a 3000 	ldrb.w	r3, [sl]
 80057c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80057c8:	d015      	beq.n	80057f6 <_svfiprintf_r+0xfa>
 80057ca:	4654      	mov	r4, sl
 80057cc:	2000      	movs	r0, #0
 80057ce:	f04f 0c0a 	mov.w	ip, #10
 80057d2:	9a07      	ldr	r2, [sp, #28]
 80057d4:	4621      	mov	r1, r4
 80057d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057da:	3b30      	subs	r3, #48	@ 0x30
 80057dc:	2b09      	cmp	r3, #9
 80057de:	d94b      	bls.n	8005878 <_svfiprintf_r+0x17c>
 80057e0:	b1b0      	cbz	r0, 8005810 <_svfiprintf_r+0x114>
 80057e2:	9207      	str	r2, [sp, #28]
 80057e4:	e014      	b.n	8005810 <_svfiprintf_r+0x114>
 80057e6:	eba0 0308 	sub.w	r3, r0, r8
 80057ea:	fa09 f303 	lsl.w	r3, r9, r3
 80057ee:	4313      	orrs	r3, r2
 80057f0:	46a2      	mov	sl, r4
 80057f2:	9304      	str	r3, [sp, #16]
 80057f4:	e7d2      	b.n	800579c <_svfiprintf_r+0xa0>
 80057f6:	9b03      	ldr	r3, [sp, #12]
 80057f8:	1d19      	adds	r1, r3, #4
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	9103      	str	r1, [sp, #12]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	bfbb      	ittet	lt
 8005802:	425b      	neglt	r3, r3
 8005804:	f042 0202 	orrlt.w	r2, r2, #2
 8005808:	9307      	strge	r3, [sp, #28]
 800580a:	9307      	strlt	r3, [sp, #28]
 800580c:	bfb8      	it	lt
 800580e:	9204      	strlt	r2, [sp, #16]
 8005810:	7823      	ldrb	r3, [r4, #0]
 8005812:	2b2e      	cmp	r3, #46	@ 0x2e
 8005814:	d10a      	bne.n	800582c <_svfiprintf_r+0x130>
 8005816:	7863      	ldrb	r3, [r4, #1]
 8005818:	2b2a      	cmp	r3, #42	@ 0x2a
 800581a:	d132      	bne.n	8005882 <_svfiprintf_r+0x186>
 800581c:	9b03      	ldr	r3, [sp, #12]
 800581e:	3402      	adds	r4, #2
 8005820:	1d1a      	adds	r2, r3, #4
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	9203      	str	r2, [sp, #12]
 8005826:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800582a:	9305      	str	r3, [sp, #20]
 800582c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80058e4 <_svfiprintf_r+0x1e8>
 8005830:	2203      	movs	r2, #3
 8005832:	4650      	mov	r0, sl
 8005834:	7821      	ldrb	r1, [r4, #0]
 8005836:	f000 faf5 	bl	8005e24 <memchr>
 800583a:	b138      	cbz	r0, 800584c <_svfiprintf_r+0x150>
 800583c:	2240      	movs	r2, #64	@ 0x40
 800583e:	9b04      	ldr	r3, [sp, #16]
 8005840:	eba0 000a 	sub.w	r0, r0, sl
 8005844:	4082      	lsls	r2, r0
 8005846:	4313      	orrs	r3, r2
 8005848:	3401      	adds	r4, #1
 800584a:	9304      	str	r3, [sp, #16]
 800584c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005850:	2206      	movs	r2, #6
 8005852:	4825      	ldr	r0, [pc, #148]	@ (80058e8 <_svfiprintf_r+0x1ec>)
 8005854:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005858:	f000 fae4 	bl	8005e24 <memchr>
 800585c:	2800      	cmp	r0, #0
 800585e:	d036      	beq.n	80058ce <_svfiprintf_r+0x1d2>
 8005860:	4b22      	ldr	r3, [pc, #136]	@ (80058ec <_svfiprintf_r+0x1f0>)
 8005862:	bb1b      	cbnz	r3, 80058ac <_svfiprintf_r+0x1b0>
 8005864:	9b03      	ldr	r3, [sp, #12]
 8005866:	3307      	adds	r3, #7
 8005868:	f023 0307 	bic.w	r3, r3, #7
 800586c:	3308      	adds	r3, #8
 800586e:	9303      	str	r3, [sp, #12]
 8005870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005872:	4433      	add	r3, r6
 8005874:	9309      	str	r3, [sp, #36]	@ 0x24
 8005876:	e76a      	b.n	800574e <_svfiprintf_r+0x52>
 8005878:	460c      	mov	r4, r1
 800587a:	2001      	movs	r0, #1
 800587c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005880:	e7a8      	b.n	80057d4 <_svfiprintf_r+0xd8>
 8005882:	2300      	movs	r3, #0
 8005884:	f04f 0c0a 	mov.w	ip, #10
 8005888:	4619      	mov	r1, r3
 800588a:	3401      	adds	r4, #1
 800588c:	9305      	str	r3, [sp, #20]
 800588e:	4620      	mov	r0, r4
 8005890:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005894:	3a30      	subs	r2, #48	@ 0x30
 8005896:	2a09      	cmp	r2, #9
 8005898:	d903      	bls.n	80058a2 <_svfiprintf_r+0x1a6>
 800589a:	2b00      	cmp	r3, #0
 800589c:	d0c6      	beq.n	800582c <_svfiprintf_r+0x130>
 800589e:	9105      	str	r1, [sp, #20]
 80058a0:	e7c4      	b.n	800582c <_svfiprintf_r+0x130>
 80058a2:	4604      	mov	r4, r0
 80058a4:	2301      	movs	r3, #1
 80058a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80058aa:	e7f0      	b.n	800588e <_svfiprintf_r+0x192>
 80058ac:	ab03      	add	r3, sp, #12
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	462a      	mov	r2, r5
 80058b2:	4638      	mov	r0, r7
 80058b4:	4b0e      	ldr	r3, [pc, #56]	@ (80058f0 <_svfiprintf_r+0x1f4>)
 80058b6:	a904      	add	r1, sp, #16
 80058b8:	f3af 8000 	nop.w
 80058bc:	1c42      	adds	r2, r0, #1
 80058be:	4606      	mov	r6, r0
 80058c0:	d1d6      	bne.n	8005870 <_svfiprintf_r+0x174>
 80058c2:	89ab      	ldrh	r3, [r5, #12]
 80058c4:	065b      	lsls	r3, r3, #25
 80058c6:	f53f af2d 	bmi.w	8005724 <_svfiprintf_r+0x28>
 80058ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80058cc:	e72c      	b.n	8005728 <_svfiprintf_r+0x2c>
 80058ce:	ab03      	add	r3, sp, #12
 80058d0:	9300      	str	r3, [sp, #0]
 80058d2:	462a      	mov	r2, r5
 80058d4:	4638      	mov	r0, r7
 80058d6:	4b06      	ldr	r3, [pc, #24]	@ (80058f0 <_svfiprintf_r+0x1f4>)
 80058d8:	a904      	add	r1, sp, #16
 80058da:	f000 f91f 	bl	8005b1c <_printf_i>
 80058de:	e7ed      	b.n	80058bc <_svfiprintf_r+0x1c0>
 80058e0:	0800605c 	.word	0x0800605c
 80058e4:	08006062 	.word	0x08006062
 80058e8:	08006066 	.word	0x08006066
 80058ec:	00000000 	.word	0x00000000
 80058f0:	08005645 	.word	0x08005645

080058f4 <sbrk_aligned>:
 80058f4:	b570      	push	{r4, r5, r6, lr}
 80058f6:	4e0f      	ldr	r6, [pc, #60]	@ (8005934 <sbrk_aligned+0x40>)
 80058f8:	460c      	mov	r4, r1
 80058fa:	6831      	ldr	r1, [r6, #0]
 80058fc:	4605      	mov	r5, r0
 80058fe:	b911      	cbnz	r1, 8005906 <sbrk_aligned+0x12>
 8005900:	f000 fa80 	bl	8005e04 <_sbrk_r>
 8005904:	6030      	str	r0, [r6, #0]
 8005906:	4621      	mov	r1, r4
 8005908:	4628      	mov	r0, r5
 800590a:	f000 fa7b 	bl	8005e04 <_sbrk_r>
 800590e:	1c43      	adds	r3, r0, #1
 8005910:	d103      	bne.n	800591a <sbrk_aligned+0x26>
 8005912:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005916:	4620      	mov	r0, r4
 8005918:	bd70      	pop	{r4, r5, r6, pc}
 800591a:	1cc4      	adds	r4, r0, #3
 800591c:	f024 0403 	bic.w	r4, r4, #3
 8005920:	42a0      	cmp	r0, r4
 8005922:	d0f8      	beq.n	8005916 <sbrk_aligned+0x22>
 8005924:	1a21      	subs	r1, r4, r0
 8005926:	4628      	mov	r0, r5
 8005928:	f000 fa6c 	bl	8005e04 <_sbrk_r>
 800592c:	3001      	adds	r0, #1
 800592e:	d1f2      	bne.n	8005916 <sbrk_aligned+0x22>
 8005930:	e7ef      	b.n	8005912 <sbrk_aligned+0x1e>
 8005932:	bf00      	nop
 8005934:	20004500 	.word	0x20004500

08005938 <_malloc_r>:
 8005938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800593c:	1ccd      	adds	r5, r1, #3
 800593e:	f025 0503 	bic.w	r5, r5, #3
 8005942:	3508      	adds	r5, #8
 8005944:	2d0c      	cmp	r5, #12
 8005946:	bf38      	it	cc
 8005948:	250c      	movcc	r5, #12
 800594a:	2d00      	cmp	r5, #0
 800594c:	4606      	mov	r6, r0
 800594e:	db01      	blt.n	8005954 <_malloc_r+0x1c>
 8005950:	42a9      	cmp	r1, r5
 8005952:	d904      	bls.n	800595e <_malloc_r+0x26>
 8005954:	230c      	movs	r3, #12
 8005956:	6033      	str	r3, [r6, #0]
 8005958:	2000      	movs	r0, #0
 800595a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800595e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a34 <_malloc_r+0xfc>
 8005962:	f000 f9fb 	bl	8005d5c <__malloc_lock>
 8005966:	f8d8 3000 	ldr.w	r3, [r8]
 800596a:	461c      	mov	r4, r3
 800596c:	bb44      	cbnz	r4, 80059c0 <_malloc_r+0x88>
 800596e:	4629      	mov	r1, r5
 8005970:	4630      	mov	r0, r6
 8005972:	f7ff ffbf 	bl	80058f4 <sbrk_aligned>
 8005976:	1c43      	adds	r3, r0, #1
 8005978:	4604      	mov	r4, r0
 800597a:	d158      	bne.n	8005a2e <_malloc_r+0xf6>
 800597c:	f8d8 4000 	ldr.w	r4, [r8]
 8005980:	4627      	mov	r7, r4
 8005982:	2f00      	cmp	r7, #0
 8005984:	d143      	bne.n	8005a0e <_malloc_r+0xd6>
 8005986:	2c00      	cmp	r4, #0
 8005988:	d04b      	beq.n	8005a22 <_malloc_r+0xea>
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	4639      	mov	r1, r7
 800598e:	4630      	mov	r0, r6
 8005990:	eb04 0903 	add.w	r9, r4, r3
 8005994:	f000 fa36 	bl	8005e04 <_sbrk_r>
 8005998:	4581      	cmp	r9, r0
 800599a:	d142      	bne.n	8005a22 <_malloc_r+0xea>
 800599c:	6821      	ldr	r1, [r4, #0]
 800599e:	4630      	mov	r0, r6
 80059a0:	1a6d      	subs	r5, r5, r1
 80059a2:	4629      	mov	r1, r5
 80059a4:	f7ff ffa6 	bl	80058f4 <sbrk_aligned>
 80059a8:	3001      	adds	r0, #1
 80059aa:	d03a      	beq.n	8005a22 <_malloc_r+0xea>
 80059ac:	6823      	ldr	r3, [r4, #0]
 80059ae:	442b      	add	r3, r5
 80059b0:	6023      	str	r3, [r4, #0]
 80059b2:	f8d8 3000 	ldr.w	r3, [r8]
 80059b6:	685a      	ldr	r2, [r3, #4]
 80059b8:	bb62      	cbnz	r2, 8005a14 <_malloc_r+0xdc>
 80059ba:	f8c8 7000 	str.w	r7, [r8]
 80059be:	e00f      	b.n	80059e0 <_malloc_r+0xa8>
 80059c0:	6822      	ldr	r2, [r4, #0]
 80059c2:	1b52      	subs	r2, r2, r5
 80059c4:	d420      	bmi.n	8005a08 <_malloc_r+0xd0>
 80059c6:	2a0b      	cmp	r2, #11
 80059c8:	d917      	bls.n	80059fa <_malloc_r+0xc2>
 80059ca:	1961      	adds	r1, r4, r5
 80059cc:	42a3      	cmp	r3, r4
 80059ce:	6025      	str	r5, [r4, #0]
 80059d0:	bf18      	it	ne
 80059d2:	6059      	strne	r1, [r3, #4]
 80059d4:	6863      	ldr	r3, [r4, #4]
 80059d6:	bf08      	it	eq
 80059d8:	f8c8 1000 	streq.w	r1, [r8]
 80059dc:	5162      	str	r2, [r4, r5]
 80059de:	604b      	str	r3, [r1, #4]
 80059e0:	4630      	mov	r0, r6
 80059e2:	f000 f9c1 	bl	8005d68 <__malloc_unlock>
 80059e6:	f104 000b 	add.w	r0, r4, #11
 80059ea:	1d23      	adds	r3, r4, #4
 80059ec:	f020 0007 	bic.w	r0, r0, #7
 80059f0:	1ac2      	subs	r2, r0, r3
 80059f2:	bf1c      	itt	ne
 80059f4:	1a1b      	subne	r3, r3, r0
 80059f6:	50a3      	strne	r3, [r4, r2]
 80059f8:	e7af      	b.n	800595a <_malloc_r+0x22>
 80059fa:	6862      	ldr	r2, [r4, #4]
 80059fc:	42a3      	cmp	r3, r4
 80059fe:	bf0c      	ite	eq
 8005a00:	f8c8 2000 	streq.w	r2, [r8]
 8005a04:	605a      	strne	r2, [r3, #4]
 8005a06:	e7eb      	b.n	80059e0 <_malloc_r+0xa8>
 8005a08:	4623      	mov	r3, r4
 8005a0a:	6864      	ldr	r4, [r4, #4]
 8005a0c:	e7ae      	b.n	800596c <_malloc_r+0x34>
 8005a0e:	463c      	mov	r4, r7
 8005a10:	687f      	ldr	r7, [r7, #4]
 8005a12:	e7b6      	b.n	8005982 <_malloc_r+0x4a>
 8005a14:	461a      	mov	r2, r3
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	42a3      	cmp	r3, r4
 8005a1a:	d1fb      	bne.n	8005a14 <_malloc_r+0xdc>
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	6053      	str	r3, [r2, #4]
 8005a20:	e7de      	b.n	80059e0 <_malloc_r+0xa8>
 8005a22:	230c      	movs	r3, #12
 8005a24:	4630      	mov	r0, r6
 8005a26:	6033      	str	r3, [r6, #0]
 8005a28:	f000 f99e 	bl	8005d68 <__malloc_unlock>
 8005a2c:	e794      	b.n	8005958 <_malloc_r+0x20>
 8005a2e:	6005      	str	r5, [r0, #0]
 8005a30:	e7d6      	b.n	80059e0 <_malloc_r+0xa8>
 8005a32:	bf00      	nop
 8005a34:	20004504 	.word	0x20004504

08005a38 <_printf_common>:
 8005a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a3c:	4616      	mov	r6, r2
 8005a3e:	4698      	mov	r8, r3
 8005a40:	688a      	ldr	r2, [r1, #8]
 8005a42:	690b      	ldr	r3, [r1, #16]
 8005a44:	4607      	mov	r7, r0
 8005a46:	4293      	cmp	r3, r2
 8005a48:	bfb8      	it	lt
 8005a4a:	4613      	movlt	r3, r2
 8005a4c:	6033      	str	r3, [r6, #0]
 8005a4e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a52:	460c      	mov	r4, r1
 8005a54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a58:	b10a      	cbz	r2, 8005a5e <_printf_common+0x26>
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	6033      	str	r3, [r6, #0]
 8005a5e:	6823      	ldr	r3, [r4, #0]
 8005a60:	0699      	lsls	r1, r3, #26
 8005a62:	bf42      	ittt	mi
 8005a64:	6833      	ldrmi	r3, [r6, #0]
 8005a66:	3302      	addmi	r3, #2
 8005a68:	6033      	strmi	r3, [r6, #0]
 8005a6a:	6825      	ldr	r5, [r4, #0]
 8005a6c:	f015 0506 	ands.w	r5, r5, #6
 8005a70:	d106      	bne.n	8005a80 <_printf_common+0x48>
 8005a72:	f104 0a19 	add.w	sl, r4, #25
 8005a76:	68e3      	ldr	r3, [r4, #12]
 8005a78:	6832      	ldr	r2, [r6, #0]
 8005a7a:	1a9b      	subs	r3, r3, r2
 8005a7c:	42ab      	cmp	r3, r5
 8005a7e:	dc2b      	bgt.n	8005ad8 <_printf_common+0xa0>
 8005a80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a84:	6822      	ldr	r2, [r4, #0]
 8005a86:	3b00      	subs	r3, #0
 8005a88:	bf18      	it	ne
 8005a8a:	2301      	movne	r3, #1
 8005a8c:	0692      	lsls	r2, r2, #26
 8005a8e:	d430      	bmi.n	8005af2 <_printf_common+0xba>
 8005a90:	4641      	mov	r1, r8
 8005a92:	4638      	mov	r0, r7
 8005a94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a98:	47c8      	blx	r9
 8005a9a:	3001      	adds	r0, #1
 8005a9c:	d023      	beq.n	8005ae6 <_printf_common+0xae>
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	6922      	ldr	r2, [r4, #16]
 8005aa2:	f003 0306 	and.w	r3, r3, #6
 8005aa6:	2b04      	cmp	r3, #4
 8005aa8:	bf14      	ite	ne
 8005aaa:	2500      	movne	r5, #0
 8005aac:	6833      	ldreq	r3, [r6, #0]
 8005aae:	f04f 0600 	mov.w	r6, #0
 8005ab2:	bf08      	it	eq
 8005ab4:	68e5      	ldreq	r5, [r4, #12]
 8005ab6:	f104 041a 	add.w	r4, r4, #26
 8005aba:	bf08      	it	eq
 8005abc:	1aed      	subeq	r5, r5, r3
 8005abe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005ac2:	bf08      	it	eq
 8005ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	bfc4      	itt	gt
 8005acc:	1a9b      	subgt	r3, r3, r2
 8005ace:	18ed      	addgt	r5, r5, r3
 8005ad0:	42b5      	cmp	r5, r6
 8005ad2:	d11a      	bne.n	8005b0a <_printf_common+0xd2>
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	e008      	b.n	8005aea <_printf_common+0xb2>
 8005ad8:	2301      	movs	r3, #1
 8005ada:	4652      	mov	r2, sl
 8005adc:	4641      	mov	r1, r8
 8005ade:	4638      	mov	r0, r7
 8005ae0:	47c8      	blx	r9
 8005ae2:	3001      	adds	r0, #1
 8005ae4:	d103      	bne.n	8005aee <_printf_common+0xb6>
 8005ae6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aee:	3501      	adds	r5, #1
 8005af0:	e7c1      	b.n	8005a76 <_printf_common+0x3e>
 8005af2:	2030      	movs	r0, #48	@ 0x30
 8005af4:	18e1      	adds	r1, r4, r3
 8005af6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b00:	4422      	add	r2, r4
 8005b02:	3302      	adds	r3, #2
 8005b04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b08:	e7c2      	b.n	8005a90 <_printf_common+0x58>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	4622      	mov	r2, r4
 8005b0e:	4641      	mov	r1, r8
 8005b10:	4638      	mov	r0, r7
 8005b12:	47c8      	blx	r9
 8005b14:	3001      	adds	r0, #1
 8005b16:	d0e6      	beq.n	8005ae6 <_printf_common+0xae>
 8005b18:	3601      	adds	r6, #1
 8005b1a:	e7d9      	b.n	8005ad0 <_printf_common+0x98>

08005b1c <_printf_i>:
 8005b1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b20:	7e0f      	ldrb	r7, [r1, #24]
 8005b22:	4691      	mov	r9, r2
 8005b24:	2f78      	cmp	r7, #120	@ 0x78
 8005b26:	4680      	mov	r8, r0
 8005b28:	460c      	mov	r4, r1
 8005b2a:	469a      	mov	sl, r3
 8005b2c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b32:	d807      	bhi.n	8005b44 <_printf_i+0x28>
 8005b34:	2f62      	cmp	r7, #98	@ 0x62
 8005b36:	d80a      	bhi.n	8005b4e <_printf_i+0x32>
 8005b38:	2f00      	cmp	r7, #0
 8005b3a:	f000 80d3 	beq.w	8005ce4 <_printf_i+0x1c8>
 8005b3e:	2f58      	cmp	r7, #88	@ 0x58
 8005b40:	f000 80ba 	beq.w	8005cb8 <_printf_i+0x19c>
 8005b44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b4c:	e03a      	b.n	8005bc4 <_printf_i+0xa8>
 8005b4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b52:	2b15      	cmp	r3, #21
 8005b54:	d8f6      	bhi.n	8005b44 <_printf_i+0x28>
 8005b56:	a101      	add	r1, pc, #4	@ (adr r1, 8005b5c <_printf_i+0x40>)
 8005b58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b5c:	08005bb5 	.word	0x08005bb5
 8005b60:	08005bc9 	.word	0x08005bc9
 8005b64:	08005b45 	.word	0x08005b45
 8005b68:	08005b45 	.word	0x08005b45
 8005b6c:	08005b45 	.word	0x08005b45
 8005b70:	08005b45 	.word	0x08005b45
 8005b74:	08005bc9 	.word	0x08005bc9
 8005b78:	08005b45 	.word	0x08005b45
 8005b7c:	08005b45 	.word	0x08005b45
 8005b80:	08005b45 	.word	0x08005b45
 8005b84:	08005b45 	.word	0x08005b45
 8005b88:	08005ccb 	.word	0x08005ccb
 8005b8c:	08005bf3 	.word	0x08005bf3
 8005b90:	08005c85 	.word	0x08005c85
 8005b94:	08005b45 	.word	0x08005b45
 8005b98:	08005b45 	.word	0x08005b45
 8005b9c:	08005ced 	.word	0x08005ced
 8005ba0:	08005b45 	.word	0x08005b45
 8005ba4:	08005bf3 	.word	0x08005bf3
 8005ba8:	08005b45 	.word	0x08005b45
 8005bac:	08005b45 	.word	0x08005b45
 8005bb0:	08005c8d 	.word	0x08005c8d
 8005bb4:	6833      	ldr	r3, [r6, #0]
 8005bb6:	1d1a      	adds	r2, r3, #4
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6032      	str	r2, [r6, #0]
 8005bbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e09e      	b.n	8005d06 <_printf_i+0x1ea>
 8005bc8:	6833      	ldr	r3, [r6, #0]
 8005bca:	6820      	ldr	r0, [r4, #0]
 8005bcc:	1d19      	adds	r1, r3, #4
 8005bce:	6031      	str	r1, [r6, #0]
 8005bd0:	0606      	lsls	r6, r0, #24
 8005bd2:	d501      	bpl.n	8005bd8 <_printf_i+0xbc>
 8005bd4:	681d      	ldr	r5, [r3, #0]
 8005bd6:	e003      	b.n	8005be0 <_printf_i+0xc4>
 8005bd8:	0645      	lsls	r5, r0, #25
 8005bda:	d5fb      	bpl.n	8005bd4 <_printf_i+0xb8>
 8005bdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005be0:	2d00      	cmp	r5, #0
 8005be2:	da03      	bge.n	8005bec <_printf_i+0xd0>
 8005be4:	232d      	movs	r3, #45	@ 0x2d
 8005be6:	426d      	negs	r5, r5
 8005be8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bec:	230a      	movs	r3, #10
 8005bee:	4859      	ldr	r0, [pc, #356]	@ (8005d54 <_printf_i+0x238>)
 8005bf0:	e011      	b.n	8005c16 <_printf_i+0xfa>
 8005bf2:	6821      	ldr	r1, [r4, #0]
 8005bf4:	6833      	ldr	r3, [r6, #0]
 8005bf6:	0608      	lsls	r0, r1, #24
 8005bf8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005bfc:	d402      	bmi.n	8005c04 <_printf_i+0xe8>
 8005bfe:	0649      	lsls	r1, r1, #25
 8005c00:	bf48      	it	mi
 8005c02:	b2ad      	uxthmi	r5, r5
 8005c04:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c06:	6033      	str	r3, [r6, #0]
 8005c08:	bf14      	ite	ne
 8005c0a:	230a      	movne	r3, #10
 8005c0c:	2308      	moveq	r3, #8
 8005c0e:	4851      	ldr	r0, [pc, #324]	@ (8005d54 <_printf_i+0x238>)
 8005c10:	2100      	movs	r1, #0
 8005c12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c16:	6866      	ldr	r6, [r4, #4]
 8005c18:	2e00      	cmp	r6, #0
 8005c1a:	bfa8      	it	ge
 8005c1c:	6821      	ldrge	r1, [r4, #0]
 8005c1e:	60a6      	str	r6, [r4, #8]
 8005c20:	bfa4      	itt	ge
 8005c22:	f021 0104 	bicge.w	r1, r1, #4
 8005c26:	6021      	strge	r1, [r4, #0]
 8005c28:	b90d      	cbnz	r5, 8005c2e <_printf_i+0x112>
 8005c2a:	2e00      	cmp	r6, #0
 8005c2c:	d04b      	beq.n	8005cc6 <_printf_i+0x1aa>
 8005c2e:	4616      	mov	r6, r2
 8005c30:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c34:	fb03 5711 	mls	r7, r3, r1, r5
 8005c38:	5dc7      	ldrb	r7, [r0, r7]
 8005c3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c3e:	462f      	mov	r7, r5
 8005c40:	42bb      	cmp	r3, r7
 8005c42:	460d      	mov	r5, r1
 8005c44:	d9f4      	bls.n	8005c30 <_printf_i+0x114>
 8005c46:	2b08      	cmp	r3, #8
 8005c48:	d10b      	bne.n	8005c62 <_printf_i+0x146>
 8005c4a:	6823      	ldr	r3, [r4, #0]
 8005c4c:	07df      	lsls	r7, r3, #31
 8005c4e:	d508      	bpl.n	8005c62 <_printf_i+0x146>
 8005c50:	6923      	ldr	r3, [r4, #16]
 8005c52:	6861      	ldr	r1, [r4, #4]
 8005c54:	4299      	cmp	r1, r3
 8005c56:	bfde      	ittt	le
 8005c58:	2330      	movle	r3, #48	@ 0x30
 8005c5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c5e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005c62:	1b92      	subs	r2, r2, r6
 8005c64:	6122      	str	r2, [r4, #16]
 8005c66:	464b      	mov	r3, r9
 8005c68:	4621      	mov	r1, r4
 8005c6a:	4640      	mov	r0, r8
 8005c6c:	f8cd a000 	str.w	sl, [sp]
 8005c70:	aa03      	add	r2, sp, #12
 8005c72:	f7ff fee1 	bl	8005a38 <_printf_common>
 8005c76:	3001      	adds	r0, #1
 8005c78:	d14a      	bne.n	8005d10 <_printf_i+0x1f4>
 8005c7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c7e:	b004      	add	sp, #16
 8005c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	f043 0320 	orr.w	r3, r3, #32
 8005c8a:	6023      	str	r3, [r4, #0]
 8005c8c:	2778      	movs	r7, #120	@ 0x78
 8005c8e:	4832      	ldr	r0, [pc, #200]	@ (8005d58 <_printf_i+0x23c>)
 8005c90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c94:	6823      	ldr	r3, [r4, #0]
 8005c96:	6831      	ldr	r1, [r6, #0]
 8005c98:	061f      	lsls	r7, r3, #24
 8005c9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c9e:	d402      	bmi.n	8005ca6 <_printf_i+0x18a>
 8005ca0:	065f      	lsls	r7, r3, #25
 8005ca2:	bf48      	it	mi
 8005ca4:	b2ad      	uxthmi	r5, r5
 8005ca6:	6031      	str	r1, [r6, #0]
 8005ca8:	07d9      	lsls	r1, r3, #31
 8005caa:	bf44      	itt	mi
 8005cac:	f043 0320 	orrmi.w	r3, r3, #32
 8005cb0:	6023      	strmi	r3, [r4, #0]
 8005cb2:	b11d      	cbz	r5, 8005cbc <_printf_i+0x1a0>
 8005cb4:	2310      	movs	r3, #16
 8005cb6:	e7ab      	b.n	8005c10 <_printf_i+0xf4>
 8005cb8:	4826      	ldr	r0, [pc, #152]	@ (8005d54 <_printf_i+0x238>)
 8005cba:	e7e9      	b.n	8005c90 <_printf_i+0x174>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	f023 0320 	bic.w	r3, r3, #32
 8005cc2:	6023      	str	r3, [r4, #0]
 8005cc4:	e7f6      	b.n	8005cb4 <_printf_i+0x198>
 8005cc6:	4616      	mov	r6, r2
 8005cc8:	e7bd      	b.n	8005c46 <_printf_i+0x12a>
 8005cca:	6833      	ldr	r3, [r6, #0]
 8005ccc:	6825      	ldr	r5, [r4, #0]
 8005cce:	1d18      	adds	r0, r3, #4
 8005cd0:	6961      	ldr	r1, [r4, #20]
 8005cd2:	6030      	str	r0, [r6, #0]
 8005cd4:	062e      	lsls	r6, r5, #24
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	d501      	bpl.n	8005cde <_printf_i+0x1c2>
 8005cda:	6019      	str	r1, [r3, #0]
 8005cdc:	e002      	b.n	8005ce4 <_printf_i+0x1c8>
 8005cde:	0668      	lsls	r0, r5, #25
 8005ce0:	d5fb      	bpl.n	8005cda <_printf_i+0x1be>
 8005ce2:	8019      	strh	r1, [r3, #0]
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	4616      	mov	r6, r2
 8005ce8:	6123      	str	r3, [r4, #16]
 8005cea:	e7bc      	b.n	8005c66 <_printf_i+0x14a>
 8005cec:	6833      	ldr	r3, [r6, #0]
 8005cee:	2100      	movs	r1, #0
 8005cf0:	1d1a      	adds	r2, r3, #4
 8005cf2:	6032      	str	r2, [r6, #0]
 8005cf4:	681e      	ldr	r6, [r3, #0]
 8005cf6:	6862      	ldr	r2, [r4, #4]
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	f000 f893 	bl	8005e24 <memchr>
 8005cfe:	b108      	cbz	r0, 8005d04 <_printf_i+0x1e8>
 8005d00:	1b80      	subs	r0, r0, r6
 8005d02:	6060      	str	r0, [r4, #4]
 8005d04:	6863      	ldr	r3, [r4, #4]
 8005d06:	6123      	str	r3, [r4, #16]
 8005d08:	2300      	movs	r3, #0
 8005d0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d0e:	e7aa      	b.n	8005c66 <_printf_i+0x14a>
 8005d10:	4632      	mov	r2, r6
 8005d12:	4649      	mov	r1, r9
 8005d14:	4640      	mov	r0, r8
 8005d16:	6923      	ldr	r3, [r4, #16]
 8005d18:	47d0      	blx	sl
 8005d1a:	3001      	adds	r0, #1
 8005d1c:	d0ad      	beq.n	8005c7a <_printf_i+0x15e>
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	079b      	lsls	r3, r3, #30
 8005d22:	d413      	bmi.n	8005d4c <_printf_i+0x230>
 8005d24:	68e0      	ldr	r0, [r4, #12]
 8005d26:	9b03      	ldr	r3, [sp, #12]
 8005d28:	4298      	cmp	r0, r3
 8005d2a:	bfb8      	it	lt
 8005d2c:	4618      	movlt	r0, r3
 8005d2e:	e7a6      	b.n	8005c7e <_printf_i+0x162>
 8005d30:	2301      	movs	r3, #1
 8005d32:	4632      	mov	r2, r6
 8005d34:	4649      	mov	r1, r9
 8005d36:	4640      	mov	r0, r8
 8005d38:	47d0      	blx	sl
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	d09d      	beq.n	8005c7a <_printf_i+0x15e>
 8005d3e:	3501      	adds	r5, #1
 8005d40:	68e3      	ldr	r3, [r4, #12]
 8005d42:	9903      	ldr	r1, [sp, #12]
 8005d44:	1a5b      	subs	r3, r3, r1
 8005d46:	42ab      	cmp	r3, r5
 8005d48:	dcf2      	bgt.n	8005d30 <_printf_i+0x214>
 8005d4a:	e7eb      	b.n	8005d24 <_printf_i+0x208>
 8005d4c:	2500      	movs	r5, #0
 8005d4e:	f104 0619 	add.w	r6, r4, #25
 8005d52:	e7f5      	b.n	8005d40 <_printf_i+0x224>
 8005d54:	0800606d 	.word	0x0800606d
 8005d58:	0800607e 	.word	0x0800607e

08005d5c <__malloc_lock>:
 8005d5c:	4801      	ldr	r0, [pc, #4]	@ (8005d64 <__malloc_lock+0x8>)
 8005d5e:	f7ff bc6f 	b.w	8005640 <__retarget_lock_acquire_recursive>
 8005d62:	bf00      	nop
 8005d64:	200044fc 	.word	0x200044fc

08005d68 <__malloc_unlock>:
 8005d68:	4801      	ldr	r0, [pc, #4]	@ (8005d70 <__malloc_unlock+0x8>)
 8005d6a:	f7ff bc6a 	b.w	8005642 <__retarget_lock_release_recursive>
 8005d6e:	bf00      	nop
 8005d70:	200044fc 	.word	0x200044fc

08005d74 <_realloc_r>:
 8005d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d78:	4680      	mov	r8, r0
 8005d7a:	4615      	mov	r5, r2
 8005d7c:	460c      	mov	r4, r1
 8005d7e:	b921      	cbnz	r1, 8005d8a <_realloc_r+0x16>
 8005d80:	4611      	mov	r1, r2
 8005d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d86:	f7ff bdd7 	b.w	8005938 <_malloc_r>
 8005d8a:	b92a      	cbnz	r2, 8005d98 <_realloc_r+0x24>
 8005d8c:	f000 f866 	bl	8005e5c <_free_r>
 8005d90:	2400      	movs	r4, #0
 8005d92:	4620      	mov	r0, r4
 8005d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d98:	f000 f8a8 	bl	8005eec <_malloc_usable_size_r>
 8005d9c:	4285      	cmp	r5, r0
 8005d9e:	4606      	mov	r6, r0
 8005da0:	d802      	bhi.n	8005da8 <_realloc_r+0x34>
 8005da2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005da6:	d8f4      	bhi.n	8005d92 <_realloc_r+0x1e>
 8005da8:	4629      	mov	r1, r5
 8005daa:	4640      	mov	r0, r8
 8005dac:	f7ff fdc4 	bl	8005938 <_malloc_r>
 8005db0:	4607      	mov	r7, r0
 8005db2:	2800      	cmp	r0, #0
 8005db4:	d0ec      	beq.n	8005d90 <_realloc_r+0x1c>
 8005db6:	42b5      	cmp	r5, r6
 8005db8:	462a      	mov	r2, r5
 8005dba:	4621      	mov	r1, r4
 8005dbc:	bf28      	it	cs
 8005dbe:	4632      	movcs	r2, r6
 8005dc0:	f000 f83e 	bl	8005e40 <memcpy>
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	f000 f848 	bl	8005e5c <_free_r>
 8005dcc:	463c      	mov	r4, r7
 8005dce:	e7e0      	b.n	8005d92 <_realloc_r+0x1e>

08005dd0 <memmove>:
 8005dd0:	4288      	cmp	r0, r1
 8005dd2:	b510      	push	{r4, lr}
 8005dd4:	eb01 0402 	add.w	r4, r1, r2
 8005dd8:	d902      	bls.n	8005de0 <memmove+0x10>
 8005dda:	4284      	cmp	r4, r0
 8005ddc:	4623      	mov	r3, r4
 8005dde:	d807      	bhi.n	8005df0 <memmove+0x20>
 8005de0:	1e43      	subs	r3, r0, #1
 8005de2:	42a1      	cmp	r1, r4
 8005de4:	d008      	beq.n	8005df8 <memmove+0x28>
 8005de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dee:	e7f8      	b.n	8005de2 <memmove+0x12>
 8005df0:	4601      	mov	r1, r0
 8005df2:	4402      	add	r2, r0
 8005df4:	428a      	cmp	r2, r1
 8005df6:	d100      	bne.n	8005dfa <memmove+0x2a>
 8005df8:	bd10      	pop	{r4, pc}
 8005dfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e02:	e7f7      	b.n	8005df4 <memmove+0x24>

08005e04 <_sbrk_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	2300      	movs	r3, #0
 8005e08:	4d05      	ldr	r5, [pc, #20]	@ (8005e20 <_sbrk_r+0x1c>)
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	4608      	mov	r0, r1
 8005e0e:	602b      	str	r3, [r5, #0]
 8005e10:	f7fb fd6e 	bl	80018f0 <_sbrk>
 8005e14:	1c43      	adds	r3, r0, #1
 8005e16:	d102      	bne.n	8005e1e <_sbrk_r+0x1a>
 8005e18:	682b      	ldr	r3, [r5, #0]
 8005e1a:	b103      	cbz	r3, 8005e1e <_sbrk_r+0x1a>
 8005e1c:	6023      	str	r3, [r4, #0]
 8005e1e:	bd38      	pop	{r3, r4, r5, pc}
 8005e20:	20004508 	.word	0x20004508

08005e24 <memchr>:
 8005e24:	4603      	mov	r3, r0
 8005e26:	b510      	push	{r4, lr}
 8005e28:	b2c9      	uxtb	r1, r1
 8005e2a:	4402      	add	r2, r0
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	4618      	mov	r0, r3
 8005e30:	d101      	bne.n	8005e36 <memchr+0x12>
 8005e32:	2000      	movs	r0, #0
 8005e34:	e003      	b.n	8005e3e <memchr+0x1a>
 8005e36:	7804      	ldrb	r4, [r0, #0]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	428c      	cmp	r4, r1
 8005e3c:	d1f6      	bne.n	8005e2c <memchr+0x8>
 8005e3e:	bd10      	pop	{r4, pc}

08005e40 <memcpy>:
 8005e40:	440a      	add	r2, r1
 8005e42:	4291      	cmp	r1, r2
 8005e44:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005e48:	d100      	bne.n	8005e4c <memcpy+0xc>
 8005e4a:	4770      	bx	lr
 8005e4c:	b510      	push	{r4, lr}
 8005e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e52:	4291      	cmp	r1, r2
 8005e54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e58:	d1f9      	bne.n	8005e4e <memcpy+0xe>
 8005e5a:	bd10      	pop	{r4, pc}

08005e5c <_free_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4605      	mov	r5, r0
 8005e60:	2900      	cmp	r1, #0
 8005e62:	d040      	beq.n	8005ee6 <_free_r+0x8a>
 8005e64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e68:	1f0c      	subs	r4, r1, #4
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	bfb8      	it	lt
 8005e6e:	18e4      	addlt	r4, r4, r3
 8005e70:	f7ff ff74 	bl	8005d5c <__malloc_lock>
 8005e74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ee8 <_free_r+0x8c>)
 8005e76:	6813      	ldr	r3, [r2, #0]
 8005e78:	b933      	cbnz	r3, 8005e88 <_free_r+0x2c>
 8005e7a:	6063      	str	r3, [r4, #4]
 8005e7c:	6014      	str	r4, [r2, #0]
 8005e7e:	4628      	mov	r0, r5
 8005e80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e84:	f7ff bf70 	b.w	8005d68 <__malloc_unlock>
 8005e88:	42a3      	cmp	r3, r4
 8005e8a:	d908      	bls.n	8005e9e <_free_r+0x42>
 8005e8c:	6820      	ldr	r0, [r4, #0]
 8005e8e:	1821      	adds	r1, r4, r0
 8005e90:	428b      	cmp	r3, r1
 8005e92:	bf01      	itttt	eq
 8005e94:	6819      	ldreq	r1, [r3, #0]
 8005e96:	685b      	ldreq	r3, [r3, #4]
 8005e98:	1809      	addeq	r1, r1, r0
 8005e9a:	6021      	streq	r1, [r4, #0]
 8005e9c:	e7ed      	b.n	8005e7a <_free_r+0x1e>
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	b10b      	cbz	r3, 8005ea8 <_free_r+0x4c>
 8005ea4:	42a3      	cmp	r3, r4
 8005ea6:	d9fa      	bls.n	8005e9e <_free_r+0x42>
 8005ea8:	6811      	ldr	r1, [r2, #0]
 8005eaa:	1850      	adds	r0, r2, r1
 8005eac:	42a0      	cmp	r0, r4
 8005eae:	d10b      	bne.n	8005ec8 <_free_r+0x6c>
 8005eb0:	6820      	ldr	r0, [r4, #0]
 8005eb2:	4401      	add	r1, r0
 8005eb4:	1850      	adds	r0, r2, r1
 8005eb6:	4283      	cmp	r3, r0
 8005eb8:	6011      	str	r1, [r2, #0]
 8005eba:	d1e0      	bne.n	8005e7e <_free_r+0x22>
 8005ebc:	6818      	ldr	r0, [r3, #0]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	4408      	add	r0, r1
 8005ec2:	6010      	str	r0, [r2, #0]
 8005ec4:	6053      	str	r3, [r2, #4]
 8005ec6:	e7da      	b.n	8005e7e <_free_r+0x22>
 8005ec8:	d902      	bls.n	8005ed0 <_free_r+0x74>
 8005eca:	230c      	movs	r3, #12
 8005ecc:	602b      	str	r3, [r5, #0]
 8005ece:	e7d6      	b.n	8005e7e <_free_r+0x22>
 8005ed0:	6820      	ldr	r0, [r4, #0]
 8005ed2:	1821      	adds	r1, r4, r0
 8005ed4:	428b      	cmp	r3, r1
 8005ed6:	bf01      	itttt	eq
 8005ed8:	6819      	ldreq	r1, [r3, #0]
 8005eda:	685b      	ldreq	r3, [r3, #4]
 8005edc:	1809      	addeq	r1, r1, r0
 8005ede:	6021      	streq	r1, [r4, #0]
 8005ee0:	6063      	str	r3, [r4, #4]
 8005ee2:	6054      	str	r4, [r2, #4]
 8005ee4:	e7cb      	b.n	8005e7e <_free_r+0x22>
 8005ee6:	bd38      	pop	{r3, r4, r5, pc}
 8005ee8:	20004504 	.word	0x20004504

08005eec <_malloc_usable_size_r>:
 8005eec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ef0:	1f18      	subs	r0, r3, #4
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	bfbc      	itt	lt
 8005ef6:	580b      	ldrlt	r3, [r1, r0]
 8005ef8:	18c0      	addlt	r0, r0, r3
 8005efa:	4770      	bx	lr

08005efc <_init>:
 8005efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efe:	bf00      	nop
 8005f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f02:	bc08      	pop	{r3}
 8005f04:	469e      	mov	lr, r3
 8005f06:	4770      	bx	lr

08005f08 <_fini>:
 8005f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0a:	bf00      	nop
 8005f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f0e:	bc08      	pop	{r3}
 8005f10:	469e      	mov	lr, r3
 8005f12:	4770      	bx	lr
