{"Source Block": ["oh/elink/hdl/esaxi.v@276:295@HdlStmProcess", "   \n   \n   //###################################################\n   //#WRITE CHANNEL\n   //###################################################\n   always @ (posedge s_axi_aclk)\n     if(~s_axi_aresetn) \n       s_axi_wready <= 1'b0;      \n     else\n       begin\n\t  if( last_wr_beat )\n\t    s_axi_wready <= 1'b0;\n\t  else if( write_active )\n\t    s_axi_wready <= ~emwr_progfull;\n       end\n   \n   // implement write response logic generation\n   // the write response and response valid signals are asserted by the slave \n   // at the end of each transaction, burst or single.\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[289, "\t    s_axi_wready <= ~emwr_progfull;\n"]], "Add": [[289, "\t    s_axi_wready <= ~txwr_wait;\n"]]}}