Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 12:03:46 2019
| Host         : DELL-TVA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Teller_control_sets_placed.rpt
| Design       : Teller
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+---------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+---------------------------+------------------+----------------+
|  Clocking_Wizard/inst/clk_5MHz |               |                           |                4 |              4 |
|  Clock_1Hz_reg_n_0             |               |                           |                3 |              6 |
|  Clocking_Wizard/inst/clk_5MHz |               | Counter_50000[15]_i_1_n_0 |                4 |             15 |
|  Clocking_Wizard/inst/clk_5MHz |               | Counter_5M[22]_i_1_n_0    |                6 |             22 |
+--------------------------------+---------------+---------------------------+------------------+----------------+


