
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0001e65c  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000001c0  20000000  6001eacc  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000c680  200001c0  6001ec8c  000281c0  2**2
                  ALLOC
  4 .comment      0000060c  00000000  00000000  000281c0  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000013c8  00000000  00000000  000287cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00002e0e  00000000  00000000  00029b94  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001b4ff  00000000  00000000  0002c9a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003898  00000000  00000000  00047ea1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000d571  00000000  00000000  0004b739  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00004354  00000000  00000000  00058cac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000085bc  00000000  00000000  0005d000  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006d96  00000000  00000000  000655bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000e8fe2  00000000  00000000  0006c352  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00155334  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00001318  00000000  00000000  00155359  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	000143b1 	.word	0x000143b1
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00014641 	.word	0x00014641
  3c:	00014691 	.word	0x00014691
  40:	0000031b 	.word	0x0000031b
  44:	0000a1a5 	.word	0x0000a1a5
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00005971 	.word	0x00005971
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00002a71 	.word	0x00002a71
  6c:	00002a9d 	.word	0x00002a9d
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	000042d1 	.word	0x000042d1
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	000042fd 	.word	0x000042fd
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a51 	.word	0x00000a51
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00008171 	.word	0x00008171
 21c:	00008199 	.word	0x00008199
 220:	000081c1 	.word	0x000081c1
 224:	000081e9 	.word	0x000081e9
 228:	00008211 	.word	0x00008211
 22c:	00008239 	.word	0x00008239
 230:	00008261 	.word	0x00008261
 234:	00008289 	.word	0x00008289
 238:	000082b1 	.word	0x000082b1
 23c:	000082d9 	.word	0x000082d9
 240:	00008301 	.word	0x00008301
 244:	00008329 	.word	0x00008329
 248:	00008351 	.word	0x00008351
 24c:	00008379 	.word	0x00008379
 250:	000083a1 	.word	0x000083a1
 254:	000083c9 	.word	0x000083c9
 258:	000083f1 	.word	0x000083f1
 25c:	00008419 	.word	0x00008419
 260:	00008441 	.word	0x00008441
 264:	00008469 	.word	0x00008469
 268:	00008491 	.word	0x00008491
 26c:	000084b9 	.word	0x000084b9
 270:	000084e1 	.word	0x000084e1
 274:	00008509 	.word	0x00008509
 278:	00008531 	.word	0x00008531
 27c:	00008559 	.word	0x00008559
 280:	00008581 	.word	0x00008581
 284:	000085a9 	.word	0x000085a9
 288:	000085d1 	.word	0x000085d1
 28c:	000085f9 	.word	0x000085f9
 290:	00008621 	.word	0x00008621
 294:	00008649 	.word	0x00008649

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000a4e1 	.word	0x0000a4e1
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	0001eacc 	.word	0x0001eacc
 450:	6001eacc 	.word	0x6001eacc
 454:	20000000 	.word	0x20000000
 458:	200001c0 	.word	0x200001c0
 45c:	00000000 	.word	0x00000000
 460:	200001c0 	.word	0x200001c0
 464:	2000c840 	.word	0x2000c840
 468:	000147c1 	.word	0x000147c1
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 13c0 	movw	r3, #448	; 0x1c0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0000 	movw	r0, #0
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 ff69 	bl	439c <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 ff94 	bl	4408 <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 13c4 	movw	r3, #452	; 0x1c4
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 13c4 	movw	r3, #452	; 0x1c4
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f014 f820 	bl	14568 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 13c4 	movw	r3, #452	; 0x1c4
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 13c4 	movw	r3, #452	; 0x1c4
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 13c4 	movw	r3, #452	; 0x1c4
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 13c4 	movw	r3, #452	; 0x1c4
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 13c4 	movw	r3, #452	; 0x1c4
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f014 f826 	bl	145d8 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 13c4 	movw	r3, #452	; 0x1c4
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 13c4 	movw	r3, #452	; 0x1c4
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 13c4 	movw	r3, #452	; 0x1c4
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 13c4 	movw	r3, #452	; 0x1c4
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 13c4 	movw	r3, #452	; 0x1c4
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 ff91 	bl	14568 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 13c4 	movw	r3, #452	; 0x1c4
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 13c4 	movw	r3, #452	; 0x1c4
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 13c4 	movw	r3, #452	; 0x1c4
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 13c4 	movw	r3, #452	; 0x1c4
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 13c4 	movw	r3, #452	; 0x1c4
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 13c4 	movw	r3, #452	; 0x1c4
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 ff8d 	bl	145d8 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 ff44 	bl	14568 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 13c4 	movw	r3, #452	; 0x1c4
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 ff6b 	bl	145d8 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:




int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90d 	bl	b2c <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fe87 	bl	f630 <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 13c8 	movw	r3, #456	; 0x1c8
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 13c8 	movw	r3, #456	; 0x1c8
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d068      	beq.n	a0e <main+0x106>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f5 	movw	r0, #2805	; 0xaf5
     94c:	f2c0 0000 	movt	r0, #0
     950:	f245 4104 	movw	r1, #21508	; 0x5404
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f010 f83e 	bl	109e0 <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 2089 	movw	r0, #2697	; 0xa89
     974:	f2c0 0000 	movt	r0, #0
     978:	f245 4108 	movw	r1, #21512	; 0x5408
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f010 f82a 	bl	109e0 <xTaskCreate>
		//printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     98c:	f640 2311 	movw	r3, #2577	; 0xa11
     990:	f2c0 0300 	movt	r3, #0
     994:	9300      	str	r3, [sp, #0]
     996:	f245 400c 	movw	r0, #21516	; 0x540c
     99a:	f2c0 0001 	movt	r0, #1
     99e:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9a2:	f04f 0201 	mov.w	r2, #1
     9a6:	f04f 0300 	mov.w	r3, #0
     9aa:	f012 ff09 	bl	137c0 <xTimerCreate>
     9ae:	4602      	mov	r2, r0
     9b0:	f240 13cc 	movw	r3, #460	; 0x1cc
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9ba:	f04f 0302 	mov.w	r3, #2
     9be:	9300      	str	r3, [sp, #0]
     9c0:	f04f 0300 	mov.w	r3, #0
     9c4:	9301      	str	r3, [sp, #4]
     9c6:	f241 10dd 	movw	r0, #4573	; 0x11dd
     9ca:	f2c0 0000 	movt	r0, #0
     9ce:	f245 4118 	movw	r1, #21528	; 0x5418
     9d2:	f2c0 0101 	movt	r1, #1
     9d6:	f44f 7287 	mov.w	r2, #270	; 0x10e
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f00f ffff 	bl	109e0 <xTaskCreate>

		xTaskCreate( uart_task, "uart_task" ,( unsigned short ) 512 , NULL, tskIDLE_PRIORITY+1, NULL);
     9e2:	f04f 0301 	mov.w	r3, #1
     9e6:	9300      	str	r3, [sp, #0]
     9e8:	f04f 0300 	mov.w	r3, #0
     9ec:	9301      	str	r3, [sp, #4]
     9ee:	f640 4025 	movw	r0, #3109	; 0xc25
     9f2:	f2c0 0000 	movt	r0, #0
     9f6:	f245 411c 	movw	r1, #21532	; 0x541c
     9fa:	f2c0 0101 	movt	r1, #1
     9fe:	f44f 7200 	mov.w	r2, #512	; 0x200
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	f00f ffeb 	bl	109e0 <xTaskCreate>


		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0a:	f010 fe59 	bl	116c0 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a0e:	e7fe      	b.n	a0e <main+0x106>

00000a10 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a10:	b580      	push	{r7, lr}
     a12:	b084      	sub	sp, #16
     a14:	af02      	add	r7, sp, #8
     a16:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a18:	f240 13d0 	movw	r3, #464	; 0x1d0
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	681b      	ldr	r3, [r3, #0]
     a22:	2b00      	cmp	r3, #0
     a24:	d010      	beq.n	a48 <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a26:	f240 13cc 	movw	r3, #460	; 0x1cc
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	f04f 0200 	mov.w	r2, #0
     a34:	9200      	str	r2, [sp, #0]
     a36:	4618      	mov	r0, r3
     a38:	f04f 0104 	mov.w	r1, #4
     a3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a40:	f04f 0300 	mov.w	r3, #0
     a44:	f012 ff0e 	bl	13864 <xTimerGenericCommand>
	}
}
     a48:	f107 0708 	add.w	r7, r7, #8
     a4c:	46bd      	mov	sp, r7
     a4e:	bd80      	pop	{r7, pc}

00000a50 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a56:	f04f 0300 	mov.w	r3, #0
     a5a:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a5c:	f04f 0008 	mov.w	r0, #8
     a60:	f003 fdfe 	bl	4660 <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a64:	687b      	ldr	r3, [r7, #4]
     a66:	2b00      	cmp	r3, #0
     a68:	d00a      	beq.n	a80 <GPIO8_IRQHandler+0x30>
     a6a:	f64e 5304 	movw	r3, #60676	; 0xed04
     a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a76:	601a      	str	r2, [r3, #0]
     a78:	f3bf 8f4f 	dsb	sy
     a7c:	f3bf 8f6f 	isb	sy
}
     a80:	f107 0708 	add.w	r7, r7, #8
     a84:	46bd      	mov	sp, r7
     a86:	bd80      	pop	{r7, pc}

00000a88 <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a88:	b590      	push	{r4, r7, lr}
     a8a:	b087      	sub	sp, #28
     a8c:	af02      	add	r7, sp, #8
     a8e:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a90:	f04f 0364 	mov.w	r3, #100	; 0x64
     a94:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a96:	f240 13cc 	movw	r3, #460	; 0x1cc
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	681c      	ldr	r4, [r3, #0]
     aa0:	f010 ff64 	bl	1196c <xTaskGetTickCount>
     aa4:	4603      	mov	r3, r0
     aa6:	f04f 32ff 	mov.w	r2, #4294967295
     aaa:	9200      	str	r2, [sp, #0]
     aac:	4620      	mov	r0, r4
     aae:	f04f 0101 	mov.w	r1, #1
     ab2:	461a      	mov	r2, r3
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	f012 fed4 	bl	13864 <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     abc:	f010 ff56 	bl	1196c <xTaskGetTickCount>
     ac0:	4603      	mov	r3, r0
     ac2:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac4:	f107 030c 	add.w	r3, r7, #12
     ac8:	4618      	mov	r0, r3
     aca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ace:	f010 f9c9 	bl	10e64 <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad2:	f240 13c8 	movw	r3, #456	; 0x1c8
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	f107 0308 	add.w	r3, r7, #8
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f04f 0200 	mov.w	r2, #0
     ae8:	f04f 0300 	mov.w	r3, #0
     aec:	f00e feb4 	bl	f858 <xQueueGenericSend>
	}
     af0:	e7e8      	b.n	ac4 <prvQueueSendTask+0x3c>
     af2:	bf00      	nop

00000af4 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af4:	b580      	push	{r7, lr}
     af6:	b084      	sub	sp, #16
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	e000      	b.n	b00 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     afe:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b00:	f240 13c8 	movw	r3, #456	; 0x1c8
     b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	f107 030c 	add.w	r3, r7, #12
     b0e:	4610      	mov	r0, r2
     b10:	4619      	mov	r1, r3
     b12:	f04f 32ff 	mov.w	r2, #4294967295
     b16:	f00f f8ef 	bl	fcf8 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	2b64      	cmp	r3, #100	; 0x64
     b1e:	d1ee      	bne.n	afe <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b20:	f04f 0005 	mov.w	r0, #5
     b24:	f7ff fd86 	bl	634 <vParTestToggleLED>
		}
	}
     b28:	e7ea      	b.n	b00 <prvQueueReceiveTask+0xc>
     b2a:	bf00      	nop

00000b2c <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b2c:	b580      	push	{r7, lr}
     b2e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b30:	f009 fcdc 	bl	a4ec <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b34:	f7ff fcc4 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b38:	f24a 5068 	movw	r0, #42344	; 0xa568
     b3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b44:	f04f 0203 	mov.w	r2, #3
     b48:	f001 fa88 	bl	205c <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b4c:	f008 fcd6 	bl	94fc <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b50:	f04f 0028 	mov.w	r0, #40	; 0x28
     b54:	f04f 0105 	mov.w	r1, #5
     b58:	f7ff fe32 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b5c:	f04f 0028 	mov.w	r0, #40	; 0x28
     b60:	f7ff fdd6 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b64:	f04f 0008 	mov.w	r0, #8
     b68:	f04f 0162 	mov.w	r1, #98	; 0x62
     b6c:	f003 fc4c 	bl	4408 <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b70:	f04f 0008 	mov.w	r0, #8
     b74:	f003 fd1a 	bl	45ac <MSS_GPIO_enable_irq>
}
     b78:	bd80      	pop	{r7, pc}
     b7a:	bf00      	nop

00000b7c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b80:	e7fe      	b.n	b80 <vApplicationMallocFailedHook+0x4>
     b82:	bf00      	nop

00000b84 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b84:	b480      	push	{r7}
     b86:	b085      	sub	sp, #20
     b88:	af00      	add	r7, sp, #0
     b8a:	6078      	str	r0, [r7, #4]
     b8c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
     b92:	f383 8811 	msr	BASEPRI, r3
     b96:	f3bf 8f6f 	isb	sy
     b9a:	f3bf 8f4f 	dsb	sy
     b9e:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba0:	e7fe      	b.n	ba0 <vApplicationStackOverflowHook+0x1c>
     ba2:	bf00      	nop

00000ba4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     baa:	f013 fb5b 	bl	14264 <xPortGetFreeHeapSize>
     bae:	4603      	mov	r3, r0
     bb0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb4:	f107 0708 	add.w	r7, r7, #8
     bb8:	46bd      	mov	sp, r7
     bba:	bd80      	pop	{r7, pc}

00000bbc <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bbc:	b480      	push	{r7}
     bbe:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc0:	f240 13d0 	movw	r3, #464	; 0x1d0
     bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d104      	bne.n	bd8 <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bce:	f245 4328 	movw	r3, #21544	; 0x5428
     bd2:	f2c0 0301 	movt	r3, #1
     bd6:	e004      	b.n	be2 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bd8:	f240 13d0 	movw	r3, #464	; 0x1d0
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
	}
}
     be2:	4618      	mov	r0, r3
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bec:	b580      	push	{r7, lr}
     bee:	b082      	sub	sp, #8
     bf0:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf2:	f04f 33ff 	mov.w	r3, #4294967295
     bf6:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bf8:	f04f 0000 	mov.w	r0, #0
     bfc:	f7ff fe0e 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c00:	6878      	ldr	r0, [r7, #4]
     c02:	6879      	ldr	r1, [r7, #4]
     c04:	f7ff fe6a 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c08:	f7ff fe5a 	bl	8c0 <MSS_TIM64_start>
}
     c0c:	f107 0708 	add.w	r7, r7, #8
     c10:	46bd      	mov	sp, r7
     c12:	bd80      	pop	{r7, pc}

00000c14 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return 0UL;
     c18:	f04f 0300 	mov.w	r3, #0
}
     c1c:	4618      	mov	r0, r3
     c1e:	46bd      	mov	sp, r7
     c20:	bc80      	pop	{r7}
     c22:	4770      	bx	lr

00000c24 <uart_task>:


void uart_task(void *para)
{
     c24:	b580      	push	{r7, lr}
     c26:	b0ac      	sub	sp, #176	; 0xb0
     c28:	af00      	add	r7, sp, #0
     c2a:	6078      	str	r0, [r7, #4]
const uint8_t intro[] = "\n\r \
     c2c:	f245 7350 	movw	r3, #22352	; 0x5750
     c30:	f2c0 0301 	movt	r3, #1
     c34:	f107 010c 	add.w	r1, r7, #12
     c38:	461a      	mov	r2, r3
     c3a:	f04f 03a1 	mov.w	r3, #161	; 0xa1
     c3e:	4608      	mov	r0, r1
     c40:	4611      	mov	r1, r2
     c42:	461a      	mov	r2, r3
     c44:	f013 fde4 	bl	14810 <memcpy>
\n\r \
********* Please select option **************\n\r \
********* 0.  Multimeter *********************\n\r \
";

	MSS_UART_polled_tx_string( &g_mss_uart0, (const uint8_t *)System_logo);
     c48:	f24a 5068 	movw	r0, #42344	; 0xa568
     c4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c50:	f245 4148 	movw	r1, #21576	; 0x5448
     c54:	f2c0 0101 	movt	r1, #1
     c58:	f001 fb74 	bl	2344 <MSS_UART_polled_tx_string>
	MSS_UART_polled_tx( &g_mss_uart0, intro, sizeof(intro) );
     c5c:	f107 030c 	add.w	r3, r7, #12
     c60:	f24a 5068 	movw	r0, #42344	; 0xa568
     c64:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c68:	4619      	mov	r1, r3
     c6a:	f04f 02a1 	mov.w	r2, #161	; 0xa1
     c6e:	f001 faf7 	bl	2260 <MSS_UART_polled_tx>

	for( ;; )
		{

		}
     c72:	e7fe      	b.n	c72 <uart_task+0x4e>

00000c74 <printchar>:
#define putchar(c) c

#include <stdarg.h>

static void printchar(char **str, int c)
{
     c74:	b480      	push	{r7}
     c76:	b083      	sub	sp, #12
     c78:	af00      	add	r7, sp, #0
     c7a:	6078      	str	r0, [r7, #4]
     c7c:	6039      	str	r1, [r7, #0]
	//extern int putchar(int c);
	
	if (str) {
     c7e:	687b      	ldr	r3, [r7, #4]
     c80:	2b00      	cmp	r3, #0
     c82:	d00a      	beq.n	c9a <printchar+0x26>
		**str = (char)c;
     c84:	687b      	ldr	r3, [r7, #4]
     c86:	681b      	ldr	r3, [r3, #0]
     c88:	683a      	ldr	r2, [r7, #0]
     c8a:	b2d2      	uxtb	r2, r2
     c8c:	701a      	strb	r2, [r3, #0]
		++(*str);
     c8e:	687b      	ldr	r3, [r7, #4]
     c90:	681b      	ldr	r3, [r3, #0]
     c92:	f103 0201 	add.w	r2, r3, #1
     c96:	687b      	ldr	r3, [r7, #4]
     c98:	601a      	str	r2, [r3, #0]
	}
	else
	{ 
		(void)putchar(c);
	}
}
     c9a:	f107 070c 	add.w	r7, r7, #12
     c9e:	46bd      	mov	sp, r7
     ca0:	bc80      	pop	{r7}
     ca2:	4770      	bx	lr

00000ca4 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
     ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     ca8:	b084      	sub	sp, #16
     caa:	af00      	add	r7, sp, #0
     cac:	60f8      	str	r0, [r7, #12]
     cae:	60b9      	str	r1, [r7, #8]
     cb0:	607a      	str	r2, [r7, #4]
     cb2:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
     cb4:	f04f 0400 	mov.w	r4, #0
     cb8:	f04f 0620 	mov.w	r6, #32

	if (width > 0) {
     cbc:	687b      	ldr	r3, [r7, #4]
     cbe:	2b00      	cmp	r3, #0
     cc0:	dd1e      	ble.n	d00 <prints+0x5c>
		register int len = 0;
     cc2:	f04f 0500 	mov.w	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
     cc6:	f8d7 8008 	ldr.w	r8, [r7, #8]
     cca:	e003      	b.n	cd4 <prints+0x30>
     ccc:	f105 0501 	add.w	r5, r5, #1
     cd0:	f108 0801 	add.w	r8, r8, #1
     cd4:	f898 3000 	ldrb.w	r3, [r8]
     cd8:	2b00      	cmp	r3, #0
     cda:	d1f7      	bne.n	ccc <prints+0x28>
		if (len >= width) width = 0;
     cdc:	687b      	ldr	r3, [r7, #4]
     cde:	429d      	cmp	r5, r3
     ce0:	db03      	blt.n	cea <prints+0x46>
     ce2:	f04f 0300 	mov.w	r3, #0
     ce6:	607b      	str	r3, [r7, #4]
     ce8:	e003      	b.n	cf2 <prints+0x4e>
		else width -= len;
     cea:	687b      	ldr	r3, [r7, #4]
     cec:	ebc5 0303 	rsb	r3, r5, r3
     cf0:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
     cf2:	683b      	ldr	r3, [r7, #0]
     cf4:	f003 0302 	and.w	r3, r3, #2
     cf8:	2b00      	cmp	r3, #0
     cfa:	d001      	beq.n	d00 <prints+0x5c>
     cfc:	f04f 0630 	mov.w	r6, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
     d00:	683b      	ldr	r3, [r7, #0]
     d02:	f003 0301 	and.w	r3, r3, #1
     d06:	2b00      	cmp	r3, #0
     d08:	d11b      	bne.n	d42 <prints+0x9e>
		for ( ; width > 0; --width) {
     d0a:	e009      	b.n	d20 <prints+0x7c>
			printchar (out, padchar);
     d0c:	68f8      	ldr	r0, [r7, #12]
     d0e:	4631      	mov	r1, r6
     d10:	f7ff ffb0 	bl	c74 <printchar>
			++pc;
     d14:	f104 0401 	add.w	r4, r4, #1
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
     d18:	687b      	ldr	r3, [r7, #4]
     d1a:	f103 33ff 	add.w	r3, r3, #4294967295
     d1e:	607b      	str	r3, [r7, #4]
     d20:	687b      	ldr	r3, [r7, #4]
     d22:	2b00      	cmp	r3, #0
     d24:	dcf2      	bgt.n	d0c <prints+0x68>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
     d26:	e00d      	b.n	d44 <prints+0xa0>
		printchar (out, *string);
     d28:	68bb      	ldr	r3, [r7, #8]
     d2a:	781b      	ldrb	r3, [r3, #0]
     d2c:	68f8      	ldr	r0, [r7, #12]
     d2e:	4619      	mov	r1, r3
     d30:	f7ff ffa0 	bl	c74 <printchar>
		++pc;
     d34:	f104 0401 	add.w	r4, r4, #1
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
     d38:	68bb      	ldr	r3, [r7, #8]
     d3a:	f103 0301 	add.w	r3, r3, #1
     d3e:	60bb      	str	r3, [r7, #8]
     d40:	e000      	b.n	d44 <prints+0xa0>
     d42:	bf00      	nop
     d44:	68bb      	ldr	r3, [r7, #8]
     d46:	781b      	ldrb	r3, [r3, #0]
     d48:	2b00      	cmp	r3, #0
     d4a:	d1ed      	bne.n	d28 <prints+0x84>
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
     d4c:	e009      	b.n	d62 <prints+0xbe>
		printchar (out, padchar);
     d4e:	68f8      	ldr	r0, [r7, #12]
     d50:	4631      	mov	r1, r6
     d52:	f7ff ff8f 	bl	c74 <printchar>
		++pc;
     d56:	f104 0401 	add.w	r4, r4, #1
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
     d5a:	687b      	ldr	r3, [r7, #4]
     d5c:	f103 33ff 	add.w	r3, r3, #4294967295
     d60:	607b      	str	r3, [r7, #4]
     d62:	687b      	ldr	r3, [r7, #4]
     d64:	2b00      	cmp	r3, #0
     d66:	dcf2      	bgt.n	d4e <prints+0xaa>
		printchar (out, padchar);
		++pc;
	}

	return pc;
     d68:	4623      	mov	r3, r4
}
     d6a:	4618      	mov	r0, r3
     d6c:	f107 0710 	add.w	r7, r7, #16
     d70:	46bd      	mov	sp, r7
     d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     d76:	bf00      	nop

00000d78 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
     d78:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     d7c:	b089      	sub	sp, #36	; 0x24
     d7e:	af00      	add	r7, sp, #0
     d80:	60f8      	str	r0, [r7, #12]
     d82:	60b9      	str	r1, [r7, #8]
     d84:	607a      	str	r2, [r7, #4]
     d86:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
     d88:	f04f 0a00 	mov.w	sl, #0
     d8c:	f04f 0800 	mov.w	r8, #0
	register unsigned int u = (unsigned int)i;
     d90:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
     d92:	68bb      	ldr	r3, [r7, #8]
     d94:	2b00      	cmp	r3, #0
     d96:	d10f      	bne.n	db8 <printi+0x40>
		print_buf[0] = '0';
     d98:	f04f 0330 	mov.w	r3, #48	; 0x30
     d9c:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
     d9e:	f04f 0300 	mov.w	r3, #0
     da2:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
     da4:	f107 0314 	add.w	r3, r7, #20
     da8:	68f8      	ldr	r0, [r7, #12]
     daa:	4619      	mov	r1, r3
     dac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     dae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     db0:	f7ff ff78 	bl	ca4 <prints>
     db4:	4603      	mov	r3, r0
     db6:	e054      	b.n	e62 <printi+0xea>
	}

	if (sg && b == 10 && i < 0) {
     db8:	683b      	ldr	r3, [r7, #0]
     dba:	2b00      	cmp	r3, #0
     dbc:	d00b      	beq.n	dd6 <printi+0x5e>
     dbe:	687b      	ldr	r3, [r7, #4]
     dc0:	2b0a      	cmp	r3, #10
     dc2:	d108      	bne.n	dd6 <printi+0x5e>
     dc4:	68bb      	ldr	r3, [r7, #8]
     dc6:	2b00      	cmp	r3, #0
     dc8:	da05      	bge.n	dd6 <printi+0x5e>
		neg = 1;
     dca:	f04f 0a01 	mov.w	sl, #1
		u = (unsigned int)-i;
     dce:	68bb      	ldr	r3, [r7, #8]
     dd0:	f1c3 0300 	rsb	r3, r3, #0
     dd4:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
     dd6:	f107 0314 	add.w	r3, r7, #20
     dda:	f103 040b 	add.w	r4, r3, #11
	*s = '\0';
     dde:	f04f 0300 	mov.w	r3, #0
     de2:	7023      	strb	r3, [r4, #0]

	while (u) {
     de4:	e017      	b.n	e16 <printi+0x9e>
		t = (unsigned int)u % b;
     de6:	687b      	ldr	r3, [r7, #4]
     de8:	fbb5 f2f3 	udiv	r2, r5, r3
     dec:	fb03 f302 	mul.w	r3, r3, r2
     df0:	ebc3 0305 	rsb	r3, r3, r5
     df4:	461e      	mov	r6, r3
		if( t >= 10 )
     df6:	2e09      	cmp	r6, #9
     df8:	dd03      	ble.n	e02 <printi+0x8a>
			t += letbase - '0' - 10;
     dfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     dfc:	f1a3 033a 	sub.w	r3, r3, #58	; 0x3a
     e00:	441e      	add	r6, r3
		*--s = (char)(t + '0');
     e02:	f104 34ff 	add.w	r4, r4, #4294967295
     e06:	b2f3      	uxtb	r3, r6
     e08:	f103 0330 	add.w	r3, r3, #48	; 0x30
     e0c:	b2db      	uxtb	r3, r3
     e0e:	7023      	strb	r3, [r4, #0]
		u /= b;
     e10:	687b      	ldr	r3, [r7, #4]
     e12:	fbb5 f5f3 	udiv	r5, r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';

	while (u) {
     e16:	2d00      	cmp	r5, #0
     e18:	d1e5      	bne.n	de6 <printi+0x6e>
			t += letbase - '0' - 10;
		*--s = (char)(t + '0');
		u /= b;
	}

	if (neg) {
     e1a:	f1ba 0f00 	cmp.w	sl, #0
     e1e:	d018      	beq.n	e52 <printi+0xda>
		if( width && (pad & PAD_ZERO) ) {
     e20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     e22:	2b00      	cmp	r3, #0
     e24:	d010      	beq.n	e48 <printi+0xd0>
     e26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     e28:	f003 0302 	and.w	r3, r3, #2
     e2c:	2b00      	cmp	r3, #0
     e2e:	d00b      	beq.n	e48 <printi+0xd0>
			printchar (out, '-');
     e30:	68f8      	ldr	r0, [r7, #12]
     e32:	f04f 012d 	mov.w	r1, #45	; 0x2d
     e36:	f7ff ff1d 	bl	c74 <printchar>
			++pc;
     e3a:	f108 0801 	add.w	r8, r8, #1
			--width;
     e3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     e40:	f103 33ff 	add.w	r3, r3, #4294967295
     e44:	643b      	str	r3, [r7, #64]	; 0x40
		*--s = (char)(t + '0');
		u /= b;
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
     e46:	e004      	b.n	e52 <printi+0xda>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
     e48:	f104 34ff 	add.w	r4, r4, #4294967295
     e4c:	f04f 032d 	mov.w	r3, #45	; 0x2d
     e50:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
     e52:	68f8      	ldr	r0, [r7, #12]
     e54:	4621      	mov	r1, r4
     e56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     e5a:	f7ff ff23 	bl	ca4 <prints>
     e5e:	4603      	mov	r3, r0
     e60:	4443      	add	r3, r8
}
     e62:	4618      	mov	r0, r3
     e64:	f107 0724 	add.w	r7, r7, #36	; 0x24
     e68:	46bd      	mov	sp, r7
     e6a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
     e6e:	bf00      	nop

00000e70 <print>:

static int print( char **out, const char *format, va_list args )
{
     e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     e74:	b08a      	sub	sp, #40	; 0x28
     e76:	af04      	add	r7, sp, #16
     e78:	60f8      	str	r0, [r7, #12]
     e7a:	60b9      	str	r1, [r7, #8]
     e7c:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
     e7e:	f04f 0400 	mov.w	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
     e82:	e0ed      	b.n	1060 <PROCESS_STACK_SIZE+0x60>
		if (*format == '%') {
     e84:	68bb      	ldr	r3, [r7, #8]
     e86:	781b      	ldrb	r3, [r3, #0]
     e88:	2b25      	cmp	r3, #37	; 0x25
     e8a:	f040 80db 	bne.w	1044 <PROCESS_STACK_SIZE+0x44>
			++format;
     e8e:	68bb      	ldr	r3, [r7, #8]
     e90:	f103 0301 	add.w	r3, r3, #1
     e94:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
     e96:	f04f 0600 	mov.w	r6, #0
     e9a:	4635      	mov	r5, r6
			if (*format == '\0') break;
     e9c:	68bb      	ldr	r3, [r7, #8]
     e9e:	781b      	ldrb	r3, [r3, #0]
     ea0:	2b00      	cmp	r3, #0
     ea2:	f000 80e3 	beq.w	106c <PROCESS_STACK_SIZE+0x6c>
			if (*format == '%') goto out;
     ea6:	68bb      	ldr	r3, [r7, #8]
     ea8:	781b      	ldrb	r3, [r3, #0]
     eaa:	2b25      	cmp	r3, #37	; 0x25
     eac:	f000 80c9 	beq.w	1042 <PROCESS_STACK_SIZE+0x42>
			if (*format == '-') {
     eb0:	68bb      	ldr	r3, [r7, #8]
     eb2:	781b      	ldrb	r3, [r3, #0]
     eb4:	2b2d      	cmp	r3, #45	; 0x2d
     eb6:	d10d      	bne.n	ed4 <print+0x64>
				++format;
     eb8:	68bb      	ldr	r3, [r7, #8]
     eba:	f103 0301 	add.w	r3, r3, #1
     ebe:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
     ec0:	f04f 0601 	mov.w	r6, #1
			}
			while (*format == '0') {
     ec4:	e007      	b.n	ed6 <print+0x66>
				++format;
     ec6:	68bb      	ldr	r3, [r7, #8]
     ec8:	f103 0301 	add.w	r3, r3, #1
     ecc:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
     ece:	f046 0602 	orr.w	r6, r6, #2
     ed2:	e000      	b.n	ed6 <print+0x66>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
     ed4:	bf00      	nop
     ed6:	68bb      	ldr	r3, [r7, #8]
     ed8:	781b      	ldrb	r3, [r3, #0]
     eda:	2b30      	cmp	r3, #48	; 0x30
     edc:	d0f3      	beq.n	ec6 <print+0x56>
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
     ede:	e00f      	b.n	f00 <print+0x90>
				width *= 10;
     ee0:	462b      	mov	r3, r5
     ee2:	ea4f 0383 	mov.w	r3, r3, lsl #2
     ee6:	442b      	add	r3, r5
     ee8:	ea4f 0343 	mov.w	r3, r3, lsl #1
     eec:	461d      	mov	r5, r3
				width += *format - '0';
     eee:	68bb      	ldr	r3, [r7, #8]
     ef0:	781b      	ldrb	r3, [r3, #0]
     ef2:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
     ef6:	441d      	add	r5, r3
			}
			while (*format == '0') {
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
     ef8:	68bb      	ldr	r3, [r7, #8]
     efa:	f103 0301 	add.w	r3, r3, #1
     efe:	60bb      	str	r3, [r7, #8]
     f00:	68bb      	ldr	r3, [r7, #8]
     f02:	781b      	ldrb	r3, [r3, #0]
     f04:	2b2f      	cmp	r3, #47	; 0x2f
     f06:	d903      	bls.n	f10 <print+0xa0>
     f08:	68bb      	ldr	r3, [r7, #8]
     f0a:	781b      	ldrb	r3, [r3, #0]
     f0c:	2b39      	cmp	r3, #57	; 0x39
     f0e:	d9e7      	bls.n	ee0 <print+0x70>
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
     f10:	68bb      	ldr	r3, [r7, #8]
     f12:	781b      	ldrb	r3, [r3, #0]
     f14:	2b73      	cmp	r3, #115	; 0x73
     f16:	d117      	bne.n	f48 <print+0xd8>
				register char *s = (char *)va_arg( args, int );
     f18:	687b      	ldr	r3, [r7, #4]
     f1a:	f103 0204 	add.w	r2, r3, #4
     f1e:	607a      	str	r2, [r7, #4]
     f20:	681b      	ldr	r3, [r3, #0]
     f22:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
     f24:	f1b8 0f00 	cmp.w	r8, #0
     f28:	d001      	beq.n	f2e <print+0xbe>
     f2a:	4643      	mov	r3, r8
     f2c:	e003      	b.n	f36 <print+0xc6>
     f2e:	f245 73f4 	movw	r3, #22516	; 0x57f4
     f32:	f2c0 0301 	movt	r3, #1
     f36:	68f8      	ldr	r0, [r7, #12]
     f38:	4619      	mov	r1, r3
     f3a:	462a      	mov	r2, r5
     f3c:	4633      	mov	r3, r6
     f3e:	f7ff feb1 	bl	ca4 <prints>
     f42:	4603      	mov	r3, r0
     f44:	441c      	add	r4, r3
				continue;
     f46:	e087      	b.n	1058 <PROCESS_STACK_SIZE+0x58>
			}
			if( *format == 'd' ) {
     f48:	68bb      	ldr	r3, [r7, #8]
     f4a:	781b      	ldrb	r3, [r3, #0]
     f4c:	2b64      	cmp	r3, #100	; 0x64
     f4e:	d114      	bne.n	f7a <print+0x10a>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
     f50:	687b      	ldr	r3, [r7, #4]
     f52:	f103 0204 	add.w	r2, r3, #4
     f56:	607a      	str	r2, [r7, #4]
     f58:	681b      	ldr	r3, [r3, #0]
     f5a:	9500      	str	r5, [sp, #0]
     f5c:	9601      	str	r6, [sp, #4]
     f5e:	f04f 0261 	mov.w	r2, #97	; 0x61
     f62:	9202      	str	r2, [sp, #8]
     f64:	68f8      	ldr	r0, [r7, #12]
     f66:	4619      	mov	r1, r3
     f68:	f04f 020a 	mov.w	r2, #10
     f6c:	f04f 0301 	mov.w	r3, #1
     f70:	f7ff ff02 	bl	d78 <printi>
     f74:	4603      	mov	r3, r0
     f76:	441c      	add	r4, r3
				continue;
     f78:	e06e      	b.n	1058 <PROCESS_STACK_SIZE+0x58>
			}
			if( *format == 'x' ) {
     f7a:	68bb      	ldr	r3, [r7, #8]
     f7c:	781b      	ldrb	r3, [r3, #0]
     f7e:	2b78      	cmp	r3, #120	; 0x78
     f80:	d114      	bne.n	fac <print+0x13c>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
     f82:	687b      	ldr	r3, [r7, #4]
     f84:	f103 0204 	add.w	r2, r3, #4
     f88:	607a      	str	r2, [r7, #4]
     f8a:	681b      	ldr	r3, [r3, #0]
     f8c:	9500      	str	r5, [sp, #0]
     f8e:	9601      	str	r6, [sp, #4]
     f90:	f04f 0261 	mov.w	r2, #97	; 0x61
     f94:	9202      	str	r2, [sp, #8]
     f96:	68f8      	ldr	r0, [r7, #12]
     f98:	4619      	mov	r1, r3
     f9a:	f04f 0210 	mov.w	r2, #16
     f9e:	f04f 0300 	mov.w	r3, #0
     fa2:	f7ff fee9 	bl	d78 <printi>
     fa6:	4603      	mov	r3, r0
     fa8:	441c      	add	r4, r3
				continue;
     faa:	e055      	b.n	1058 <PROCESS_STACK_SIZE+0x58>
			}
			if( *format == 'X' ) {
     fac:	68bb      	ldr	r3, [r7, #8]
     fae:	781b      	ldrb	r3, [r3, #0]
     fb0:	2b58      	cmp	r3, #88	; 0x58
     fb2:	d114      	bne.n	fde <print+0x16e>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
     fb4:	687b      	ldr	r3, [r7, #4]
     fb6:	f103 0204 	add.w	r2, r3, #4
     fba:	607a      	str	r2, [r7, #4]
     fbc:	681b      	ldr	r3, [r3, #0]
     fbe:	9500      	str	r5, [sp, #0]
     fc0:	9601      	str	r6, [sp, #4]
     fc2:	f04f 0241 	mov.w	r2, #65	; 0x41
     fc6:	9202      	str	r2, [sp, #8]
     fc8:	68f8      	ldr	r0, [r7, #12]
     fca:	4619      	mov	r1, r3
     fcc:	f04f 0210 	mov.w	r2, #16
     fd0:	f04f 0300 	mov.w	r3, #0
     fd4:	f7ff fed0 	bl	d78 <printi>
     fd8:	4603      	mov	r3, r0
     fda:	441c      	add	r4, r3
				continue;
     fdc:	e03c      	b.n	1058 <PROCESS_STACK_SIZE+0x58>
			}
			if( *format == 'u' ) {
     fde:	68bb      	ldr	r3, [r7, #8]
     fe0:	781b      	ldrb	r3, [r3, #0]
     fe2:	2b75      	cmp	r3, #117	; 0x75
     fe4:	d114      	bne.n	1010 <PROCESS_STACK_SIZE+0x10>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
     fe6:	687b      	ldr	r3, [r7, #4]
     fe8:	f103 0204 	add.w	r2, r3, #4
     fec:	607a      	str	r2, [r7, #4]
     fee:	681b      	ldr	r3, [r3, #0]
     ff0:	9500      	str	r5, [sp, #0]
     ff2:	9601      	str	r6, [sp, #4]
     ff4:	f04f 0261 	mov.w	r2, #97	; 0x61
     ff8:	9202      	str	r2, [sp, #8]
     ffa:	68f8      	ldr	r0, [r7, #12]
     ffc:	4619      	mov	r1, r3
     ffe:	f04f 020a 	mov.w	r2, #10
    1002:	f04f 0300 	mov.w	r3, #0
    1006:	f7ff feb7 	bl	d78 <printi>
    100a:	4603      	mov	r3, r0
    100c:	441c      	add	r4, r3
				continue;
    100e:	e023      	b.n	1058 <PROCESS_STACK_SIZE+0x58>
			}
			if( *format == 'c' ) {
    1010:	68bb      	ldr	r3, [r7, #8]
    1012:	781b      	ldrb	r3, [r3, #0]
    1014:	2b63      	cmp	r3, #99	; 0x63
    1016:	d11e      	bne.n	1056 <PROCESS_STACK_SIZE+0x56>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
    1018:	687b      	ldr	r3, [r7, #4]
    101a:	f103 0204 	add.w	r2, r3, #4
    101e:	607a      	str	r2, [r7, #4]
    1020:	681b      	ldr	r3, [r3, #0]
    1022:	b2db      	uxtb	r3, r3
    1024:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
    1026:	f04f 0300 	mov.w	r3, #0
    102a:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
    102c:	f107 0314 	add.w	r3, r7, #20
    1030:	68f8      	ldr	r0, [r7, #12]
    1032:	4619      	mov	r1, r3
    1034:	462a      	mov	r2, r5
    1036:	4633      	mov	r3, r6
    1038:	f7ff fe34 	bl	ca4 <prints>
    103c:	4603      	mov	r3, r0
    103e:	441c      	add	r4, r3
				continue;
    1040:	e00a      	b.n	1058 <PROCESS_STACK_SIZE+0x58>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
    1042:	bf00      	nop
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
    1044:	68bb      	ldr	r3, [r7, #8]
    1046:	781b      	ldrb	r3, [r3, #0]
    1048:	68f8      	ldr	r0, [r7, #12]
    104a:	4619      	mov	r1, r3
    104c:	f7ff fe12 	bl	c74 <printchar>
			++pc;
    1050:	f104 0401 	add.w	r4, r4, #1
    1054:	e000      	b.n	1058 <PROCESS_STACK_SIZE+0x58>
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
				scr[1] = '\0';
				pc += prints (out, scr, width, pad);
				continue;
    1056:	bf00      	nop
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
    1058:	68bb      	ldr	r3, [r7, #8]
    105a:	f103 0301 	add.w	r3, r3, #1
    105e:	60bb      	str	r3, [r7, #8]
    1060:	68bb      	ldr	r3, [r7, #8]
    1062:	781b      	ldrb	r3, [r3, #0]
    1064:	2b00      	cmp	r3, #0
    1066:	f47f af0d 	bne.w	e84 <print+0x14>
    106a:	e000      	b.n	106e <PROCESS_STACK_SIZE+0x6e>
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
    106c:	bf00      	nop
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
    106e:	68fb      	ldr	r3, [r7, #12]
    1070:	2b00      	cmp	r3, #0
    1072:	d004      	beq.n	107e <PROCESS_STACK_SIZE+0x7e>
    1074:	68fb      	ldr	r3, [r7, #12]
    1076:	681b      	ldr	r3, [r3, #0]
    1078:	f04f 0200 	mov.w	r2, #0
    107c:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
    107e:	4623      	mov	r3, r4
}
    1080:	4618      	mov	r0, r3
    1082:	f107 0718 	add.w	r7, r7, #24
    1086:	46bd      	mov	sp, r7
    1088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000108c <printf>:

int printf(const char *format, ...)
{
        va_list args;
        
        va_start( args, format );
    108c:	b40f      	push	{r0, r1, r2, r3}
    108e:	b580      	push	{r7, lr}
    1090:	b082      	sub	sp, #8
    1092:	af00      	add	r7, sp, #0
    1094:	f107 0314 	add.w	r3, r7, #20
    1098:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
    109a:	f04f 0000 	mov.w	r0, #0
    109e:	6939      	ldr	r1, [r7, #16]
    10a0:	687a      	ldr	r2, [r7, #4]
    10a2:	f7ff fee5 	bl	e70 <print>
    10a6:	4603      	mov	r3, r0
}
    10a8:	4618      	mov	r0, r3
    10aa:	f107 0708 	add.w	r7, r7, #8
    10ae:	46bd      	mov	sp, r7
    10b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    10b4:	b004      	add	sp, #16
    10b6:	4770      	bx	lr

000010b8 <sprintf>:

int sprintf(char *out, const char *format, ...)
{
        va_list args;
        
        va_start( args, format );
    10b8:	b40e      	push	{r1, r2, r3}
    10ba:	b580      	push	{r7, lr}
    10bc:	b085      	sub	sp, #20
    10be:	af00      	add	r7, sp, #0
    10c0:	6078      	str	r0, [r7, #4]
    10c2:	f107 0320 	add.w	r3, r7, #32
    10c6:	60fb      	str	r3, [r7, #12]
        return print( &out, format, args );
    10c8:	f107 0304 	add.w	r3, r7, #4
    10cc:	4618      	mov	r0, r3
    10ce:	69f9      	ldr	r1, [r7, #28]
    10d0:	68fa      	ldr	r2, [r7, #12]
    10d2:	f7ff fecd 	bl	e70 <print>
    10d6:	4603      	mov	r3, r0
}
    10d8:	4618      	mov	r0, r3
    10da:	f107 0714 	add.w	r7, r7, #20
    10de:	46bd      	mov	sp, r7
    10e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    10e4:	b003      	add	sp, #12
    10e6:	4770      	bx	lr

000010e8 <snprintf>:
{
        va_list args;
        
        ( void ) count;
        
        va_start( args, format );
    10e8:	b40c      	push	{r2, r3}
    10ea:	b580      	push	{r7, lr}
    10ec:	b084      	sub	sp, #16
    10ee:	af00      	add	r7, sp, #0
    10f0:	6078      	str	r0, [r7, #4]
    10f2:	6039      	str	r1, [r7, #0]
    10f4:	f107 031c 	add.w	r3, r7, #28
    10f8:	60fb      	str	r3, [r7, #12]
        return print( &buf, format, args );
    10fa:	f107 0304 	add.w	r3, r7, #4
    10fe:	4618      	mov	r0, r3
    1100:	69b9      	ldr	r1, [r7, #24]
    1102:	68fa      	ldr	r2, [r7, #12]
    1104:	f7ff feb4 	bl	e70 <print>
    1108:	4603      	mov	r3, r0
}
    110a:	4618      	mov	r0, r3
    110c:	f107 0710 	add.w	r7, r7, #16
    1110:	46bd      	mov	sp, r7
    1112:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1116:	b002      	add	sp, #8
    1118:	4770      	bx	lr
    111a:	bf00      	nop

0000111c <write>:
#endif


/* To keep linker happy. */
int	write( int i, char* c, int n)
{
    111c:	b480      	push	{r7}
    111e:	b085      	sub	sp, #20
    1120:	af00      	add	r7, sp, #0
    1122:	60f8      	str	r0, [r7, #12]
    1124:	60b9      	str	r1, [r7, #8]
    1126:	607a      	str	r2, [r7, #4]
	(void)i;
	(void)n;
	(void)c;
	return 0;
    1128:	f04f 0300 	mov.w	r3, #0
}
    112c:	4618      	mov	r0, r3
    112e:	f107 0714 	add.w	r7, r7, #20
    1132:	46bd      	mov	sp, r7
    1134:	bc80      	pop	{r7}
    1136:	4770      	bx	lr

00001138 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1138:	b480      	push	{r7}
    113a:	b083      	sub	sp, #12
    113c:	af00      	add	r7, sp, #0
    113e:	4603      	mov	r3, r0
    1140:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1142:	f24e 1300 	movw	r3, #57600	; 0xe100
    1146:	f2ce 0300 	movt	r3, #57344	; 0xe000
    114a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    114e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1152:	88f9      	ldrh	r1, [r7, #6]
    1154:	f001 011f 	and.w	r1, r1, #31
    1158:	f04f 0001 	mov.w	r0, #1
    115c:	fa00 f101 	lsl.w	r1, r0, r1
    1160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1164:	f107 070c 	add.w	r7, r7, #12
    1168:	46bd      	mov	sp, r7
    116a:	bc80      	pop	{r7}
    116c:	4770      	bx	lr
    116e:	bf00      	nop

00001170 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    1170:	b480      	push	{r7}
    1172:	b083      	sub	sp, #12
    1174:	af00      	add	r7, sp, #0
    1176:	4603      	mov	r3, r0
    1178:	6039      	str	r1, [r7, #0]
    117a:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
    117c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1180:	2b00      	cmp	r3, #0
    1182:	da10      	bge.n	11a6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
    1184:	f64e 5300 	movw	r3, #60672	; 0xed00
    1188:	f2ce 0300 	movt	r3, #57344	; 0xe000
    118c:	88fa      	ldrh	r2, [r7, #6]
    118e:	f002 020f 	and.w	r2, r2, #15
    1192:	f1a2 0104 	sub.w	r1, r2, #4
    1196:	683a      	ldr	r2, [r7, #0]
    1198:	b2d2      	uxtb	r2, r2
    119a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    119e:	b2d2      	uxtb	r2, r2
    11a0:	440b      	add	r3, r1
    11a2:	761a      	strb	r2, [r3, #24]
    11a4:	e00d      	b.n	11c2 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    11a6:	f24e 1300 	movw	r3, #57600	; 0xe100
    11aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11ae:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
    11b2:	683a      	ldr	r2, [r7, #0]
    11b4:	b2d2      	uxtb	r2, r2
    11b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    11ba:	b2d2      	uxtb	r2, r2
    11bc:	440b      	add	r3, r1
    11be:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    11c2:	f107 070c 	add.w	r7, r7, #12
    11c6:	46bd      	mov	sp, r7
    11c8:	bc80      	pop	{r7}
    11ca:	4770      	bx	lr

000011cc <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
    11cc:	b580      	push	{r7, lr}
    11ce:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
    11d0:	f010 fbcc 	bl	1196c <xTaskGetTickCount>
    11d4:	4603      	mov	r3, r0
}
    11d6:	4618      	mov	r0, r3
    11d8:	bd80      	pop	{r7, pc}
    11da:	bf00      	nop

000011dc <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
    11dc:	b590      	push	{r4, r7, lr}
    11de:	b087      	sub	sp, #28
    11e0:	af00      	add	r7, sp, #0
    11e2:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
    11e4:	f04f 0300 	mov.w	r3, #0
    11e8:	60bb      	str	r3, [r7, #8]
    11ea:	f04f 0300 	mov.w	r3, #0
    11ee:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
    11f0:	f000 f8fe 	bl	13f0 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
    11f4:	f000 fa06 	bl	1604 <prvInitEmac>
    11f8:	e000      	b.n	11fc <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
    11fa:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
    11fc:	f004 f8e8 	bl	53d0 <MSS_MAC_rx_packet>
    1200:	4603      	mov	r3, r0
    1202:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    1204:	697b      	ldr	r3, [r7, #20]
    1206:	2b00      	cmp	r3, #0
    1208:	dd4f      	ble.n	12aa <vuIP_Task+0xce>
    120a:	f240 236c 	movw	r3, #620	; 0x26c
    120e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1212:	681b      	ldr	r3, [r3, #0]
    1214:	2b00      	cmp	r3, #0
    1216:	d048      	beq.n	12aa <vuIP_Task+0xce>
		{
			uip_len = ( u16_t ) lPacketLength;
    1218:	697b      	ldr	r3, [r7, #20]
    121a:	b29a      	uxth	r2, r3
    121c:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    1220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1224:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
    1226:	f240 236c 	movw	r3, #620	; 0x26c
    122a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    122e:	681b      	ldr	r3, [r3, #0]
    1230:	7b1a      	ldrb	r2, [r3, #12]
    1232:	7b5b      	ldrb	r3, [r3, #13]
    1234:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1238:	ea43 0302 	orr.w	r3, r3, r2
    123c:	b29c      	uxth	r4, r3
    123e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    1242:	f00c fc01 	bl	da48 <htons>
    1246:	4603      	mov	r3, r0
    1248:	429c      	cmp	r4, r3
    124a:	d10f      	bne.n	126c <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
    124c:	f04f 0001 	mov.w	r0, #1
    1250:	f00a fb22 	bl	b898 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    1254:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    1258:	f2c2 0300 	movt	r3, #8192	; 0x2000
    125c:	881b      	ldrh	r3, [r3, #0]
    125e:	2b00      	cmp	r3, #0
    1260:	d028      	beq.n	12b4 <vuIP_Task+0xd8>
				{
					uip_arp_out();
    1262:	f00c ffe7 	bl	e234 <uip_arp_out>
					vEMACWrite();
    1266:	f000 f9eb 	bl	1640 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    126a:	e028      	b.n	12be <vuIP_Task+0xe2>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
    126c:	f240 236c 	movw	r3, #620	; 0x26c
    1270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1274:	681b      	ldr	r3, [r3, #0]
    1276:	7b1a      	ldrb	r2, [r3, #12]
    1278:	7b5b      	ldrb	r3, [r3, #13]
    127a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    127e:	ea43 0302 	orr.w	r3, r3, r2
    1282:	b29c      	uxth	r4, r3
    1284:	f640 0006 	movw	r0, #2054	; 0x806
    1288:	f00c fbde 	bl	da48 <htons>
    128c:	4603      	mov	r3, r0
    128e:	429c      	cmp	r4, r3
    1290:	d112      	bne.n	12b8 <vuIP_Task+0xdc>
			{
				uip_arp_arpin();
    1292:	f00c fe4b 	bl	df2c <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    1296:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    129a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    129e:	881b      	ldrh	r3, [r3, #0]
    12a0:	2b00      	cmp	r3, #0
    12a2:	d00b      	beq.n	12bc <vuIP_Task+0xe0>
				{
					vEMACWrite();
    12a4:	f000 f9cc 	bl	1640 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    12a8:	e009      	b.n	12be <vuIP_Task+0xe2>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
    12aa:	693b      	ldr	r3, [r7, #16]
    12ac:	f023 0301 	bic.w	r3, r3, #1
    12b0:	613b      	str	r3, [r7, #16]
    12b2:	e004      	b.n	12be <vuIP_Task+0xe2>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    12b4:	bf00      	nop
    12b6:	e002      	b.n	12be <vuIP_Task+0xe2>
    12b8:	bf00      	nop
    12ba:	e000      	b.n	12be <vuIP_Task+0xe2>
    12bc:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
    12be:	693b      	ldr	r3, [r7, #16]
    12c0:	f003 0308 	and.w	r3, r3, #8
    12c4:	2b00      	cmp	r3, #0
    12c6:	d033      	beq.n	1330 <vuIP_Task+0x154>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
    12c8:	693b      	ldr	r3, [r7, #16]
    12ca:	f023 0308 	bic.w	r3, r3, #8
    12ce:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
    12d0:	f240 236c 	movw	r3, #620	; 0x26c
    12d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12d8:	681b      	ldr	r3, [r3, #0]
    12da:	2b00      	cmp	r3, #0
    12dc:	d028      	beq.n	1330 <vuIP_Task+0x154>
			{
				for( i = 0; i < UIP_CONNS; i++ )
    12de:	f04f 0300 	mov.w	r3, #0
    12e2:	60fb      	str	r3, [r7, #12]
    12e4:	e021      	b.n	132a <vuIP_Task+0x14e>
				{
					uip_periodic( i );
    12e6:	68fb      	ldr	r3, [r7, #12]
    12e8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    12ec:	fb02 f203 	mul.w	r2, r2, r3
    12f0:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    12f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f8:	441a      	add	r2, r3
    12fa:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    12fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1302:	601a      	str	r2, [r3, #0]
    1304:	f04f 0002 	mov.w	r0, #2
    1308:	f00a fac6 	bl	b898 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
    130c:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    1310:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1314:	881b      	ldrh	r3, [r3, #0]
    1316:	2b00      	cmp	r3, #0
    1318:	d003      	beq.n	1322 <vuIP_Task+0x146>
					{
						uip_arp_out();
    131a:	f00c ff8b 	bl	e234 <uip_arp_out>
						vEMACWrite();
    131e:	f000 f98f 	bl	1640 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
    1322:	68fb      	ldr	r3, [r7, #12]
    1324:	f103 0301 	add.w	r3, r3, #1
    1328:	60fb      	str	r3, [r7, #12]
    132a:	68fb      	ldr	r3, [r7, #12]
    132c:	2b27      	cmp	r3, #39	; 0x27
    132e:	ddda      	ble.n	12e6 <vuIP_Task+0x10a>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
    1330:	693b      	ldr	r3, [r7, #16]
    1332:	f003 0304 	and.w	r3, r3, #4
    1336:	2b00      	cmp	r3, #0
    1338:	d005      	beq.n	1346 <vuIP_Task+0x16a>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
    133a:	693b      	ldr	r3, [r7, #16]
    133c:	f023 0304 	bic.w	r3, r3, #4
    1340:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
    1342:	f00c fc41 	bl	dbc8 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
    1346:	693b      	ldr	r3, [r7, #16]
    1348:	2b00      	cmp	r3, #0
    134a:	f47f af56 	bne.w	11fa <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
    134e:	f240 13dc 	movw	r3, #476	; 0x1dc
    1352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1356:	681a      	ldr	r2, [r3, #0]
    1358:	f107 0308 	add.w	r3, r7, #8
    135c:	4610      	mov	r0, r2
    135e:	4619      	mov	r1, r3
    1360:	f04f 32ff 	mov.w	r2, #4294967295
    1364:	f00e fcc8 	bl	fcf8 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
    1368:	68bb      	ldr	r3, [r7, #8]
    136a:	693a      	ldr	r2, [r7, #16]
    136c:	ea42 0303 	orr.w	r3, r2, r3
    1370:	613b      	str	r3, [r7, #16]
		}
	}
    1372:	e743      	b.n	11fc <vuIP_Task+0x20>

00001374 <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
    1374:	b480      	push	{r7}
    1376:	b083      	sub	sp, #12
    1378:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
    137a:	f04f 0300 	mov.w	r3, #0
    137e:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
    1380:	f04f 0312 	mov.w	r3, #18
    1384:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
    1386:	f04f 0313 	mov.w	r3, #19
    138a:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
    138c:	f04f 0310 	mov.w	r3, #16
    1390:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
    1392:	f04f 0315 	mov.w	r3, #21
    1396:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
    1398:	f04f 0311 	mov.w	r3, #17
    139c:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
    139e:	783a      	ldrb	r2, [r7, #0]
    13a0:	f642 3344 	movw	r3, #11076	; 0x2b44
    13a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13a8:	701a      	strb	r2, [r3, #0]
    13aa:	787a      	ldrb	r2, [r7, #1]
    13ac:	f642 3344 	movw	r3, #11076	; 0x2b44
    13b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13b4:	705a      	strb	r2, [r3, #1]
    13b6:	78ba      	ldrb	r2, [r7, #2]
    13b8:	f642 3344 	movw	r3, #11076	; 0x2b44
    13bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13c0:	709a      	strb	r2, [r3, #2]
    13c2:	78fa      	ldrb	r2, [r7, #3]
    13c4:	f642 3344 	movw	r3, #11076	; 0x2b44
    13c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13cc:	70da      	strb	r2, [r3, #3]
    13ce:	793a      	ldrb	r2, [r7, #4]
    13d0:	f642 3344 	movw	r3, #11076	; 0x2b44
    13d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13d8:	711a      	strb	r2, [r3, #4]
    13da:	797a      	ldrb	r2, [r7, #5]
    13dc:	f642 3344 	movw	r3, #11076	; 0x2b44
    13e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13e4:	715a      	strb	r2, [r3, #5]
}
    13e6:	f107 070c 	add.w	r7, r7, #12
    13ea:	46bd      	mov	sp, r7
    13ec:	bc80      	pop	{r7}
    13ee:	4770      	bx	lr

000013f0 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
    13f0:	b580      	push	{r7, lr}
    13f2:	b088      	sub	sp, #32
    13f4:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
    13f6:	f00a f831 	bl	b45c <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
    13fa:	f06f 033f 	mvn.w	r3, #63	; 0x3f
    13fe:	713b      	strb	r3, [r7, #4]
    1400:	f06f 0357 	mvn.w	r3, #87	; 0x57
    1404:	717b      	strb	r3, [r7, #5]
    1406:	f04f 0300 	mov.w	r3, #0
    140a:	71bb      	strb	r3, [r7, #6]
    140c:	f06f 0337 	mvn.w	r3, #55	; 0x37
    1410:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
    1412:	793a      	ldrb	r2, [r7, #4]
    1414:	f64c 0334 	movw	r3, #51252	; 0xc834
    1418:	f2c2 0300 	movt	r3, #8192	; 0x2000
    141c:	701a      	strb	r2, [r3, #0]
    141e:	797a      	ldrb	r2, [r7, #5]
    1420:	f64c 0334 	movw	r3, #51252	; 0xc834
    1424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1428:	705a      	strb	r2, [r3, #1]
    142a:	79ba      	ldrb	r2, [r7, #6]
    142c:	f64c 0334 	movw	r3, #51252	; 0xc834
    1430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1434:	709a      	strb	r2, [r3, #2]
    1436:	79fa      	ldrb	r2, [r7, #7]
    1438:	f64c 0334 	movw	r3, #51252	; 0xc834
    143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1440:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    1442:	f04f 33ff 	mov.w	r3, #4294967295
    1446:	713b      	strb	r3, [r7, #4]
    1448:	f04f 33ff 	mov.w	r3, #4294967295
    144c:	717b      	strb	r3, [r7, #5]
    144e:	f04f 33ff 	mov.w	r3, #4294967295
    1452:	71bb      	strb	r3, [r7, #6]
    1454:	f04f 0300 	mov.w	r3, #0
    1458:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    145a:	793a      	ldrb	r2, [r7, #4]
    145c:	f64c 0330 	movw	r3, #51248	; 0xc830
    1460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1464:	701a      	strb	r2, [r3, #0]
    1466:	797a      	ldrb	r2, [r7, #5]
    1468:	f64c 0330 	movw	r3, #51248	; 0xc830
    146c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1470:	705a      	strb	r2, [r3, #1]
    1472:	79ba      	ldrb	r2, [r7, #6]
    1474:	f64c 0330 	movw	r3, #51248	; 0xc830
    1478:	f2c2 0300 	movt	r3, #8192	; 0x2000
    147c:	709a      	strb	r2, [r3, #2]
    147e:	79fa      	ldrb	r2, [r7, #7]
    1480:	f64c 0330 	movw	r3, #51248	; 0xc830
    1484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1488:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    148a:	f7ff ff73 	bl	1374 <prvSetMACAddress>
	httpd_init();
    148e:	f00d ff95 	bl	f3bc <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    1492:	f04f 000a 	mov.w	r0, #10
    1496:	f04f 0104 	mov.w	r1, #4
    149a:	f04f 0200 	mov.w	r2, #0
    149e:	f00e f8c7 	bl	f630 <xQueueGenericCreate>
    14a2:	4602      	mov	r2, r0
    14a4:	f240 13dc 	movw	r3, #476	; 0x1dc
    14a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ac:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    14ae:	f241 6395 	movw	r3, #5781	; 0x1695
    14b2:	f2c0 0300 	movt	r3, #0
    14b6:	9300      	str	r3, [sp, #0]
    14b8:	f245 70fc 	movw	r0, #22524	; 0x57fc
    14bc:	f2c0 0001 	movt	r0, #1
    14c0:	f242 7110 	movw	r1, #10000	; 0x2710
    14c4:	f04f 0201 	mov.w	r2, #1
    14c8:	f04f 0300 	mov.w	r3, #0
    14cc:	f012 f978 	bl	137c0 <xTimerCreate>
    14d0:	4603      	mov	r3, r0
    14d2:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    14d4:	f241 6395 	movw	r3, #5781	; 0x1695
    14d8:	f2c0 0300 	movt	r3, #0
    14dc:	9300      	str	r3, [sp, #0]
    14de:	f645 0008 	movw	r0, #22536	; 0x5808
    14e2:	f2c0 0001 	movt	r0, #1
    14e6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    14ea:	f04f 0201 	mov.w	r2, #1
    14ee:	f04f 0301 	mov.w	r3, #1
    14f2:	f012 f965 	bl	137c0 <xTimerCreate>
    14f6:	4603      	mov	r3, r0
    14f8:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    14fa:	68bb      	ldr	r3, [r7, #8]
    14fc:	2b00      	cmp	r3, #0
    14fe:	d109      	bne.n	1514 <prvInitialise_uIP+0x124>
    1500:	f04f 0328 	mov.w	r3, #40	; 0x28
    1504:	f383 8811 	msr	BASEPRI, r3
    1508:	f3bf 8f6f 	isb	sy
    150c:	f3bf 8f4f 	dsb	sy
    1510:	613b      	str	r3, [r7, #16]
    1512:	e7fe      	b.n	1512 <prvInitialise_uIP+0x122>
	configASSERT( xPeriodicTimer );
    1514:	68fb      	ldr	r3, [r7, #12]
    1516:	2b00      	cmp	r3, #0
    1518:	d109      	bne.n	152e <prvInitialise_uIP+0x13e>
    151a:	f04f 0328 	mov.w	r3, #40	; 0x28
    151e:	f383 8811 	msr	BASEPRI, r3
    1522:	f3bf 8f6f 	isb	sy
    1526:	f3bf 8f4f 	dsb	sy
    152a:	617b      	str	r3, [r7, #20]
    152c:	e7fe      	b.n	152c <prvInitialise_uIP+0x13c>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    152e:	f010 fa1d 	bl	1196c <xTaskGetTickCount>
    1532:	4603      	mov	r3, r0
    1534:	f04f 32ff 	mov.w	r2, #4294967295
    1538:	9200      	str	r2, [sp, #0]
    153a:	68b8      	ldr	r0, [r7, #8]
    153c:	f04f 0101 	mov.w	r1, #1
    1540:	461a      	mov	r2, r3
    1542:	f04f 0300 	mov.w	r3, #0
    1546:	f012 f98d 	bl	13864 <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    154a:	f010 fa0f 	bl	1196c <xTaskGetTickCount>
    154e:	4603      	mov	r3, r0
    1550:	f04f 32ff 	mov.w	r2, #4294967295
    1554:	9200      	str	r2, [sp, #0]
    1556:	68f8      	ldr	r0, [r7, #12]
    1558:	f04f 0101 	mov.w	r1, #1
    155c:	461a      	mov	r2, r3
    155e:	f04f 0300 	mov.w	r3, #0
    1562:	f012 f97f 	bl	13864 <xTimerGenericCommand>
}
    1566:	f107 0718 	add.w	r7, r7, #24
    156a:	46bd      	mov	sp, r7
    156c:	bd80      	pop	{r7, pc}
    156e:	bf00      	nop

00001570 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    1570:	b580      	push	{r7, lr}
    1572:	b086      	sub	sp, #24
    1574:	af00      	add	r7, sp, #0
    1576:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    1578:	f04f 0300 	mov.w	r3, #0
    157c:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    157e:	f04f 0301 	mov.w	r3, #1
    1582:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    1584:	f240 13dc 	movw	r3, #476	; 0x1dc
    1588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    158c:	681b      	ldr	r3, [r3, #0]
    158e:	2b00      	cmp	r3, #0
    1590:	d109      	bne.n	15a6 <prvEMACEventListener+0x36>
    1592:	f04f 0328 	mov.w	r3, #40	; 0x28
    1596:	f383 8811 	msr	BASEPRI, r3
    159a:	f3bf 8f6f 	isb	sy
    159e:	f3bf 8f4f 	dsb	sy
    15a2:	617b      	str	r3, [r7, #20]
    15a4:	e7fe      	b.n	15a4 <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    15a6:	687b      	ldr	r3, [r7, #4]
    15a8:	f003 0301 	and.w	r3, r3, #1
    15ac:	b2db      	uxtb	r3, r3
    15ae:	2b00      	cmp	r3, #0
    15b0:	d001      	beq.n	15b6 <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    15b2:	f005 fbcf 	bl	6d54 <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    15b6:	687b      	ldr	r3, [r7, #4]
    15b8:	f003 0302 	and.w	r3, r3, #2
    15bc:	2b00      	cmp	r3, #0
    15be:	d00f      	beq.n	15e0 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    15c0:	f240 13dc 	movw	r3, #476	; 0x1dc
    15c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15c8:	6819      	ldr	r1, [r3, #0]
    15ca:	f107 020c 	add.w	r2, r7, #12
    15ce:	f107 0310 	add.w	r3, r7, #16
    15d2:	4608      	mov	r0, r1
    15d4:	4611      	mov	r1, r2
    15d6:	461a      	mov	r2, r3
    15d8:	f04f 0300 	mov.w	r3, #0
    15dc:	f00e fa54 	bl	fa88 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    15e0:	693b      	ldr	r3, [r7, #16]
    15e2:	2b00      	cmp	r3, #0
    15e4:	d00a      	beq.n	15fc <prvEMACEventListener+0x8c>
    15e6:	f64e 5304 	movw	r3, #60676	; 0xed04
    15ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    15ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    15f2:	601a      	str	r2, [r3, #0]
    15f4:	f3bf 8f4f 	dsb	sy
    15f8:	f3bf 8f6f 	isb	sy
}
    15fc:	f107 0718 	add.w	r7, r7, #24
    1600:	46bd      	mov	sp, r7
    1602:	bd80      	pop	{r7, pc}

00001604 <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    1604:	b580      	push	{r7, lr}
    1606:	b082      	sub	sp, #8
    1608:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    160a:	f04f 0301 	mov.w	r3, #1
    160e:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    1610:	79fb      	ldrb	r3, [r7, #7]
    1612:	4618      	mov	r0, r3
    1614:	f003 f88e 	bl	4734 <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    1618:	f241 5071 	movw	r0, #5489	; 0x1571
    161c:	f2c0 0000 	movt	r0, #0
    1620:	f004 fa44 	bl	5aac <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    1624:	f04f 0005 	mov.w	r0, #5
    1628:	f04f 0105 	mov.w	r1, #5
    162c:	f7ff fda0 	bl	1170 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    1630:	f04f 0005 	mov.w	r0, #5
    1634:	f7ff fd80 	bl	1138 <NVIC_EnableIRQ>
}
    1638:	f107 0708 	add.w	r7, r7, #8
    163c:	46bd      	mov	sp, r7
    163e:	bd80      	pop	{r7, pc}

00001640 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    1640:	b580      	push	{r7, lr}
    1642:	b084      	sub	sp, #16
    1644:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    1646:	f04f 030a 	mov.w	r3, #10
    164a:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    164c:	f04f 0305 	mov.w	r3, #5
    1650:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    1652:	f04f 0300 	mov.w	r3, #0
    1656:	60bb      	str	r3, [r7, #8]
    1658:	e011      	b.n	167e <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    165a:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    165e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1662:	881b      	ldrh	r3, [r3, #0]
    1664:	4618      	mov	r0, r3
    1666:	f003 fbd7 	bl	4e18 <MSS_MAC_tx_packet>
    166a:	4603      	mov	r3, r0
    166c:	2b00      	cmp	r3, #0
    166e:	d10b      	bne.n	1688 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    1670:	68f8      	ldr	r0, [r7, #12]
    1672:	f00f fc7f 	bl	10f74 <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    1676:	68bb      	ldr	r3, [r7, #8]
    1678:	f103 0301 	add.w	r3, r3, #1
    167c:	60bb      	str	r3, [r7, #8]
    167e:	68ba      	ldr	r2, [r7, #8]
    1680:	687b      	ldr	r3, [r7, #4]
    1682:	429a      	cmp	r2, r3
    1684:	dbe9      	blt.n	165a <vEMACWrite+0x1a>
    1686:	e000      	b.n	168a <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    1688:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    168a:	f107 0710 	add.w	r7, r7, #16
    168e:	46bd      	mov	sp, r7
    1690:	bd80      	pop	{r7, pc}
    1692:	bf00      	nop

00001694 <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    1694:	b580      	push	{r7, lr}
    1696:	b082      	sub	sp, #8
    1698:	af00      	add	r7, sp, #0
    169a:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    169c:	6878      	ldr	r0, [r7, #4]
    169e:	f012 fc8d 	bl	13fbc <pvTimerGetTimerID>
    16a2:	4603      	mov	r3, r0
    16a4:	2b00      	cmp	r3, #0
    16a6:	d002      	beq.n	16ae <prvUIPTimerCallback+0x1a>
    16a8:	2b01      	cmp	r3, #1
    16aa:	d011      	beq.n	16d0 <prvUIPTimerCallback+0x3c>
    16ac:	e020      	b.n	16f0 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    16ae:	f240 13dc 	movw	r3, #476	; 0x1dc
    16b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16b6:	681b      	ldr	r3, [r3, #0]
    16b8:	4618      	mov	r0, r3
    16ba:	f645 012c 	movw	r1, #22572	; 0x582c
    16be:	f2c0 0101 	movt	r1, #1
    16c2:	f04f 0200 	mov.w	r2, #0
    16c6:	f04f 0300 	mov.w	r3, #0
    16ca:	f00e f8c5 	bl	f858 <xQueueGenericSend>
									break;
    16ce:	e00f      	b.n	16f0 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    16d0:	f240 13dc 	movw	r3, #476	; 0x1dc
    16d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d8:	681b      	ldr	r3, [r3, #0]
    16da:	4618      	mov	r0, r3
    16dc:	f645 0130 	movw	r1, #22576	; 0x5830
    16e0:	f2c0 0101 	movt	r1, #1
    16e4:	f04f 0200 	mov.w	r2, #0
    16e8:	f04f 0300 	mov.w	r3, #0
    16ec:	f00e f8b4 	bl	f858 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    16f0:	f107 0708 	add.w	r7, r7, #8
    16f4:	46bd      	mov	sp, r7
    16f6:	bd80      	pop	{r7, pc}

000016f8 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    16f8:	b580      	push	{r7, lr}
    16fa:	b084      	sub	sp, #16
    16fc:	af00      	add	r7, sp, #0
    16fe:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "io.shtml" );
    1700:	6878      	ldr	r0, [r7, #4]
    1702:	f645 0118 	movw	r1, #22552	; 0x5818
    1706:	f2c0 0101 	movt	r1, #1
    170a:	f013 fcf9 	bl	15100 <strstr>
    170e:	4603      	mov	r3, r0
    1710:	60fb      	str	r3, [r7, #12]

	if( c )
    1712:	68fb      	ldr	r3, [r7, #12]
    1714:	2b00      	cmp	r3, #0
    1716:	d039      	beq.n	178c <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    1718:	6878      	ldr	r0, [r7, #4]
    171a:	f04f 013f 	mov.w	r1, #63	; 0x3f
    171e:	f013 f9cd 	bl	14abc <strchr>
    1722:	4603      	mov	r3, r0
    1724:	60fb      	str	r3, [r7, #12]
	    if( c )
    1726:	68fb      	ldr	r3, [r7, #12]
    1728:	2b00      	cmp	r3, #0
    172a:	d023      	beq.n	1774 <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    172c:	68f8      	ldr	r0, [r7, #12]
    172e:	f645 0124 	movw	r1, #22564	; 0x5824
    1732:	f2c0 0101 	movt	r1, #1
    1736:	f013 fce3 	bl	15100 <strstr>
    173a:	4603      	mov	r3, r0
    173c:	2b00      	cmp	r3, #0
    173e:	d00c      	beq.n	175a <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    1740:	f04f 0003 	mov.w	r0, #3
    1744:	f04f 0101 	mov.w	r1, #1
    1748:	f7fe fee4 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    174c:	f04f 0004 	mov.w	r0, #4
    1750:	f04f 0101 	mov.w	r1, #1
    1754:	f7fe fede 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    1758:	e018      	b.n	178c <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    175a:	f04f 0003 	mov.w	r0, #3
    175e:	f04f 0100 	mov.w	r1, #0
    1762:	f7fe fed7 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    1766:	f04f 0004 	mov.w	r0, #4
    176a:	f04f 0100 	mov.w	r1, #0
    176e:	f7fe fed1 	bl	514 <vParTestSetLED>
    1772:	e00b      	b.n	178c <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    1774:	f04f 0003 	mov.w	r0, #3
    1778:	f04f 0100 	mov.w	r1, #0
    177c:	f7fe feca 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    1780:	f04f 0004 	mov.w	r0, #4
    1784:	f04f 0100 	mov.w	r1, #0
    1788:	f7fe fec4 	bl	514 <vParTestSetLED>
		}
	}
}
    178c:	f107 0710 	add.w	r7, r7, #16
    1790:	46bd      	mov	sp, r7
    1792:	bd80      	pop	{r7, pc}

00001794 <nullfunction>:

static const struct httpd_cgi_call	*calls[] = { &file, &tcp, &net, &rtos, &run, &io, NULL };

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    1794:	b480      	push	{r7}
    1796:	b085      	sub	sp, #20
    1798:	af00      	add	r7, sp, #0
    179a:	6078      	str	r0, [r7, #4]
    179c:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    179e:	f04f 0301 	mov.w	r3, #1
    17a2:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    17a4:	f04f 0300 	mov.w	r3, #0
    17a8:	73fb      	strb	r3, [r7, #15]
    17aa:	687b      	ldr	r3, [r7, #4]
    17ac:	f04f 0200 	mov.w	r2, #0
    17b0:	851a      	strh	r2, [r3, #40]	; 0x28
    17b2:	f04f 0302 	mov.w	r3, #2
}
    17b6:	4618      	mov	r0, r3
    17b8:	f107 0714 	add.w	r7, r7, #20
    17bc:	46bd      	mov	sp, r7
    17be:	bc80      	pop	{r7}
    17c0:	4770      	bx	lr
    17c2:	bf00      	nop

000017c4 <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    17c4:	b590      	push	{r4, r7, lr}
    17c6:	b085      	sub	sp, #20
    17c8:	af00      	add	r7, sp, #0
    17ca:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    17cc:	f240 0308 	movw	r3, #8
    17d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d4:	60fb      	str	r3, [r7, #12]
    17d6:	e019      	b.n	180c <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    17d8:	68fb      	ldr	r3, [r7, #12]
    17da:	681b      	ldr	r3, [r3, #0]
    17dc:	681c      	ldr	r4, [r3, #0]
    17de:	68fb      	ldr	r3, [r7, #12]
    17e0:	681b      	ldr	r3, [r3, #0]
    17e2:	681b      	ldr	r3, [r3, #0]
    17e4:	4618      	mov	r0, r3
    17e6:	f013 fa27 	bl	14c38 <strlen>
    17ea:	4603      	mov	r3, r0
    17ec:	4620      	mov	r0, r4
    17ee:	6879      	ldr	r1, [r7, #4]
    17f0:	461a      	mov	r2, r3
    17f2:	f013 fa51 	bl	14c98 <strncmp>
    17f6:	4603      	mov	r3, r0
    17f8:	2b00      	cmp	r3, #0
    17fa:	d103      	bne.n	1804 <httpd_cgi+0x40>
		{
			return( *f )->function;
    17fc:	68fb      	ldr	r3, [r7, #12]
    17fe:	681b      	ldr	r3, [r3, #0]
    1800:	685b      	ldr	r3, [r3, #4]
    1802:	e00b      	b.n	181c <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    1804:	68fb      	ldr	r3, [r7, #12]
    1806:	f103 0304 	add.w	r3, r3, #4
    180a:	60fb      	str	r3, [r7, #12]
    180c:	68fb      	ldr	r3, [r7, #12]
    180e:	681b      	ldr	r3, [r3, #0]
    1810:	2b00      	cmp	r3, #0
    1812:	d1e1      	bne.n	17d8 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    1814:	f241 7395 	movw	r3, #6037	; 0x1795
    1818:	f2c0 0300 	movt	r3, #0
}
    181c:	4618      	mov	r0, r3
    181e:	f107 0714 	add.w	r7, r7, #20
    1822:	46bd      	mov	sp, r7
    1824:	bd90      	pop	{r4, r7, pc}
    1826:	bf00      	nop

00001828 <generate_file_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_file_stats( void *arg )
{
    1828:	b590      	push	{r4, r7, lr}
    182a:	b085      	sub	sp, #20
    182c:	af00      	add	r7, sp, #0
    182e:	6078      	str	r0, [r7, #4]
	char	*f = ( char * ) arg;
    1830:	687b      	ldr	r3, [r7, #4]
    1832:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u", httpd_fs_count(f) );
    1834:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1838:	f2c2 0300 	movt	r3, #8192	; 0x2000
    183c:	681b      	ldr	r3, [r3, #0]
    183e:	461c      	mov	r4, r3
    1840:	68f8      	ldr	r0, [r7, #12]
    1842:	f00c ffd1 	bl	e7e8 <httpd_fs_count>
    1846:	4603      	mov	r3, r0
    1848:	4620      	mov	r0, r4
    184a:	f645 017c 	movw	r1, #22652	; 0x587c
    184e:	f2c0 0101 	movt	r1, #1
    1852:	461a      	mov	r2, r3
    1854:	f7ff fc30 	bl	10b8 <sprintf>
    1858:	4603      	mov	r3, r0
    185a:	b29b      	uxth	r3, r3
}
    185c:	4618      	mov	r0, r3
    185e:	f107 0714 	add.w	r7, r7, #20
    1862:	46bd      	mov	sp, r7
    1864:	bd90      	pop	{r4, r7, pc}
    1866:	bf00      	nop

00001868 <file_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( file_stats ( struct httpd_state *s, char *ptr ) )
{
    1868:	b590      	push	{r4, r7, lr}
    186a:	b085      	sub	sp, #20
    186c:	af00      	add	r7, sp, #0
    186e:	6078      	str	r0, [r7, #4]
    1870:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1872:	f04f 0301 	mov.w	r3, #1
    1876:	73fb      	strb	r3, [r7, #15]
    1878:	687b      	ldr	r3, [r7, #4]
    187a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    187c:	2b00      	cmp	r3, #0
    187e:	d002      	beq.n	1886 <file_stats+0x1e>
    1880:	2b6d      	cmp	r3, #109	; 0x6d
    1882:	d004      	beq.n	188e <file_stats+0x26>
    1884:	e01c      	b.n	18c0 <file_stats+0x58>

	( void ) PT_YIELD_FLAG;

	PSOCK_GENERATOR_SEND( &s->sout, generate_file_stats, strchr(ptr, ' ') + 1 );
    1886:	687b      	ldr	r3, [r7, #4]
    1888:	f04f 026d 	mov.w	r2, #109	; 0x6d
    188c:	851a      	strh	r2, [r3, #40]	; 0x28
    188e:	687b      	ldr	r3, [r7, #4]
    1890:	f103 0428 	add.w	r4, r3, #40	; 0x28
    1894:	6838      	ldr	r0, [r7, #0]
    1896:	f04f 0120 	mov.w	r1, #32
    189a:	f013 f90f 	bl	14abc <strchr>
    189e:	4603      	mov	r3, r0
    18a0:	f103 0301 	add.w	r3, r3, #1
    18a4:	4620      	mov	r0, r4
    18a6:	f641 0129 	movw	r1, #6185	; 0x1829
    18aa:	f2c0 0100 	movt	r1, #0
    18ae:	461a      	mov	r2, r3
    18b0:	f009 fa50 	bl	ad54 <psock_generator_send>
    18b4:	4603      	mov	r3, r0
    18b6:	2b00      	cmp	r3, #0
    18b8:	d102      	bne.n	18c0 <file_stats+0x58>
    18ba:	f04f 0300 	mov.w	r3, #0
    18be:	e008      	b.n	18d2 <file_stats+0x6a>

	PSOCK_END( &s->sout );
    18c0:	f04f 0300 	mov.w	r3, #0
    18c4:	73fb      	strb	r3, [r7, #15]
    18c6:	687b      	ldr	r3, [r7, #4]
    18c8:	f04f 0200 	mov.w	r2, #0
    18cc:	851a      	strh	r2, [r3, #40]	; 0x28
    18ce:	f04f 0302 	mov.w	r3, #2
}
    18d2:	4618      	mov	r0, r3
    18d4:	f107 0714 	add.w	r7, r7, #20
    18d8:	46bd      	mov	sp, r7
    18da:	bd90      	pop	{r4, r7, pc}

000018dc <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    18dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    18e0:	b08e      	sub	sp, #56	; 0x38
    18e2:	af0a      	add	r7, sp, #40	; 0x28
    18e4:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    18e6:	687b      	ldr	r3, [r7, #4]
    18e8:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    18ea:	68fb      	ldr	r3, [r7, #12]
    18ec:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    18f0:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    18f4:	fb02 f203 	mul.w	r2, r2, r3
    18f8:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    18fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1900:	4413      	add	r3, r2
    1902:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    1904:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1908:	f2c2 0300 	movt	r3, #8192	; 0x2000
    190c:	681b      	ldr	r3, [r3, #0]
    190e:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    1910:	68bb      	ldr	r3, [r7, #8]
    1912:	889b      	ldrh	r3, [r3, #4]
    1914:	4618      	mov	r0, r3
    1916:	f00c f897 	bl	da48 <htons>
    191a:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    191c:	461d      	mov	r5, r3
    191e:	68bb      	ldr	r3, [r7, #8]
    1920:	881b      	ldrh	r3, [r3, #0]
    1922:	4618      	mov	r0, r3
    1924:	f00c f890 	bl	da48 <htons>
    1928:	4603      	mov	r3, r0
    192a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    192e:	b29b      	uxth	r3, r3
    1930:	461c      	mov	r4, r3
    1932:	68bb      	ldr	r3, [r7, #8]
    1934:	881b      	ldrh	r3, [r3, #0]
    1936:	4618      	mov	r0, r3
    1938:	f00c f886 	bl	da48 <htons>
    193c:	4603      	mov	r3, r0
    193e:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    1942:	68bb      	ldr	r3, [r7, #8]
    1944:	885b      	ldrh	r3, [r3, #2]
    1946:	4618      	mov	r0, r3
    1948:	f00c f87e 	bl	da48 <htons>
    194c:	4603      	mov	r3, r0
    194e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1952:	b29b      	uxth	r3, r3
    1954:	469a      	mov	sl, r3
    1956:	68bb      	ldr	r3, [r7, #8]
    1958:	885b      	ldrh	r3, [r3, #2]
    195a:	4618      	mov	r0, r3
    195c:	f00c f874 	bl	da48 <htons>
    1960:	4603      	mov	r3, r0
    1962:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1966:	68bb      	ldr	r3, [r7, #8]
    1968:	88db      	ldrh	r3, [r3, #6]
    196a:	4618      	mov	r0, r3
    196c:	f00c f86c 	bl	da48 <htons>
    1970:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1972:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1974:	68bb      	ldr	r3, [r7, #8]
    1976:	7e5b      	ldrb	r3, [r3, #25]
    1978:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    197c:	f240 0324 	movw	r3, #36	; 0x24
    1980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1984:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1988:	68bb      	ldr	r3, [r7, #8]
    198a:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    198c:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    198e:	68bb      	ldr	r3, [r7, #8]
    1990:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1992:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    1994:	68bb      	ldr	r3, [r7, #8]
    1996:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1998:	2b00      	cmp	r3, #0
    199a:	d002      	beq.n	19a2 <generate_tcp_stats+0xc6>
    199c:	f04f 022a 	mov.w	r2, #42	; 0x2a
    19a0:	e001      	b.n	19a6 <generate_tcp_stats+0xca>
    19a2:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    19a6:	68bb      	ldr	r3, [r7, #8]
    19a8:	7e5b      	ldrb	r3, [r3, #25]
    19aa:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    19ae:	2b00      	cmp	r3, #0
    19b0:	d002      	beq.n	19b8 <generate_tcp_stats+0xdc>
    19b2:	f04f 0321 	mov.w	r3, #33	; 0x21
    19b6:	e001      	b.n	19bc <generate_tcp_stats+0xe0>
    19b8:	f04f 0320 	mov.w	r3, #32
    19bc:	f8cd 9000 	str.w	r9, [sp]
    19c0:	f8cd a004 	str.w	sl, [sp, #4]
    19c4:	f8cd 8008 	str.w	r8, [sp, #8]
    19c8:	f8cd e00c 	str.w	lr, [sp, #12]
    19cc:	f8cd c010 	str.w	ip, [sp, #16]
    19d0:	9005      	str	r0, [sp, #20]
    19d2:	9106      	str	r1, [sp, #24]
    19d4:	9207      	str	r2, [sp, #28]
    19d6:	9308      	str	r3, [sp, #32]
    19d8:	4630      	mov	r0, r6
    19da:	f645 0180 	movw	r1, #22656	; 0x5880
    19de:	f2c0 0101 	movt	r1, #1
    19e2:	462a      	mov	r2, r5
    19e4:	4623      	mov	r3, r4
    19e6:	f7ff fb67 	bl	10b8 <sprintf>
    19ea:	4603      	mov	r3, r0
    19ec:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    19ee:	4618      	mov	r0, r3
    19f0:	f107 0710 	add.w	r7, r7, #16
    19f4:	46bd      	mov	sp, r7
    19f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    19fa:	bf00      	nop

000019fc <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    19fc:	b580      	push	{r7, lr}
    19fe:	b084      	sub	sp, #16
    1a00:	af00      	add	r7, sp, #0
    1a02:	6078      	str	r0, [r7, #4]
    1a04:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1a06:	f04f 0301 	mov.w	r3, #1
    1a0a:	73fb      	strb	r3, [r7, #15]
    1a0c:	687b      	ldr	r3, [r7, #4]
    1a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1a10:	2b00      	cmp	r3, #0
    1a12:	d002      	beq.n	1a1a <tcp_stats+0x1e>
    1a14:	2b96      	cmp	r3, #150	; 0x96
    1a16:	d01e      	beq.n	1a56 <tcp_stats+0x5a>
    1a18:	e03c      	b.n	1a94 <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    1a1a:	687b      	ldr	r3, [r7, #4]
    1a1c:	f04f 0200 	mov.w	r2, #0
    1a20:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1a24:	e031      	b.n	1a8a <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    1a26:	687b      	ldr	r3, [r7, #4]
    1a28:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1a2c:	461a      	mov	r2, r3
    1a2e:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    1a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a36:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    1a3a:	fb01 f202 	mul.w	r2, r1, r2
    1a3e:	4413      	add	r3, r2
    1a40:	f103 0318 	add.w	r3, r3, #24
    1a44:	785b      	ldrb	r3, [r3, #1]
    1a46:	f003 030f 	and.w	r3, r3, #15
    1a4a:	2b00      	cmp	r3, #0
    1a4c:	d014      	beq.n	1a78 <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    1a4e:	687b      	ldr	r3, [r7, #4]
    1a50:	f04f 0296 	mov.w	r2, #150	; 0x96
    1a54:	851a      	strh	r2, [r3, #40]	; 0x28
    1a56:	687b      	ldr	r3, [r7, #4]
    1a58:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1a5c:	4618      	mov	r0, r3
    1a5e:	f641 01dd 	movw	r1, #6365	; 0x18dd
    1a62:	f2c0 0100 	movt	r1, #0
    1a66:	687a      	ldr	r2, [r7, #4]
    1a68:	f009 f974 	bl	ad54 <psock_generator_send>
    1a6c:	4603      	mov	r3, r0
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d102      	bne.n	1a78 <tcp_stats+0x7c>
    1a72:	f04f 0300 	mov.w	r3, #0
    1a76:	e016      	b.n	1aa6 <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    1a78:	687b      	ldr	r3, [r7, #4]
    1a7a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1a7e:	f103 0301 	add.w	r3, r3, #1
    1a82:	b29a      	uxth	r2, r3
    1a84:	687b      	ldr	r3, [r7, #4]
    1a86:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1a8a:	687b      	ldr	r3, [r7, #4]
    1a8c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1a90:	2b27      	cmp	r3, #39	; 0x27
    1a92:	d9c8      	bls.n	1a26 <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    1a94:	f04f 0300 	mov.w	r3, #0
    1a98:	73fb      	strb	r3, [r7, #15]
    1a9a:	687b      	ldr	r3, [r7, #4]
    1a9c:	f04f 0200 	mov.w	r2, #0
    1aa0:	851a      	strh	r2, [r3, #40]	; 0x28
    1aa2:	f04f 0302 	mov.w	r3, #2
}
    1aa6:	4618      	mov	r0, r3
    1aa8:	f107 0710 	add.w	r7, r7, #16
    1aac:	46bd      	mov	sp, r7
    1aae:	bd80      	pop	{r7, pc}

00001ab0 <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    1ab0:	b580      	push	{r7, lr}
    1ab2:	b084      	sub	sp, #16
    1ab4:	af00      	add	r7, sp, #0
    1ab6:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    1ab8:	687b      	ldr	r3, [r7, #4]
    1aba:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    1abc:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ac4:	681b      	ldr	r3, [r3, #0]
    1ac6:	461a      	mov	r2, r3
    1ac8:	68fb      	ldr	r3, [r7, #12]
    1aca:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1ace:	ea4f 0143 	mov.w	r1, r3, lsl #1
    1ad2:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    1ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ada:	440b      	add	r3, r1
    1adc:	881b      	ldrh	r3, [r3, #0]
    1ade:	4610      	mov	r0, r2
    1ae0:	f645 01e0 	movw	r1, #22752	; 0x58e0
    1ae4:	f2c0 0101 	movt	r1, #1
    1ae8:	461a      	mov	r2, r3
    1aea:	f7ff fae5 	bl	10b8 <sprintf>
    1aee:	4603      	mov	r3, r0
    1af0:	b29b      	uxth	r3, r3
}
    1af2:	4618      	mov	r0, r3
    1af4:	f107 0710 	add.w	r7, r7, #16
    1af8:	46bd      	mov	sp, r7
    1afa:	bd80      	pop	{r7, pc}

00001afc <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    1afc:	b580      	push	{r7, lr}
    1afe:	b084      	sub	sp, #16
    1b00:	af00      	add	r7, sp, #0
    1b02:	6078      	str	r0, [r7, #4]
    1b04:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1b06:	f04f 0301 	mov.w	r3, #1
    1b0a:	73fb      	strb	r3, [r7, #15]
    1b0c:	687b      	ldr	r3, [r7, #4]
    1b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1b10:	2b00      	cmp	r3, #0
    1b12:	d002      	beq.n	1b1a <net_stats+0x1e>
    1b14:	2bac      	cmp	r3, #172	; 0xac
    1b16:	d00a      	beq.n	1b2e <net_stats+0x32>
    1b18:	e028      	b.n	1b6c <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1b1a:	687b      	ldr	r3, [r7, #4]
    1b1c:	f04f 0200 	mov.w	r2, #0
    1b20:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1b24:	e01d      	b.n	1b62 <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    1b26:	687b      	ldr	r3, [r7, #4]
    1b28:	f04f 02ac 	mov.w	r2, #172	; 0xac
    1b2c:	851a      	strh	r2, [r3, #40]	; 0x28
    1b2e:	687b      	ldr	r3, [r7, #4]
    1b30:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1b34:	4618      	mov	r0, r3
    1b36:	f641 21b1 	movw	r1, #6833	; 0x1ab1
    1b3a:	f2c0 0100 	movt	r1, #0
    1b3e:	687a      	ldr	r2, [r7, #4]
    1b40:	f009 f908 	bl	ad54 <psock_generator_send>
    1b44:	4603      	mov	r3, r0
    1b46:	2b00      	cmp	r3, #0
    1b48:	d102      	bne.n	1b50 <net_stats+0x54>
    1b4a:	f04f 0300 	mov.w	r3, #0
    1b4e:	e016      	b.n	1b7e <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1b50:	687b      	ldr	r3, [r7, #4]
    1b52:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1b56:	f103 0301 	add.w	r3, r3, #1
    1b5a:	b29a      	uxth	r2, r3
    1b5c:	687b      	ldr	r3, [r7, #4]
    1b5e:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1b62:	687b      	ldr	r3, [r7, #4]
    1b64:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1b68:	2b1b      	cmp	r3, #27
    1b6a:	d9dc      	bls.n	1b26 <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    1b6c:	f04f 0300 	mov.w	r3, #0
    1b70:	73fb      	strb	r3, [r7, #15]
    1b72:	687b      	ldr	r3, [r7, #4]
    1b74:	f04f 0200 	mov.w	r2, #0
    1b78:	851a      	strh	r2, [r3, #40]	; 0x28
    1b7a:	f04f 0302 	mov.w	r3, #2
}
    1b7e:	4618      	mov	r0, r3
    1b80:	f107 0710 	add.w	r7, r7, #16
    1b84:	46bd      	mov	sp, r7
    1b86:	bd80      	pop	{r7, pc}

00001b88 <generate_rtos_stats>:
extern void vTaskList( char *pcWriteBuffer );
extern char *pcGetTaskStatusMessage( void );
static char cCountBuf[128];
long		lRefreshCount = 0;
static unsigned short generate_rtos_stats( void *arg )
{
    1b88:	b590      	push	{r4, r7, lr}
    1b8a:	b083      	sub	sp, #12
    1b8c:	af00      	add	r7, sp, #0
    1b8e:	6078      	str	r0, [r7, #4]
	( void ) arg;
	lRefreshCount++;
    1b90:	f240 2360 	movw	r3, #608	; 0x260
    1b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b98:	681b      	ldr	r3, [r3, #0]
    1b9a:	f103 0201 	add.w	r2, r3, #1
    1b9e:	f240 2360 	movw	r3, #608	; 0x260
    1ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ba6:	601a      	str	r2, [r3, #0]
	sprintf( cCountBuf, "<p><br>Refresh count = %d<p><br>%s", ( int ) lRefreshCount, pcGetTaskStatusMessage() );
    1ba8:	f240 2360 	movw	r3, #608	; 0x260
    1bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bb0:	681c      	ldr	r4, [r3, #0]
    1bb2:	f7ff f803 	bl	bbc <pcGetTaskStatusMessage>
    1bb6:	4603      	mov	r3, r0
    1bb8:	f240 10e0 	movw	r0, #480	; 0x1e0
    1bbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bc0:	f645 01e8 	movw	r1, #22760	; 0x58e8
    1bc4:	f2c0 0101 	movt	r1, #1
    1bc8:	4622      	mov	r2, r4
    1bca:	f7ff fa75 	bl	10b8 <sprintf>
	vTaskList( ( char * ) uip_appdata );
    1bce:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bd6:	681b      	ldr	r3, [r3, #0]
    1bd8:	4618      	mov	r0, r3
    1bda:	f011 f845 	bl	12c68 <vTaskList>
	strcat( uip_appdata, cCountBuf );
    1bde:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be6:	681b      	ldr	r3, [r3, #0]
    1be8:	4618      	mov	r0, r3
    1bea:	f240 11e0 	movw	r1, #480	; 0x1e0
    1bee:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1bf2:	f012 ff3f 	bl	14a74 <strcat>

	return strlen( uip_appdata );
    1bf6:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bfe:	681b      	ldr	r3, [r3, #0]
    1c00:	4618      	mov	r0, r3
    1c02:	f013 f819 	bl	14c38 <strlen>
    1c06:	4603      	mov	r3, r0
    1c08:	b29b      	uxth	r3, r3
}
    1c0a:	4618      	mov	r0, r3
    1c0c:	f107 070c 	add.w	r7, r7, #12
    1c10:	46bd      	mov	sp, r7
    1c12:	bd90      	pop	{r4, r7, pc}

00001c14 <rtos_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( rtos_stats ( struct httpd_state *s, char *ptr ) )
{
    1c14:	b580      	push	{r7, lr}
    1c16:	b084      	sub	sp, #16
    1c18:	af00      	add	r7, sp, #0
    1c1a:	6078      	str	r0, [r7, #4]
    1c1c:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1c1e:	f04f 0301 	mov.w	r3, #1
    1c22:	73fb      	strb	r3, [r7, #15]
    1c24:	687b      	ldr	r3, [r7, #4]
    1c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1c28:	2b00      	cmp	r3, #0
    1c2a:	d002      	beq.n	1c32 <rtos_stats+0x1e>
    1c2c:	2bca      	cmp	r3, #202	; 0xca
    1c2e:	d004      	beq.n	1c3a <rtos_stats+0x26>
    1c30:	e015      	b.n	1c5e <rtos_stats+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_rtos_stats, NULL );
    1c32:	687b      	ldr	r3, [r7, #4]
    1c34:	f04f 02ca 	mov.w	r2, #202	; 0xca
    1c38:	851a      	strh	r2, [r3, #40]	; 0x28
    1c3a:	687b      	ldr	r3, [r7, #4]
    1c3c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1c40:	4618      	mov	r0, r3
    1c42:	f641 3189 	movw	r1, #7049	; 0x1b89
    1c46:	f2c0 0100 	movt	r1, #0
    1c4a:	f04f 0200 	mov.w	r2, #0
    1c4e:	f009 f881 	bl	ad54 <psock_generator_send>
    1c52:	4603      	mov	r3, r0
    1c54:	2b00      	cmp	r3, #0
    1c56:	d102      	bne.n	1c5e <rtos_stats+0x4a>
    1c58:	f04f 0300 	mov.w	r3, #0
    1c5c:	e008      	b.n	1c70 <rtos_stats+0x5c>
	PSOCK_END( &s->sout );
    1c5e:	f04f 0300 	mov.w	r3, #0
    1c62:	73fb      	strb	r3, [r7, #15]
    1c64:	687b      	ldr	r3, [r7, #4]
    1c66:	f04f 0200 	mov.w	r2, #0
    1c6a:	851a      	strh	r2, [r3, #40]	; 0x28
    1c6c:	f04f 0302 	mov.w	r3, #2
}
    1c70:	4618      	mov	r0, r3
    1c72:	f107 0710 	add.w	r7, r7, #16
    1c76:	46bd      	mov	sp, r7
    1c78:	bd80      	pop	{r7, pc}
    1c7a:	bf00      	nop

00001c7c <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    1c7c:	b580      	push	{r7, lr}
    1c7e:	b084      	sub	sp, #16
    1c80:	af00      	add	r7, sp, #0
    1c82:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	unsigned short usRawVoltage;
	const ace_channel_handle_t xVoltageChannel = ( ace_channel_handle_t ) 0;
    1c84:	f04f 0300 	mov.w	r3, #0
    1c88:	73fb      	strb	r3, [r7, #15]

	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    1c8a:	f04f 0003 	mov.w	r0, #3
    1c8e:	f7fe fd1b 	bl	6c8 <lParTestGetLEDState>
    1c92:	4603      	mov	r3, r0
    1c94:	2b00      	cmp	r3, #0
    1c96:	d009      	beq.n	1cac <generate_io_state+0x30>
	{
		pcStatus = "checked";
    1c98:	f24a 533c 	movw	r3, #42300	; 0xa53c
    1c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ca0:	f645 120c 	movw	r2, #22796	; 0x590c
    1ca4:	f2c0 0201 	movt	r2, #1
    1ca8:	601a      	str	r2, [r3, #0]
    1caa:	e008      	b.n	1cbe <generate_io_state+0x42>
	}
	else
	{
		pcStatus = "";
    1cac:	f24a 533c 	movw	r3, #42300	; 0xa53c
    1cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cb4:	f645 1214 	movw	r2, #22804	; 0x5914
    1cb8:	f2c0 0201 	movt	r2, #1
    1cbc:	601a      	str	r2, [r3, #0]
	}

	usRawVoltage = ( unsigned short ) ACE_get_ppe_sample( xVoltageChannel );
    1cbe:	7bfb      	ldrb	r3, [r7, #15]
    1cc0:	4618      	mov	r0, r3
    1cc2:	f008 fa45 	bl	a150 <ACE_get_ppe_sample>
    1cc6:	4603      	mov	r3, r0
    1cc8:	81bb      	strh	r3, [r7, #12]
	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p><p><p>Raw voltage input is %d", pcStatus, usRawVoltage );
    1cca:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd2:	681b      	ldr	r3, [r3, #0]
    1cd4:	4619      	mov	r1, r3
    1cd6:	f24a 533c 	movw	r3, #42300	; 0xa53c
    1cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cde:	681a      	ldr	r2, [r3, #0]
    1ce0:	89bb      	ldrh	r3, [r7, #12]
    1ce2:	4608      	mov	r0, r1
    1ce4:	f645 1118 	movw	r1, #22808	; 0x5918
    1ce8:	f2c0 0101 	movt	r1, #1
    1cec:	f7ff f9e4 	bl	10b8 <sprintf>

	return strlen( uip_appdata );
    1cf0:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cf8:	681b      	ldr	r3, [r3, #0]
    1cfa:	4618      	mov	r0, r3
    1cfc:	f012 ff9c 	bl	14c38 <strlen>
    1d00:	4603      	mov	r3, r0
    1d02:	b29b      	uxth	r3, r3
}
    1d04:	4618      	mov	r0, r3
    1d06:	f107 0710 	add.w	r7, r7, #16
    1d0a:	46bd      	mov	sp, r7
    1d0c:	bd80      	pop	{r7, pc}
    1d0e:	bf00      	nop

00001d10 <generate_runtime_stats>:

/*---------------------------------------------------------------------------*/
extern void vTaskGetRunTimeStats( char *pcWriteBuffer );
extern unsigned short usMaxJitter;
static unsigned short generate_runtime_stats( void *arg )
{
    1d10:	b580      	push	{r7, lr}
    1d12:	b082      	sub	sp, #8
    1d14:	af00      	add	r7, sp, #0
    1d16:	6078      	str	r0, [r7, #4]
	( void ) arg;
	lRefreshCount++;
    1d18:	f240 2360 	movw	r3, #608	; 0x260
    1d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d20:	681b      	ldr	r3, [r3, #0]
    1d22:	f103 0201 	add.w	r2, r3, #1
    1d26:	f240 2360 	movw	r3, #608	; 0x260
    1d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d2e:	601a      	str	r2, [r3, #0]
	sprintf( cCountBuf, "<p><br>Refresh count = %d", ( int ) lRefreshCount );
    1d30:	f240 2360 	movw	r3, #608	; 0x260
    1d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d38:	681b      	ldr	r3, [r3, #0]
    1d3a:	f240 10e0 	movw	r0, #480	; 0x1e0
    1d3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d42:	f645 116c 	movw	r1, #22892	; 0x596c
    1d46:	f2c0 0101 	movt	r1, #1
    1d4a:	461a      	mov	r2, r3
    1d4c:	f7ff f9b4 	bl	10b8 <sprintf>

	vTaskGetRunTimeStats( ( char * ) uip_appdata );
    1d50:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d58:	681b      	ldr	r3, [r3, #0]
    1d5a:	4618      	mov	r0, r3
    1d5c:	f011 f83c 	bl	12dd8 <vTaskGetRunTimeStats>
	strcat( uip_appdata, cCountBuf );
    1d60:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d68:	681b      	ldr	r3, [r3, #0]
    1d6a:	4618      	mov	r0, r3
    1d6c:	f240 11e0 	movw	r1, #480	; 0x1e0
    1d70:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1d74:	f012 fe7e 	bl	14a74 <strcat>

	return strlen( uip_appdata );
    1d78:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    1d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d80:	681b      	ldr	r3, [r3, #0]
    1d82:	4618      	mov	r0, r3
    1d84:	f012 ff58 	bl	14c38 <strlen>
    1d88:	4603      	mov	r3, r0
    1d8a:	b29b      	uxth	r3, r3
}
    1d8c:	4618      	mov	r0, r3
    1d8e:	f107 0708 	add.w	r7, r7, #8
    1d92:	46bd      	mov	sp, r7
    1d94:	bd80      	pop	{r7, pc}
    1d96:	bf00      	nop

00001d98 <run_time>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( run_time ( struct httpd_state *s, char *ptr ) )
{
    1d98:	b580      	push	{r7, lr}
    1d9a:	b084      	sub	sp, #16
    1d9c:	af00      	add	r7, sp, #0
    1d9e:	6078      	str	r0, [r7, #4]
    1da0:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1da2:	f04f 0301 	mov.w	r3, #1
    1da6:	73fb      	strb	r3, [r7, #15]
    1da8:	687b      	ldr	r3, [r7, #4]
    1daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1dac:	2b00      	cmp	r3, #0
    1dae:	d002      	beq.n	1db6 <run_time+0x1e>
    1db0:	2bff      	cmp	r3, #255	; 0xff
    1db2:	d004      	beq.n	1dbe <run_time+0x26>
    1db4:	e015      	b.n	1de2 <run_time+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_runtime_stats, NULL );
    1db6:	687b      	ldr	r3, [r7, #4]
    1db8:	f04f 02ff 	mov.w	r2, #255	; 0xff
    1dbc:	851a      	strh	r2, [r3, #40]	; 0x28
    1dbe:	687b      	ldr	r3, [r7, #4]
    1dc0:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1dc4:	4618      	mov	r0, r3
    1dc6:	f641 5111 	movw	r1, #7441	; 0x1d11
    1dca:	f2c0 0100 	movt	r1, #0
    1dce:	f04f 0200 	mov.w	r2, #0
    1dd2:	f008 ffbf 	bl	ad54 <psock_generator_send>
    1dd6:	4603      	mov	r3, r0
    1dd8:	2b00      	cmp	r3, #0
    1dda:	d102      	bne.n	1de2 <run_time+0x4a>
    1ddc:	f04f 0300 	mov.w	r3, #0
    1de0:	e008      	b.n	1df4 <run_time+0x5c>
	PSOCK_END( &s->sout );
    1de2:	f04f 0300 	mov.w	r3, #0
    1de6:	73fb      	strb	r3, [r7, #15]
    1de8:	687b      	ldr	r3, [r7, #4]
    1dea:	f04f 0200 	mov.w	r2, #0
    1dee:	851a      	strh	r2, [r3, #40]	; 0x28
    1df0:	f04f 0302 	mov.w	r3, #2
}
    1df4:	4618      	mov	r0, r3
    1df6:	f107 0710 	add.w	r7, r7, #16
    1dfa:	46bd      	mov	sp, r7
    1dfc:	bd80      	pop	{r7, pc}
    1dfe:	bf00      	nop

00001e00 <led_io>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    1e00:	b580      	push	{r7, lr}
    1e02:	b084      	sub	sp, #16
    1e04:	af00      	add	r7, sp, #0
    1e06:	6078      	str	r0, [r7, #4]
    1e08:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1e0a:	f04f 0301 	mov.w	r3, #1
    1e0e:	73fb      	strb	r3, [r7, #15]
    1e10:	687b      	ldr	r3, [r7, #4]
    1e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1e14:	2b00      	cmp	r3, #0
    1e16:	d004      	beq.n	1e22 <led_io+0x22>
    1e18:	f240 1209 	movw	r2, #265	; 0x109
    1e1c:	4293      	cmp	r3, r2
    1e1e:	d004      	beq.n	1e2a <led_io+0x2a>
    1e20:	e015      	b.n	1e4e <led_io+0x4e>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    1e22:	687b      	ldr	r3, [r7, #4]
    1e24:	f240 1209 	movw	r2, #265	; 0x109
    1e28:	851a      	strh	r2, [r3, #40]	; 0x28
    1e2a:	687b      	ldr	r3, [r7, #4]
    1e2c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1e30:	4618      	mov	r0, r3
    1e32:	f641 417d 	movw	r1, #7293	; 0x1c7d
    1e36:	f2c0 0100 	movt	r1, #0
    1e3a:	f04f 0200 	mov.w	r2, #0
    1e3e:	f008 ff89 	bl	ad54 <psock_generator_send>
    1e42:	4603      	mov	r3, r0
    1e44:	2b00      	cmp	r3, #0
    1e46:	d102      	bne.n	1e4e <led_io+0x4e>
    1e48:	f04f 0300 	mov.w	r3, #0
    1e4c:	e008      	b.n	1e60 <led_io+0x60>
	PSOCK_END( &s->sout );
    1e4e:	f04f 0300 	mov.w	r3, #0
    1e52:	73fb      	strb	r3, [r7, #15]
    1e54:	687b      	ldr	r3, [r7, #4]
    1e56:	f04f 0200 	mov.w	r2, #0
    1e5a:	851a      	strh	r2, [r3, #40]	; 0x28
    1e5c:	f04f 0302 	mov.w	r3, #2
}
    1e60:	4618      	mov	r0, r3
    1e62:	f107 0710 	add.w	r7, r7, #16
    1e66:	46bd      	mov	sp, r7
    1e68:	bd80      	pop	{r7, pc}
    1e6a:	bf00      	nop

00001e6c <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1e6c:	b480      	push	{r7}
    1e6e:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1e70:	be00      	bkpt	0x0000
}
    1e72:	46bd      	mov	sp, r7
    1e74:	bc80      	pop	{r7}
    1e76:	4770      	bx	lr

00001e78 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1e78:	b480      	push	{r7}
    1e7a:	b083      	sub	sp, #12
    1e7c:	af00      	add	r7, sp, #0
    1e7e:	6078      	str	r0, [r7, #4]
    1e80:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1e82:	be00      	bkpt	0x0000
}
    1e84:	f107 070c 	add.w	r7, r7, #12
    1e88:	46bd      	mov	sp, r7
    1e8a:	bc80      	pop	{r7}
    1e8c:	4770      	bx	lr
    1e8e:	bf00      	nop

00001e90 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1e90:	b480      	push	{r7}
    1e92:	b083      	sub	sp, #12
    1e94:	af00      	add	r7, sp, #0
    1e96:	6078      	str	r0, [r7, #4]
    1e98:	460b      	mov	r3, r1
    1e9a:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e9c:	be00      	bkpt	0x0000
}
    1e9e:	f107 070c 	add.w	r7, r7, #12
    1ea2:	46bd      	mov	sp, r7
    1ea4:	bc80      	pop	{r7}
    1ea6:	4770      	bx	lr

00001ea8 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1ea8:	b480      	push	{r7}
    1eaa:	b083      	sub	sp, #12
    1eac:	af00      	add	r7, sp, #0
    1eae:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1eb0:	be00      	bkpt	0x0000
}
    1eb2:	f107 070c 	add.w	r7, r7, #12
    1eb6:	46bd      	mov	sp, r7
    1eb8:	bc80      	pop	{r7}
    1eba:	4770      	bx	lr

00001ebc <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1ebc:	b480      	push	{r7}
    1ebe:	b083      	sub	sp, #12
    1ec0:	af00      	add	r7, sp, #0
    1ec2:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ec4:	be00      	bkpt	0x0000
}
    1ec6:	f107 070c 	add.w	r7, r7, #12
    1eca:	46bd      	mov	sp, r7
    1ecc:	bc80      	pop	{r7}
    1ece:	4770      	bx	lr

00001ed0 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1ed0:	b480      	push	{r7}
    1ed2:	b083      	sub	sp, #12
    1ed4:	af00      	add	r7, sp, #0
    1ed6:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ed8:	be00      	bkpt	0x0000
}
    1eda:	f107 070c 	add.w	r7, r7, #12
    1ede:	46bd      	mov	sp, r7
    1ee0:	bc80      	pop	{r7}
    1ee2:	4770      	bx	lr

00001ee4 <HAL_disable_interrupts>:
    1ee4:	f3ef 8010 	mrs	r0, PRIMASK
    1ee8:	b672      	cpsid	i
    1eea:	4770      	bx	lr

00001eec <HAL_restore_interrupts>:
    1eec:	f380 8810 	msr	PRIMASK, r0
    1ef0:	4770      	bx	lr
	...

00001ef4 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1ef4:	b480      	push	{r7}
    1ef6:	b087      	sub	sp, #28
    1ef8:	af00      	add	r7, sp, #0
    1efa:	6078      	str	r0, [r7, #4]
    1efc:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1efe:	687b      	ldr	r3, [r7, #4]
    1f00:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1f02:	683b      	ldr	r3, [r7, #0]
    1f04:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1f06:	697b      	ldr	r3, [r7, #20]
    1f08:	781b      	ldrb	r3, [r3, #0]
    1f0a:	b2db      	uxtb	r3, r3
    1f0c:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1f0e:	693b      	ldr	r3, [r7, #16]
    1f10:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1f12:	68bb      	ldr	r3, [r7, #8]
    1f14:	f103 0301 	add.w	r3, r3, #1
    1f18:	60bb      	str	r3, [r7, #8]
    }
    1f1a:	e7f0      	b.n	1efe <HAL_assert_fail+0xa>

00001f1c <HW_set_32bit_reg>:
    1f1c:	6001      	str	r1, [r0, #0]
    1f1e:	4770      	bx	lr

00001f20 <HW_get_32bit_reg>:
    1f20:	6800      	ldr	r0, [r0, #0]
    1f22:	4770      	bx	lr

00001f24 <HW_set_32bit_reg_field>:
    1f24:	b50e      	push	{r1, r2, r3, lr}
    1f26:	fa03 f301 	lsl.w	r3, r3, r1
    1f2a:	ea03 0302 	and.w	r3, r3, r2
    1f2e:	6801      	ldr	r1, [r0, #0]
    1f30:	ea6f 0202 	mvn.w	r2, r2
    1f34:	ea01 0102 	and.w	r1, r1, r2
    1f38:	ea41 0103 	orr.w	r1, r1, r3
    1f3c:	6001      	str	r1, [r0, #0]
    1f3e:	bd0e      	pop	{r1, r2, r3, pc}

00001f40 <HW_get_32bit_reg_field>:
    1f40:	6800      	ldr	r0, [r0, #0]
    1f42:	ea00 0002 	and.w	r0, r0, r2
    1f46:	fa20 f001 	lsr.w	r0, r0, r1
    1f4a:	4770      	bx	lr

00001f4c <HW_set_16bit_reg>:
    1f4c:	8001      	strh	r1, [r0, #0]
    1f4e:	4770      	bx	lr

00001f50 <HW_get_16bit_reg>:
    1f50:	8800      	ldrh	r0, [r0, #0]
    1f52:	4770      	bx	lr

00001f54 <HW_set_16bit_reg_field>:
    1f54:	b50e      	push	{r1, r2, r3, lr}
    1f56:	fa03 f301 	lsl.w	r3, r3, r1
    1f5a:	ea03 0302 	and.w	r3, r3, r2
    1f5e:	8801      	ldrh	r1, [r0, #0]
    1f60:	ea6f 0202 	mvn.w	r2, r2
    1f64:	ea01 0102 	and.w	r1, r1, r2
    1f68:	ea41 0103 	orr.w	r1, r1, r3
    1f6c:	8001      	strh	r1, [r0, #0]
    1f6e:	bd0e      	pop	{r1, r2, r3, pc}

00001f70 <HW_get_16bit_reg_field>:
    1f70:	8800      	ldrh	r0, [r0, #0]
    1f72:	ea00 0002 	and.w	r0, r0, r2
    1f76:	fa20 f001 	lsr.w	r0, r0, r1
    1f7a:	4770      	bx	lr

00001f7c <HW_set_8bit_reg>:
    1f7c:	7001      	strb	r1, [r0, #0]
    1f7e:	4770      	bx	lr

00001f80 <HW_get_8bit_reg>:
    1f80:	7800      	ldrb	r0, [r0, #0]
    1f82:	4770      	bx	lr

00001f84 <HW_set_8bit_reg_field>:
    1f84:	b50e      	push	{r1, r2, r3, lr}
    1f86:	fa03 f301 	lsl.w	r3, r3, r1
    1f8a:	ea03 0302 	and.w	r3, r3, r2
    1f8e:	7801      	ldrb	r1, [r0, #0]
    1f90:	ea6f 0202 	mvn.w	r2, r2
    1f94:	ea01 0102 	and.w	r1, r1, r2
    1f98:	ea41 0103 	orr.w	r1, r1, r3
    1f9c:	7001      	strb	r1, [r0, #0]
    1f9e:	bd0e      	pop	{r1, r2, r3, pc}

00001fa0 <HW_get_8bit_reg_field>:
    1fa0:	7800      	ldrb	r0, [r0, #0]
    1fa2:	ea00 0002 	and.w	r0, r0, r2
    1fa6:	fa20 f001 	lsr.w	r0, r0, r1
    1faa:	4770      	bx	lr

00001fac <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1fac:	b480      	push	{r7}
    1fae:	b083      	sub	sp, #12
    1fb0:	af00      	add	r7, sp, #0
    1fb2:	4603      	mov	r3, r0
    1fb4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1fb6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1fc2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1fc6:	88f9      	ldrh	r1, [r7, #6]
    1fc8:	f001 011f 	and.w	r1, r1, #31
    1fcc:	f04f 0001 	mov.w	r0, #1
    1fd0:	fa00 f101 	lsl.w	r1, r0, r1
    1fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1fd8:	f107 070c 	add.w	r7, r7, #12
    1fdc:	46bd      	mov	sp, r7
    1fde:	bc80      	pop	{r7}
    1fe0:	4770      	bx	lr
    1fe2:	bf00      	nop

00001fe4 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1fe4:	b480      	push	{r7}
    1fe6:	b083      	sub	sp, #12
    1fe8:	af00      	add	r7, sp, #0
    1fea:	4603      	mov	r3, r0
    1fec:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1fee:	f24e 1300 	movw	r3, #57600	; 0xe100
    1ff2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1ff6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1ffa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1ffe:	88f9      	ldrh	r1, [r7, #6]
    2000:	f001 011f 	and.w	r1, r1, #31
    2004:	f04f 0001 	mov.w	r0, #1
    2008:	fa00 f101 	lsl.w	r1, r0, r1
    200c:	f102 0220 	add.w	r2, r2, #32
    2010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2014:	f107 070c 	add.w	r7, r7, #12
    2018:	46bd      	mov	sp, r7
    201a:	bc80      	pop	{r7}
    201c:	4770      	bx	lr
    201e:	bf00      	nop

00002020 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2020:	b480      	push	{r7}
    2022:	b083      	sub	sp, #12
    2024:	af00      	add	r7, sp, #0
    2026:	4603      	mov	r3, r0
    2028:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    202a:	f24e 1300 	movw	r3, #57600	; 0xe100
    202e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2032:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2036:	ea4f 1252 	mov.w	r2, r2, lsr #5
    203a:	88f9      	ldrh	r1, [r7, #6]
    203c:	f001 011f 	and.w	r1, r1, #31
    2040:	f04f 0001 	mov.w	r0, #1
    2044:	fa00 f101 	lsl.w	r1, r0, r1
    2048:	f102 0260 	add.w	r2, r2, #96	; 0x60
    204c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2050:	f107 070c 	add.w	r7, r7, #12
    2054:	46bd      	mov	sp, r7
    2056:	bc80      	pop	{r7}
    2058:	4770      	bx	lr
    205a:	bf00      	nop

0000205c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    205c:	b580      	push	{r7, lr}
    205e:	b088      	sub	sp, #32
    2060:	af00      	add	r7, sp, #0
    2062:	60f8      	str	r0, [r7, #12]
    2064:	60b9      	str	r1, [r7, #8]
    2066:	4613      	mov	r3, r2
    2068:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    206a:	f04f 0301 	mov.w	r3, #1
    206e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    2070:	f04f 0300 	mov.w	r3, #0
    2074:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2076:	68fa      	ldr	r2, [r7, #12]
    2078:	f24a 5368 	movw	r3, #42344	; 0xa568
    207c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2080:	429a      	cmp	r2, r3
    2082:	d007      	beq.n	2094 <MSS_UART_init+0x38>
    2084:	68fa      	ldr	r2, [r7, #12]
    2086:	f24a 5340 	movw	r3, #42304	; 0xa540
    208a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    208e:	429a      	cmp	r2, r3
    2090:	d000      	beq.n	2094 <MSS_UART_init+0x38>
    2092:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    2094:	68bb      	ldr	r3, [r7, #8]
    2096:	2b00      	cmp	r3, #0
    2098:	d100      	bne.n	209c <MSS_UART_init+0x40>
    209a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    209c:	f008 fa26 	bl	a4ec <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    20a0:	68fa      	ldr	r2, [r7, #12]
    20a2:	f24a 5368 	movw	r3, #42344	; 0xa568
    20a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20aa:	429a      	cmp	r2, r3
    20ac:	d12e      	bne.n	210c <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    20ae:	68fb      	ldr	r3, [r7, #12]
    20b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    20b4:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    20b6:	68fb      	ldr	r3, [r7, #12]
    20b8:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    20bc:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    20be:	68fb      	ldr	r3, [r7, #12]
    20c0:	f04f 020a 	mov.w	r2, #10
    20c4:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    20c6:	f240 03b0 	movw	r3, #176	; 0xb0
    20ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ce:	681b      	ldr	r3, [r3, #0]
    20d0:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    20d2:	f242 0300 	movw	r3, #8192	; 0x2000
    20d6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20da:	f242 0200 	movw	r2, #8192	; 0x2000
    20de:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    20e8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    20ea:	f04f 000a 	mov.w	r0, #10
    20ee:	f7ff ff97 	bl	2020 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    20f2:	f242 0300 	movw	r3, #8192	; 0x2000
    20f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20fa:	f242 0200 	movw	r2, #8192	; 0x2000
    20fe:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2102:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2108:	631a      	str	r2, [r3, #48]	; 0x30
    210a:	e031      	b.n	2170 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    210c:	68fa      	ldr	r2, [r7, #12]
    210e:	f240 0300 	movw	r3, #0
    2112:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2116:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    2118:	68fa      	ldr	r2, [r7, #12]
    211a:	f240 0300 	movw	r3, #0
    211e:	f2c4 2320 	movt	r3, #16928	; 0x4220
    2122:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    2124:	68fb      	ldr	r3, [r7, #12]
    2126:	f04f 020b 	mov.w	r2, #11
    212a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    212c:	f240 03b4 	movw	r3, #180	; 0xb4
    2130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2134:	681b      	ldr	r3, [r3, #0]
    2136:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    2138:	f242 0300 	movw	r3, #8192	; 0x2000
    213c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2140:	f242 0200 	movw	r2, #8192	; 0x2000
    2144:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2148:	6b12      	ldr	r2, [r2, #48]	; 0x30
    214a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    214e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    2150:	f04f 000b 	mov.w	r0, #11
    2154:	f7ff ff64 	bl	2020 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2158:	f242 0300 	movw	r3, #8192	; 0x2000
    215c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2160:	f242 0200 	movw	r2, #8192	; 0x2000
    2164:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2168:	6b12      	ldr	r2, [r2, #48]	; 0x30
    216a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    216e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    2170:	68fb      	ldr	r3, [r7, #12]
    2172:	681b      	ldr	r3, [r3, #0]
    2174:	f04f 0200 	mov.w	r2, #0
    2178:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    217a:	68bb      	ldr	r3, [r7, #8]
    217c:	2b00      	cmp	r3, #0
    217e:	d021      	beq.n	21c4 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    2180:	69ba      	ldr	r2, [r7, #24]
    2182:	68bb      	ldr	r3, [r7, #8]
    2184:	fbb2 f3f3 	udiv	r3, r2, r3
    2188:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    218a:	69fb      	ldr	r3, [r7, #28]
    218c:	f003 0308 	and.w	r3, r3, #8
    2190:	2b00      	cmp	r3, #0
    2192:	d006      	beq.n	21a2 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2194:	69fb      	ldr	r3, [r7, #28]
    2196:	ea4f 1313 	mov.w	r3, r3, lsr #4
    219a:	f103 0301 	add.w	r3, r3, #1
    219e:	61fb      	str	r3, [r7, #28]
    21a0:	e003      	b.n	21aa <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    21a2:	69fb      	ldr	r3, [r7, #28]
    21a4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    21a8:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    21aa:	69fa      	ldr	r2, [r7, #28]
    21ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
    21b0:	429a      	cmp	r2, r3
    21b2:	d900      	bls.n	21b6 <MSS_UART_init+0x15a>
    21b4:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    21b6:	69fa      	ldr	r2, [r7, #28]
    21b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    21bc:	429a      	cmp	r2, r3
    21be:	d801      	bhi.n	21c4 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    21c0:	69fb      	ldr	r3, [r7, #28]
    21c2:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    21c4:	68fb      	ldr	r3, [r7, #12]
    21c6:	685b      	ldr	r3, [r3, #4]
    21c8:	f04f 0201 	mov.w	r2, #1
    21cc:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    21d0:	68fb      	ldr	r3, [r7, #12]
    21d2:	681b      	ldr	r3, [r3, #0]
    21d4:	8afa      	ldrh	r2, [r7, #22]
    21d6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    21da:	b292      	uxth	r2, r2
    21dc:	b2d2      	uxtb	r2, r2
    21de:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    21e0:	68fb      	ldr	r3, [r7, #12]
    21e2:	681b      	ldr	r3, [r3, #0]
    21e4:	8afa      	ldrh	r2, [r7, #22]
    21e6:	b2d2      	uxtb	r2, r2
    21e8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    21ea:	68fb      	ldr	r3, [r7, #12]
    21ec:	685b      	ldr	r3, [r3, #4]
    21ee:	f04f 0200 	mov.w	r2, #0
    21f2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    21f6:	68fb      	ldr	r3, [r7, #12]
    21f8:	681b      	ldr	r3, [r3, #0]
    21fa:	79fa      	ldrb	r2, [r7, #7]
    21fc:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    21fe:	68fb      	ldr	r3, [r7, #12]
    2200:	681b      	ldr	r3, [r3, #0]
    2202:	f04f 020e 	mov.w	r2, #14
    2206:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    2208:	68fb      	ldr	r3, [r7, #12]
    220a:	685b      	ldr	r3, [r3, #4]
    220c:	f04f 0200 	mov.w	r2, #0
    2210:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    2214:	68fb      	ldr	r3, [r7, #12]
    2216:	f04f 0200 	mov.w	r2, #0
    221a:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    221c:	68fb      	ldr	r3, [r7, #12]
    221e:	f04f 0200 	mov.w	r2, #0
    2222:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    2224:	68fb      	ldr	r3, [r7, #12]
    2226:	f04f 0200 	mov.w	r2, #0
    222a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    222c:	68fb      	ldr	r3, [r7, #12]
    222e:	f04f 0200 	mov.w	r2, #0
    2232:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2234:	68fa      	ldr	r2, [r7, #12]
    2236:	f642 0351 	movw	r3, #10321	; 0x2851
    223a:	f2c0 0300 	movt	r3, #0
    223e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    2240:	68fb      	ldr	r3, [r7, #12]
    2242:	f04f 0200 	mov.w	r2, #0
    2246:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2248:	68fb      	ldr	r3, [r7, #12]
    224a:	f04f 0200 	mov.w	r2, #0
    224e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    2250:	68fb      	ldr	r3, [r7, #12]
    2252:	f04f 0200 	mov.w	r2, #0
    2256:	729a      	strb	r2, [r3, #10]
}
    2258:	f107 0720 	add.w	r7, r7, #32
    225c:	46bd      	mov	sp, r7
    225e:	bd80      	pop	{r7, pc}

00002260 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2260:	b480      	push	{r7}
    2262:	b089      	sub	sp, #36	; 0x24
    2264:	af00      	add	r7, sp, #0
    2266:	60f8      	str	r0, [r7, #12]
    2268:	60b9      	str	r1, [r7, #8]
    226a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    226c:	f04f 0300 	mov.w	r3, #0
    2270:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2272:	68fa      	ldr	r2, [r7, #12]
    2274:	f24a 5368 	movw	r3, #42344	; 0xa568
    2278:	f2c2 0300 	movt	r3, #8192	; 0x2000
    227c:	429a      	cmp	r2, r3
    227e:	d007      	beq.n	2290 <MSS_UART_polled_tx+0x30>
    2280:	68fa      	ldr	r2, [r7, #12]
    2282:	f24a 5340 	movw	r3, #42304	; 0xa540
    2286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    228a:	429a      	cmp	r2, r3
    228c:	d000      	beq.n	2290 <MSS_UART_polled_tx+0x30>
    228e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    2290:	68bb      	ldr	r3, [r7, #8]
    2292:	2b00      	cmp	r3, #0
    2294:	d100      	bne.n	2298 <MSS_UART_polled_tx+0x38>
    2296:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2298:	687b      	ldr	r3, [r7, #4]
    229a:	2b00      	cmp	r3, #0
    229c:	d100      	bne.n	22a0 <MSS_UART_polled_tx+0x40>
    229e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22a0:	68fa      	ldr	r2, [r7, #12]
    22a2:	f24a 5368 	movw	r3, #42344	; 0xa568
    22a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22aa:	429a      	cmp	r2, r3
    22ac:	d006      	beq.n	22bc <MSS_UART_polled_tx+0x5c>
    22ae:	68fa      	ldr	r2, [r7, #12]
    22b0:	f24a 5340 	movw	r3, #42304	; 0xa540
    22b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22b8:	429a      	cmp	r2, r3
    22ba:	d13d      	bne.n	2338 <MSS_UART_polled_tx+0xd8>
    22bc:	68bb      	ldr	r3, [r7, #8]
    22be:	2b00      	cmp	r3, #0
    22c0:	d03a      	beq.n	2338 <MSS_UART_polled_tx+0xd8>
    22c2:	687b      	ldr	r3, [r7, #4]
    22c4:	2b00      	cmp	r3, #0
    22c6:	d037      	beq.n	2338 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    22c8:	68fb      	ldr	r3, [r7, #12]
    22ca:	681b      	ldr	r3, [r3, #0]
    22cc:	7d1b      	ldrb	r3, [r3, #20]
    22ce:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    22d0:	68fb      	ldr	r3, [r7, #12]
    22d2:	7a9a      	ldrb	r2, [r3, #10]
    22d4:	7efb      	ldrb	r3, [r7, #27]
    22d6:	ea42 0303 	orr.w	r3, r2, r3
    22da:	b2da      	uxtb	r2, r3
    22dc:	68fb      	ldr	r3, [r7, #12]
    22de:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    22e0:	7efb      	ldrb	r3, [r7, #27]
    22e2:	f003 0320 	and.w	r3, r3, #32
    22e6:	2b00      	cmp	r3, #0
    22e8:	d023      	beq.n	2332 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    22ea:	f04f 0310 	mov.w	r3, #16
    22ee:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    22f0:	687b      	ldr	r3, [r7, #4]
    22f2:	2b0f      	cmp	r3, #15
    22f4:	d801      	bhi.n	22fa <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    22f6:	687b      	ldr	r3, [r7, #4]
    22f8:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22fa:	f04f 0300 	mov.w	r3, #0
    22fe:	617b      	str	r3, [r7, #20]
    2300:	e00e      	b.n	2320 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    2302:	68fb      	ldr	r3, [r7, #12]
    2304:	681b      	ldr	r3, [r3, #0]
    2306:	68b9      	ldr	r1, [r7, #8]
    2308:	693a      	ldr	r2, [r7, #16]
    230a:	440a      	add	r2, r1
    230c:	7812      	ldrb	r2, [r2, #0]
    230e:	701a      	strb	r2, [r3, #0]
    2310:	693b      	ldr	r3, [r7, #16]
    2312:	f103 0301 	add.w	r3, r3, #1
    2316:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2318:	697b      	ldr	r3, [r7, #20]
    231a:	f103 0301 	add.w	r3, r3, #1
    231e:	617b      	str	r3, [r7, #20]
    2320:	697a      	ldr	r2, [r7, #20]
    2322:	69fb      	ldr	r3, [r7, #28]
    2324:	429a      	cmp	r2, r3
    2326:	d3ec      	bcc.n	2302 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    2328:	687a      	ldr	r2, [r7, #4]
    232a:	697b      	ldr	r3, [r7, #20]
    232c:	ebc3 0302 	rsb	r3, r3, r2
    2330:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    2332:	687b      	ldr	r3, [r7, #4]
    2334:	2b00      	cmp	r3, #0
    2336:	d1c7      	bne.n	22c8 <MSS_UART_polled_tx+0x68>
    }
}
    2338:	f107 0724 	add.w	r7, r7, #36	; 0x24
    233c:	46bd      	mov	sp, r7
    233e:	bc80      	pop	{r7}
    2340:	4770      	bx	lr
    2342:	bf00      	nop

00002344 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    2344:	b480      	push	{r7}
    2346:	b087      	sub	sp, #28
    2348:	af00      	add	r7, sp, #0
    234a:	6078      	str	r0, [r7, #4]
    234c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    234e:	f04f 0300 	mov.w	r3, #0
    2352:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2354:	687a      	ldr	r2, [r7, #4]
    2356:	f24a 5368 	movw	r3, #42344	; 0xa568
    235a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    235e:	429a      	cmp	r2, r3
    2360:	d007      	beq.n	2372 <MSS_UART_polled_tx_string+0x2e>
    2362:	687a      	ldr	r2, [r7, #4]
    2364:	f24a 5340 	movw	r3, #42304	; 0xa540
    2368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    236c:	429a      	cmp	r2, r3
    236e:	d000      	beq.n	2372 <MSS_UART_polled_tx_string+0x2e>
    2370:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    2372:	683b      	ldr	r3, [r7, #0]
    2374:	2b00      	cmp	r3, #0
    2376:	d100      	bne.n	237a <MSS_UART_polled_tx_string+0x36>
    2378:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    237a:	687a      	ldr	r2, [r7, #4]
    237c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2384:	429a      	cmp	r2, r3
    2386:	d006      	beq.n	2396 <MSS_UART_polled_tx_string+0x52>
    2388:	687a      	ldr	r2, [r7, #4]
    238a:	f24a 5340 	movw	r3, #42304	; 0xa540
    238e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2392:	429a      	cmp	r2, r3
    2394:	d138      	bne.n	2408 <MSS_UART_polled_tx_string+0xc4>
    2396:	683b      	ldr	r3, [r7, #0]
    2398:	2b00      	cmp	r3, #0
    239a:	d035      	beq.n	2408 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    239c:	683a      	ldr	r2, [r7, #0]
    239e:	68bb      	ldr	r3, [r7, #8]
    23a0:	4413      	add	r3, r2
    23a2:	781b      	ldrb	r3, [r3, #0]
    23a4:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    23a6:	e02c      	b.n	2402 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    23a8:	687b      	ldr	r3, [r7, #4]
    23aa:	681b      	ldr	r3, [r3, #0]
    23ac:	7d1b      	ldrb	r3, [r3, #20]
    23ae:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    23b0:	687b      	ldr	r3, [r7, #4]
    23b2:	7a9a      	ldrb	r2, [r3, #10]
    23b4:	7dfb      	ldrb	r3, [r7, #23]
    23b6:	ea42 0303 	orr.w	r3, r2, r3
    23ba:	b2da      	uxtb	r2, r3
    23bc:	687b      	ldr	r3, [r7, #4]
    23be:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    23c0:	7dfb      	ldrb	r3, [r7, #23]
    23c2:	f003 0320 	and.w	r3, r3, #32
    23c6:	2b00      	cmp	r3, #0
    23c8:	d0ee      	beq.n	23a8 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    23ca:	f04f 0300 	mov.w	r3, #0
    23ce:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23d0:	e011      	b.n	23f6 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    23d2:	687b      	ldr	r3, [r7, #4]
    23d4:	681b      	ldr	r3, [r3, #0]
    23d6:	693a      	ldr	r2, [r7, #16]
    23d8:	b2d2      	uxtb	r2, r2
    23da:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    23dc:	68fb      	ldr	r3, [r7, #12]
    23de:	f103 0301 	add.w	r3, r3, #1
    23e2:	60fb      	str	r3, [r7, #12]
                char_idx++;
    23e4:	68bb      	ldr	r3, [r7, #8]
    23e6:	f103 0301 	add.w	r3, r3, #1
    23ea:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    23ec:	683a      	ldr	r2, [r7, #0]
    23ee:	68bb      	ldr	r3, [r7, #8]
    23f0:	4413      	add	r3, r2
    23f2:	781b      	ldrb	r3, [r3, #0]
    23f4:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23f6:	693b      	ldr	r3, [r7, #16]
    23f8:	2b00      	cmp	r3, #0
    23fa:	d002      	beq.n	2402 <MSS_UART_polled_tx_string+0xbe>
    23fc:	68fb      	ldr	r3, [r7, #12]
    23fe:	2b0f      	cmp	r3, #15
    2400:	d9e7      	bls.n	23d2 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2402:	693b      	ldr	r3, [r7, #16]
    2404:	2b00      	cmp	r3, #0
    2406:	d1cf      	bne.n	23a8 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    2408:	f107 071c 	add.w	r7, r7, #28
    240c:	46bd      	mov	sp, r7
    240e:	bc80      	pop	{r7}
    2410:	4770      	bx	lr
    2412:	bf00      	nop

00002414 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2414:	b580      	push	{r7, lr}
    2416:	b084      	sub	sp, #16
    2418:	af00      	add	r7, sp, #0
    241a:	60f8      	str	r0, [r7, #12]
    241c:	60b9      	str	r1, [r7, #8]
    241e:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2420:	68fa      	ldr	r2, [r7, #12]
    2422:	f24a 5368 	movw	r3, #42344	; 0xa568
    2426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    242a:	429a      	cmp	r2, r3
    242c:	d007      	beq.n	243e <MSS_UART_irq_tx+0x2a>
    242e:	68fa      	ldr	r2, [r7, #12]
    2430:	f24a 5340 	movw	r3, #42304	; 0xa540
    2434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2438:	429a      	cmp	r2, r3
    243a:	d000      	beq.n	243e <MSS_UART_irq_tx+0x2a>
    243c:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    243e:	68bb      	ldr	r3, [r7, #8]
    2440:	2b00      	cmp	r3, #0
    2442:	d100      	bne.n	2446 <MSS_UART_irq_tx+0x32>
    2444:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2446:	687b      	ldr	r3, [r7, #4]
    2448:	2b00      	cmp	r3, #0
    244a:	d100      	bne.n	244e <MSS_UART_irq_tx+0x3a>
    244c:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    244e:	687b      	ldr	r3, [r7, #4]
    2450:	2b00      	cmp	r3, #0
    2452:	d032      	beq.n	24ba <MSS_UART_irq_tx+0xa6>
    2454:	68bb      	ldr	r3, [r7, #8]
    2456:	2b00      	cmp	r3, #0
    2458:	d02f      	beq.n	24ba <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    245a:	68fa      	ldr	r2, [r7, #12]
    245c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2464:	429a      	cmp	r2, r3
    2466:	d006      	beq.n	2476 <MSS_UART_irq_tx+0x62>
    2468:	68fa      	ldr	r2, [r7, #12]
    246a:	f24a 5340 	movw	r3, #42304	; 0xa540
    246e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2472:	429a      	cmp	r2, r3
    2474:	d121      	bne.n	24ba <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    2476:	68fb      	ldr	r3, [r7, #12]
    2478:	68ba      	ldr	r2, [r7, #8]
    247a:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    247c:	68fb      	ldr	r3, [r7, #12]
    247e:	687a      	ldr	r2, [r7, #4]
    2480:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    2482:	68fb      	ldr	r3, [r7, #12]
    2484:	f04f 0200 	mov.w	r2, #0
    2488:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    248a:	68fb      	ldr	r3, [r7, #12]
    248c:	891b      	ldrh	r3, [r3, #8]
    248e:	b21b      	sxth	r3, r3
    2490:	4618      	mov	r0, r3
    2492:	f7ff fdc5 	bl	2020 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    2496:	68fa      	ldr	r2, [r7, #12]
    2498:	f642 0351 	movw	r3, #10321	; 0x2851
    249c:	f2c0 0300 	movt	r3, #0
    24a0:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    24a2:	68fb      	ldr	r3, [r7, #12]
    24a4:	685b      	ldr	r3, [r3, #4]
    24a6:	f04f 0201 	mov.w	r2, #1
    24aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    24ae:	68fb      	ldr	r3, [r7, #12]
    24b0:	891b      	ldrh	r3, [r3, #8]
    24b2:	b21b      	sxth	r3, r3
    24b4:	4618      	mov	r0, r3
    24b6:	f7ff fd79 	bl	1fac <NVIC_EnableIRQ>
    }
}
    24ba:	f107 0710 	add.w	r7, r7, #16
    24be:	46bd      	mov	sp, r7
    24c0:	bd80      	pop	{r7, pc}
    24c2:	bf00      	nop

000024c4 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    24c4:	b480      	push	{r7}
    24c6:	b085      	sub	sp, #20
    24c8:	af00      	add	r7, sp, #0
    24ca:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    24cc:	f04f 0300 	mov.w	r3, #0
    24d0:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    24d2:	f04f 0300 	mov.w	r3, #0
    24d6:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24d8:	687a      	ldr	r2, [r7, #4]
    24da:	f24a 5368 	movw	r3, #42344	; 0xa568
    24de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24e2:	429a      	cmp	r2, r3
    24e4:	d007      	beq.n	24f6 <MSS_UART_tx_complete+0x32>
    24e6:	687a      	ldr	r2, [r7, #4]
    24e8:	f24a 5340 	movw	r3, #42304	; 0xa540
    24ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24f0:	429a      	cmp	r2, r3
    24f2:	d000      	beq.n	24f6 <MSS_UART_tx_complete+0x32>
    24f4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    24f6:	687a      	ldr	r2, [r7, #4]
    24f8:	f24a 5368 	movw	r3, #42344	; 0xa568
    24fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2500:	429a      	cmp	r2, r3
    2502:	d006      	beq.n	2512 <MSS_UART_tx_complete+0x4e>
    2504:	687a      	ldr	r2, [r7, #4]
    2506:	f24a 5340 	movw	r3, #42304	; 0xa540
    250a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    250e:	429a      	cmp	r2, r3
    2510:	d117      	bne.n	2542 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2512:	687b      	ldr	r3, [r7, #4]
    2514:	681b      	ldr	r3, [r3, #0]
    2516:	7d1b      	ldrb	r3, [r3, #20]
    2518:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    251a:	687b      	ldr	r3, [r7, #4]
    251c:	7a9a      	ldrb	r2, [r3, #10]
    251e:	7bfb      	ldrb	r3, [r7, #15]
    2520:	ea42 0303 	orr.w	r3, r2, r3
    2524:	b2da      	uxtb	r2, r3
    2526:	687b      	ldr	r3, [r7, #4]
    2528:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    252a:	687b      	ldr	r3, [r7, #4]
    252c:	691b      	ldr	r3, [r3, #16]
    252e:	2b00      	cmp	r3, #0
    2530:	d107      	bne.n	2542 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    2532:	7bfb      	ldrb	r3, [r7, #15]
    2534:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2538:	2b00      	cmp	r3, #0
    253a:	d002      	beq.n	2542 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    253c:	f04f 0301 	mov.w	r3, #1
    2540:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    2542:	7bbb      	ldrb	r3, [r7, #14]
    2544:	b25b      	sxtb	r3, r3
}
    2546:	4618      	mov	r0, r3
    2548:	f107 0714 	add.w	r7, r7, #20
    254c:	46bd      	mov	sp, r7
    254e:	bc80      	pop	{r7}
    2550:	4770      	bx	lr
    2552:	bf00      	nop

00002554 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2554:	b480      	push	{r7}
    2556:	b087      	sub	sp, #28
    2558:	af00      	add	r7, sp, #0
    255a:	60f8      	str	r0, [r7, #12]
    255c:	60b9      	str	r1, [r7, #8]
    255e:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    2560:	f04f 0300 	mov.w	r3, #0
    2564:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    2566:	f04f 0300 	mov.w	r3, #0
    256a:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    256c:	68fa      	ldr	r2, [r7, #12]
    256e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2576:	429a      	cmp	r2, r3
    2578:	d007      	beq.n	258a <MSS_UART_get_rx+0x36>
    257a:	68fa      	ldr	r2, [r7, #12]
    257c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2584:	429a      	cmp	r2, r3
    2586:	d000      	beq.n	258a <MSS_UART_get_rx+0x36>
    2588:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    258a:	68bb      	ldr	r3, [r7, #8]
    258c:	2b00      	cmp	r3, #0
    258e:	d100      	bne.n	2592 <MSS_UART_get_rx+0x3e>
    2590:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2592:	687b      	ldr	r3, [r7, #4]
    2594:	2b00      	cmp	r3, #0
    2596:	d100      	bne.n	259a <MSS_UART_get_rx+0x46>
    2598:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    259a:	68fa      	ldr	r2, [r7, #12]
    259c:	f24a 5368 	movw	r3, #42344	; 0xa568
    25a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25a4:	429a      	cmp	r2, r3
    25a6:	d006      	beq.n	25b6 <MSS_UART_get_rx+0x62>
    25a8:	68fa      	ldr	r2, [r7, #12]
    25aa:	f24a 5340 	movw	r3, #42304	; 0xa540
    25ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25b2:	429a      	cmp	r2, r3
    25b4:	d134      	bne.n	2620 <MSS_UART_get_rx+0xcc>
    25b6:	68bb      	ldr	r3, [r7, #8]
    25b8:	2b00      	cmp	r3, #0
    25ba:	d031      	beq.n	2620 <MSS_UART_get_rx+0xcc>
    25bc:	687b      	ldr	r3, [r7, #4]
    25be:	2b00      	cmp	r3, #0
    25c0:	d02e      	beq.n	2620 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    25c2:	68fb      	ldr	r3, [r7, #12]
    25c4:	681b      	ldr	r3, [r3, #0]
    25c6:	7d1b      	ldrb	r3, [r3, #20]
    25c8:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    25ca:	68fb      	ldr	r3, [r7, #12]
    25cc:	7a9a      	ldrb	r2, [r3, #10]
    25ce:	7dfb      	ldrb	r3, [r7, #23]
    25d0:	ea42 0303 	orr.w	r3, r2, r3
    25d4:	b2da      	uxtb	r2, r3
    25d6:	68fb      	ldr	r3, [r7, #12]
    25d8:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    25da:	e017      	b.n	260c <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    25dc:	68ba      	ldr	r2, [r7, #8]
    25de:	693b      	ldr	r3, [r7, #16]
    25e0:	4413      	add	r3, r2
    25e2:	68fa      	ldr	r2, [r7, #12]
    25e4:	6812      	ldr	r2, [r2, #0]
    25e6:	7812      	ldrb	r2, [r2, #0]
    25e8:	b2d2      	uxtb	r2, r2
    25ea:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    25ec:	693b      	ldr	r3, [r7, #16]
    25ee:	f103 0301 	add.w	r3, r3, #1
    25f2:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    25f4:	68fb      	ldr	r3, [r7, #12]
    25f6:	681b      	ldr	r3, [r3, #0]
    25f8:	7d1b      	ldrb	r3, [r3, #20]
    25fa:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    25fc:	68fb      	ldr	r3, [r7, #12]
    25fe:	7a9a      	ldrb	r2, [r3, #10]
    2600:	7dfb      	ldrb	r3, [r7, #23]
    2602:	ea42 0303 	orr.w	r3, r2, r3
    2606:	b2da      	uxtb	r2, r3
    2608:	68fb      	ldr	r3, [r7, #12]
    260a:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    260c:	7dfb      	ldrb	r3, [r7, #23]
    260e:	f003 0301 	and.w	r3, r3, #1
    2612:	b2db      	uxtb	r3, r3
    2614:	2b00      	cmp	r3, #0
    2616:	d003      	beq.n	2620 <MSS_UART_get_rx+0xcc>
    2618:	693a      	ldr	r2, [r7, #16]
    261a:	687b      	ldr	r3, [r7, #4]
    261c:	429a      	cmp	r2, r3
    261e:	d3dd      	bcc.n	25dc <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    2620:	693b      	ldr	r3, [r7, #16]
}
    2622:	4618      	mov	r0, r3
    2624:	f107 071c 	add.w	r7, r7, #28
    2628:	46bd      	mov	sp, r7
    262a:	bc80      	pop	{r7}
    262c:	4770      	bx	lr
    262e:	bf00      	nop

00002630 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2630:	b580      	push	{r7, lr}
    2632:	b082      	sub	sp, #8
    2634:	af00      	add	r7, sp, #0
    2636:	6078      	str	r0, [r7, #4]
    2638:	460b      	mov	r3, r1
    263a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    263c:	687a      	ldr	r2, [r7, #4]
    263e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2642:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2646:	429a      	cmp	r2, r3
    2648:	d007      	beq.n	265a <MSS_UART_enable_irq+0x2a>
    264a:	687a      	ldr	r2, [r7, #4]
    264c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2650:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2654:	429a      	cmp	r2, r3
    2656:	d000      	beq.n	265a <MSS_UART_enable_irq+0x2a>
    2658:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    265a:	687a      	ldr	r2, [r7, #4]
    265c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2664:	429a      	cmp	r2, r3
    2666:	d006      	beq.n	2676 <MSS_UART_enable_irq+0x46>
    2668:	687a      	ldr	r2, [r7, #4]
    266a:	f24a 5340 	movw	r3, #42304	; 0xa540
    266e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2672:	429a      	cmp	r2, r3
    2674:	d116      	bne.n	26a4 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2676:	687b      	ldr	r3, [r7, #4]
    2678:	891b      	ldrh	r3, [r3, #8]
    267a:	b21b      	sxth	r3, r3
    267c:	4618      	mov	r0, r3
    267e:	f7ff fccf 	bl	2020 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2682:	687b      	ldr	r3, [r7, #4]
    2684:	681b      	ldr	r3, [r3, #0]
    2686:	687a      	ldr	r2, [r7, #4]
    2688:	6812      	ldr	r2, [r2, #0]
    268a:	7912      	ldrb	r2, [r2, #4]
    268c:	b2d1      	uxtb	r1, r2
    268e:	78fa      	ldrb	r2, [r7, #3]
    2690:	ea41 0202 	orr.w	r2, r1, r2
    2694:	b2d2      	uxtb	r2, r2
    2696:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2698:	687b      	ldr	r3, [r7, #4]
    269a:	891b      	ldrh	r3, [r3, #8]
    269c:	b21b      	sxth	r3, r3
    269e:	4618      	mov	r0, r3
    26a0:	f7ff fc84 	bl	1fac <NVIC_EnableIRQ>
    }
}
    26a4:	f107 0708 	add.w	r7, r7, #8
    26a8:	46bd      	mov	sp, r7
    26aa:	bd80      	pop	{r7, pc}

000026ac <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    26ac:	b580      	push	{r7, lr}
    26ae:	b082      	sub	sp, #8
    26b0:	af00      	add	r7, sp, #0
    26b2:	6078      	str	r0, [r7, #4]
    26b4:	460b      	mov	r3, r1
    26b6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26b8:	687a      	ldr	r2, [r7, #4]
    26ba:	f24a 5368 	movw	r3, #42344	; 0xa568
    26be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26c2:	429a      	cmp	r2, r3
    26c4:	d007      	beq.n	26d6 <MSS_UART_disable_irq+0x2a>
    26c6:	687a      	ldr	r2, [r7, #4]
    26c8:	f24a 5340 	movw	r3, #42304	; 0xa540
    26cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26d0:	429a      	cmp	r2, r3
    26d2:	d000      	beq.n	26d6 <MSS_UART_disable_irq+0x2a>
    26d4:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    26d6:	687a      	ldr	r2, [r7, #4]
    26d8:	f24a 5368 	movw	r3, #42344	; 0xa568
    26dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26e0:	429a      	cmp	r2, r3
    26e2:	d006      	beq.n	26f2 <MSS_UART_disable_irq+0x46>
    26e4:	687a      	ldr	r2, [r7, #4]
    26e6:	f24a 5340 	movw	r3, #42304	; 0xa540
    26ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ee:	429a      	cmp	r2, r3
    26f0:	d11c      	bne.n	272c <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    26f2:	687b      	ldr	r3, [r7, #4]
    26f4:	681b      	ldr	r3, [r3, #0]
    26f6:	687a      	ldr	r2, [r7, #4]
    26f8:	6812      	ldr	r2, [r2, #0]
    26fa:	7912      	ldrb	r2, [r2, #4]
    26fc:	b2d1      	uxtb	r1, r2
    26fe:	78fa      	ldrb	r2, [r7, #3]
    2700:	ea6f 0202 	mvn.w	r2, r2
    2704:	b2d2      	uxtb	r2, r2
    2706:	ea01 0202 	and.w	r2, r1, r2
    270a:	b2d2      	uxtb	r2, r2
    270c:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    270e:	687b      	ldr	r3, [r7, #4]
    2710:	891b      	ldrh	r3, [r3, #8]
    2712:	b21b      	sxth	r3, r3
    2714:	4618      	mov	r0, r3
    2716:	f7ff fc83 	bl	2020 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    271a:	78fb      	ldrb	r3, [r7, #3]
    271c:	2b0f      	cmp	r3, #15
    271e:	d105      	bne.n	272c <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    2720:	687b      	ldr	r3, [r7, #4]
    2722:	891b      	ldrh	r3, [r3, #8]
    2724:	b21b      	sxth	r3, r3
    2726:	4618      	mov	r0, r3
    2728:	f7ff fc5c 	bl	1fe4 <NVIC_DisableIRQ>

        }
    }
}
    272c:	f107 0708 	add.w	r7, r7, #8
    2730:	46bd      	mov	sp, r7
    2732:	bd80      	pop	{r7, pc}

00002734 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2734:	b580      	push	{r7, lr}
    2736:	b084      	sub	sp, #16
    2738:	af00      	add	r7, sp, #0
    273a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    273c:	687a      	ldr	r2, [r7, #4]
    273e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2742:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2746:	429a      	cmp	r2, r3
    2748:	d007      	beq.n	275a <MSS_UART_isr+0x26>
    274a:	687a      	ldr	r2, [r7, #4]
    274c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2754:	429a      	cmp	r2, r3
    2756:	d000      	beq.n	275a <MSS_UART_isr+0x26>
    2758:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    275a:	687a      	ldr	r2, [r7, #4]
    275c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2764:	429a      	cmp	r2, r3
    2766:	d006      	beq.n	2776 <MSS_UART_isr+0x42>
    2768:	687a      	ldr	r2, [r7, #4]
    276a:	f24a 5340 	movw	r3, #42304	; 0xa540
    276e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2772:	429a      	cmp	r2, r3
    2774:	d167      	bne.n	2846 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    2776:	687b      	ldr	r3, [r7, #4]
    2778:	681b      	ldr	r3, [r3, #0]
    277a:	7a1b      	ldrb	r3, [r3, #8]
    277c:	b2db      	uxtb	r3, r3
    277e:	f003 030f 	and.w	r3, r3, #15
    2782:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2784:	7bfb      	ldrb	r3, [r7, #15]
    2786:	2b0c      	cmp	r3, #12
    2788:	d854      	bhi.n	2834 <MSS_UART_isr+0x100>
    278a:	a201      	add	r2, pc, #4	; (adr r2, 2790 <MSS_UART_isr+0x5c>)
    278c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2790:	000027c5 	.word	0x000027c5
    2794:	00002835 	.word	0x00002835
    2798:	000027e1 	.word	0x000027e1
    279c:	00002835 	.word	0x00002835
    27a0:	000027fd 	.word	0x000027fd
    27a4:	00002835 	.word	0x00002835
    27a8:	00002819 	.word	0x00002819
    27ac:	00002835 	.word	0x00002835
    27b0:	00002835 	.word	0x00002835
    27b4:	00002835 	.word	0x00002835
    27b8:	00002835 	.word	0x00002835
    27bc:	00002835 	.word	0x00002835
    27c0:	000027fd 	.word	0x000027fd
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    27c4:	687b      	ldr	r3, [r7, #4]
    27c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27c8:	2b00      	cmp	r3, #0
    27ca:	d100      	bne.n	27ce <MSS_UART_isr+0x9a>
    27cc:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    27ce:	687b      	ldr	r3, [r7, #4]
    27d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27d2:	2b00      	cmp	r3, #0
    27d4:	d030      	beq.n	2838 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    27d6:	687b      	ldr	r3, [r7, #4]
    27d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27da:	6878      	ldr	r0, [r7, #4]
    27dc:	4798      	blx	r3
                }
            }
            break;
    27de:	e032      	b.n	2846 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    27e0:	687b      	ldr	r3, [r7, #4]
    27e2:	6a1b      	ldr	r3, [r3, #32]
    27e4:	2b00      	cmp	r3, #0
    27e6:	d100      	bne.n	27ea <MSS_UART_isr+0xb6>
    27e8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    27ea:	687b      	ldr	r3, [r7, #4]
    27ec:	6a1b      	ldr	r3, [r3, #32]
    27ee:	2b00      	cmp	r3, #0
    27f0:	d024      	beq.n	283c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    27f2:	687b      	ldr	r3, [r7, #4]
    27f4:	6a1b      	ldr	r3, [r3, #32]
    27f6:	6878      	ldr	r0, [r7, #4]
    27f8:	4798      	blx	r3
                }
            }
            break;
    27fa:	e024      	b.n	2846 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    27fc:	687b      	ldr	r3, [r7, #4]
    27fe:	69db      	ldr	r3, [r3, #28]
    2800:	2b00      	cmp	r3, #0
    2802:	d100      	bne.n	2806 <MSS_UART_isr+0xd2>
    2804:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2806:	687b      	ldr	r3, [r7, #4]
    2808:	69db      	ldr	r3, [r3, #28]
    280a:	2b00      	cmp	r3, #0
    280c:	d018      	beq.n	2840 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    280e:	687b      	ldr	r3, [r7, #4]
    2810:	69db      	ldr	r3, [r3, #28]
    2812:	6878      	ldr	r0, [r7, #4]
    2814:	4798      	blx	r3
                }
            }
            break;
    2816:	e016      	b.n	2846 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2818:	687b      	ldr	r3, [r7, #4]
    281a:	699b      	ldr	r3, [r3, #24]
    281c:	2b00      	cmp	r3, #0
    281e:	d100      	bne.n	2822 <MSS_UART_isr+0xee>
    2820:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    2822:	687b      	ldr	r3, [r7, #4]
    2824:	699b      	ldr	r3, [r3, #24]
    2826:	2b00      	cmp	r3, #0
    2828:	d00c      	beq.n	2844 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    282a:	687b      	ldr	r3, [r7, #4]
    282c:	699b      	ldr	r3, [r3, #24]
    282e:	6878      	ldr	r0, [r7, #4]
    2830:	4798      	blx	r3
                }
            }
            break;
    2832:	e008      	b.n	2846 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2834:	be00      	bkpt	0x0000
    2836:	e006      	b.n	2846 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2838:	bf00      	nop
    283a:	e004      	b.n	2846 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    283c:	bf00      	nop
    283e:	e002      	b.n	2846 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2840:	bf00      	nop
    2842:	e000      	b.n	2846 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2844:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2846:	f107 0710 	add.w	r7, r7, #16
    284a:	46bd      	mov	sp, r7
    284c:	bd80      	pop	{r7, pc}
    284e:	bf00      	nop

00002850 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2850:	b480      	push	{r7}
    2852:	b087      	sub	sp, #28
    2854:	af00      	add	r7, sp, #0
    2856:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2858:	687a      	ldr	r2, [r7, #4]
    285a:	f24a 5368 	movw	r3, #42344	; 0xa568
    285e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2862:	429a      	cmp	r2, r3
    2864:	d007      	beq.n	2876 <default_tx_handler+0x26>
    2866:	687a      	ldr	r2, [r7, #4]
    2868:	f24a 5340 	movw	r3, #42304	; 0xa540
    286c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2870:	429a      	cmp	r2, r3
    2872:	d000      	beq.n	2876 <default_tx_handler+0x26>
    2874:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2876:	687b      	ldr	r3, [r7, #4]
    2878:	68db      	ldr	r3, [r3, #12]
    287a:	2b00      	cmp	r3, #0
    287c:	d100      	bne.n	2880 <default_tx_handler+0x30>
    287e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2880:	687b      	ldr	r3, [r7, #4]
    2882:	691b      	ldr	r3, [r3, #16]
    2884:	2b00      	cmp	r3, #0
    2886:	d100      	bne.n	288a <default_tx_handler+0x3a>
    2888:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    288a:	687a      	ldr	r2, [r7, #4]
    288c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2894:	429a      	cmp	r2, r3
    2896:	d006      	beq.n	28a6 <default_tx_handler+0x56>
    2898:	687a      	ldr	r2, [r7, #4]
    289a:	f24a 5340 	movw	r3, #42304	; 0xa540
    289e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28a2:	429a      	cmp	r2, r3
    28a4:	d152      	bne.n	294c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    28a6:	687b      	ldr	r3, [r7, #4]
    28a8:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    28aa:	2b00      	cmp	r3, #0
    28ac:	d04e      	beq.n	294c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    28ae:	687b      	ldr	r3, [r7, #4]
    28b0:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    28b2:	2b00      	cmp	r3, #0
    28b4:	d04a      	beq.n	294c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    28b6:	687b      	ldr	r3, [r7, #4]
    28b8:	681b      	ldr	r3, [r3, #0]
    28ba:	7d1b      	ldrb	r3, [r3, #20]
    28bc:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    28be:	687b      	ldr	r3, [r7, #4]
    28c0:	7a9a      	ldrb	r2, [r3, #10]
    28c2:	7afb      	ldrb	r3, [r7, #11]
    28c4:	ea42 0303 	orr.w	r3, r2, r3
    28c8:	b2da      	uxtb	r2, r3
    28ca:	687b      	ldr	r3, [r7, #4]
    28cc:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    28ce:	7afb      	ldrb	r3, [r7, #11]
    28d0:	f003 0320 	and.w	r3, r3, #32
    28d4:	2b00      	cmp	r3, #0
    28d6:	d029      	beq.n	292c <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    28d8:	f04f 0310 	mov.w	r3, #16
    28dc:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    28de:	687b      	ldr	r3, [r7, #4]
    28e0:	691a      	ldr	r2, [r3, #16]
    28e2:	687b      	ldr	r3, [r7, #4]
    28e4:	695b      	ldr	r3, [r3, #20]
    28e6:	ebc3 0302 	rsb	r3, r3, r2
    28ea:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    28ec:	697b      	ldr	r3, [r7, #20]
    28ee:	2b0f      	cmp	r3, #15
    28f0:	d801      	bhi.n	28f6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    28f2:	697b      	ldr	r3, [r7, #20]
    28f4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    28f6:	f04f 0300 	mov.w	r3, #0
    28fa:	60fb      	str	r3, [r7, #12]
    28fc:	e012      	b.n	2924 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    28fe:	687b      	ldr	r3, [r7, #4]
    2900:	681b      	ldr	r3, [r3, #0]
    2902:	687a      	ldr	r2, [r7, #4]
    2904:	68d1      	ldr	r1, [r2, #12]
    2906:	687a      	ldr	r2, [r7, #4]
    2908:	6952      	ldr	r2, [r2, #20]
    290a:	440a      	add	r2, r1
    290c:	7812      	ldrb	r2, [r2, #0]
    290e:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2910:	687b      	ldr	r3, [r7, #4]
    2912:	695b      	ldr	r3, [r3, #20]
    2914:	f103 0201 	add.w	r2, r3, #1
    2918:	687b      	ldr	r3, [r7, #4]
    291a:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    291c:	68fb      	ldr	r3, [r7, #12]
    291e:	f103 0301 	add.w	r3, r3, #1
    2922:	60fb      	str	r3, [r7, #12]
    2924:	68fa      	ldr	r2, [r7, #12]
    2926:	693b      	ldr	r3, [r7, #16]
    2928:	429a      	cmp	r2, r3
    292a:	d3e8      	bcc.n	28fe <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    292c:	687b      	ldr	r3, [r7, #4]
    292e:	695a      	ldr	r2, [r3, #20]
    2930:	687b      	ldr	r3, [r7, #4]
    2932:	691b      	ldr	r3, [r3, #16]
    2934:	429a      	cmp	r2, r3
    2936:	d109      	bne.n	294c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2938:	687b      	ldr	r3, [r7, #4]
    293a:	f04f 0200 	mov.w	r2, #0
    293e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2940:	687b      	ldr	r3, [r7, #4]
    2942:	685b      	ldr	r3, [r3, #4]
    2944:	f04f 0200 	mov.w	r2, #0
    2948:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    294c:	f107 071c 	add.w	r7, r7, #28
    2950:	46bd      	mov	sp, r7
    2952:	bc80      	pop	{r7}
    2954:	4770      	bx	lr
    2956:	bf00      	nop

00002958 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2958:	b580      	push	{r7, lr}
    295a:	b084      	sub	sp, #16
    295c:	af00      	add	r7, sp, #0
    295e:	60f8      	str	r0, [r7, #12]
    2960:	60b9      	str	r1, [r7, #8]
    2962:	4613      	mov	r3, r2
    2964:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2966:	68fa      	ldr	r2, [r7, #12]
    2968:	f24a 5368 	movw	r3, #42344	; 0xa568
    296c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2970:	429a      	cmp	r2, r3
    2972:	d007      	beq.n	2984 <MSS_UART_set_rx_handler+0x2c>
    2974:	68fa      	ldr	r2, [r7, #12]
    2976:	f24a 5340 	movw	r3, #42304	; 0xa540
    297a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    297e:	429a      	cmp	r2, r3
    2980:	d000      	beq.n	2984 <MSS_UART_set_rx_handler+0x2c>
    2982:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2984:	68bb      	ldr	r3, [r7, #8]
    2986:	2b00      	cmp	r3, #0
    2988:	d100      	bne.n	298c <MSS_UART_set_rx_handler+0x34>
    298a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    298c:	79fb      	ldrb	r3, [r7, #7]
    298e:	2bc0      	cmp	r3, #192	; 0xc0
    2990:	d900      	bls.n	2994 <MSS_UART_set_rx_handler+0x3c>
    2992:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2994:	68fa      	ldr	r2, [r7, #12]
    2996:	f24a 5368 	movw	r3, #42344	; 0xa568
    299a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    299e:	429a      	cmp	r2, r3
    29a0:	d006      	beq.n	29b0 <MSS_UART_set_rx_handler+0x58>
    29a2:	68fa      	ldr	r2, [r7, #12]
    29a4:	f24a 5340 	movw	r3, #42304	; 0xa540
    29a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ac:	429a      	cmp	r2, r3
    29ae:	d123      	bne.n	29f8 <MSS_UART_set_rx_handler+0xa0>
    29b0:	68bb      	ldr	r3, [r7, #8]
    29b2:	2b00      	cmp	r3, #0
    29b4:	d020      	beq.n	29f8 <MSS_UART_set_rx_handler+0xa0>
    29b6:	79fb      	ldrb	r3, [r7, #7]
    29b8:	2bc0      	cmp	r3, #192	; 0xc0
    29ba:	d81d      	bhi.n	29f8 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    29bc:	68fb      	ldr	r3, [r7, #12]
    29be:	68ba      	ldr	r2, [r7, #8]
    29c0:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    29c2:	68fb      	ldr	r3, [r7, #12]
    29c4:	681a      	ldr	r2, [r3, #0]
    29c6:	79fb      	ldrb	r3, [r7, #7]
    29c8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    29cc:	f043 030a 	orr.w	r3, r3, #10
    29d0:	b2db      	uxtb	r3, r3
    29d2:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    29d4:	68fb      	ldr	r3, [r7, #12]
    29d6:	891b      	ldrh	r3, [r3, #8]
    29d8:	b21b      	sxth	r3, r3
    29da:	4618      	mov	r0, r3
    29dc:	f7ff fb20 	bl	2020 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    29e0:	68fb      	ldr	r3, [r7, #12]
    29e2:	685b      	ldr	r3, [r3, #4]
    29e4:	f04f 0201 	mov.w	r2, #1
    29e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    29ec:	68fb      	ldr	r3, [r7, #12]
    29ee:	891b      	ldrh	r3, [r3, #8]
    29f0:	b21b      	sxth	r3, r3
    29f2:	4618      	mov	r0, r3
    29f4:	f7ff fada 	bl	1fac <NVIC_EnableIRQ>
    }
}
    29f8:	f107 0710 	add.w	r7, r7, #16
    29fc:	46bd      	mov	sp, r7
    29fe:	bd80      	pop	{r7, pc}

00002a00 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2a00:	b480      	push	{r7}
    2a02:	b083      	sub	sp, #12
    2a04:	af00      	add	r7, sp, #0
    2a06:	6078      	str	r0, [r7, #4]
    2a08:	460b      	mov	r3, r1
    2a0a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2a0c:	687a      	ldr	r2, [r7, #4]
    2a0e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a16:	429a      	cmp	r2, r3
    2a18:	d007      	beq.n	2a2a <MSS_UART_set_loopback+0x2a>
    2a1a:	687a      	ldr	r2, [r7, #4]
    2a1c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a24:	429a      	cmp	r2, r3
    2a26:	d000      	beq.n	2a2a <MSS_UART_set_loopback+0x2a>
    2a28:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2a2a:	687a      	ldr	r2, [r7, #4]
    2a2c:	f24a 5368 	movw	r3, #42344	; 0xa568
    2a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a34:	429a      	cmp	r2, r3
    2a36:	d006      	beq.n	2a46 <MSS_UART_set_loopback+0x46>
    2a38:	687a      	ldr	r2, [r7, #4]
    2a3a:	f24a 5340 	movw	r3, #42304	; 0xa540
    2a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a42:	429a      	cmp	r2, r3
    2a44:	d10f      	bne.n	2a66 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    2a46:	78fb      	ldrb	r3, [r7, #3]
    2a48:	2b00      	cmp	r3, #0
    2a4a:	d106      	bne.n	2a5a <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2a4c:	687b      	ldr	r3, [r7, #4]
    2a4e:	685b      	ldr	r3, [r3, #4]
    2a50:	f04f 0200 	mov.w	r2, #0
    2a54:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2a58:	e005      	b.n	2a66 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    2a5a:	687b      	ldr	r3, [r7, #4]
    2a5c:	685b      	ldr	r3, [r3, #4]
    2a5e:	f04f 0201 	mov.w	r2, #1
    2a62:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    2a66:	f107 070c 	add.w	r7, r7, #12
    2a6a:	46bd      	mov	sp, r7
    2a6c:	bc80      	pop	{r7}
    2a6e:	4770      	bx	lr

00002a70 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2a70:	4668      	mov	r0, sp
    2a72:	f020 0107 	bic.w	r1, r0, #7
    2a76:	468d      	mov	sp, r1
    2a78:	b589      	push	{r0, r3, r7, lr}
    2a7a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2a7c:	f24a 5068 	movw	r0, #42344	; 0xa568
    2a80:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a84:	f7ff fe56 	bl	2734 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2a88:	f04f 000a 	mov.w	r0, #10
    2a8c:	f7ff fac8 	bl	2020 <NVIC_ClearPendingIRQ>
}
    2a90:	46bd      	mov	sp, r7
    2a92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a96:	4685      	mov	sp, r0
    2a98:	4770      	bx	lr
    2a9a:	bf00      	nop

00002a9c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2a9c:	4668      	mov	r0, sp
    2a9e:	f020 0107 	bic.w	r1, r0, #7
    2aa2:	468d      	mov	sp, r1
    2aa4:	b589      	push	{r0, r3, r7, lr}
    2aa6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2aa8:	f24a 5040 	movw	r0, #42304	; 0xa540
    2aac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ab0:	f7ff fe40 	bl	2734 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2ab4:	f04f 000b 	mov.w	r0, #11
    2ab8:	f7ff fab2 	bl	2020 <NVIC_ClearPendingIRQ>
}
    2abc:	46bd      	mov	sp, r7
    2abe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ac2:	4685      	mov	sp, r0
    2ac4:	4770      	bx	lr
    2ac6:	bf00      	nop

00002ac8 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2ac8:	b580      	push	{r7, lr}
    2aca:	b082      	sub	sp, #8
    2acc:	af00      	add	r7, sp, #0
    2ace:	6078      	str	r0, [r7, #4]
    2ad0:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2ad2:	687a      	ldr	r2, [r7, #4]
    2ad4:	f24a 5368 	movw	r3, #42344	; 0xa568
    2ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2adc:	429a      	cmp	r2, r3
    2ade:	d007      	beq.n	2af0 <MSS_UART_set_rxstatus_handler+0x28>
    2ae0:	687a      	ldr	r2, [r7, #4]
    2ae2:	f24a 5340 	movw	r3, #42304	; 0xa540
    2ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aea:	429a      	cmp	r2, r3
    2aec:	d000      	beq.n	2af0 <MSS_UART_set_rxstatus_handler+0x28>
    2aee:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2af0:	683b      	ldr	r3, [r7, #0]
    2af2:	2b00      	cmp	r3, #0
    2af4:	d100      	bne.n	2af8 <MSS_UART_set_rxstatus_handler+0x30>
    2af6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2af8:	687a      	ldr	r2, [r7, #4]
    2afa:	f24a 5368 	movw	r3, #42344	; 0xa568
    2afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b02:	429a      	cmp	r2, r3
    2b04:	d006      	beq.n	2b14 <MSS_UART_set_rxstatus_handler+0x4c>
    2b06:	687a      	ldr	r2, [r7, #4]
    2b08:	f24a 5340 	movw	r3, #42304	; 0xa540
    2b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b10:	429a      	cmp	r2, r3
    2b12:	d117      	bne.n	2b44 <MSS_UART_set_rxstatus_handler+0x7c>
    2b14:	683b      	ldr	r3, [r7, #0]
    2b16:	2b00      	cmp	r3, #0
    2b18:	d014      	beq.n	2b44 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2b1a:	687b      	ldr	r3, [r7, #4]
    2b1c:	683a      	ldr	r2, [r7, #0]
    2b1e:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2b20:	687b      	ldr	r3, [r7, #4]
    2b22:	891b      	ldrh	r3, [r3, #8]
    2b24:	b21b      	sxth	r3, r3
    2b26:	4618      	mov	r0, r3
    2b28:	f7ff fa7a 	bl	2020 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2b2c:	687b      	ldr	r3, [r7, #4]
    2b2e:	685b      	ldr	r3, [r3, #4]
    2b30:	f04f 0201 	mov.w	r2, #1
    2b34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2b38:	687b      	ldr	r3, [r7, #4]
    2b3a:	891b      	ldrh	r3, [r3, #8]
    2b3c:	b21b      	sxth	r3, r3
    2b3e:	4618      	mov	r0, r3
    2b40:	f7ff fa34 	bl	1fac <NVIC_EnableIRQ>
    }
}
    2b44:	f107 0708 	add.w	r7, r7, #8
    2b48:	46bd      	mov	sp, r7
    2b4a:	bd80      	pop	{r7, pc}

00002b4c <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2b4c:	b580      	push	{r7, lr}
    2b4e:	b082      	sub	sp, #8
    2b50:	af00      	add	r7, sp, #0
    2b52:	6078      	str	r0, [r7, #4]
    2b54:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2b56:	687a      	ldr	r2, [r7, #4]
    2b58:	f24a 5368 	movw	r3, #42344	; 0xa568
    2b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b60:	429a      	cmp	r2, r3
    2b62:	d007      	beq.n	2b74 <MSS_UART_set_tx_handler+0x28>
    2b64:	687a      	ldr	r2, [r7, #4]
    2b66:	f24a 5340 	movw	r3, #42304	; 0xa540
    2b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b6e:	429a      	cmp	r2, r3
    2b70:	d000      	beq.n	2b74 <MSS_UART_set_tx_handler+0x28>
    2b72:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2b74:	683b      	ldr	r3, [r7, #0]
    2b76:	2b00      	cmp	r3, #0
    2b78:	d100      	bne.n	2b7c <MSS_UART_set_tx_handler+0x30>
    2b7a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b7c:	687a      	ldr	r2, [r7, #4]
    2b7e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b86:	429a      	cmp	r2, r3
    2b88:	d006      	beq.n	2b98 <MSS_UART_set_tx_handler+0x4c>
    2b8a:	687a      	ldr	r2, [r7, #4]
    2b8c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b94:	429a      	cmp	r2, r3
    2b96:	d11f      	bne.n	2bd8 <MSS_UART_set_tx_handler+0x8c>
    2b98:	683b      	ldr	r3, [r7, #0]
    2b9a:	2b00      	cmp	r3, #0
    2b9c:	d01c      	beq.n	2bd8 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2b9e:	687b      	ldr	r3, [r7, #4]
    2ba0:	683a      	ldr	r2, [r7, #0]
    2ba2:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2ba4:	687b      	ldr	r3, [r7, #4]
    2ba6:	f04f 0200 	mov.w	r2, #0
    2baa:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2bac:	687b      	ldr	r3, [r7, #4]
    2bae:	f04f 0200 	mov.w	r2, #0
    2bb2:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	891b      	ldrh	r3, [r3, #8]
    2bb8:	b21b      	sxth	r3, r3
    2bba:	4618      	mov	r0, r3
    2bbc:	f7ff fa30 	bl	2020 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2bc0:	687b      	ldr	r3, [r7, #4]
    2bc2:	685b      	ldr	r3, [r3, #4]
    2bc4:	f04f 0201 	mov.w	r2, #1
    2bc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2bcc:	687b      	ldr	r3, [r7, #4]
    2bce:	891b      	ldrh	r3, [r3, #8]
    2bd0:	b21b      	sxth	r3, r3
    2bd2:	4618      	mov	r0, r3
    2bd4:	f7ff f9ea 	bl	1fac <NVIC_EnableIRQ>
    }
}
    2bd8:	f107 0708 	add.w	r7, r7, #8
    2bdc:	46bd      	mov	sp, r7
    2bde:	bd80      	pop	{r7, pc}

00002be0 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2be0:	b580      	push	{r7, lr}
    2be2:	b082      	sub	sp, #8
    2be4:	af00      	add	r7, sp, #0
    2be6:	6078      	str	r0, [r7, #4]
    2be8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2bea:	687a      	ldr	r2, [r7, #4]
    2bec:	f24a 5368 	movw	r3, #42344	; 0xa568
    2bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf4:	429a      	cmp	r2, r3
    2bf6:	d007      	beq.n	2c08 <MSS_UART_set_modemstatus_handler+0x28>
    2bf8:	687a      	ldr	r2, [r7, #4]
    2bfa:	f24a 5340 	movw	r3, #42304	; 0xa540
    2bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c02:	429a      	cmp	r2, r3
    2c04:	d000      	beq.n	2c08 <MSS_UART_set_modemstatus_handler+0x28>
    2c06:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2c08:	683b      	ldr	r3, [r7, #0]
    2c0a:	2b00      	cmp	r3, #0
    2c0c:	d100      	bne.n	2c10 <MSS_UART_set_modemstatus_handler+0x30>
    2c0e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2c10:	687a      	ldr	r2, [r7, #4]
    2c12:	f24a 5368 	movw	r3, #42344	; 0xa568
    2c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c1a:	429a      	cmp	r2, r3
    2c1c:	d006      	beq.n	2c2c <MSS_UART_set_modemstatus_handler+0x4c>
    2c1e:	687a      	ldr	r2, [r7, #4]
    2c20:	f24a 5340 	movw	r3, #42304	; 0xa540
    2c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c28:	429a      	cmp	r2, r3
    2c2a:	d117      	bne.n	2c5c <MSS_UART_set_modemstatus_handler+0x7c>
    2c2c:	683b      	ldr	r3, [r7, #0]
    2c2e:	2b00      	cmp	r3, #0
    2c30:	d014      	beq.n	2c5c <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2c32:	687b      	ldr	r3, [r7, #4]
    2c34:	683a      	ldr	r2, [r7, #0]
    2c36:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2c38:	687b      	ldr	r3, [r7, #4]
    2c3a:	891b      	ldrh	r3, [r3, #8]
    2c3c:	b21b      	sxth	r3, r3
    2c3e:	4618      	mov	r0, r3
    2c40:	f7ff f9ee 	bl	2020 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2c44:	687b      	ldr	r3, [r7, #4]
    2c46:	685b      	ldr	r3, [r3, #4]
    2c48:	f04f 0201 	mov.w	r2, #1
    2c4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2c50:	687b      	ldr	r3, [r7, #4]
    2c52:	891b      	ldrh	r3, [r3, #8]
    2c54:	b21b      	sxth	r3, r3
    2c56:	4618      	mov	r0, r3
    2c58:	f7ff f9a8 	bl	1fac <NVIC_EnableIRQ>
    }
}
    2c5c:	f107 0708 	add.w	r7, r7, #8
    2c60:	46bd      	mov	sp, r7
    2c62:	bd80      	pop	{r7, pc}

00002c64 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2c64:	b480      	push	{r7}
    2c66:	b089      	sub	sp, #36	; 0x24
    2c68:	af00      	add	r7, sp, #0
    2c6a:	60f8      	str	r0, [r7, #12]
    2c6c:	60b9      	str	r1, [r7, #8]
    2c6e:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2c70:	f04f 0300 	mov.w	r3, #0
    2c74:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    2c76:	f04f 0300 	mov.w	r3, #0
    2c7a:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2c7c:	68fa      	ldr	r2, [r7, #12]
    2c7e:	f24a 5368 	movw	r3, #42344	; 0xa568
    2c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c86:	429a      	cmp	r2, r3
    2c88:	d007      	beq.n	2c9a <MSS_UART_fill_tx_fifo+0x36>
    2c8a:	68fa      	ldr	r2, [r7, #12]
    2c8c:	f24a 5340 	movw	r3, #42304	; 0xa540
    2c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c94:	429a      	cmp	r2, r3
    2c96:	d000      	beq.n	2c9a <MSS_UART_fill_tx_fifo+0x36>
    2c98:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2c9a:	68bb      	ldr	r3, [r7, #8]
    2c9c:	2b00      	cmp	r3, #0
    2c9e:	d100      	bne.n	2ca2 <MSS_UART_fill_tx_fifo+0x3e>
    2ca0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2ca2:	687b      	ldr	r3, [r7, #4]
    2ca4:	2b00      	cmp	r3, #0
    2ca6:	d100      	bne.n	2caa <MSS_UART_fill_tx_fifo+0x46>
    2ca8:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2caa:	68fa      	ldr	r2, [r7, #12]
    2cac:	f24a 5368 	movw	r3, #42344	; 0xa568
    2cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cb4:	429a      	cmp	r2, r3
    2cb6:	d006      	beq.n	2cc6 <MSS_UART_fill_tx_fifo+0x62>
    2cb8:	68fa      	ldr	r2, [r7, #12]
    2cba:	f24a 5340 	movw	r3, #42304	; 0xa540
    2cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cc2:	429a      	cmp	r2, r3
    2cc4:	d131      	bne.n	2d2a <MSS_UART_fill_tx_fifo+0xc6>
    2cc6:	68bb      	ldr	r3, [r7, #8]
    2cc8:	2b00      	cmp	r3, #0
    2cca:	d02e      	beq.n	2d2a <MSS_UART_fill_tx_fifo+0xc6>
    2ccc:	687b      	ldr	r3, [r7, #4]
    2cce:	2b00      	cmp	r3, #0
    2cd0:	d02b      	beq.n	2d2a <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2cd2:	68fb      	ldr	r3, [r7, #12]
    2cd4:	681b      	ldr	r3, [r3, #0]
    2cd6:	7d1b      	ldrb	r3, [r3, #20]
    2cd8:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2cda:	68fb      	ldr	r3, [r7, #12]
    2cdc:	7a9a      	ldrb	r2, [r3, #10]
    2cde:	7dfb      	ldrb	r3, [r7, #23]
    2ce0:	ea42 0303 	orr.w	r3, r2, r3
    2ce4:	b2da      	uxtb	r2, r3
    2ce6:	68fb      	ldr	r3, [r7, #12]
    2ce8:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2cea:	7dfb      	ldrb	r3, [r7, #23]
    2cec:	f003 0320 	and.w	r3, r3, #32
    2cf0:	2b00      	cmp	r3, #0
    2cf2:	d01a      	beq.n	2d2a <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2cf4:	f04f 0310 	mov.w	r3, #16
    2cf8:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2cfa:	687b      	ldr	r3, [r7, #4]
    2cfc:	2b0f      	cmp	r3, #15
    2cfe:	d801      	bhi.n	2d04 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2d00:	687b      	ldr	r3, [r7, #4]
    2d02:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2d04:	f04f 0300 	mov.w	r3, #0
    2d08:	61bb      	str	r3, [r7, #24]
    2d0a:	e00a      	b.n	2d22 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2d0c:	68fb      	ldr	r3, [r7, #12]
    2d0e:	681b      	ldr	r3, [r3, #0]
    2d10:	68b9      	ldr	r1, [r7, #8]
    2d12:	69ba      	ldr	r2, [r7, #24]
    2d14:	440a      	add	r2, r1
    2d16:	7812      	ldrb	r2, [r2, #0]
    2d18:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2d1a:	69bb      	ldr	r3, [r7, #24]
    2d1c:	f103 0301 	add.w	r3, r3, #1
    2d20:	61bb      	str	r3, [r7, #24]
    2d22:	69ba      	ldr	r2, [r7, #24]
    2d24:	69fb      	ldr	r3, [r7, #28]
    2d26:	429a      	cmp	r2, r3
    2d28:	d3f0      	bcc.n	2d0c <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2d2a:	69bb      	ldr	r3, [r7, #24]
}
    2d2c:	4618      	mov	r0, r3
    2d2e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2d32:	46bd      	mov	sp, r7
    2d34:	bc80      	pop	{r7}
    2d36:	4770      	bx	lr

00002d38 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2d38:	b480      	push	{r7}
    2d3a:	b085      	sub	sp, #20
    2d3c:	af00      	add	r7, sp, #0
    2d3e:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2d40:	f04f 33ff 	mov.w	r3, #4294967295
    2d44:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d46:	687a      	ldr	r2, [r7, #4]
    2d48:	f24a 5368 	movw	r3, #42344	; 0xa568
    2d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d50:	429a      	cmp	r2, r3
    2d52:	d007      	beq.n	2d64 <MSS_UART_get_rx_status+0x2c>
    2d54:	687a      	ldr	r2, [r7, #4]
    2d56:	f24a 5340 	movw	r3, #42304	; 0xa540
    2d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d5e:	429a      	cmp	r2, r3
    2d60:	d000      	beq.n	2d64 <MSS_UART_get_rx_status+0x2c>
    2d62:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2d64:	687a      	ldr	r2, [r7, #4]
    2d66:	f24a 5368 	movw	r3, #42344	; 0xa568
    2d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d6e:	429a      	cmp	r2, r3
    2d70:	d006      	beq.n	2d80 <MSS_UART_get_rx_status+0x48>
    2d72:	687a      	ldr	r2, [r7, #4]
    2d74:	f24a 5340 	movw	r3, #42304	; 0xa540
    2d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d7c:	429a      	cmp	r2, r3
    2d7e:	d113      	bne.n	2da8 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2d80:	687b      	ldr	r3, [r7, #4]
    2d82:	7a9a      	ldrb	r2, [r3, #10]
    2d84:	687b      	ldr	r3, [r7, #4]
    2d86:	681b      	ldr	r3, [r3, #0]
    2d88:	7d1b      	ldrb	r3, [r3, #20]
    2d8a:	b2db      	uxtb	r3, r3
    2d8c:	ea42 0303 	orr.w	r3, r2, r3
    2d90:	b2da      	uxtb	r2, r3
    2d92:	687b      	ldr	r3, [r7, #4]
    2d94:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    2d96:	687b      	ldr	r3, [r7, #4]
    2d98:	7a9b      	ldrb	r3, [r3, #10]
    2d9a:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2d9e:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2da0:	687b      	ldr	r3, [r7, #4]
    2da2:	f04f 0200 	mov.w	r2, #0
    2da6:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2da8:	7bfb      	ldrb	r3, [r7, #15]
}
    2daa:	4618      	mov	r0, r3
    2dac:	f107 0714 	add.w	r7, r7, #20
    2db0:	46bd      	mov	sp, r7
    2db2:	bc80      	pop	{r7}
    2db4:	4770      	bx	lr
    2db6:	bf00      	nop

00002db8 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2db8:	b480      	push	{r7}
    2dba:	b085      	sub	sp, #20
    2dbc:	af00      	add	r7, sp, #0
    2dbe:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2dc0:	f04f 33ff 	mov.w	r3, #4294967295
    2dc4:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2dc6:	687a      	ldr	r2, [r7, #4]
    2dc8:	f24a 5368 	movw	r3, #42344	; 0xa568
    2dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dd0:	429a      	cmp	r2, r3
    2dd2:	d007      	beq.n	2de4 <MSS_UART_get_modem_status+0x2c>
    2dd4:	687a      	ldr	r2, [r7, #4]
    2dd6:	f24a 5340 	movw	r3, #42304	; 0xa540
    2dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dde:	429a      	cmp	r2, r3
    2de0:	d000      	beq.n	2de4 <MSS_UART_get_modem_status+0x2c>
    2de2:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2de4:	687a      	ldr	r2, [r7, #4]
    2de6:	f24a 5368 	movw	r3, #42344	; 0xa568
    2dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dee:	429a      	cmp	r2, r3
    2df0:	d006      	beq.n	2e00 <MSS_UART_get_modem_status+0x48>
    2df2:	687a      	ldr	r2, [r7, #4]
    2df4:	f24a 5340 	movw	r3, #42304	; 0xa540
    2df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dfc:	429a      	cmp	r2, r3
    2dfe:	d103      	bne.n	2e08 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2e00:	687b      	ldr	r3, [r7, #4]
    2e02:	681b      	ldr	r3, [r3, #0]
    2e04:	7e1b      	ldrb	r3, [r3, #24]
    2e06:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2e08:	7bfb      	ldrb	r3, [r7, #15]
}
    2e0a:	4618      	mov	r0, r3
    2e0c:	f107 0714 	add.w	r7, r7, #20
    2e10:	46bd      	mov	sp, r7
    2e12:	bc80      	pop	{r7}
    2e14:	4770      	bx	lr
    2e16:	bf00      	nop

00002e18 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2e18:	b480      	push	{r7}
    2e1a:	b085      	sub	sp, #20
    2e1c:	af00      	add	r7, sp, #0
    2e1e:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2e20:	f04f 0300 	mov.w	r3, #0
    2e24:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2e26:	687a      	ldr	r2, [r7, #4]
    2e28:	f24a 5368 	movw	r3, #42344	; 0xa568
    2e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e30:	429a      	cmp	r2, r3
    2e32:	d007      	beq.n	2e44 <MSS_UART_get_tx_status+0x2c>
    2e34:	687a      	ldr	r2, [r7, #4]
    2e36:	f24a 5340 	movw	r3, #42304	; 0xa540
    2e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e3e:	429a      	cmp	r2, r3
    2e40:	d000      	beq.n	2e44 <MSS_UART_get_tx_status+0x2c>
    2e42:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2e44:	687a      	ldr	r2, [r7, #4]
    2e46:	f24a 5368 	movw	r3, #42344	; 0xa568
    2e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e4e:	429a      	cmp	r2, r3
    2e50:	d006      	beq.n	2e60 <MSS_UART_get_tx_status+0x48>
    2e52:	687a      	ldr	r2, [r7, #4]
    2e54:	f24a 5340 	movw	r3, #42304	; 0xa540
    2e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e5c:	429a      	cmp	r2, r3
    2e5e:	d10f      	bne.n	2e80 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2e60:	687b      	ldr	r3, [r7, #4]
    2e62:	681b      	ldr	r3, [r3, #0]
    2e64:	7d1b      	ldrb	r3, [r3, #20]
    2e66:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2e68:	687b      	ldr	r3, [r7, #4]
    2e6a:	7a9a      	ldrb	r2, [r3, #10]
    2e6c:	7bfb      	ldrb	r3, [r7, #15]
    2e6e:	ea42 0303 	orr.w	r3, r2, r3
    2e72:	b2da      	uxtb	r2, r3
    2e74:	687b      	ldr	r3, [r7, #4]
    2e76:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2e78:	7bfb      	ldrb	r3, [r7, #15]
    2e7a:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2e7e:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2e80:	7bfb      	ldrb	r3, [r7, #15]
}
    2e82:	4618      	mov	r0, r3
    2e84:	f107 0714 	add.w	r7, r7, #20
    2e88:	46bd      	mov	sp, r7
    2e8a:	bc80      	pop	{r7}
    2e8c:	4770      	bx	lr
    2e8e:	bf00      	nop

00002e90 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2e90:	b480      	push	{r7}
    2e92:	b083      	sub	sp, #12
    2e94:	af00      	add	r7, sp, #0
    2e96:	4603      	mov	r3, r0
    2e98:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2e9a:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e9e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ea2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ea6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2eaa:	88f9      	ldrh	r1, [r7, #6]
    2eac:	f001 011f 	and.w	r1, r1, #31
    2eb0:	f04f 0001 	mov.w	r0, #1
    2eb4:	fa00 f101 	lsl.w	r1, r0, r1
    2eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ebc:	f107 070c 	add.w	r7, r7, #12
    2ec0:	46bd      	mov	sp, r7
    2ec2:	bc80      	pop	{r7}
    2ec4:	4770      	bx	lr
    2ec6:	bf00      	nop

00002ec8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2ec8:	b480      	push	{r7}
    2eca:	b083      	sub	sp, #12
    2ecc:	af00      	add	r7, sp, #0
    2ece:	4603      	mov	r3, r0
    2ed0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2ed2:	f24e 1300 	movw	r3, #57600	; 0xe100
    2ed6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2eda:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ede:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2ee2:	88f9      	ldrh	r1, [r7, #6]
    2ee4:	f001 011f 	and.w	r1, r1, #31
    2ee8:	f04f 0001 	mov.w	r0, #1
    2eec:	fa00 f101 	lsl.w	r1, r0, r1
    2ef0:	f102 0220 	add.w	r2, r2, #32
    2ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ef8:	f107 070c 	add.w	r7, r7, #12
    2efc:	46bd      	mov	sp, r7
    2efe:	bc80      	pop	{r7}
    2f00:	4770      	bx	lr
    2f02:	bf00      	nop

00002f04 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2f04:	b480      	push	{r7}
    2f06:	b083      	sub	sp, #12
    2f08:	af00      	add	r7, sp, #0
    2f0a:	4603      	mov	r3, r0
    2f0c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2f0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2f12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2f16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2f1a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2f1e:	88f9      	ldrh	r1, [r7, #6]
    2f20:	f001 011f 	and.w	r1, r1, #31
    2f24:	f04f 0001 	mov.w	r0, #1
    2f28:	fa00 f101 	lsl.w	r1, r0, r1
    2f2c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2f34:	f107 070c 	add.w	r7, r7, #12
    2f38:	46bd      	mov	sp, r7
    2f3a:	bc80      	pop	{r7}
    2f3c:	4770      	bx	lr
    2f3e:	bf00      	nop

00002f40 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2f40:	b580      	push	{r7, lr}
    2f42:	b084      	sub	sp, #16
    2f44:	af00      	add	r7, sp, #0
    2f46:	6078      	str	r0, [r7, #4]
    2f48:	4613      	mov	r3, r2
    2f4a:	460a      	mov	r2, r1
    2f4c:	70fa      	strb	r2, [r7, #3]
    2f4e:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2f50:	78bb      	ldrb	r3, [r7, #2]
    2f52:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f54:	687a      	ldr	r2, [r7, #4]
    2f56:	f24a 5390 	movw	r3, #42384	; 0xa590
    2f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f5e:	429a      	cmp	r2, r3
    2f60:	d007      	beq.n	2f72 <MSS_I2C_init+0x32>
    2f62:	687a      	ldr	r2, [r7, #4]
    2f64:	f24a 6304 	movw	r3, #42500	; 0xa604
    2f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f6c:	429a      	cmp	r2, r3
    2f6e:	d000      	beq.n	2f72 <MSS_I2C_init+0x32>
    2f70:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2f72:	f001 f98f 	bl	4294 <disable_interrupts>
    2f76:	4603      	mov	r3, r0
    2f78:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2f7a:	6878      	ldr	r0, [r7, #4]
    2f7c:	f04f 0100 	mov.w	r1, #0
    2f80:	f04f 0274 	mov.w	r2, #116	; 0x74
    2f84:	f011 fd0c 	bl	149a0 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2f88:	687a      	ldr	r2, [r7, #4]
    2f8a:	f24a 5390 	movw	r3, #42384	; 0xa590
    2f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f92:	429a      	cmp	r2, r3
    2f94:	d12c      	bne.n	2ff0 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2f96:	687b      	ldr	r3, [r7, #4]
    2f98:	f04f 020e 	mov.w	r2, #14
    2f9c:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2f9e:	687a      	ldr	r2, [r7, #4]
    2fa0:	f242 0300 	movw	r3, #8192	; 0x2000
    2fa4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2fa8:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2faa:	687a      	ldr	r2, [r7, #4]
    2fac:	f240 0300 	movw	r3, #0
    2fb0:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2fb4:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2fb6:	f242 0300 	movw	r3, #8192	; 0x2000
    2fba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2fbe:	f242 0200 	movw	r2, #8192	; 0x2000
    2fc2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2fc6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2fc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2fcc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2fce:	f04f 000e 	mov.w	r0, #14
    2fd2:	f7ff ff97 	bl	2f04 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2fd6:	f242 0300 	movw	r3, #8192	; 0x2000
    2fda:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2fde:	f242 0200 	movw	r2, #8192	; 0x2000
    2fe2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2fe6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2fe8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2fec:	631a      	str	r2, [r3, #48]	; 0x30
    2fee:	e02b      	b.n	3048 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2ff0:	687b      	ldr	r3, [r7, #4]
    2ff2:	f04f 0211 	mov.w	r2, #17
    2ff6:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2ff8:	687a      	ldr	r2, [r7, #4]
    2ffa:	f242 0300 	movw	r3, #8192	; 0x2000
    2ffe:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3002:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    3004:	687a      	ldr	r2, [r7, #4]
    3006:	f240 0300 	movw	r3, #0
    300a:	f2c4 2324 	movt	r3, #16932	; 0x4224
    300e:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    3010:	f242 0300 	movw	r3, #8192	; 0x2000
    3014:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3018:	f242 0200 	movw	r2, #8192	; 0x2000
    301c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3020:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3022:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    3026:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    3028:	f04f 0011 	mov.w	r0, #17
    302c:	f7ff ff6a 	bl	2f04 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    3030:	f242 0300 	movw	r3, #8192	; 0x2000
    3034:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3038:	f242 0200 	movw	r2, #8192	; 0x2000
    303c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3040:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3042:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    3046:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    3048:	687b      	ldr	r3, [r7, #4]
    304a:	699b      	ldr	r3, [r3, #24]
    304c:	461a      	mov	r2, r3
    304e:	687b      	ldr	r3, [r7, #4]
    3050:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    3052:	78fb      	ldrb	r3, [r7, #3]
    3054:	ea4f 0243 	mov.w	r2, r3, lsl #1
    3058:	687b      	ldr	r3, [r7, #4]
    305a:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    305c:	687b      	ldr	r3, [r7, #4]
    305e:	699b      	ldr	r3, [r3, #24]
    3060:	68fa      	ldr	r2, [r7, #12]
    3062:	ea4f 0292 	mov.w	r2, r2, lsr #2
    3066:	f002 0201 	and.w	r2, r2, #1
    306a:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    306c:	687b      	ldr	r3, [r7, #4]
    306e:	699b      	ldr	r3, [r3, #24]
    3070:	68fa      	ldr	r2, [r7, #12]
    3072:	ea4f 0252 	mov.w	r2, r2, lsr #1
    3076:	f002 0201 	and.w	r2, r2, #1
    307a:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    307c:	687b      	ldr	r3, [r7, #4]
    307e:	699b      	ldr	r3, [r3, #24]
    3080:	68fa      	ldr	r2, [r7, #12]
    3082:	f002 0201 	and.w	r2, r2, #1
    3086:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    3088:	687b      	ldr	r3, [r7, #4]
    308a:	695b      	ldr	r3, [r3, #20]
    308c:	687a      	ldr	r2, [r7, #4]
    308e:	6812      	ldr	r2, [r2, #0]
    3090:	b2d2      	uxtb	r2, r2
    3092:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    3094:	687b      	ldr	r3, [r7, #4]
    3096:	699b      	ldr	r3, [r3, #24]
    3098:	f04f 0201 	mov.w	r2, #1
    309c:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    309e:	68b8      	ldr	r0, [r7, #8]
    30a0:	f001 f90a 	bl	42b8 <restore_interrupts>
}
    30a4:	f107 0710 	add.w	r7, r7, #16
    30a8:	46bd      	mov	sp, r7
    30aa:	bd80      	pop	{r7, pc}

000030ac <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    30ac:	b580      	push	{r7, lr}
    30ae:	b086      	sub	sp, #24
    30b0:	af00      	add	r7, sp, #0
    30b2:	60f8      	str	r0, [r7, #12]
    30b4:	607a      	str	r2, [r7, #4]
    30b6:	460a      	mov	r2, r1
    30b8:	72fa      	strb	r2, [r7, #11]
    30ba:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    30bc:	68fa      	ldr	r2, [r7, #12]
    30be:	f24a 5390 	movw	r3, #42384	; 0xa590
    30c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30c6:	429a      	cmp	r2, r3
    30c8:	d007      	beq.n	30da <MSS_I2C_write+0x2e>
    30ca:	68fa      	ldr	r2, [r7, #12]
    30cc:	f24a 6304 	movw	r3, #42500	; 0xa604
    30d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30d4:	429a      	cmp	r2, r3
    30d6:	d000      	beq.n	30da <MSS_I2C_write+0x2e>
    30d8:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    30da:	f001 f8db 	bl	4294 <disable_interrupts>
    30de:	4603      	mov	r3, r0
    30e0:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    30e2:	68fb      	ldr	r3, [r7, #12]
    30e4:	7a1b      	ldrb	r3, [r3, #8]
    30e6:	2b00      	cmp	r3, #0
    30e8:	d103      	bne.n	30f2 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    30ea:	68fb      	ldr	r3, [r7, #12]
    30ec:	f04f 0201 	mov.w	r2, #1
    30f0:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    30f2:	68fb      	ldr	r3, [r7, #12]
    30f4:	f04f 0201 	mov.w	r2, #1
    30f8:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    30fc:	7afb      	ldrb	r3, [r7, #11]
    30fe:	ea4f 0243 	mov.w	r2, r3, lsl #1
    3102:	68fb      	ldr	r3, [r7, #12]
    3104:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    3106:	68fb      	ldr	r3, [r7, #12]
    3108:	f04f 0200 	mov.w	r2, #0
    310c:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    310e:	68fb      	ldr	r3, [r7, #12]
    3110:	687a      	ldr	r2, [r7, #4]
    3112:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    3114:	887a      	ldrh	r2, [r7, #2]
    3116:	68fb      	ldr	r3, [r7, #12]
    3118:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    311a:	68fb      	ldr	r3, [r7, #12]
    311c:	f04f 0200 	mov.w	r2, #0
    3120:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    3122:	68fb      	ldr	r3, [r7, #12]
    3124:	f04f 0201 	mov.w	r2, #1
    3128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    312c:	68fb      	ldr	r3, [r7, #12]
    312e:	f897 2020 	ldrb.w	r2, [r7, #32]
    3132:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3134:	68fb      	ldr	r3, [r7, #12]
    3136:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    313a:	b2db      	uxtb	r3, r3
    313c:	2b01      	cmp	r3, #1
    313e:	d105      	bne.n	314c <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    3140:	68fb      	ldr	r3, [r7, #12]
    3142:	f04f 0201 	mov.w	r2, #1
    3146:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    314a:	e004      	b.n	3156 <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    314c:	68fb      	ldr	r3, [r7, #12]
    314e:	699b      	ldr	r3, [r3, #24]
    3150:	f04f 0201 	mov.w	r2, #1
    3154:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    3156:	68fb      	ldr	r3, [r7, #12]
    3158:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    315c:	2b01      	cmp	r3, #1
    315e:	d111      	bne.n	3184 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3160:	68fb      	ldr	r3, [r7, #12]
    3162:	699b      	ldr	r3, [r3, #24]
    3164:	f04f 0200 	mov.w	r2, #0
    3168:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    316a:	68fb      	ldr	r3, [r7, #12]
    316c:	695b      	ldr	r3, [r3, #20]
    316e:	791b      	ldrb	r3, [r3, #4]
    3170:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    3172:	7cfb      	ldrb	r3, [r7, #19]
    3174:	b2db      	uxtb	r3, r3
    3176:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    3178:	68fb      	ldr	r3, [r7, #12]
    317a:	8a5b      	ldrh	r3, [r3, #18]
    317c:	b21b      	sxth	r3, r3
    317e:	4618      	mov	r0, r3
    3180:	f7ff fec0 	bl	2f04 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    3184:	68fb      	ldr	r3, [r7, #12]
    3186:	8a5b      	ldrh	r3, [r3, #18]
    3188:	b21b      	sxth	r3, r3
    318a:	4618      	mov	r0, r3
    318c:	f7ff fe80 	bl	2e90 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    3190:	6978      	ldr	r0, [r7, #20]
    3192:	f001 f891 	bl	42b8 <restore_interrupts>
}
    3196:	f107 0718 	add.w	r7, r7, #24
    319a:	46bd      	mov	sp, r7
    319c:	bd80      	pop	{r7, pc}
    319e:	bf00      	nop

000031a0 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    31a0:	b580      	push	{r7, lr}
    31a2:	b086      	sub	sp, #24
    31a4:	af00      	add	r7, sp, #0
    31a6:	60f8      	str	r0, [r7, #12]
    31a8:	607a      	str	r2, [r7, #4]
    31aa:	460a      	mov	r2, r1
    31ac:	72fa      	strb	r2, [r7, #11]
    31ae:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    31b0:	68fa      	ldr	r2, [r7, #12]
    31b2:	f24a 5390 	movw	r3, #42384	; 0xa590
    31b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31ba:	429a      	cmp	r2, r3
    31bc:	d007      	beq.n	31ce <MSS_I2C_read+0x2e>
    31be:	68fa      	ldr	r2, [r7, #12]
    31c0:	f24a 6304 	movw	r3, #42500	; 0xa604
    31c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31c8:	429a      	cmp	r2, r3
    31ca:	d000      	beq.n	31ce <MSS_I2C_read+0x2e>
    31cc:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    31ce:	f001 f861 	bl	4294 <disable_interrupts>
    31d2:	4603      	mov	r3, r0
    31d4:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    31d6:	68fb      	ldr	r3, [r7, #12]
    31d8:	7a1b      	ldrb	r3, [r3, #8]
    31da:	2b00      	cmp	r3, #0
    31dc:	d103      	bne.n	31e6 <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    31de:	68fb      	ldr	r3, [r7, #12]
    31e0:	f04f 0202 	mov.w	r2, #2
    31e4:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    31e6:	68fb      	ldr	r3, [r7, #12]
    31e8:	f04f 0202 	mov.w	r2, #2
    31ec:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    31f0:	7afb      	ldrb	r3, [r7, #11]
    31f2:	ea4f 0243 	mov.w	r2, r3, lsl #1
    31f6:	68fb      	ldr	r3, [r7, #12]
    31f8:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    31fa:	68fb      	ldr	r3, [r7, #12]
    31fc:	f04f 0201 	mov.w	r2, #1
    3200:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    3202:	68fb      	ldr	r3, [r7, #12]
    3204:	687a      	ldr	r2, [r7, #4]
    3206:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    3208:	887a      	ldrh	r2, [r7, #2]
    320a:	68fb      	ldr	r3, [r7, #12]
    320c:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    320e:	68fb      	ldr	r3, [r7, #12]
    3210:	f04f 0200 	mov.w	r2, #0
    3214:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    3216:	68fb      	ldr	r3, [r7, #12]
    3218:	f04f 0201 	mov.w	r2, #1
    321c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    3220:	68fb      	ldr	r3, [r7, #12]
    3222:	f897 2020 	ldrb.w	r2, [r7, #32]
    3226:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3228:	68fb      	ldr	r3, [r7, #12]
    322a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    322e:	b2db      	uxtb	r3, r3
    3230:	2b01      	cmp	r3, #1
    3232:	d105      	bne.n	3240 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    3234:	68fb      	ldr	r3, [r7, #12]
    3236:	f04f 0201 	mov.w	r2, #1
    323a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    323e:	e004      	b.n	324a <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3240:	68fb      	ldr	r3, [r7, #12]
    3242:	699b      	ldr	r3, [r3, #24]
    3244:	f04f 0201 	mov.w	r2, #1
    3248:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    324a:	68fb      	ldr	r3, [r7, #12]
    324c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    3250:	2b01      	cmp	r3, #1
    3252:	d111      	bne.n	3278 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3254:	68fb      	ldr	r3, [r7, #12]
    3256:	699b      	ldr	r3, [r3, #24]
    3258:	f04f 0200 	mov.w	r2, #0
    325c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    325e:	68fb      	ldr	r3, [r7, #12]
    3260:	695b      	ldr	r3, [r3, #20]
    3262:	791b      	ldrb	r3, [r3, #4]
    3264:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    3266:	7cfb      	ldrb	r3, [r7, #19]
    3268:	b2db      	uxtb	r3, r3
    326a:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    326c:	68fb      	ldr	r3, [r7, #12]
    326e:	8a5b      	ldrh	r3, [r3, #18]
    3270:	b21b      	sxth	r3, r3
    3272:	4618      	mov	r0, r3
    3274:	f7ff fe46 	bl	2f04 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    3278:	68fb      	ldr	r3, [r7, #12]
    327a:	8a5b      	ldrh	r3, [r3, #18]
    327c:	b21b      	sxth	r3, r3
    327e:	4618      	mov	r0, r3
    3280:	f7ff fe06 	bl	2e90 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    3284:	6978      	ldr	r0, [r7, #20]
    3286:	f001 f817 	bl	42b8 <restore_interrupts>
}
    328a:	f107 0718 	add.w	r7, r7, #24
    328e:	46bd      	mov	sp, r7
    3290:	bd80      	pop	{r7, pc}
    3292:	bf00      	nop

00003294 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    3294:	b580      	push	{r7, lr}
    3296:	b086      	sub	sp, #24
    3298:	af00      	add	r7, sp, #0
    329a:	60f8      	str	r0, [r7, #12]
    329c:	607a      	str	r2, [r7, #4]
    329e:	460a      	mov	r2, r1
    32a0:	72fa      	strb	r2, [r7, #11]
    32a2:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    32a4:	68fa      	ldr	r2, [r7, #12]
    32a6:	f24a 5390 	movw	r3, #42384	; 0xa590
    32aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32ae:	429a      	cmp	r2, r3
    32b0:	d007      	beq.n	32c2 <MSS_I2C_write_read+0x2e>
    32b2:	68fa      	ldr	r2, [r7, #12]
    32b4:	f24a 6304 	movw	r3, #42500	; 0xa604
    32b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32bc:	429a      	cmp	r2, r3
    32be:	d000      	beq.n	32c2 <MSS_I2C_write_read+0x2e>
    32c0:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    32c2:	887b      	ldrh	r3, [r7, #2]
    32c4:	2b00      	cmp	r3, #0
    32c6:	d100      	bne.n	32ca <MSS_I2C_write_read+0x36>
    32c8:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    32ca:	687b      	ldr	r3, [r7, #4]
    32cc:	2b00      	cmp	r3, #0
    32ce:	d100      	bne.n	32d2 <MSS_I2C_write_read+0x3e>
    32d0:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    32d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    32d4:	2b00      	cmp	r3, #0
    32d6:	d100      	bne.n	32da <MSS_I2C_write_read+0x46>
    32d8:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    32da:	6a3b      	ldr	r3, [r7, #32]
    32dc:	2b00      	cmp	r3, #0
    32de:	d100      	bne.n	32e2 <MSS_I2C_write_read+0x4e>
    32e0:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    32e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    32e4:	2b00      	cmp	r3, #0
    32e6:	d06a      	beq.n	33be <MSS_I2C_write_read+0x12a>
    32e8:	887b      	ldrh	r3, [r7, #2]
    32ea:	2b00      	cmp	r3, #0
    32ec:	d067      	beq.n	33be <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    32ee:	f000 ffd1 	bl	4294 <disable_interrupts>
    32f2:	4603      	mov	r3, r0
    32f4:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    32f6:	68fb      	ldr	r3, [r7, #12]
    32f8:	7a1b      	ldrb	r3, [r3, #8]
    32fa:	2b00      	cmp	r3, #0
    32fc:	d103      	bne.n	3306 <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    32fe:	68fb      	ldr	r3, [r7, #12]
    3300:	f04f 0203 	mov.w	r2, #3
    3304:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    3306:	68fb      	ldr	r3, [r7, #12]
    3308:	f04f 0203 	mov.w	r2, #3
    330c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    3310:	7afb      	ldrb	r3, [r7, #11]
    3312:	ea4f 0243 	mov.w	r2, r3, lsl #1
    3316:	68fb      	ldr	r3, [r7, #12]
    3318:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    331a:	68fb      	ldr	r3, [r7, #12]
    331c:	f04f 0200 	mov.w	r2, #0
    3320:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    3322:	68fb      	ldr	r3, [r7, #12]
    3324:	687a      	ldr	r2, [r7, #4]
    3326:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    3328:	887a      	ldrh	r2, [r7, #2]
    332a:	68fb      	ldr	r3, [r7, #12]
    332c:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    332e:	68fb      	ldr	r3, [r7, #12]
    3330:	f04f 0200 	mov.w	r2, #0
    3334:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    3336:	68fb      	ldr	r3, [r7, #12]
    3338:	6a3a      	ldr	r2, [r7, #32]
    333a:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    333c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    333e:	68fb      	ldr	r3, [r7, #12]
    3340:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    3342:	68fb      	ldr	r3, [r7, #12]
    3344:	f04f 0200 	mov.w	r2, #0
    3348:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    334a:	68fb      	ldr	r3, [r7, #12]
    334c:	f04f 0201 	mov.w	r2, #1
    3350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    3354:	68fb      	ldr	r3, [r7, #12]
    3356:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    335a:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    335c:	68fb      	ldr	r3, [r7, #12]
    335e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3362:	b2db      	uxtb	r3, r3
    3364:	2b01      	cmp	r3, #1
    3366:	d105      	bne.n	3374 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    3368:	68fb      	ldr	r3, [r7, #12]
    336a:	f04f 0201 	mov.w	r2, #1
    336e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    3372:	e004      	b.n	337e <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3374:	68fb      	ldr	r3, [r7, #12]
    3376:	699b      	ldr	r3, [r3, #24]
    3378:	f04f 0201 	mov.w	r2, #1
    337c:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    337e:	68fb      	ldr	r3, [r7, #12]
    3380:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    3384:	2b01      	cmp	r3, #1
    3386:	d111      	bne.n	33ac <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3388:	68fb      	ldr	r3, [r7, #12]
    338a:	699b      	ldr	r3, [r3, #24]
    338c:	f04f 0200 	mov.w	r2, #0
    3390:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    3392:	68fb      	ldr	r3, [r7, #12]
    3394:	695b      	ldr	r3, [r3, #20]
    3396:	791b      	ldrb	r3, [r3, #4]
    3398:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    339a:	7cfb      	ldrb	r3, [r7, #19]
    339c:	b2db      	uxtb	r3, r3
    339e:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    33a0:	68fb      	ldr	r3, [r7, #12]
    33a2:	8a5b      	ldrh	r3, [r3, #18]
    33a4:	b21b      	sxth	r3, r3
    33a6:	4618      	mov	r0, r3
    33a8:	f7ff fdac 	bl	2f04 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    33ac:	68fb      	ldr	r3, [r7, #12]
    33ae:	8a5b      	ldrh	r3, [r3, #18]
    33b0:	b21b      	sxth	r3, r3
    33b2:	4618      	mov	r0, r3
    33b4:	f7ff fd6c 	bl	2e90 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    33b8:	6978      	ldr	r0, [r7, #20]
    33ba:	f000 ff7d 	bl	42b8 <restore_interrupts>
    }
}
    33be:	f107 0718 	add.w	r7, r7, #24
    33c2:	46bd      	mov	sp, r7
    33c4:	bd80      	pop	{r7, pc}
    33c6:	bf00      	nop

000033c8 <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    33c8:	b480      	push	{r7}
    33ca:	b085      	sub	sp, #20
    33cc:	af00      	add	r7, sp, #0
    33ce:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    33d0:	687a      	ldr	r2, [r7, #4]
    33d2:	f24a 5390 	movw	r3, #42384	; 0xa590
    33d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33da:	429a      	cmp	r2, r3
    33dc:	d007      	beq.n	33ee <MSS_I2C_get_status+0x26>
    33de:	687a      	ldr	r2, [r7, #4]
    33e0:	f24a 6304 	movw	r3, #42500	; 0xa604
    33e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33e8:	429a      	cmp	r2, r3
    33ea:	d000      	beq.n	33ee <MSS_I2C_get_status+0x26>
    33ec:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    33ee:	687b      	ldr	r3, [r7, #4]
    33f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    33f4:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    33f6:	7bfb      	ldrb	r3, [r7, #15]
}
    33f8:	4618      	mov	r0, r3
    33fa:	f107 0714 	add.w	r7, r7, #20
    33fe:	46bd      	mov	sp, r7
    3400:	bc80      	pop	{r7}
    3402:	4770      	bx	lr

00003404 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    3404:	b480      	push	{r7}
    3406:	b085      	sub	sp, #20
    3408:	af00      	add	r7, sp, #0
    340a:	6078      	str	r0, [r7, #4]
    340c:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    340e:	687a      	ldr	r2, [r7, #4]
    3410:	f24a 5390 	movw	r3, #42384	; 0xa590
    3414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3418:	429a      	cmp	r2, r3
    341a:	d007      	beq.n	342c <MSS_I2C_wait_complete+0x28>
    341c:	687a      	ldr	r2, [r7, #4]
    341e:	f24a 6304 	movw	r3, #42500	; 0xa604
    3422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3426:	429a      	cmp	r2, r3
    3428:	d000      	beq.n	342c <MSS_I2C_wait_complete+0x28>
    342a:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    342c:	687b      	ldr	r3, [r7, #4]
    342e:	683a      	ldr	r2, [r7, #0]
    3430:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    3432:	687b      	ldr	r3, [r7, #4]
    3434:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3438:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    343a:	7bfb      	ldrb	r3, [r7, #15]
    343c:	2b01      	cmp	r3, #1
    343e:	d0f8      	beq.n	3432 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    3440:	7bfb      	ldrb	r3, [r7, #15]
}
    3442:	4618      	mov	r0, r3
    3444:	f107 0714 	add.w	r7, r7, #20
    3448:	46bd      	mov	sp, r7
    344a:	bc80      	pop	{r7}
    344c:	4770      	bx	lr
    344e:	bf00      	nop

00003450 <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    3450:	b480      	push	{r7}
    3452:	b083      	sub	sp, #12
    3454:	af00      	add	r7, sp, #0
    3456:	6078      	str	r0, [r7, #4]
    3458:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    345a:	687b      	ldr	r3, [r7, #4]
    345c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    345e:	2b00      	cmp	r3, #0
    3460:	d01e      	beq.n	34a0 <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    3462:	687b      	ldr	r3, [r7, #4]
    3464:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3466:	683b      	ldr	r3, [r7, #0]
    3468:	429a      	cmp	r2, r3
    346a:	d907      	bls.n	347c <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    346c:	687b      	ldr	r3, [r7, #4]
    346e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3470:	683b      	ldr	r3, [r7, #0]
    3472:	ebc3 0202 	rsb	r2, r3, r2
    3476:	687b      	ldr	r3, [r7, #4]
    3478:	641a      	str	r2, [r3, #64]	; 0x40
    347a:	e011      	b.n	34a0 <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    347c:	687b      	ldr	r3, [r7, #4]
    347e:	f04f 0203 	mov.w	r2, #3
    3482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3486:	687b      	ldr	r3, [r7, #4]
    3488:	f04f 0200 	mov.w	r2, #0
    348c:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    348e:	687b      	ldr	r3, [r7, #4]
    3490:	f04f 0200 	mov.w	r2, #0
    3494:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    3498:	687b      	ldr	r3, [r7, #4]
    349a:	f04f 0200 	mov.w	r2, #0
    349e:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    34a0:	f107 070c 	add.w	r7, r7, #12
    34a4:	46bd      	mov	sp, r7
    34a6:	bc80      	pop	{r7}
    34a8:	4770      	bx	lr
    34aa:	bf00      	nop

000034ac <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    34ac:	b580      	push	{r7, lr}
    34ae:	b086      	sub	sp, #24
    34b0:	af00      	add	r7, sp, #0
    34b2:	60f8      	str	r0, [r7, #12]
    34b4:	60b9      	str	r1, [r7, #8]
    34b6:	4613      	mov	r3, r2
    34b8:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    34ba:	68fa      	ldr	r2, [r7, #12]
    34bc:	f24a 5390 	movw	r3, #42384	; 0xa590
    34c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34c4:	429a      	cmp	r2, r3
    34c6:	d007      	beq.n	34d8 <MSS_I2C_set_slave_tx_buffer+0x2c>
    34c8:	68fa      	ldr	r2, [r7, #12]
    34ca:	f24a 6304 	movw	r3, #42500	; 0xa604
    34ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34d2:	429a      	cmp	r2, r3
    34d4:	d000      	beq.n	34d8 <MSS_I2C_set_slave_tx_buffer+0x2c>
    34d6:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    34d8:	f000 fedc 	bl	4294 <disable_interrupts>
    34dc:	4603      	mov	r3, r0
    34de:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    34e0:	68fb      	ldr	r3, [r7, #12]
    34e2:	68ba      	ldr	r2, [r7, #8]
    34e4:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    34e6:	88fa      	ldrh	r2, [r7, #6]
    34e8:	68fb      	ldr	r3, [r7, #12]
    34ea:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    34ec:	68fb      	ldr	r3, [r7, #12]
    34ee:	f04f 0200 	mov.w	r2, #0
    34f2:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    34f4:	6978      	ldr	r0, [r7, #20]
    34f6:	f000 fedf 	bl	42b8 <restore_interrupts>
}
    34fa:	f107 0718 	add.w	r7, r7, #24
    34fe:	46bd      	mov	sp, r7
    3500:	bd80      	pop	{r7, pc}
    3502:	bf00      	nop

00003504 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    3504:	b580      	push	{r7, lr}
    3506:	b086      	sub	sp, #24
    3508:	af00      	add	r7, sp, #0
    350a:	60f8      	str	r0, [r7, #12]
    350c:	60b9      	str	r1, [r7, #8]
    350e:	4613      	mov	r3, r2
    3510:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3512:	68fa      	ldr	r2, [r7, #12]
    3514:	f24a 5390 	movw	r3, #42384	; 0xa590
    3518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    351c:	429a      	cmp	r2, r3
    351e:	d007      	beq.n	3530 <MSS_I2C_set_slave_rx_buffer+0x2c>
    3520:	68fa      	ldr	r2, [r7, #12]
    3522:	f24a 6304 	movw	r3, #42500	; 0xa604
    3526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    352a:	429a      	cmp	r2, r3
    352c:	d000      	beq.n	3530 <MSS_I2C_set_slave_rx_buffer+0x2c>
    352e:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3530:	f000 feb0 	bl	4294 <disable_interrupts>
    3534:	4603      	mov	r3, r0
    3536:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    3538:	68fb      	ldr	r3, [r7, #12]
    353a:	68ba      	ldr	r2, [r7, #8]
    353c:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    353e:	88fa      	ldrh	r2, [r7, #6]
    3540:	68fb      	ldr	r3, [r7, #12]
    3542:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    3544:	68fb      	ldr	r3, [r7, #12]
    3546:	f04f 0200 	mov.w	r2, #0
    354a:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    354c:	6978      	ldr	r0, [r7, #20]
    354e:	f000 feb3 	bl	42b8 <restore_interrupts>
}
    3552:	f107 0718 	add.w	r7, r7, #24
    3556:	46bd      	mov	sp, r7
    3558:	bd80      	pop	{r7, pc}
    355a:	bf00      	nop

0000355c <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    355c:	b480      	push	{r7}
    355e:	b083      	sub	sp, #12
    3560:	af00      	add	r7, sp, #0
    3562:	6078      	str	r0, [r7, #4]
    3564:	460b      	mov	r3, r1
    3566:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3568:	687a      	ldr	r2, [r7, #4]
    356a:	f24a 5390 	movw	r3, #42384	; 0xa590
    356e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3572:	429a      	cmp	r2, r3
    3574:	d007      	beq.n	3586 <MSS_I2C_set_slave_mem_offset_length+0x2a>
    3576:	687a      	ldr	r2, [r7, #4]
    3578:	f24a 6304 	movw	r3, #42500	; 0xa604
    357c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3580:	429a      	cmp	r2, r3
    3582:	d000      	beq.n	3586 <MSS_I2C_set_slave_mem_offset_length+0x2a>
    3584:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    3586:	78fb      	ldrb	r3, [r7, #3]
    3588:	2b02      	cmp	r3, #2
    358a:	d900      	bls.n	358e <MSS_I2C_set_slave_mem_offset_length+0x32>
    358c:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    358e:	78fb      	ldrb	r3, [r7, #3]
    3590:	2b02      	cmp	r3, #2
    3592:	d904      	bls.n	359e <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    3594:	687b      	ldr	r3, [r7, #4]
    3596:	f04f 0202 	mov.w	r2, #2
    359a:	661a      	str	r2, [r3, #96]	; 0x60
    359c:	e002      	b.n	35a4 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    359e:	78fa      	ldrb	r2, [r7, #3]
    35a0:	687b      	ldr	r3, [r7, #4]
    35a2:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    35a4:	f107 070c 	add.w	r7, r7, #12
    35a8:	46bd      	mov	sp, r7
    35aa:	bc80      	pop	{r7}
    35ac:	4770      	bx	lr
    35ae:	bf00      	nop

000035b0 <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    35b0:	b480      	push	{r7}
    35b2:	b083      	sub	sp, #12
    35b4:	af00      	add	r7, sp, #0
    35b6:	6078      	str	r0, [r7, #4]
    35b8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    35ba:	687a      	ldr	r2, [r7, #4]
    35bc:	f24a 5390 	movw	r3, #42384	; 0xa590
    35c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35c4:	429a      	cmp	r2, r3
    35c6:	d007      	beq.n	35d8 <MSS_I2C_register_write_handler+0x28>
    35c8:	687a      	ldr	r2, [r7, #4]
    35ca:	f24a 6304 	movw	r3, #42500	; 0xa604
    35ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35d2:	429a      	cmp	r2, r3
    35d4:	d000      	beq.n	35d8 <MSS_I2C_register_write_handler+0x28>
    35d6:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    35d8:	687b      	ldr	r3, [r7, #4]
    35da:	683a      	ldr	r2, [r7, #0]
    35dc:	665a      	str	r2, [r3, #100]	; 0x64
}
    35de:	f107 070c 	add.w	r7, r7, #12
    35e2:	46bd      	mov	sp, r7
    35e4:	bc80      	pop	{r7}
    35e6:	4770      	bx	lr

000035e8 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    35e8:	b580      	push	{r7, lr}
    35ea:	b084      	sub	sp, #16
    35ec:	af00      	add	r7, sp, #0
    35ee:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    35f0:	687a      	ldr	r2, [r7, #4]
    35f2:	f24a 5390 	movw	r3, #42384	; 0xa590
    35f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35fa:	429a      	cmp	r2, r3
    35fc:	d007      	beq.n	360e <MSS_I2C_enable_slave+0x26>
    35fe:	687a      	ldr	r2, [r7, #4]
    3600:	f24a 6304 	movw	r3, #42500	; 0xa604
    3604:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3608:	429a      	cmp	r2, r3
    360a:	d000      	beq.n	360e <MSS_I2C_enable_slave+0x26>
    360c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    360e:	f000 fe41 	bl	4294 <disable_interrupts>
    3612:	4603      	mov	r3, r0
    3614:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3616:	687b      	ldr	r3, [r7, #4]
    3618:	699b      	ldr	r3, [r3, #24]
    361a:	f04f 0201 	mov.w	r2, #1
    361e:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    3620:	687b      	ldr	r3, [r7, #4]
    3622:	f04f 0201 	mov.w	r2, #1
    3626:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    362a:	68f8      	ldr	r0, [r7, #12]
    362c:	f000 fe44 	bl	42b8 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    3630:	687b      	ldr	r3, [r7, #4]
    3632:	8a5b      	ldrh	r3, [r3, #18]
    3634:	b21b      	sxth	r3, r3
    3636:	4618      	mov	r0, r3
    3638:	f7ff fc2a 	bl	2e90 <NVIC_EnableIRQ>
}
    363c:	f107 0710 	add.w	r7, r7, #16
    3640:	46bd      	mov	sp, r7
    3642:	bd80      	pop	{r7, pc}

00003644 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3644:	b580      	push	{r7, lr}
    3646:	b084      	sub	sp, #16
    3648:	af00      	add	r7, sp, #0
    364a:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    364c:	687a      	ldr	r2, [r7, #4]
    364e:	f24a 5390 	movw	r3, #42384	; 0xa590
    3652:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3656:	429a      	cmp	r2, r3
    3658:	d007      	beq.n	366a <MSS_I2C_disable_slave+0x26>
    365a:	687a      	ldr	r2, [r7, #4]
    365c:	f24a 6304 	movw	r3, #42500	; 0xa604
    3660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3664:	429a      	cmp	r2, r3
    3666:	d000      	beq.n	366a <MSS_I2C_disable_slave+0x26>
    3668:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    366a:	f000 fe13 	bl	4294 <disable_interrupts>
    366e:	4603      	mov	r3, r0
    3670:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    3672:	687b      	ldr	r3, [r7, #4]
    3674:	699b      	ldr	r3, [r3, #24]
    3676:	f04f 0200 	mov.w	r2, #0
    367a:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    367c:	687b      	ldr	r3, [r7, #4]
    367e:	f04f 0200 	mov.w	r2, #0
    3682:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    3686:	68f8      	ldr	r0, [r7, #12]
    3688:	f000 fe16 	bl	42b8 <restore_interrupts>
}
    368c:	f107 0710 	add.w	r7, r7, #16
    3690:	46bd      	mov	sp, r7
    3692:	bd80      	pop	{r7, pc}

00003694 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    3694:	b480      	push	{r7}
    3696:	b083      	sub	sp, #12
    3698:	af00      	add	r7, sp, #0
    369a:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    369c:	687b      	ldr	r3, [r7, #4]
    369e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    36a2:	2b00      	cmp	r3, #0
    36a4:	d004      	beq.n	36b0 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    36a6:	687b      	ldr	r3, [r7, #4]
    36a8:	699b      	ldr	r3, [r3, #24]
    36aa:	f04f 0201 	mov.w	r2, #1
    36ae:	609a      	str	r2, [r3, #8]
    }
}
    36b0:	f107 070c 	add.w	r7, r7, #12
    36b4:	46bd      	mov	sp, r7
    36b6:	bc80      	pop	{r7}
    36b8:	4770      	bx	lr
    36ba:	bf00      	nop

000036bc <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    36bc:	b580      	push	{r7, lr}
    36be:	b084      	sub	sp, #16
    36c0:	af00      	add	r7, sp, #0
    36c2:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    36c4:	f04f 0301 	mov.w	r3, #1
    36c8:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    36ca:	687a      	ldr	r2, [r7, #4]
    36cc:	f24a 5390 	movw	r3, #42384	; 0xa590
    36d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36d4:	429a      	cmp	r2, r3
    36d6:	d007      	beq.n	36e8 <mss_i2c_isr+0x2c>
    36d8:	687a      	ldr	r2, [r7, #4]
    36da:	f24a 6304 	movw	r3, #42500	; 0xa604
    36de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36e2:	429a      	cmp	r2, r3
    36e4:	d000      	beq.n	36e8 <mss_i2c_isr+0x2c>
    36e6:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    36e8:	687b      	ldr	r3, [r7, #4]
    36ea:	695b      	ldr	r3, [r3, #20]
    36ec:	791b      	ldrb	r3, [r3, #4]
    36ee:	72fb      	strb	r3, [r7, #11]

    switch( status )
    36f0:	7afb      	ldrb	r3, [r7, #11]
    36f2:	b2db      	uxtb	r3, r3
    36f4:	f1a3 0308 	sub.w	r3, r3, #8
    36f8:	2bd0      	cmp	r3, #208	; 0xd0
    36fa:	f200 841c 	bhi.w	3f36 <mss_i2c_isr+0x87a>
    36fe:	a201      	add	r2, pc, #4	; (adr r2, 3704 <mss_i2c_isr+0x48>)
    3700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3704:	00003a49 	.word	0x00003a49
    3708:	00003f37 	.word	0x00003f37
    370c:	00003f37 	.word	0x00003f37
    3710:	00003f37 	.word	0x00003f37
    3714:	00003f37 	.word	0x00003f37
    3718:	00003f37 	.word	0x00003f37
    371c:	00003f37 	.word	0x00003f37
    3720:	00003f37 	.word	0x00003f37
    3724:	00003a49 	.word	0x00003a49
    3728:	00003f37 	.word	0x00003f37
    372c:	00003f37 	.word	0x00003f37
    3730:	00003f37 	.word	0x00003f37
    3734:	00003f37 	.word	0x00003f37
    3738:	00003f37 	.word	0x00003f37
    373c:	00003f37 	.word	0x00003f37
    3740:	00003f37 	.word	0x00003f37
    3744:	00003aed 	.word	0x00003aed
    3748:	00003f37 	.word	0x00003f37
    374c:	00003f37 	.word	0x00003f37
    3750:	00003f37 	.word	0x00003f37
    3754:	00003f37 	.word	0x00003f37
    3758:	00003f37 	.word	0x00003f37
    375c:	00003f37 	.word	0x00003f37
    3760:	00003f37 	.word	0x00003f37
    3764:	00003ac9 	.word	0x00003ac9
    3768:	00003f37 	.word	0x00003f37
    376c:	00003f37 	.word	0x00003f37
    3770:	00003f37 	.word	0x00003f37
    3774:	00003f37 	.word	0x00003f37
    3778:	00003f37 	.word	0x00003f37
    377c:	00003f37 	.word	0x00003f37
    3780:	00003f37 	.word	0x00003f37
    3784:	00003aed 	.word	0x00003aed
    3788:	00003f37 	.word	0x00003f37
    378c:	00003f37 	.word	0x00003f37
    3790:	00003f37 	.word	0x00003f37
    3794:	00003f37 	.word	0x00003f37
    3798:	00003f37 	.word	0x00003f37
    379c:	00003f37 	.word	0x00003f37
    37a0:	00003f37 	.word	0x00003f37
    37a4:	00003b81 	.word	0x00003b81
    37a8:	00003f37 	.word	0x00003f37
    37ac:	00003f37 	.word	0x00003f37
    37b0:	00003f37 	.word	0x00003f37
    37b4:	00003f37 	.word	0x00003f37
    37b8:	00003f37 	.word	0x00003f37
    37bc:	00003f37 	.word	0x00003f37
    37c0:	00003f37 	.word	0x00003f37
    37c4:	00003abd 	.word	0x00003abd
    37c8:	00003f37 	.word	0x00003f37
    37cc:	00003f37 	.word	0x00003f37
    37d0:	00003f37 	.word	0x00003f37
    37d4:	00003f37 	.word	0x00003f37
    37d8:	00003f37 	.word	0x00003f37
    37dc:	00003f37 	.word	0x00003f37
    37e0:	00003f37 	.word	0x00003f37
    37e4:	00003ba5 	.word	0x00003ba5
    37e8:	00003f37 	.word	0x00003f37
    37ec:	00003f37 	.word	0x00003f37
    37f0:	00003f37 	.word	0x00003f37
    37f4:	00003f37 	.word	0x00003f37
    37f8:	00003f37 	.word	0x00003f37
    37fc:	00003f37 	.word	0x00003f37
    3800:	00003f37 	.word	0x00003f37
    3804:	00003bf5 	.word	0x00003bf5
    3808:	00003f37 	.word	0x00003f37
    380c:	00003f37 	.word	0x00003f37
    3810:	00003f37 	.word	0x00003f37
    3814:	00003f37 	.word	0x00003f37
    3818:	00003f37 	.word	0x00003f37
    381c:	00003f37 	.word	0x00003f37
    3820:	00003f37 	.word	0x00003f37
    3824:	00003c19 	.word	0x00003c19
    3828:	00003f37 	.word	0x00003f37
    382c:	00003f37 	.word	0x00003f37
    3830:	00003f37 	.word	0x00003f37
    3834:	00003f37 	.word	0x00003f37
    3838:	00003f37 	.word	0x00003f37
    383c:	00003f37 	.word	0x00003f37
    3840:	00003f37 	.word	0x00003f37
    3844:	00003c53 	.word	0x00003c53
    3848:	00003f37 	.word	0x00003f37
    384c:	00003f37 	.word	0x00003f37
    3850:	00003f37 	.word	0x00003f37
    3854:	00003f37 	.word	0x00003f37
    3858:	00003f37 	.word	0x00003f37
    385c:	00003f37 	.word	0x00003f37
    3860:	00003f37 	.word	0x00003f37
    3864:	00003cf5 	.word	0x00003cf5
    3868:	00003f37 	.word	0x00003f37
    386c:	00003f37 	.word	0x00003f37
    3870:	00003f37 	.word	0x00003f37
    3874:	00003f37 	.word	0x00003f37
    3878:	00003f37 	.word	0x00003f37
    387c:	00003f37 	.word	0x00003f37
    3880:	00003f37 	.word	0x00003f37
    3884:	00003ceb 	.word	0x00003ceb
    3888:	00003f37 	.word	0x00003f37
    388c:	00003f37 	.word	0x00003f37
    3890:	00003f37 	.word	0x00003f37
    3894:	00003f37 	.word	0x00003f37
    3898:	00003f37 	.word	0x00003f37
    389c:	00003f37 	.word	0x00003f37
    38a0:	00003f37 	.word	0x00003f37
    38a4:	00003cf5 	.word	0x00003cf5
    38a8:	00003f37 	.word	0x00003f37
    38ac:	00003f37 	.word	0x00003f37
    38b0:	00003f37 	.word	0x00003f37
    38b4:	00003f37 	.word	0x00003f37
    38b8:	00003f37 	.word	0x00003f37
    38bc:	00003f37 	.word	0x00003f37
    38c0:	00003f37 	.word	0x00003f37
    38c4:	00003ceb 	.word	0x00003ceb
    38c8:	00003f37 	.word	0x00003f37
    38cc:	00003f37 	.word	0x00003f37
    38d0:	00003f37 	.word	0x00003f37
    38d4:	00003f37 	.word	0x00003f37
    38d8:	00003f37 	.word	0x00003f37
    38dc:	00003f37 	.word	0x00003f37
    38e0:	00003f37 	.word	0x00003f37
    38e4:	00003d37 	.word	0x00003d37
    38e8:	00003f37 	.word	0x00003f37
    38ec:	00003f37 	.word	0x00003f37
    38f0:	00003f37 	.word	0x00003f37
    38f4:	00003f37 	.word	0x00003f37
    38f8:	00003f37 	.word	0x00003f37
    38fc:	00003f37 	.word	0x00003f37
    3900:	00003f37 	.word	0x00003f37
    3904:	00003cb7 	.word	0x00003cb7
    3908:	00003f37 	.word	0x00003f37
    390c:	00003f37 	.word	0x00003f37
    3910:	00003f37 	.word	0x00003f37
    3914:	00003f37 	.word	0x00003f37
    3918:	00003f37 	.word	0x00003f37
    391c:	00003f37 	.word	0x00003f37
    3920:	00003f37 	.word	0x00003f37
    3924:	00003d37 	.word	0x00003d37
    3928:	00003f37 	.word	0x00003f37
    392c:	00003f37 	.word	0x00003f37
    3930:	00003f37 	.word	0x00003f37
    3934:	00003f37 	.word	0x00003f37
    3938:	00003f37 	.word	0x00003f37
    393c:	00003f37 	.word	0x00003f37
    3940:	00003f37 	.word	0x00003f37
    3944:	00003cb7 	.word	0x00003cb7
    3948:	00003f37 	.word	0x00003f37
    394c:	00003f37 	.word	0x00003f37
    3950:	00003f37 	.word	0x00003f37
    3954:	00003f37 	.word	0x00003f37
    3958:	00003f37 	.word	0x00003f37
    395c:	00003f37 	.word	0x00003f37
    3960:	00003f37 	.word	0x00003f37
    3964:	00003d93 	.word	0x00003d93
    3968:	00003f37 	.word	0x00003f37
    396c:	00003f37 	.word	0x00003f37
    3970:	00003f37 	.word	0x00003f37
    3974:	00003f37 	.word	0x00003f37
    3978:	00003f37 	.word	0x00003f37
    397c:	00003f37 	.word	0x00003f37
    3980:	00003f37 	.word	0x00003f37
    3984:	00003e6b 	.word	0x00003e6b
    3988:	00003f37 	.word	0x00003f37
    398c:	00003f37 	.word	0x00003f37
    3990:	00003f37 	.word	0x00003f37
    3994:	00003f37 	.word	0x00003f37
    3998:	00003f37 	.word	0x00003f37
    399c:	00003f37 	.word	0x00003f37
    39a0:	00003f37 	.word	0x00003f37
    39a4:	00003e6b 	.word	0x00003e6b
    39a8:	00003f37 	.word	0x00003f37
    39ac:	00003f37 	.word	0x00003f37
    39b0:	00003f37 	.word	0x00003f37
    39b4:	00003f37 	.word	0x00003f37
    39b8:	00003f37 	.word	0x00003f37
    39bc:	00003f37 	.word	0x00003f37
    39c0:	00003f37 	.word	0x00003f37
    39c4:	00003e6b 	.word	0x00003e6b
    39c8:	00003f37 	.word	0x00003f37
    39cc:	00003f37 	.word	0x00003f37
    39d0:	00003f37 	.word	0x00003f37
    39d4:	00003f37 	.word	0x00003f37
    39d8:	00003f37 	.word	0x00003f37
    39dc:	00003f37 	.word	0x00003f37
    39e0:	00003f37 	.word	0x00003f37
    39e4:	00003efd 	.word	0x00003efd
    39e8:	00003f37 	.word	0x00003f37
    39ec:	00003f37 	.word	0x00003f37
    39f0:	00003f37 	.word	0x00003f37
    39f4:	00003f37 	.word	0x00003f37
    39f8:	00003f37 	.word	0x00003f37
    39fc:	00003f37 	.word	0x00003f37
    3a00:	00003f37 	.word	0x00003f37
    3a04:	00003efd 	.word	0x00003efd
    3a08:	00003f37 	.word	0x00003f37
    3a0c:	00003f37 	.word	0x00003f37
    3a10:	00003f37 	.word	0x00003f37
    3a14:	00003f37 	.word	0x00003f37
    3a18:	00003f37 	.word	0x00003f37
    3a1c:	00003f37 	.word	0x00003f37
    3a20:	00003f37 	.word	0x00003f37
    3a24:	00003f37 	.word	0x00003f37
    3a28:	00003f37 	.word	0x00003f37
    3a2c:	00003f37 	.word	0x00003f37
    3a30:	00003f37 	.word	0x00003f37
    3a34:	00003f37 	.word	0x00003f37
    3a38:	00003f37 	.word	0x00003f37
    3a3c:	00003f37 	.word	0x00003f37
    3a40:	00003f37 	.word	0x00003f37
    3a44:	00003e3d 	.word	0x00003e3d
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    3a48:	687b      	ldr	r3, [r7, #4]
    3a4a:	699b      	ldr	r3, [r3, #24]
    3a4c:	f04f 0200 	mov.w	r2, #0
    3a50:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    3a52:	687b      	ldr	r3, [r7, #4]
    3a54:	695b      	ldr	r3, [r3, #20]
    3a56:	687a      	ldr	r2, [r7, #4]
    3a58:	6852      	ldr	r2, [r2, #4]
    3a5a:	b2d2      	uxtb	r2, r2
    3a5c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    3a5e:	687b      	ldr	r3, [r7, #4]
    3a60:	699b      	ldr	r3, [r3, #24]
    3a62:	687a      	ldr	r2, [r7, #4]
    3a64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3a66:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    3a6a:	687b      	ldr	r3, [r7, #4]
    3a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3a6e:	2b00      	cmp	r3, #0
    3a70:	d104      	bne.n	3a7c <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    3a72:	687b      	ldr	r3, [r7, #4]
    3a74:	f04f 0200 	mov.w	r2, #0
    3a78:	629a      	str	r2, [r3, #40]	; 0x28
    3a7a:	e007      	b.n	3a8c <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    3a7c:	687b      	ldr	r3, [r7, #4]
    3a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3a80:	2b01      	cmp	r3, #1
    3a82:	d103      	bne.n	3a8c <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    3a84:	687b      	ldr	r3, [r7, #4]
    3a86:	f04f 0200 	mov.w	r2, #0
    3a8a:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    3a8c:	687b      	ldr	r3, [r7, #4]
    3a8e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3a92:	2b00      	cmp	r3, #0
    3a94:	d004      	beq.n	3aa0 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    3a96:	687b      	ldr	r3, [r7, #4]
    3a98:	f04f 0200 	mov.w	r2, #0
    3a9c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    3aa0:	687b      	ldr	r3, [r7, #4]
    3aa2:	7a1a      	ldrb	r2, [r3, #8]
    3aa4:	687b      	ldr	r3, [r7, #4]
    3aa6:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    3aaa:	429a      	cmp	r2, r3
    3aac:	f000 8267 	beq.w	3f7e <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    3ab0:	687b      	ldr	r3, [r7, #4]
    3ab2:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    3ab6:	687b      	ldr	r3, [r7, #4]
    3ab8:	721a      	strb	r2, [r3, #8]
            }
            break;
    3aba:	e269      	b.n	3f90 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3abc:	687b      	ldr	r3, [r7, #4]
    3abe:	699b      	ldr	r3, [r3, #24]
    3ac0:	f04f 0201 	mov.w	r2, #1
    3ac4:	615a      	str	r2, [r3, #20]
            break;
    3ac6:	e263      	b.n	3f90 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3ac8:	687b      	ldr	r3, [r7, #4]
    3aca:	699b      	ldr	r3, [r3, #24]
    3acc:	f04f 0201 	mov.w	r2, #1
    3ad0:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3ad2:	687b      	ldr	r3, [r7, #4]
    3ad4:	f04f 0202 	mov.w	r2, #2
    3ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3adc:	687b      	ldr	r3, [r7, #4]
    3ade:	f04f 0200 	mov.w	r2, #0
    3ae2:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3ae4:	6878      	ldr	r0, [r7, #4]
    3ae6:	f7ff fdd5 	bl	3694 <enable_slave_if_required>
            break;
    3aea:	e251      	b.n	3f90 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    3aec:	687b      	ldr	r3, [r7, #4]
    3aee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3af0:	687b      	ldr	r3, [r7, #4]
    3af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3af4:	429a      	cmp	r2, r3
    3af6:	d20d      	bcs.n	3b14 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    3af8:	687b      	ldr	r3, [r7, #4]
    3afa:	695a      	ldr	r2, [r3, #20]
    3afc:	687b      	ldr	r3, [r7, #4]
    3afe:	6a19      	ldr	r1, [r3, #32]
    3b00:	687b      	ldr	r3, [r7, #4]
    3b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3b04:	4419      	add	r1, r3
    3b06:	7809      	ldrb	r1, [r1, #0]
    3b08:	7211      	strb	r1, [r2, #8]
    3b0a:	f103 0201 	add.w	r2, r3, #1
    3b0e:	687b      	ldr	r3, [r7, #4]
    3b10:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3b12:	e23d      	b.n	3f90 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    3b14:	687b      	ldr	r3, [r7, #4]
    3b16:	7a1b      	ldrb	r3, [r3, #8]
    3b18:	2b03      	cmp	r3, #3
    3b1a:	d109      	bne.n	3b30 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    3b1c:	687b      	ldr	r3, [r7, #4]
    3b1e:	f04f 0201 	mov.w	r2, #1
    3b22:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3b24:	687b      	ldr	r3, [r7, #4]
    3b26:	699b      	ldr	r3, [r3, #24]
    3b28:	f04f 0201 	mov.w	r2, #1
    3b2c:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3b2e:	e22f      	b.n	3f90 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    3b30:	687b      	ldr	r3, [r7, #4]
    3b32:	f04f 0200 	mov.w	r2, #0
    3b36:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    3b38:	687b      	ldr	r3, [r7, #4]
    3b3a:	7c1b      	ldrb	r3, [r3, #16]
    3b3c:	f003 0301 	and.w	r3, r3, #1
    3b40:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    3b42:	687b      	ldr	r3, [r7, #4]
    3b44:	7b7a      	ldrb	r2, [r7, #13]
    3b46:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    3b4a:	7b7b      	ldrb	r3, [r7, #13]
    3b4c:	2b00      	cmp	r3, #0
    3b4e:	d108      	bne.n	3b62 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    3b50:	687b      	ldr	r3, [r7, #4]
    3b52:	699b      	ldr	r3, [r3, #24]
    3b54:	f04f 0201 	mov.w	r2, #1
    3b58:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    3b5a:	6878      	ldr	r0, [r7, #4]
    3b5c:	f7ff fd9a 	bl	3694 <enable_slave_if_required>
    3b60:	e008      	b.n	3b74 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    3b62:	687b      	ldr	r3, [r7, #4]
    3b64:	8a5b      	ldrh	r3, [r3, #18]
    3b66:	b21b      	sxth	r3, r3
    3b68:	4618      	mov	r0, r3
    3b6a:	f7ff f9ad 	bl	2ec8 <NVIC_DisableIRQ>
                    clear_irq = 0u;
    3b6e:	f04f 0300 	mov.w	r3, #0
    3b72:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3b74:	687b      	ldr	r3, [r7, #4]
    3b76:	f04f 0200 	mov.w	r2, #0
    3b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    3b7e:	e207      	b.n	3f90 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3b80:	687b      	ldr	r3, [r7, #4]
    3b82:	699b      	ldr	r3, [r3, #24]
    3b84:	f04f 0201 	mov.w	r2, #1
    3b88:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3b8a:	687b      	ldr	r3, [r7, #4]
    3b8c:	f04f 0202 	mov.w	r2, #2
    3b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3b94:	687b      	ldr	r3, [r7, #4]
    3b96:	f04f 0200 	mov.w	r2, #0
    3b9a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3b9c:	6878      	ldr	r0, [r7, #4]
    3b9e:	f7ff fd79 	bl	3694 <enable_slave_if_required>

            break;
    3ba2:	e1f5      	b.n	3f90 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    3ba4:	687b      	ldr	r3, [r7, #4]
    3ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3ba8:	2b01      	cmp	r3, #1
    3baa:	d905      	bls.n	3bb8 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3bac:	687b      	ldr	r3, [r7, #4]
    3bae:	699b      	ldr	r3, [r3, #24]
    3bb0:	f04f 0201 	mov.w	r2, #1
    3bb4:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    3bb6:	e1eb      	b.n	3f90 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    3bb8:	687b      	ldr	r3, [r7, #4]
    3bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3bbc:	2b01      	cmp	r3, #1
    3bbe:	d105      	bne.n	3bcc <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3bc0:	687b      	ldr	r3, [r7, #4]
    3bc2:	699b      	ldr	r3, [r3, #24]
    3bc4:	f04f 0200 	mov.w	r2, #0
    3bc8:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    3bca:	e1e1      	b.n	3f90 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3bcc:	687b      	ldr	r3, [r7, #4]
    3bce:	699b      	ldr	r3, [r3, #24]
    3bd0:	f04f 0201 	mov.w	r2, #1
    3bd4:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3bd6:	687b      	ldr	r3, [r7, #4]
    3bd8:	699b      	ldr	r3, [r3, #24]
    3bda:	f04f 0201 	mov.w	r2, #1
    3bde:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3be0:	687b      	ldr	r3, [r7, #4]
    3be2:	f04f 0200 	mov.w	r2, #0
    3be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    3bea:	687b      	ldr	r3, [r7, #4]
    3bec:	f04f 0200 	mov.w	r2, #0
    3bf0:	721a      	strb	r2, [r3, #8]
            }
            break;
    3bf2:	e1cd      	b.n	3f90 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3bf4:	687b      	ldr	r3, [r7, #4]
    3bf6:	699b      	ldr	r3, [r3, #24]
    3bf8:	f04f 0201 	mov.w	r2, #1
    3bfc:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3bfe:	687b      	ldr	r3, [r7, #4]
    3c00:	f04f 0202 	mov.w	r2, #2
    3c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3c08:	687b      	ldr	r3, [r7, #4]
    3c0a:	f04f 0200 	mov.w	r2, #0
    3c0e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3c10:	6878      	ldr	r0, [r7, #4]
    3c12:	f7ff fd3f 	bl	3694 <enable_slave_if_required>
            break;
    3c16:	e1bb      	b.n	3f90 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    3c18:	687b      	ldr	r3, [r7, #4]
    3c1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3c1c:	687b      	ldr	r3, [r7, #4]
    3c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3c20:	441a      	add	r2, r3
    3c22:	6879      	ldr	r1, [r7, #4]
    3c24:	6949      	ldr	r1, [r1, #20]
    3c26:	7a09      	ldrb	r1, [r1, #8]
    3c28:	b2c9      	uxtb	r1, r1
    3c2a:	7011      	strb	r1, [r2, #0]
    3c2c:	f103 0201 	add.w	r2, r3, #1
    3c30:	687b      	ldr	r3, [r7, #4]
    3c32:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    3c34:	687b      	ldr	r3, [r7, #4]
    3c36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    3c38:	687b      	ldr	r3, [r7, #4]
    3c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3c3c:	f103 33ff 	add.w	r3, r3, #4294967295
    3c40:	429a      	cmp	r2, r3
    3c42:	f0c0 819e 	bcc.w	3f82 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3c46:	687b      	ldr	r3, [r7, #4]
    3c48:	699b      	ldr	r3, [r3, #24]
    3c4a:	f04f 0200 	mov.w	r2, #0
    3c4e:	609a      	str	r2, [r3, #8]
            }
            break;
    3c50:	e19e      	b.n	3f90 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    3c52:	687b      	ldr	r3, [r7, #4]
    3c54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3c56:	687b      	ldr	r3, [r7, #4]
    3c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3c5a:	4413      	add	r3, r2
    3c5c:	687a      	ldr	r2, [r7, #4]
    3c5e:	6952      	ldr	r2, [r2, #20]
    3c60:	7a12      	ldrb	r2, [r2, #8]
    3c62:	b2d2      	uxtb	r2, r2
    3c64:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    3c66:	687b      	ldr	r3, [r7, #4]
    3c68:	7c1b      	ldrb	r3, [r3, #16]
    3c6a:	f003 0301 	and.w	r3, r3, #1
    3c6e:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3c70:	687b      	ldr	r3, [r7, #4]
    3c72:	7b7a      	ldrb	r2, [r7, #13]
    3c74:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    3c78:	7b7b      	ldrb	r3, [r7, #13]
    3c7a:	2b00      	cmp	r3, #0
    3c7c:	d108      	bne.n	3c90 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3c7e:	687b      	ldr	r3, [r7, #4]
    3c80:	699b      	ldr	r3, [r3, #24]
    3c82:	f04f 0201 	mov.w	r2, #1
    3c86:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    3c88:	6878      	ldr	r0, [r7, #4]
    3c8a:	f7ff fd03 	bl	3694 <enable_slave_if_required>
    3c8e:	e008      	b.n	3ca2 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3c90:	687b      	ldr	r3, [r7, #4]
    3c92:	8a5b      	ldrh	r3, [r3, #18]
    3c94:	b21b      	sxth	r3, r3
    3c96:	4618      	mov	r0, r3
    3c98:	f7ff f916 	bl	2ec8 <NVIC_DisableIRQ>
                clear_irq = 0u;
    3c9c:	f04f 0300 	mov.w	r3, #0
    3ca0:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3ca2:	687b      	ldr	r3, [r7, #4]
    3ca4:	f04f 0200 	mov.w	r2, #0
    3ca8:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    3caa:	687b      	ldr	r3, [r7, #4]
    3cac:	f04f 0200 	mov.w	r2, #0
    3cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    3cb4:	e16c      	b.n	3f90 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3cb6:	687b      	ldr	r3, [r7, #4]
    3cb8:	699b      	ldr	r3, [r3, #24]
    3cba:	f04f 0201 	mov.w	r2, #1
    3cbe:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    3cc0:	687b      	ldr	r3, [r7, #4]
    3cc2:	f04f 0200 	mov.w	r2, #0
    3cc6:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3cc8:	687b      	ldr	r3, [r7, #4]
    3cca:	f04f 0200 	mov.w	r2, #0
    3cce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3cd2:	687b      	ldr	r3, [r7, #4]
    3cd4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3cd8:	2b00      	cmp	r3, #0
    3cda:	f000 8154 	beq.w	3f86 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3cde:	687b      	ldr	r3, [r7, #4]
    3ce0:	699b      	ldr	r3, [r3, #24]
    3ce2:	f04f 0201 	mov.w	r2, #1
    3ce6:	615a      	str	r2, [r3, #20]
            }
            break;
    3ce8:	e152      	b.n	3f90 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    3cea:	687b      	ldr	r3, [r7, #4]
    3cec:	f04f 0201 	mov.w	r2, #1
    3cf0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    3cf4:	687b      	ldr	r3, [r7, #4]
    3cf6:	f04f 0204 	mov.w	r2, #4
    3cfa:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    3cfc:	687b      	ldr	r3, [r7, #4]
    3cfe:	f04f 0200 	mov.w	r2, #0
    3d02:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    3d04:	687b      	ldr	r3, [r7, #4]
    3d06:	f04f 0200 	mov.w	r2, #0
    3d0a:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3d0c:	687b      	ldr	r3, [r7, #4]
    3d0e:	699b      	ldr	r3, [r3, #24]
    3d10:	695b      	ldr	r3, [r3, #20]
    3d12:	2b00      	cmp	r3, #0
    3d14:	d009      	beq.n	3d2a <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3d16:	687b      	ldr	r3, [r7, #4]
    3d18:	699b      	ldr	r3, [r3, #24]
    3d1a:	f04f 0200 	mov.w	r2, #0
    3d1e:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    3d20:	687b      	ldr	r3, [r7, #4]
    3d22:	f04f 0201 	mov.w	r2, #1
    3d26:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3d2a:	687b      	ldr	r3, [r7, #4]
    3d2c:	f04f 0201 	mov.w	r2, #1
    3d30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    3d34:	e12c      	b.n	3f90 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3d36:	687b      	ldr	r3, [r7, #4]
    3d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    3d3a:	2b00      	cmp	r3, #0
    3d3c:	d01c      	beq.n	3d78 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    3d3e:	687b      	ldr	r3, [r7, #4]
    3d40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3d42:	687b      	ldr	r3, [r7, #4]
    3d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3d46:	429a      	cmp	r2, r3
    3d48:	d216      	bcs.n	3d78 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    3d4a:	687b      	ldr	r3, [r7, #4]
    3d4c:	695b      	ldr	r3, [r3, #20]
    3d4e:	7a1b      	ldrb	r3, [r3, #8]
    3d50:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    3d52:	687b      	ldr	r3, [r7, #4]
    3d54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3d56:	687b      	ldr	r3, [r7, #4]
    3d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    3d5a:	441a      	add	r2, r3
    3d5c:	7b39      	ldrb	r1, [r7, #12]
    3d5e:	7011      	strb	r1, [r2, #0]
    3d60:	f103 0201 	add.w	r2, r3, #1
    3d64:	687b      	ldr	r3, [r7, #4]
    3d66:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    3d68:	687b      	ldr	r3, [r7, #4]
    3d6a:	68db      	ldr	r3, [r3, #12]
    3d6c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    3d70:	7b3b      	ldrb	r3, [r7, #12]
    3d72:	441a      	add	r2, r3
    3d74:	687b      	ldr	r3, [r7, #4]
    3d76:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    3d78:	687b      	ldr	r3, [r7, #4]
    3d7a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3d7c:	687b      	ldr	r3, [r7, #4]
    3d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3d80:	429a      	cmp	r2, r3
    3d82:	f0c0 8102 	bcc.w	3f8a <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    3d86:	687b      	ldr	r3, [r7, #4]
    3d88:	699b      	ldr	r3, [r3, #24]
    3d8a:	f04f 0200 	mov.w	r2, #0
    3d8e:	609a      	str	r2, [r3, #8]
            }
            break;
    3d90:	e0fe      	b.n	3f90 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3d92:	687b      	ldr	r3, [r7, #4]
    3d94:	7a1b      	ldrb	r3, [r3, #8]
    3d96:	2b04      	cmp	r3, #4
    3d98:	d135      	bne.n	3e06 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    3d9a:	687b      	ldr	r3, [r7, #4]
    3d9c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3d9e:	687b      	ldr	r3, [r7, #4]
    3da0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    3da2:	429a      	cmp	r2, r3
    3da4:	d103      	bne.n	3dae <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    3da6:	687b      	ldr	r3, [r7, #4]
    3da8:	68da      	ldr	r2, [r3, #12]
    3daa:	687b      	ldr	r3, [r7, #4]
    3dac:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    3dae:	687b      	ldr	r3, [r7, #4]
    3db0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3db2:	2b00      	cmp	r3, #0
    3db4:	d021      	beq.n	3dfa <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    3db6:	687b      	ldr	r3, [r7, #4]
    3db8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3dba:	687a      	ldr	r2, [r7, #4]
    3dbc:	6d11      	ldr	r1, [r2, #80]	; 0x50
    3dbe:	687a      	ldr	r2, [r7, #4]
    3dc0:	6d92      	ldr	r2, [r2, #88]	; 0x58
    3dc2:	b292      	uxth	r2, r2
    3dc4:	6878      	ldr	r0, [r7, #4]
    3dc6:	4798      	blx	r3
    3dc8:	4603      	mov	r3, r0
    3dca:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    3dcc:	7bfb      	ldrb	r3, [r7, #15]
    3dce:	2b00      	cmp	r3, #0
    3dd0:	d108      	bne.n	3de4 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    3dd2:	6878      	ldr	r0, [r7, #4]
    3dd4:	f7ff fc5e 	bl	3694 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3dd8:	687b      	ldr	r3, [r7, #4]
    3dda:	699b      	ldr	r3, [r3, #24]
    3ddc:	f04f 0201 	mov.w	r2, #1
    3de0:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3de2:	e017      	b.n	3e14 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3de4:	687b      	ldr	r3, [r7, #4]
    3de6:	699b      	ldr	r3, [r3, #24]
    3de8:	f04f 0200 	mov.w	r2, #0
    3dec:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    3dee:	687b      	ldr	r3, [r7, #4]
    3df0:	f04f 0200 	mov.w	r2, #0
    3df4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3df8:	e00c      	b.n	3e14 <mss_i2c_isr+0x758>
    3dfa:	687b      	ldr	r3, [r7, #4]
    3dfc:	699b      	ldr	r3, [r3, #24]
    3dfe:	f04f 0201 	mov.w	r2, #1
    3e02:	609a      	str	r2, [r3, #8]
    3e04:	e006      	b.n	3e14 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    3e06:	687b      	ldr	r3, [r7, #4]
    3e08:	f04f 0200 	mov.w	r2, #0
    3e0c:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3e0e:	6878      	ldr	r0, [r7, #4]
    3e10:	f7ff fc40 	bl	3694 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3e14:	687b      	ldr	r3, [r7, #4]
    3e16:	f04f 0200 	mov.w	r2, #0
    3e1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3e1e:	687b      	ldr	r3, [r7, #4]
    3e20:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3e24:	2b00      	cmp	r3, #0
    3e26:	d004      	beq.n	3e32 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3e28:	687b      	ldr	r3, [r7, #4]
    3e2a:	699b      	ldr	r3, [r3, #24]
    3e2c:	f04f 0201 	mov.w	r2, #1
    3e30:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3e32:	687b      	ldr	r3, [r7, #4]
    3e34:	f04f 0200 	mov.w	r2, #0
    3e38:	721a      	strb	r2, [r3, #8]
            break;
    3e3a:	e0a9      	b.n	3f90 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3e3c:	687b      	ldr	r3, [r7, #4]
    3e3e:	f04f 0200 	mov.w	r2, #0
    3e42:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3e44:	687b      	ldr	r3, [r7, #4]
    3e46:	f04f 0200 	mov.w	r2, #0
    3e4a:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3e4c:	687b      	ldr	r3, [r7, #4]
    3e4e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3e52:	b2db      	uxtb	r3, r3
    3e54:	2b01      	cmp	r3, #1
    3e56:	d104      	bne.n	3e62 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3e58:	687b      	ldr	r3, [r7, #4]
    3e5a:	f04f 0202 	mov.w	r2, #2
    3e5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3e62:	6878      	ldr	r0, [r7, #4]
    3e64:	f7ff fc16 	bl	3694 <enable_slave_if_required>

            break;
    3e68:	e092      	b.n	3f90 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    3e6a:	7afb      	ldrb	r3, [r7, #11]
    3e6c:	b2db      	uxtb	r3, r3
    3e6e:	2ba8      	cmp	r3, #168	; 0xa8
    3e70:	d11b      	bne.n	3eaa <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3e72:	687b      	ldr	r3, [r7, #4]
    3e74:	f04f 0205 	mov.w	r2, #5
    3e78:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    3e7a:	687b      	ldr	r3, [r7, #4]
    3e7c:	f04f 0200 	mov.w	r2, #0
    3e80:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3e82:	687b      	ldr	r3, [r7, #4]
    3e84:	f04f 0201 	mov.w	r2, #1
    3e88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3e8c:	687b      	ldr	r3, [r7, #4]
    3e8e:	699b      	ldr	r3, [r3, #24]
    3e90:	695b      	ldr	r3, [r3, #20]
    3e92:	2b00      	cmp	r3, #0
    3e94:	d009      	beq.n	3eaa <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3e96:	687b      	ldr	r3, [r7, #4]
    3e98:	699b      	ldr	r3, [r3, #24]
    3e9a:	f04f 0200 	mov.w	r2, #0
    3e9e:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3ea0:	687b      	ldr	r3, [r7, #4]
    3ea2:	f04f 0201 	mov.w	r2, #1
    3ea6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3eaa:	687b      	ldr	r3, [r7, #4]
    3eac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3eae:	687b      	ldr	r3, [r7, #4]
    3eb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3eb2:	429a      	cmp	r2, r3
    3eb4:	d305      	bcc.n	3ec2 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3eb6:	687b      	ldr	r3, [r7, #4]
    3eb8:	695b      	ldr	r3, [r3, #20]
    3eba:	f04f 32ff 	mov.w	r2, #4294967295
    3ebe:	721a      	strb	r2, [r3, #8]
    3ec0:	e00c      	b.n	3edc <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3ec2:	687b      	ldr	r3, [r7, #4]
    3ec4:	695a      	ldr	r2, [r3, #20]
    3ec6:	687b      	ldr	r3, [r7, #4]
    3ec8:	6c59      	ldr	r1, [r3, #68]	; 0x44
    3eca:	687b      	ldr	r3, [r7, #4]
    3ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3ece:	4419      	add	r1, r3
    3ed0:	7809      	ldrb	r1, [r1, #0]
    3ed2:	7211      	strb	r1, [r2, #8]
    3ed4:	f103 0201 	add.w	r2, r3, #1
    3ed8:	687b      	ldr	r3, [r7, #4]
    3eda:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3edc:	687b      	ldr	r3, [r7, #4]
    3ede:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3ee0:	687b      	ldr	r3, [r7, #4]
    3ee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3ee4:	429a      	cmp	r2, r3
    3ee6:	d352      	bcc.n	3f8e <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3ee8:	687b      	ldr	r3, [r7, #4]
    3eea:	699b      	ldr	r3, [r3, #24]
    3eec:	f04f 0200 	mov.w	r2, #0
    3ef0:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3ef2:	687b      	ldr	r3, [r7, #4]
    3ef4:	f04f 0200 	mov.w	r2, #0
    3ef8:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    3efa:	e049      	b.n	3f90 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3efc:	687b      	ldr	r3, [r7, #4]
    3efe:	f04f 0200 	mov.w	r2, #0
    3f02:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3f04:	687b      	ldr	r3, [r7, #4]
    3f06:	699b      	ldr	r3, [r3, #24]
    3f08:	f04f 0201 	mov.w	r2, #1
    3f0c:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3f0e:	687b      	ldr	r3, [r7, #4]
    3f10:	f04f 0200 	mov.w	r2, #0
    3f14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3f18:	687b      	ldr	r3, [r7, #4]
    3f1a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3f1e:	2b00      	cmp	r3, #0
    3f20:	d004      	beq.n	3f2c <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3f22:	687b      	ldr	r3, [r7, #4]
    3f24:	699b      	ldr	r3, [r3, #24]
    3f26:	f04f 0201 	mov.w	r2, #1
    3f2a:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	f04f 0200 	mov.w	r2, #0
    3f32:	721a      	strb	r2, [r3, #8]
            break;
    3f34:	e02c      	b.n	3f90 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3f36:	687b      	ldr	r3, [r7, #4]
    3f38:	699b      	ldr	r3, [r3, #24]
    3f3a:	f04f 0200 	mov.w	r2, #0
    3f3e:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3f40:	687b      	ldr	r3, [r7, #4]
    3f42:	f04f 0200 	mov.w	r2, #0
    3f46:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3f48:	687b      	ldr	r3, [r7, #4]
    3f4a:	f04f 0200 	mov.w	r2, #0
    3f4e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3f50:	687b      	ldr	r3, [r7, #4]
    3f52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3f56:	b2db      	uxtb	r3, r3
    3f58:	2b01      	cmp	r3, #1
    3f5a:	d104      	bne.n	3f66 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3f5c:	687b      	ldr	r3, [r7, #4]
    3f5e:	f04f 0202 	mov.w	r2, #2
    3f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3f66:	687b      	ldr	r3, [r7, #4]
    3f68:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3f6c:	b2db      	uxtb	r3, r3
    3f6e:	2b01      	cmp	r3, #1
    3f70:	d10e      	bne.n	3f90 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3f72:	687b      	ldr	r3, [r7, #4]
    3f74:	f04f 0202 	mov.w	r2, #2
    3f78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3f7c:	e008      	b.n	3f90 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3f7e:	bf00      	nop
    3f80:	e006      	b.n	3f90 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3f82:	bf00      	nop
    3f84:	e004      	b.n	3f90 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3f86:	bf00      	nop
    3f88:	e002      	b.n	3f90 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3f8a:	bf00      	nop
    3f8c:	e000      	b.n	3f90 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3f8e:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3f90:	7bbb      	ldrb	r3, [r7, #14]
    3f92:	2b00      	cmp	r3, #0
    3f94:	d004      	beq.n	3fa0 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3f96:	687b      	ldr	r3, [r7, #4]
    3f98:	699b      	ldr	r3, [r3, #24]
    3f9a:	f04f 0200 	mov.w	r2, #0
    3f9e:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3fa0:	687b      	ldr	r3, [r7, #4]
    3fa2:	695b      	ldr	r3, [r3, #20]
    3fa4:	791b      	ldrb	r3, [r3, #4]
    3fa6:	72fb      	strb	r3, [r7, #11]
}
    3fa8:	f107 0710 	add.w	r7, r7, #16
    3fac:	46bd      	mov	sp, r7
    3fae:	bd80      	pop	{r7, pc}

00003fb0 <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    3fb0:	b480      	push	{r7}
    3fb2:	b083      	sub	sp, #12
    3fb4:	af00      	add	r7, sp, #0
    3fb6:	6078      	str	r0, [r7, #4]
    3fb8:	460b      	mov	r3, r1
    3fba:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3fbc:	687b      	ldr	r3, [r7, #4]
    3fbe:	695b      	ldr	r3, [r3, #20]
    3fc0:	78fa      	ldrb	r2, [r7, #3]
    3fc2:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3fc4:	687b      	ldr	r3, [r7, #4]
    3fc6:	695b      	ldr	r3, [r3, #20]
    3fc8:	f04f 0254 	mov.w	r2, #84	; 0x54
    3fcc:	741a      	strb	r2, [r3, #16]
}
    3fce:	f107 070c 	add.w	r7, r7, #12
    3fd2:	46bd      	mov	sp, r7
    3fd4:	bc80      	pop	{r7}
    3fd6:	4770      	bx	lr

00003fd8 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3fd8:	b580      	push	{r7, lr}
    3fda:	b082      	sub	sp, #8
    3fdc:	af00      	add	r7, sp, #0
    3fde:	6078      	str	r0, [r7, #4]
    3fe0:	460b      	mov	r3, r1
    3fe2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3fe4:	687a      	ldr	r2, [r7, #4]
    3fe6:	f24a 5390 	movw	r3, #42384	; 0xa590
    3fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fee:	429a      	cmp	r2, r3
    3ff0:	d007      	beq.n	4002 <MSS_I2C_enable_smbus_irq+0x2a>
    3ff2:	687a      	ldr	r2, [r7, #4]
    3ff4:	f24a 6304 	movw	r3, #42500	; 0xa604
    3ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ffc:	429a      	cmp	r2, r3
    3ffe:	d000      	beq.n	4002 <MSS_I2C_enable_smbus_irq+0x2a>
    4000:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    4002:	687a      	ldr	r2, [r7, #4]
    4004:	f24a 5390 	movw	r3, #42384	; 0xa590
    4008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    400c:	429a      	cmp	r2, r3
    400e:	d127      	bne.n	4060 <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    4010:	78fb      	ldrb	r3, [r7, #3]
    4012:	f003 0301 	and.w	r3, r3, #1
    4016:	b2db      	uxtb	r3, r3
    4018:	2b00      	cmp	r3, #0
    401a:	d00d      	beq.n	4038 <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    401c:	f04f 000f 	mov.w	r0, #15
    4020:	f7fe ff70 	bl	2f04 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    4024:	687b      	ldr	r3, [r7, #4]
    4026:	69db      	ldr	r3, [r3, #28]
    4028:	f04f 0201 	mov.w	r2, #1
    402c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    4030:	f04f 000f 	mov.w	r0, #15
    4034:	f7fe ff2c 	bl	2e90 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    4038:	78fb      	ldrb	r3, [r7, #3]
    403a:	f003 0302 	and.w	r3, r3, #2
    403e:	2b00      	cmp	r3, #0
    4040:	d036      	beq.n	40b0 <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    4042:	f04f 0010 	mov.w	r0, #16
    4046:	f7fe ff5d 	bl	2f04 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    404a:	687b      	ldr	r3, [r7, #4]
    404c:	69db      	ldr	r3, [r3, #28]
    404e:	f04f 0201 	mov.w	r2, #1
    4052:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    4056:	f04f 0010 	mov.w	r0, #16
    405a:	f7fe ff19 	bl	2e90 <NVIC_EnableIRQ>
    405e:	e028      	b.n	40b2 <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    4060:	78fb      	ldrb	r3, [r7, #3]
    4062:	f003 0301 	and.w	r3, r3, #1
    4066:	b2db      	uxtb	r3, r3
    4068:	2b00      	cmp	r3, #0
    406a:	d00d      	beq.n	4088 <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    406c:	f04f 0012 	mov.w	r0, #18
    4070:	f7fe ff48 	bl	2f04 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    4074:	687b      	ldr	r3, [r7, #4]
    4076:	69db      	ldr	r3, [r3, #28]
    4078:	f04f 0201 	mov.w	r2, #1
    407c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    4080:	f04f 0012 	mov.w	r0, #18
    4084:	f7fe ff04 	bl	2e90 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    4088:	78fb      	ldrb	r3, [r7, #3]
    408a:	f003 0302 	and.w	r3, r3, #2
    408e:	2b00      	cmp	r3, #0
    4090:	d00f      	beq.n	40b2 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    4092:	f04f 0013 	mov.w	r0, #19
    4096:	f7fe ff35 	bl	2f04 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    409a:	687b      	ldr	r3, [r7, #4]
    409c:	69db      	ldr	r3, [r3, #28]
    409e:	f04f 0201 	mov.w	r2, #1
    40a2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    40a6:	f04f 0013 	mov.w	r0, #19
    40aa:	f7fe fef1 	bl	2e90 <NVIC_EnableIRQ>
    40ae:	e000      	b.n	40b2 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    40b0:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    40b2:	f107 0708 	add.w	r7, r7, #8
    40b6:	46bd      	mov	sp, r7
    40b8:	bd80      	pop	{r7, pc}
    40ba:	bf00      	nop

000040bc <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    40bc:	b580      	push	{r7, lr}
    40be:	b082      	sub	sp, #8
    40c0:	af00      	add	r7, sp, #0
    40c2:	6078      	str	r0, [r7, #4]
    40c4:	460b      	mov	r3, r1
    40c6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    40c8:	687a      	ldr	r2, [r7, #4]
    40ca:	f24a 5390 	movw	r3, #42384	; 0xa590
    40ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40d2:	429a      	cmp	r2, r3
    40d4:	d007      	beq.n	40e6 <MSS_I2C_disable_smbus_irq+0x2a>
    40d6:	687a      	ldr	r2, [r7, #4]
    40d8:	f24a 6304 	movw	r3, #42500	; 0xa604
    40dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40e0:	429a      	cmp	r2, r3
    40e2:	d000      	beq.n	40e6 <MSS_I2C_disable_smbus_irq+0x2a>
    40e4:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    40e6:	687a      	ldr	r2, [r7, #4]
    40e8:	f24a 5390 	movw	r3, #42384	; 0xa590
    40ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40f0:	429a      	cmp	r2, r3
    40f2:	d11f      	bne.n	4134 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    40f4:	78fb      	ldrb	r3, [r7, #3]
    40f6:	f003 0301 	and.w	r3, r3, #1
    40fa:	b2db      	uxtb	r3, r3
    40fc:	2b00      	cmp	r3, #0
    40fe:	d009      	beq.n	4114 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    4100:	687b      	ldr	r3, [r7, #4]
    4102:	69db      	ldr	r3, [r3, #28]
    4104:	f04f 0200 	mov.w	r2, #0
    4108:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    410c:	f04f 000f 	mov.w	r0, #15
    4110:	f7fe feda 	bl	2ec8 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    4114:	78fb      	ldrb	r3, [r7, #3]
    4116:	f003 0302 	and.w	r3, r3, #2
    411a:	2b00      	cmp	r3, #0
    411c:	d02a      	beq.n	4174 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    411e:	687b      	ldr	r3, [r7, #4]
    4120:	69db      	ldr	r3, [r3, #28]
    4122:	f04f 0200 	mov.w	r2, #0
    4126:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    412a:	f04f 0010 	mov.w	r0, #16
    412e:	f7fe fecb 	bl	2ec8 <NVIC_DisableIRQ>
    4132:	e020      	b.n	4176 <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    4134:	78fb      	ldrb	r3, [r7, #3]
    4136:	f003 0301 	and.w	r3, r3, #1
    413a:	b2db      	uxtb	r3, r3
    413c:	2b00      	cmp	r3, #0
    413e:	d009      	beq.n	4154 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    4140:	687b      	ldr	r3, [r7, #4]
    4142:	69db      	ldr	r3, [r3, #28]
    4144:	f04f 0200 	mov.w	r2, #0
    4148:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    414c:	f04f 0012 	mov.w	r0, #18
    4150:	f7fe feba 	bl	2ec8 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    4154:	78fb      	ldrb	r3, [r7, #3]
    4156:	f003 0302 	and.w	r3, r3, #2
    415a:	2b00      	cmp	r3, #0
    415c:	d00b      	beq.n	4176 <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    415e:	687b      	ldr	r3, [r7, #4]
    4160:	69db      	ldr	r3, [r3, #28]
    4162:	f04f 0200 	mov.w	r2, #0
    4166:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    416a:	f04f 0013 	mov.w	r0, #19
    416e:	f7fe feab 	bl	2ec8 <NVIC_DisableIRQ>
    4172:	e000      	b.n	4176 <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    4174:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    4176:	f107 0708 	add.w	r7, r7, #8
    417a:	46bd      	mov	sp, r7
    417c:	bd80      	pop	{r7, pc}
    417e:	bf00      	nop

00004180 <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    4180:	b480      	push	{r7}
    4182:	b083      	sub	sp, #12
    4184:	af00      	add	r7, sp, #0
    4186:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    4188:	687b      	ldr	r3, [r7, #4]
    418a:	69db      	ldr	r3, [r3, #28]
    418c:	f04f 0200 	mov.w	r2, #0
    4190:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    4194:	f107 070c 	add.w	r7, r7, #12
    4198:	46bd      	mov	sp, r7
    419a:	bc80      	pop	{r7}
    419c:	4770      	bx	lr
    419e:	bf00      	nop

000041a0 <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    41a0:	b480      	push	{r7}
    41a2:	b083      	sub	sp, #12
    41a4:	af00      	add	r7, sp, #0
    41a6:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    41a8:	687b      	ldr	r3, [r7, #4]
    41aa:	69db      	ldr	r3, [r3, #28]
    41ac:	f04f 0201 	mov.w	r2, #1
    41b0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    41b4:	f107 070c 	add.w	r7, r7, #12
    41b8:	46bd      	mov	sp, r7
    41ba:	bc80      	pop	{r7}
    41bc:	4770      	bx	lr
    41be:	bf00      	nop

000041c0 <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    41c0:	b480      	push	{r7}
    41c2:	b083      	sub	sp, #12
    41c4:	af00      	add	r7, sp, #0
    41c6:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    41c8:	687b      	ldr	r3, [r7, #4]
    41ca:	69db      	ldr	r3, [r3, #28]
    41cc:	f04f 0201 	mov.w	r2, #1
    41d0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    41d4:	f107 070c 	add.w	r7, r7, #12
    41d8:	46bd      	mov	sp, r7
    41da:	bc80      	pop	{r7}
    41dc:	4770      	bx	lr
    41de:	bf00      	nop

000041e0 <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    41e0:	b480      	push	{r7}
    41e2:	b083      	sub	sp, #12
    41e4:	af00      	add	r7, sp, #0
    41e6:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    41e8:	687b      	ldr	r3, [r7, #4]
    41ea:	69db      	ldr	r3, [r3, #28]
    41ec:	f04f 0200 	mov.w	r2, #0
    41f0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    41f4:	f107 070c 	add.w	r7, r7, #12
    41f8:	46bd      	mov	sp, r7
    41fa:	bc80      	pop	{r7}
    41fc:	4770      	bx	lr
    41fe:	bf00      	nop

00004200 <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    4200:	b480      	push	{r7}
    4202:	b083      	sub	sp, #12
    4204:	af00      	add	r7, sp, #0
    4206:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    4208:	687b      	ldr	r3, [r7, #4]
    420a:	69db      	ldr	r3, [r3, #28]
    420c:	f04f 0201 	mov.w	r2, #1
    4210:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    4214:	f107 070c 	add.w	r7, r7, #12
    4218:	46bd      	mov	sp, r7
    421a:	bc80      	pop	{r7}
    421c:	4770      	bx	lr
    421e:	bf00      	nop

00004220 <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    4220:	b480      	push	{r7}
    4222:	b083      	sub	sp, #12
    4224:	af00      	add	r7, sp, #0
    4226:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    4228:	687b      	ldr	r3, [r7, #4]
    422a:	699b      	ldr	r3, [r3, #24]
    422c:	f04f 0201 	mov.w	r2, #1
    4230:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    4234:	f107 070c 	add.w	r7, r7, #12
    4238:	46bd      	mov	sp, r7
    423a:	bc80      	pop	{r7}
    423c:	4770      	bx	lr
    423e:	bf00      	nop

00004240 <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    4240:	b480      	push	{r7}
    4242:	b083      	sub	sp, #12
    4244:	af00      	add	r7, sp, #0
    4246:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    4248:	687b      	ldr	r3, [r7, #4]
    424a:	699b      	ldr	r3, [r3, #24]
    424c:	f04f 0200 	mov.w	r2, #0
    4250:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    4254:	f107 070c 	add.w	r7, r7, #12
    4258:	46bd      	mov	sp, r7
    425a:	bc80      	pop	{r7}
    425c:	4770      	bx	lr
    425e:	bf00      	nop

00004260 <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    4260:	b480      	push	{r7}
    4262:	b083      	sub	sp, #12
    4264:	af00      	add	r7, sp, #0
    4266:	6078      	str	r0, [r7, #4]
    4268:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    426a:	687b      	ldr	r3, [r7, #4]
    426c:	683a      	ldr	r2, [r7, #0]
    426e:	66da      	str	r2, [r3, #108]	; 0x6c
}
    4270:	f107 070c 	add.w	r7, r7, #12
    4274:	46bd      	mov	sp, r7
    4276:	bc80      	pop	{r7}
    4278:	4770      	bx	lr
    427a:	bf00      	nop

0000427c <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    427c:	b480      	push	{r7}
    427e:	b083      	sub	sp, #12
    4280:	af00      	add	r7, sp, #0
    4282:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    4284:	687b      	ldr	r3, [r7, #4]
    4286:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    4288:	4618      	mov	r0, r3
    428a:	f107 070c 	add.w	r7, r7, #12
    428e:	46bd      	mov	sp, r7
    4290:	bc80      	pop	{r7}
    4292:	4770      	bx	lr

00004294 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    4294:	b580      	push	{r7, lr}
    4296:	b082      	sub	sp, #8
    4298:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    429a:	f006 f80f 	bl	a2bc <__get_PRIMASK>
    429e:	4603      	mov	r3, r0
    42a0:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    42a2:	f04f 0001 	mov.w	r0, #1
    42a6:	f006 f819 	bl	a2dc <__set_PRIMASK>
    return primask;
    42aa:	687b      	ldr	r3, [r7, #4]
}
    42ac:	4618      	mov	r0, r3
    42ae:	f107 0708 	add.w	r7, r7, #8
    42b2:	46bd      	mov	sp, r7
    42b4:	bd80      	pop	{r7, pc}
    42b6:	bf00      	nop

000042b8 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    42b8:	b580      	push	{r7, lr}
    42ba:	b082      	sub	sp, #8
    42bc:	af00      	add	r7, sp, #0
    42be:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    42c0:	6878      	ldr	r0, [r7, #4]
    42c2:	f006 f80b 	bl	a2dc <__set_PRIMASK>
}
    42c6:	f107 0708 	add.w	r7, r7, #8
    42ca:	46bd      	mov	sp, r7
    42cc:	bd80      	pop	{r7, pc}
    42ce:	bf00      	nop

000042d0 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    42d0:	4668      	mov	r0, sp
    42d2:	f020 0107 	bic.w	r1, r0, #7
    42d6:	468d      	mov	sp, r1
    42d8:	b589      	push	{r0, r3, r7, lr}
    42da:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    42dc:	f24a 5090 	movw	r0, #42384	; 0xa590
    42e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    42e4:	f7ff f9ea 	bl	36bc <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    42e8:	f04f 000e 	mov.w	r0, #14
    42ec:	f7fe fe0a 	bl	2f04 <NVIC_ClearPendingIRQ>
}
    42f0:	46bd      	mov	sp, r7
    42f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42f6:	4685      	mov	sp, r0
    42f8:	4770      	bx	lr
    42fa:	bf00      	nop

000042fc <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    42fc:	4668      	mov	r0, sp
    42fe:	f020 0107 	bic.w	r1, r0, #7
    4302:	468d      	mov	sp, r1
    4304:	b589      	push	{r0, r3, r7, lr}
    4306:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    4308:	f24a 6004 	movw	r0, #42500	; 0xa604
    430c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4310:	f7ff f9d4 	bl	36bc <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    4314:	f04f 0011 	mov.w	r0, #17
    4318:	f7fe fdf4 	bl	2f04 <NVIC_ClearPendingIRQ>
}
    431c:	46bd      	mov	sp, r7
    431e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4322:	4685      	mov	sp, r0
    4324:	4770      	bx	lr
    4326:	bf00      	nop

00004328 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    4328:	b480      	push	{r7}
    432a:	b083      	sub	sp, #12
    432c:	af00      	add	r7, sp, #0
    432e:	4603      	mov	r3, r0
    4330:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    4332:	f24e 1300 	movw	r3, #57600	; 0xe100
    4336:	f2ce 0300 	movt	r3, #57344	; 0xe000
    433a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    433e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4342:	88f9      	ldrh	r1, [r7, #6]
    4344:	f001 011f 	and.w	r1, r1, #31
    4348:	f04f 0001 	mov.w	r0, #1
    434c:	fa00 f101 	lsl.w	r1, r0, r1
    4350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4354:	f107 070c 	add.w	r7, r7, #12
    4358:	46bd      	mov	sp, r7
    435a:	bc80      	pop	{r7}
    435c:	4770      	bx	lr
    435e:	bf00      	nop

00004360 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4360:	b480      	push	{r7}
    4362:	b083      	sub	sp, #12
    4364:	af00      	add	r7, sp, #0
    4366:	4603      	mov	r3, r0
    4368:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    436a:	f24e 1300 	movw	r3, #57600	; 0xe100
    436e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4372:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    4376:	ea4f 1252 	mov.w	r2, r2, lsr #5
    437a:	88f9      	ldrh	r1, [r7, #6]
    437c:	f001 011f 	and.w	r1, r1, #31
    4380:	f04f 0001 	mov.w	r0, #1
    4384:	fa00 f101 	lsl.w	r1, r0, r1
    4388:	f102 0260 	add.w	r2, r2, #96	; 0x60
    438c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4390:	f107 070c 	add.w	r7, r7, #12
    4394:	46bd      	mov	sp, r7
    4396:	bc80      	pop	{r7}
    4398:	4770      	bx	lr
    439a:	bf00      	nop

0000439c <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    439c:	b580      	push	{r7, lr}
    439e:	b082      	sub	sp, #8
    43a0:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    43a2:	f242 0300 	movw	r3, #8192	; 0x2000
    43a6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    43aa:	f242 0200 	movw	r2, #8192	; 0x2000
    43ae:	f2ce 0204 	movt	r2, #57348	; 0xe004
    43b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    43b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    43b8:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    43ba:	f04f 0300 	mov.w	r3, #0
    43be:	607b      	str	r3, [r7, #4]
    43c0:	e00e      	b.n	43e0 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    43c2:	687a      	ldr	r2, [r7, #4]
    43c4:	f645 3350 	movw	r3, #23376	; 0x5b50
    43c8:	f2c0 0301 	movt	r3, #1
    43cc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    43d0:	b21b      	sxth	r3, r3
    43d2:	4618      	mov	r0, r3
    43d4:	f7ff ffc4 	bl	4360 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    43d8:	687b      	ldr	r3, [r7, #4]
    43da:	f103 0301 	add.w	r3, r3, #1
    43de:	607b      	str	r3, [r7, #4]
    43e0:	687b      	ldr	r3, [r7, #4]
    43e2:	2b1f      	cmp	r3, #31
    43e4:	d9ed      	bls.n	43c2 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    43e6:	f242 0300 	movw	r3, #8192	; 0x2000
    43ea:	f2ce 0304 	movt	r3, #57348	; 0xe004
    43ee:	f242 0200 	movw	r2, #8192	; 0x2000
    43f2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    43f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    43f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    43fc:	631a      	str	r2, [r3, #48]	; 0x30
}
    43fe:	f107 0708 	add.w	r7, r7, #8
    4402:	46bd      	mov	sp, r7
    4404:	bd80      	pop	{r7, pc}
    4406:	bf00      	nop

00004408 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    4408:	b480      	push	{r7}
    440a:	b085      	sub	sp, #20
    440c:	af00      	add	r7, sp, #0
    440e:	4603      	mov	r3, r0
    4410:	6039      	str	r1, [r7, #0]
    4412:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    4414:	79fb      	ldrb	r3, [r7, #7]
    4416:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4418:	68fb      	ldr	r3, [r7, #12]
    441a:	2b1f      	cmp	r3, #31
    441c:	d900      	bls.n	4420 <MSS_GPIO_config+0x18>
    441e:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    4420:	68fb      	ldr	r3, [r7, #12]
    4422:	2b1f      	cmp	r3, #31
    4424:	d808      	bhi.n	4438 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    4426:	68fa      	ldr	r2, [r7, #12]
    4428:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    442c:	f2c0 0301 	movt	r3, #1
    4430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4434:	683a      	ldr	r2, [r7, #0]
    4436:	601a      	str	r2, [r3, #0]
    }
}
    4438:	f107 0714 	add.w	r7, r7, #20
    443c:	46bd      	mov	sp, r7
    443e:	bc80      	pop	{r7}
    4440:	4770      	bx	lr
    4442:	bf00      	nop

00004444 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    4444:	b480      	push	{r7}
    4446:	b085      	sub	sp, #20
    4448:	af00      	add	r7, sp, #0
    444a:	4602      	mov	r2, r0
    444c:	460b      	mov	r3, r1
    444e:	71fa      	strb	r2, [r7, #7]
    4450:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    4452:	79fb      	ldrb	r3, [r7, #7]
    4454:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4456:	68fb      	ldr	r3, [r7, #12]
    4458:	2b1f      	cmp	r3, #31
    445a:	d900      	bls.n	445e <MSS_GPIO_set_output+0x1a>
    445c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    445e:	68fb      	ldr	r3, [r7, #12]
    4460:	2b1f      	cmp	r3, #31
    4462:	d809      	bhi.n	4478 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    4464:	f240 0300 	movw	r3, #0
    4468:	f2c4 2326 	movt	r3, #16934	; 0x4226
    446c:	68fa      	ldr	r2, [r7, #12]
    446e:	79b9      	ldrb	r1, [r7, #6]
    4470:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    4474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    4478:	f107 0714 	add.w	r7, r7, #20
    447c:	46bd      	mov	sp, r7
    447e:	bc80      	pop	{r7}
    4480:	4770      	bx	lr
    4482:	bf00      	nop

00004484 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    4484:	b480      	push	{r7}
    4486:	b087      	sub	sp, #28
    4488:	af00      	add	r7, sp, #0
    448a:	4602      	mov	r2, r0
    448c:	460b      	mov	r3, r1
    448e:	71fa      	strb	r2, [r7, #7]
    4490:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    4492:	79fb      	ldrb	r3, [r7, #7]
    4494:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4496:	697b      	ldr	r3, [r7, #20]
    4498:	2b1f      	cmp	r3, #31
    449a:	d900      	bls.n	449e <MSS_GPIO_drive_inout+0x1a>
    449c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    449e:	697b      	ldr	r3, [r7, #20]
    44a0:	2b1f      	cmp	r3, #31
    44a2:	d87d      	bhi.n	45a0 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    44a4:	79bb      	ldrb	r3, [r7, #6]
    44a6:	2b01      	cmp	r3, #1
    44a8:	d004      	beq.n	44b4 <MSS_GPIO_drive_inout+0x30>
    44aa:	2b02      	cmp	r3, #2
    44ac:	d060      	beq.n	4570 <MSS_GPIO_drive_inout+0xec>
    44ae:	2b00      	cmp	r3, #0
    44b0:	d02e      	beq.n	4510 <MSS_GPIO_drive_inout+0x8c>
    44b2:	e074      	b.n	459e <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    44b4:	f243 0300 	movw	r3, #12288	; 0x3000
    44b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    44bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    44c0:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    44c2:	697b      	ldr	r3, [r7, #20]
    44c4:	f04f 0201 	mov.w	r2, #1
    44c8:	fa02 f303 	lsl.w	r3, r2, r3
    44cc:	68fa      	ldr	r2, [r7, #12]
    44ce:	ea42 0303 	orr.w	r3, r2, r3
    44d2:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    44d4:	f243 0300 	movw	r3, #12288	; 0x3000
    44d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    44dc:	68fa      	ldr	r2, [r7, #12]
    44de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    44e2:	697a      	ldr	r2, [r7, #20]
    44e4:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    44e8:	f2c0 0301 	movt	r3, #1
    44ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    44f0:	681b      	ldr	r3, [r3, #0]
    44f2:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    44f4:	693b      	ldr	r3, [r7, #16]
    44f6:	f043 0304 	orr.w	r3, r3, #4
    44fa:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    44fc:	697a      	ldr	r2, [r7, #20]
    44fe:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    4502:	f2c0 0301 	movt	r3, #1
    4506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    450a:	693a      	ldr	r2, [r7, #16]
    450c:	601a      	str	r2, [r3, #0]
            break;
    450e:	e047      	b.n	45a0 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    4510:	f243 0300 	movw	r3, #12288	; 0x3000
    4514:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    451c:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    451e:	697b      	ldr	r3, [r7, #20]
    4520:	f04f 0201 	mov.w	r2, #1
    4524:	fa02 f303 	lsl.w	r3, r2, r3
    4528:	ea6f 0303 	mvn.w	r3, r3
    452c:	68fa      	ldr	r2, [r7, #12]
    452e:	ea02 0303 	and.w	r3, r2, r3
    4532:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    4534:	f243 0300 	movw	r3, #12288	; 0x3000
    4538:	f2c4 0301 	movt	r3, #16385	; 0x4001
    453c:	68fa      	ldr	r2, [r7, #12]
    453e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4542:	697a      	ldr	r2, [r7, #20]
    4544:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    4548:	f2c0 0301 	movt	r3, #1
    454c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4550:	681b      	ldr	r3, [r3, #0]
    4552:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    4554:	693b      	ldr	r3, [r7, #16]
    4556:	f043 0304 	orr.w	r3, r3, #4
    455a:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    455c:	697a      	ldr	r2, [r7, #20]
    455e:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    4562:	f2c0 0301 	movt	r3, #1
    4566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    456a:	693a      	ldr	r2, [r7, #16]
    456c:	601a      	str	r2, [r3, #0]
            break;
    456e:	e017      	b.n	45a0 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4570:	697a      	ldr	r2, [r7, #20]
    4572:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    4576:	f2c0 0301 	movt	r3, #1
    457a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    457e:	681b      	ldr	r3, [r3, #0]
    4580:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    4582:	693b      	ldr	r3, [r7, #16]
    4584:	f023 0304 	bic.w	r3, r3, #4
    4588:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    458a:	697a      	ldr	r2, [r7, #20]
    458c:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    4590:	f2c0 0301 	movt	r3, #1
    4594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4598:	693a      	ldr	r2, [r7, #16]
    459a:	601a      	str	r2, [r3, #0]
            break;
    459c:	e000      	b.n	45a0 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    459e:	be00      	bkpt	0x0000
            break;
        }
    }
}
    45a0:	f107 071c 	add.w	r7, r7, #28
    45a4:	46bd      	mov	sp, r7
    45a6:	bc80      	pop	{r7}
    45a8:	4770      	bx	lr
    45aa:	bf00      	nop

000045ac <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    45ac:	b580      	push	{r7, lr}
    45ae:	b084      	sub	sp, #16
    45b0:	af00      	add	r7, sp, #0
    45b2:	4603      	mov	r3, r0
    45b4:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    45b6:	79fb      	ldrb	r3, [r7, #7]
    45b8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    45ba:	68fb      	ldr	r3, [r7, #12]
    45bc:	2b1f      	cmp	r3, #31
    45be:	d900      	bls.n	45c2 <MSS_GPIO_enable_irq+0x16>
    45c0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    45c2:	68fb      	ldr	r3, [r7, #12]
    45c4:	2b1f      	cmp	r3, #31
    45c6:	d81e      	bhi.n	4606 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    45c8:	68fa      	ldr	r2, [r7, #12]
    45ca:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    45ce:	f2c0 0301 	movt	r3, #1
    45d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    45d6:	681b      	ldr	r3, [r3, #0]
    45d8:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    45da:	68fa      	ldr	r2, [r7, #12]
    45dc:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    45e0:	f2c0 0301 	movt	r3, #1
    45e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    45e8:	68ba      	ldr	r2, [r7, #8]
    45ea:	f042 0208 	orr.w	r2, r2, #8
    45ee:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    45f0:	68fa      	ldr	r2, [r7, #12]
    45f2:	f645 3350 	movw	r3, #23376	; 0x5b50
    45f6:	f2c0 0301 	movt	r3, #1
    45fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    45fe:	b21b      	sxth	r3, r3
    4600:	4618      	mov	r0, r3
    4602:	f7ff fe91 	bl	4328 <NVIC_EnableIRQ>
    }
}
    4606:	f107 0710 	add.w	r7, r7, #16
    460a:	46bd      	mov	sp, r7
    460c:	bd80      	pop	{r7, pc}
    460e:	bf00      	nop

00004610 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    4610:	b480      	push	{r7}
    4612:	b085      	sub	sp, #20
    4614:	af00      	add	r7, sp, #0
    4616:	4603      	mov	r3, r0
    4618:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    461a:	79fb      	ldrb	r3, [r7, #7]
    461c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    461e:	68fb      	ldr	r3, [r7, #12]
    4620:	2b1f      	cmp	r3, #31
    4622:	d900      	bls.n	4626 <MSS_GPIO_disable_irq+0x16>
    4624:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    4626:	68fb      	ldr	r3, [r7, #12]
    4628:	2b1f      	cmp	r3, #31
    462a:	d813      	bhi.n	4654 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    462c:	68fa      	ldr	r2, [r7, #12]
    462e:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    4632:	f2c0 0301 	movt	r3, #1
    4636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    463a:	681b      	ldr	r3, [r3, #0]
    463c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    463e:	68fa      	ldr	r2, [r7, #12]
    4640:	f645 23d0 	movw	r3, #23248	; 0x5ad0
    4644:	f2c0 0301 	movt	r3, #1
    4648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    464c:	68ba      	ldr	r2, [r7, #8]
    464e:	f022 0208 	bic.w	r2, r2, #8
    4652:	601a      	str	r2, [r3, #0]
    }
}
    4654:	f107 0714 	add.w	r7, r7, #20
    4658:	46bd      	mov	sp, r7
    465a:	bc80      	pop	{r7}
    465c:	4770      	bx	lr
    465e:	bf00      	nop

00004660 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    4660:	b580      	push	{r7, lr}
    4662:	b084      	sub	sp, #16
    4664:	af00      	add	r7, sp, #0
    4666:	4603      	mov	r3, r0
    4668:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    466a:	79fb      	ldrb	r3, [r7, #7]
    466c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    466e:	68fb      	ldr	r3, [r7, #12]
    4670:	2b1f      	cmp	r3, #31
    4672:	d900      	bls.n	4676 <MSS_GPIO_clear_irq+0x16>
    4674:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4676:	68fb      	ldr	r3, [r7, #12]
    4678:	2b1f      	cmp	r3, #31
    467a:	d815      	bhi.n	46a8 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    467c:	f243 0300 	movw	r3, #12288	; 0x3000
    4680:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4684:	68fa      	ldr	r2, [r7, #12]
    4686:	f04f 0101 	mov.w	r1, #1
    468a:	fa01 f202 	lsl.w	r2, r1, r2
    468e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    4692:	68fa      	ldr	r2, [r7, #12]
    4694:	f645 3350 	movw	r3, #23376	; 0x5b50
    4698:	f2c0 0301 	movt	r3, #1
    469c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    46a0:	b21b      	sxth	r3, r3
    46a2:	4618      	mov	r0, r3
    46a4:	f7ff fe5c 	bl	4360 <NVIC_ClearPendingIRQ>
    }
}
    46a8:	f107 0710 	add.w	r7, r7, #16
    46ac:	46bd      	mov	sp, r7
    46ae:	bd80      	pop	{r7, pc}

000046b0 <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    46b0:	b480      	push	{r7}
    46b2:	b087      	sub	sp, #28
    46b4:	af00      	add	r7, sp, #0
    46b6:	60f8      	str	r0, [r7, #12]
    46b8:	60b9      	str	r1, [r7, #8]
    46ba:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    46bc:	f04f 0300 	mov.w	r3, #0
    46c0:	617b      	str	r3, [r7, #20]
    46c2:	e019      	b.n	46f8 <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    46c4:	68ba      	ldr	r2, [r7, #8]
    46c6:	697b      	ldr	r3, [r7, #20]
    46c8:	4413      	add	r3, r2
    46ca:	781b      	ldrb	r3, [r3, #0]
    46cc:	461a      	mov	r2, r3
    46ce:	68fb      	ldr	r3, [r7, #12]
    46d0:	ea82 0303 	eor.w	r3, r2, r3
    46d4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    46d8:	f645 3390 	movw	r3, #23440	; 0x5b90
    46dc:	f2c0 0301 	movt	r3, #1
    46e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    46e4:	68fb      	ldr	r3, [r7, #12]
    46e6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    46ea:	ea82 0303 	eor.w	r3, r2, r3
    46ee:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    46f0:	697b      	ldr	r3, [r7, #20]
    46f2:	f103 0301 	add.w	r3, r3, #1
    46f6:	617b      	str	r3, [r7, #20]
    46f8:	697a      	ldr	r2, [r7, #20]
    46fa:	687b      	ldr	r3, [r7, #4]
    46fc:	429a      	cmp	r2, r3
    46fe:	d3e1      	bcc.n	46c4 <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    4700:	68fb      	ldr	r3, [r7, #12]
}
    4702:	4618      	mov	r0, r3
    4704:	f107 071c 	add.w	r7, r7, #28
    4708:	46bd      	mov	sp, r7
    470a:	bc80      	pop	{r7}
    470c:	4770      	bx	lr
    470e:	bf00      	nop

00004710 <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    4710:	b580      	push	{r7, lr}
    4712:	b082      	sub	sp, #8
    4714:	af00      	add	r7, sp, #0
    4716:	6078      	str	r0, [r7, #4]
    4718:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    471a:	f04f 30ff 	mov.w	r0, #4294967295
    471e:	6879      	ldr	r1, [r7, #4]
    4720:	683a      	ldr	r2, [r7, #0]
    4722:	f7ff ffc5 	bl	46b0 <mss_mac_crc32>
    4726:	4603      	mov	r3, r0
}
    4728:	4618      	mov	r0, r3
    472a:	f107 0708 	add.w	r7, r7, #8
    472e:	46bd      	mov	sp, r7
    4730:	bd80      	pop	{r7, pc}
    4732:	bf00      	nop

00004734 <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    4734:	b580      	push	{r7, lr}
    4736:	b08a      	sub	sp, #40	; 0x28
    4738:	af00      	add	r7, sp, #0
    473a:	4603      	mov	r3, r0
    473c:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    473e:	f246 02e0 	movw	r2, #24800	; 0x60e0
    4742:	f2c0 0201 	movt	r2, #1
    4746:	f107 030c 	add.w	r3, r7, #12
    474a:	e892 0003 	ldmia.w	r2, {r0, r1}
    474e:	6018      	str	r0, [r3, #0]
    4750:	f103 0304 	add.w	r3, r3, #4
    4754:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    4756:	f04f 0300 	mov.w	r3, #0
    475a:	617b      	str	r3, [r7, #20]
    475c:	e00b      	b.n	4776 <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    475e:	697a      	ldr	r2, [r7, #20]
    4760:	f642 3320 	movw	r3, #11040	; 0x2b20
    4764:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4768:	f04f 0100 	mov.w	r1, #0
    476c:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    476e:	697b      	ldr	r3, [r7, #20]
    4770:	f103 0301 	add.w	r3, r3, #1
    4774:	617b      	str	r3, [r7, #20]
    4776:	697b      	ldr	r3, [r7, #20]
    4778:	2b06      	cmp	r3, #6
    477a:	ddf0      	ble.n	475e <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    477c:	f240 0300 	movw	r3, #0
    4780:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4784:	f04f 0201 	mov.w	r2, #1
    4788:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    478a:	f04f 000a 	mov.w	r0, #10
    478e:	f00c fbf1 	bl	10f74 <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    4792:	f240 0300 	movw	r3, #0
    4796:	f2c4 2306 	movt	r3, #16902	; 0x4206
    479a:	681b      	ldr	r3, [r3, #0]
    479c:	2b01      	cmp	r3, #1
    479e:	d0f4      	beq.n	478a <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    47a0:	f243 0300 	movw	r3, #12288	; 0x3000
    47a4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47a8:	681b      	ldr	r3, [r3, #0]
    47aa:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    47ae:	d009      	beq.n	47c4 <MSS_MAC_init+0x90>
    47b0:	f04f 0328 	mov.w	r3, #40	; 0x28
    47b4:	f383 8811 	msr	BASEPRI, r3
    47b8:	f3bf 8f6f 	isb	sy
    47bc:	f3bf 8f4f 	dsb	sy
    47c0:	61bb      	str	r3, [r7, #24]
    47c2:	e7fe      	b.n	47c2 <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    47c4:	f243 0300 	movw	r3, #12288	; 0x3000
    47c8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    47ce:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    47d2:	d009      	beq.n	47e8 <MSS_MAC_init+0xb4>
    47d4:	f04f 0328 	mov.w	r3, #40	; 0x28
    47d8:	f383 8811 	msr	BASEPRI, r3
    47dc:	f3bf 8f6f 	isb	sy
    47e0:	f3bf 8f4f 	dsb	sy
    47e4:	61fb      	str	r3, [r7, #28]
    47e6:	e7fe      	b.n	47e6 <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    47e8:	f243 0300 	movw	r3, #12288	; 0x3000
    47ec:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    47f2:	f240 0340 	movw	r3, #64	; 0x40
    47f6:	f2c3 2300 	movt	r3, #12800	; 0x3200
    47fa:	429a      	cmp	r2, r3
    47fc:	d009      	beq.n	4812 <MSS_MAC_init+0xde>
    47fe:	f04f 0328 	mov.w	r3, #40	; 0x28
    4802:	f383 8811 	msr	BASEPRI, r3
    4806:	f3bf 8f6f 	isb	sy
    480a:	f3bf 8f4f 	dsb	sy
    480e:	623b      	str	r3, [r7, #32]
    4810:	e7fe      	b.n	4810 <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    4812:	f24a 6078 	movw	r0, #42616	; 0xa678
    4816:	f2c2 0000 	movt	r0, #8192	; 0x2000
    481a:	f04f 0100 	mov.w	r1, #0
    481e:	f002 f857 	bl	68d0 <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    4822:	f24a 6378 	movw	r3, #42616	; 0xa678
    4826:	f2c2 0300 	movt	r3, #8192	; 0x2000
    482a:	f243 0200 	movw	r2, #12288	; 0x3000
    482e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4832:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    4834:	f24a 6378 	movw	r3, #42616	; 0xa678
    4838:	f2c2 0300 	movt	r3, #8192	; 0x2000
    483c:	79fa      	ldrb	r2, [r7, #7]
    483e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    4842:	f04f 0300 	mov.w	r3, #0
    4846:	617b      	str	r3, [r7, #20]
    4848:	e03b      	b.n	48c2 <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    484a:	697a      	ldr	r2, [r7, #20]
    484c:	f24a 6378 	movw	r3, #42616	; 0xa678
    4850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4854:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4858:	4413      	add	r3, r2
    485a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    485e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4862:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    4864:	697a      	ldr	r2, [r7, #20]
    4866:	f24a 6378 	movw	r3, #42616	; 0xa678
    486a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    486e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4872:	4413      	add	r3, r2
    4874:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    4878:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    487c:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    487e:	6979      	ldr	r1, [r7, #20]
    4880:	f240 2370 	movw	r3, #624	; 0x270
    4884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4888:	697a      	ldr	r2, [r7, #20]
    488a:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    488e:	fb00 f202 	mul.w	r2, r0, r2
    4892:	4413      	add	r3, r2
    4894:	461a      	mov	r2, r3
    4896:	f24a 6378 	movw	r3, #42616	; 0xa678
    489a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    489e:	f101 010a 	add.w	r1, r1, #10
    48a2:	ea4f 1101 	mov.w	r1, r1, lsl #4
    48a6:	440b      	add	r3, r1
    48a8:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    48aa:	697a      	ldr	r2, [r7, #20]
    48ac:	f642 3320 	movw	r3, #11040	; 0x2b20
    48b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48b4:	f04f 0101 	mov.w	r1, #1
    48b8:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    48ba:	697b      	ldr	r3, [r7, #20]
    48bc:	f103 0301 	add.w	r3, r3, #1
    48c0:	617b      	str	r3, [r7, #20]
    48c2:	697b      	ldr	r3, [r7, #20]
    48c4:	2b04      	cmp	r3, #4
    48c6:	ddc0      	ble.n	484a <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    48c8:	f24a 6378 	movw	r3, #42616	; 0xa678
    48cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    48d4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    48d8:	f24a 6378 	movw	r3, #42616	; 0xa678
    48dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48e0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    48e4:	f04f 0300 	mov.w	r3, #0
    48e8:	617b      	str	r3, [r7, #20]
    48ea:	e010      	b.n	490e <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    48ec:	697a      	ldr	r2, [r7, #20]
    48ee:	f24a 6378 	movw	r3, #42616	; 0xa678
    48f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48f6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    48fa:	4413      	add	r3, r2
    48fc:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4900:	f04f 0200 	mov.w	r2, #0
    4904:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    4906:	697b      	ldr	r3, [r7, #20]
    4908:	f103 0301 	add.w	r3, r3, #1
    490c:	617b      	str	r3, [r7, #20]
    490e:	697b      	ldr	r3, [r7, #20]
    4910:	2b01      	cmp	r3, #1
    4912:	ddeb      	ble.n	48ec <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    4914:	f24a 6378 	movw	r3, #42616	; 0xa678
    4918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4920:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4924:	f24a 6378 	movw	r3, #42616	; 0xa678
    4928:	f2c2 0300 	movt	r3, #8192	; 0x2000
    492c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    4930:	f240 0300 	movw	r3, #0
    4934:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4938:	f04f 0200 	mov.w	r2, #0
    493c:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    493e:	f243 0300 	movw	r3, #12288	; 0x3000
    4942:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4946:	f243 0200 	movw	r2, #12288	; 0x3000
    494a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    494e:	6812      	ldr	r2, [r2, #0]
    4950:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    4954:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    4956:	f240 0300 	movw	r3, #0
    495a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    495e:	f04f 0200 	mov.w	r2, #0
    4962:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    4964:	f240 0300 	movw	r3, #0
    4968:	f2c4 2306 	movt	r3, #16902	; 0x4206
    496c:	f04f 0200 	mov.w	r2, #0
    4970:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    4972:	f243 0300 	movw	r3, #12288	; 0x3000
    4976:	f2c4 0300 	movt	r3, #16384	; 0x4000
    497a:	f243 0200 	movw	r2, #12288	; 0x3000
    497e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4982:	6812      	ldr	r2, [r2, #0]
    4984:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    4988:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    498a:	f240 0300 	movw	r3, #0
    498e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4992:	f04f 0201 	mov.w	r2, #1
    4996:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    499a:	f243 0300 	movw	r3, #12288	; 0x3000
    499e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    49a2:	f243 0200 	movw	r2, #12288	; 0x3000
    49a6:	f2c4 0200 	movt	r2, #16384	; 0x4000
    49aa:	6d92      	ldr	r2, [r2, #88]	; 0x58
    49ac:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    49b0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    49b4:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    49b6:	f240 0300 	movw	r3, #0
    49ba:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49be:	f04f 0200 	mov.w	r2, #0
    49c2:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    49c6:	f240 0300 	movw	r3, #0
    49ca:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49ce:	f04f 0201 	mov.w	r2, #1
    49d2:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    49d6:	f240 0300 	movw	r3, #0
    49da:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49de:	f04f 0201 	mov.w	r2, #1
    49e2:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    49e6:	f243 0300 	movw	r3, #12288	; 0x3000
    49ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
    49ee:	4a24      	ldr	r2, [pc, #144]	; (4a80 <MSS_MAC_init+0x34c>)
    49f0:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    49f2:	f243 0300 	movw	r3, #12288	; 0x3000
    49f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    49fa:	4a22      	ldr	r2, [pc, #136]	; (4a84 <MSS_MAC_init+0x350>)
    49fc:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    49fe:	f240 0300 	movw	r3, #0
    4a02:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a06:	f04f 0201 	mov.w	r2, #1
    4a0a:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    4a0e:	f107 030c 	add.w	r3, r7, #12
    4a12:	481d      	ldr	r0, [pc, #116]	; (4a88 <MSS_MAC_init+0x354>)
    4a14:	4619      	mov	r1, r3
    4a16:	f04f 0206 	mov.w	r2, #6
    4a1a:	f002 f97d 	bl	6d18 <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    4a1e:	f107 030c 	add.w	r3, r7, #12
    4a22:	4618      	mov	r0, r3
    4a24:	f000 fe66 	bl	56f4 <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    4a28:	f24a 6378 	movw	r3, #42616	; 0xa678
    4a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a30:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4a34:	2b1f      	cmp	r3, #31
    4a36:	d913      	bls.n	4a60 <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    4a38:	f002 fbd2 	bl	71e0 <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    4a3c:	f24a 6378 	movw	r3, #42616	; 0xa678
    4a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a44:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4a48:	2b1f      	cmp	r3, #31
    4a4a:	d909      	bls.n	4a60 <MSS_MAC_init+0x32c>
    4a4c:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a50:	f383 8811 	msr	BASEPRI, r3
    4a54:	f3bf 8f6f 	isb	sy
    4a58:	f3bf 8f4f 	dsb	sy
    4a5c:	627b      	str	r3, [r7, #36]	; 0x24
    4a5e:	e7fe      	b.n	4a5e <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    4a60:	f002 fc00 	bl	7264 <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    4a64:	f000 fdde 	bl	5624 <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    4a68:	f002 f9b8 	bl	6ddc <MAC_obtain_buffer>
    4a6c:	4602      	mov	r2, r0
    4a6e:	f240 236c 	movw	r3, #620	; 0x26c
    4a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a76:	601a      	str	r2, [r3, #0]
}
    4a78:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4a7c:	46bd      	mov	sp, r7
    4a7e:	bd80      	pop	{r7, pc}
    4a80:	2000a710 	.word	0x2000a710
    4a84:	2000a6ec 	.word	0x2000a6ec
    4a88:	2000a67e 	.word	0x2000a67e

00004a8c <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    4a8c:	b580      	push	{r7, lr}
    4a8e:	b086      	sub	sp, #24
    4a90:	af00      	add	r7, sp, #0
    4a92:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    4a94:	f001 fd90 	bl	65b8 <MAC_stop_transmission>
    4a98:	4603      	mov	r3, r0
    4a9a:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4a9c:	68fb      	ldr	r3, [r7, #12]
    4a9e:	2b00      	cmp	r3, #0
    4aa0:	d009      	beq.n	4ab6 <MSS_MAC_configure+0x2a>
    4aa2:	f04f 0328 	mov.w	r3, #40	; 0x28
    4aa6:	f383 8811 	msr	BASEPRI, r3
    4aaa:	f3bf 8f6f 	isb	sy
    4aae:	f3bf 8f4f 	dsb	sy
    4ab2:	613b      	str	r3, [r7, #16]
    4ab4:	e7fe      	b.n	4ab4 <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    4ab6:	f001 fdbd 	bl	6634 <MAC_stop_receiving>
    4aba:	4603      	mov	r3, r0
    4abc:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4abe:	68fb      	ldr	r3, [r7, #12]
    4ac0:	2b00      	cmp	r3, #0
    4ac2:	d009      	beq.n	4ad8 <MSS_MAC_configure+0x4c>
    4ac4:	f04f 0328 	mov.w	r3, #40	; 0x28
    4ac8:	f383 8811 	msr	BASEPRI, r3
    4acc:	f3bf 8f6f 	isb	sy
    4ad0:	f3bf 8f4f 	dsb	sy
    4ad4:	617b      	str	r3, [r7, #20]
    4ad6:	e7fe      	b.n	4ad6 <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    4ad8:	f240 0300 	movw	r3, #0
    4adc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4ae0:	687a      	ldr	r2, [r7, #4]
    4ae2:	f002 0201 	and.w	r2, r2, #1
    4ae6:	b2d2      	uxtb	r2, r2
    4ae8:	2a00      	cmp	r2, #0
    4aea:	d002      	beq.n	4af2 <MSS_MAC_configure+0x66>
    4aec:	f04f 0201 	mov.w	r2, #1
    4af0:	e001      	b.n	4af6 <MSS_MAC_configure+0x6a>
    4af2:	f04f 0200 	mov.w	r2, #0
    4af6:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    4afa:	f240 0300 	movw	r3, #0
    4afe:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4b02:	687a      	ldr	r2, [r7, #4]
    4b04:	f002 0202 	and.w	r2, r2, #2
    4b08:	2a00      	cmp	r2, #0
    4b0a:	d002      	beq.n	4b12 <MSS_MAC_configure+0x86>
    4b0c:	f04f 0201 	mov.w	r2, #1
    4b10:	e001      	b.n	4b16 <MSS_MAC_configure+0x8a>
    4b12:	f04f 0200 	mov.w	r2, #0
    4b16:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    4b1a:	f240 0300 	movw	r3, #0
    4b1e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4b22:	687a      	ldr	r2, [r7, #4]
    4b24:	f002 0204 	and.w	r2, r2, #4
    4b28:	2a00      	cmp	r2, #0
    4b2a:	d002      	beq.n	4b32 <MSS_MAC_configure+0xa6>
    4b2c:	f04f 0201 	mov.w	r2, #1
    4b30:	e001      	b.n	4b36 <MSS_MAC_configure+0xaa>
    4b32:	f04f 0200 	mov.w	r2, #0
    4b36:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    4b3a:	687b      	ldr	r3, [r7, #4]
    4b3c:	f003 0318 	and.w	r3, r3, #24
    4b40:	2b18      	cmp	r3, #24
    4b42:	d86c      	bhi.n	4c1e <MSS_MAC_configure+0x192>
    4b44:	a201      	add	r2, pc, #4	; (adr r2, 4b4c <MSS_MAC_configure+0xc0>)
    4b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4b4a:	bf00      	nop
    4b4c:	00004bb1 	.word	0x00004bb1
    4b50:	00004c1f 	.word	0x00004c1f
    4b54:	00004c1f 	.word	0x00004c1f
    4b58:	00004c1f 	.word	0x00004c1f
    4b5c:	00004c1f 	.word	0x00004c1f
    4b60:	00004c1f 	.word	0x00004c1f
    4b64:	00004c1f 	.word	0x00004c1f
    4b68:	00004c1f 	.word	0x00004c1f
    4b6c:	00004bcb 	.word	0x00004bcb
    4b70:	00004c1f 	.word	0x00004c1f
    4b74:	00004c1f 	.word	0x00004c1f
    4b78:	00004c1f 	.word	0x00004c1f
    4b7c:	00004c1f 	.word	0x00004c1f
    4b80:	00004c1f 	.word	0x00004c1f
    4b84:	00004c1f 	.word	0x00004c1f
    4b88:	00004c1f 	.word	0x00004c1f
    4b8c:	00004be9 	.word	0x00004be9
    4b90:	00004c1f 	.word	0x00004c1f
    4b94:	00004c1f 	.word	0x00004c1f
    4b98:	00004c1f 	.word	0x00004c1f
    4b9c:	00004c1f 	.word	0x00004c1f
    4ba0:	00004c1f 	.word	0x00004c1f
    4ba4:	00004c1f 	.word	0x00004c1f
    4ba8:	00004c1f 	.word	0x00004c1f
    4bac:	00004c07 	.word	0x00004c07
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    4bb0:	f243 0300 	movw	r3, #12288	; 0x3000
    4bb4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4bb8:	f243 0200 	movw	r2, #12288	; 0x3000
    4bbc:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4bc0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4bc2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4bc6:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4bc8:	e029      	b.n	4c1e <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    4bca:	f243 0300 	movw	r3, #12288	; 0x3000
    4bce:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4bd2:	f243 0200 	movw	r2, #12288	; 0x3000
    4bd6:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4bda:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4bdc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4be0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4be4:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4be6:	e01a      	b.n	4c1e <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    4be8:	f243 0300 	movw	r3, #12288	; 0x3000
    4bec:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4bf0:	f243 0200 	movw	r2, #12288	; 0x3000
    4bf4:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4bf8:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4bfa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4bfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    4c02:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4c04:	e00b      	b.n	4c1e <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    4c06:	f243 0300 	movw	r3, #12288	; 0x3000
    4c0a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4c0e:	f243 0200 	movw	r2, #12288	; 0x3000
    4c12:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4c16:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4c18:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    4c1c:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    4c1e:	f240 0300 	movw	r3, #0
    4c22:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c26:	687a      	ldr	r2, [r7, #4]
    4c28:	f002 0220 	and.w	r2, r2, #32
    4c2c:	2a00      	cmp	r2, #0
    4c2e:	d002      	beq.n	4c36 <MSS_MAC_configure+0x1aa>
    4c30:	f04f 0201 	mov.w	r2, #1
    4c34:	e001      	b.n	4c3a <MSS_MAC_configure+0x1ae>
    4c36:	f04f 0200 	mov.w	r2, #0
    4c3a:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    4c3e:	f240 0300 	movw	r3, #0
    4c42:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c46:	687a      	ldr	r2, [r7, #4]
    4c48:	f002 0240 	and.w	r2, r2, #64	; 0x40
    4c4c:	2a00      	cmp	r2, #0
    4c4e:	d002      	beq.n	4c56 <MSS_MAC_configure+0x1ca>
    4c50:	f04f 0201 	mov.w	r2, #1
    4c54:	e001      	b.n	4c5a <MSS_MAC_configure+0x1ce>
    4c56:	f04f 0200 	mov.w	r2, #0
    4c5a:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    4c5e:	f240 0300 	movw	r3, #0
    4c62:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c66:	687a      	ldr	r2, [r7, #4]
    4c68:	f002 0280 	and.w	r2, r2, #128	; 0x80
    4c6c:	2a00      	cmp	r2, #0
    4c6e:	d002      	beq.n	4c76 <MSS_MAC_configure+0x1ea>
    4c70:	f04f 0201 	mov.w	r2, #1
    4c74:	e001      	b.n	4c7a <MSS_MAC_configure+0x1ee>
    4c76:	f04f 0200 	mov.w	r2, #0
    4c7a:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    4c7e:	f240 0300 	movw	r3, #0
    4c82:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c86:	687a      	ldr	r2, [r7, #4]
    4c88:	f402 7200 	and.w	r2, r2, #512	; 0x200
    4c8c:	2a00      	cmp	r2, #0
    4c8e:	d002      	beq.n	4c96 <MSS_MAC_configure+0x20a>
    4c90:	f04f 0201 	mov.w	r2, #1
    4c94:	e001      	b.n	4c9a <MSS_MAC_configure+0x20e>
    4c96:	f04f 0200 	mov.w	r2, #0
    4c9a:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    4c9e:	687b      	ldr	r3, [r7, #4]
    4ca0:	b2db      	uxtb	r3, r3
    4ca2:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    4ca6:	687a      	ldr	r2, [r7, #4]
    4ca8:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    4cac:	2a00      	cmp	r2, #0
    4cae:	d002      	beq.n	4cb6 <MSS_MAC_configure+0x22a>
    4cb0:	f04f 0204 	mov.w	r2, #4
    4cb4:	e001      	b.n	4cba <MSS_MAC_configure+0x22e>
    4cb6:	f04f 0200 	mov.w	r2, #0
    4cba:	ea43 0302 	orr.w	r3, r3, r2
    4cbe:	b2db      	uxtb	r3, r3
    4cc0:	4618      	mov	r0, r3
    4cc2:	f002 fb43 	bl	734c <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    4cc6:	f000 fcad 	bl	5624 <MSS_MAC_auto_setup_link>
}
    4cca:	f107 0718 	add.w	r7, r7, #24
    4cce:	46bd      	mov	sp, r7
    4cd0:	bd80      	pop	{r7, pc}
    4cd2:	bf00      	nop

00004cd4 <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    4cd4:	b480      	push	{r7}
    4cd6:	b083      	sub	sp, #12
    4cd8:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    4cda:	f04f 0300 	mov.w	r3, #0
    4cde:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    4ce0:	f240 0300 	movw	r3, #0
    4ce4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4ce8:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    4cec:	2b00      	cmp	r3, #0
    4cee:	d003      	beq.n	4cf8 <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    4cf0:	687b      	ldr	r3, [r7, #4]
    4cf2:	f043 0301 	orr.w	r3, r3, #1
    4cf6:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    4cf8:	f240 0300 	movw	r3, #0
    4cfc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d00:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    4d04:	2b00      	cmp	r3, #0
    4d06:	d003      	beq.n	4d10 <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    4d08:	687b      	ldr	r3, [r7, #4]
    4d0a:	f043 0302 	orr.w	r3, r3, #2
    4d0e:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    4d10:	f240 0300 	movw	r3, #0
    4d14:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d18:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    4d1c:	2b00      	cmp	r3, #0
    4d1e:	d003      	beq.n	4d28 <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    4d20:	687b      	ldr	r3, [r7, #4]
    4d22:	f043 0304 	orr.w	r3, r3, #4
    4d26:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    4d28:	f243 0300 	movw	r3, #12288	; 0x3000
    4d2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4d32:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    4d36:	ea4f 3393 	mov.w	r3, r3, lsr #14
    4d3a:	2b02      	cmp	r3, #2
    4d3c:	d008      	beq.n	4d50 <MSS_MAC_get_configuration+0x7c>
    4d3e:	2b03      	cmp	r3, #3
    4d40:	d00b      	beq.n	4d5a <MSS_MAC_get_configuration+0x86>
    4d42:	2b01      	cmp	r3, #1
    4d44:	d10d      	bne.n	4d62 <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    4d46:	687b      	ldr	r3, [r7, #4]
    4d48:	f043 0308 	orr.w	r3, r3, #8
    4d4c:	607b      	str	r3, [r7, #4]
    4d4e:	e008      	b.n	4d62 <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    4d50:	687b      	ldr	r3, [r7, #4]
    4d52:	f043 0310 	orr.w	r3, r3, #16
    4d56:	607b      	str	r3, [r7, #4]
    4d58:	e003      	b.n	4d62 <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    4d5a:	687b      	ldr	r3, [r7, #4]
    4d5c:	f043 0318 	orr.w	r3, r3, #24
    4d60:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    4d62:	f240 0300 	movw	r3, #0
    4d66:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d6a:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    4d6e:	2b00      	cmp	r3, #0
    4d70:	d003      	beq.n	4d7a <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    4d72:	687b      	ldr	r3, [r7, #4]
    4d74:	f043 0320 	orr.w	r3, r3, #32
    4d78:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    4d7a:	f240 0300 	movw	r3, #0
    4d7e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d82:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    4d86:	2b00      	cmp	r3, #0
    4d88:	d003      	beq.n	4d92 <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    4d8a:	687b      	ldr	r3, [r7, #4]
    4d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4d90:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    4d92:	f240 0300 	movw	r3, #0
    4d96:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d9a:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    4d9e:	2b00      	cmp	r3, #0
    4da0:	d003      	beq.n	4daa <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    4da2:	687b      	ldr	r3, [r7, #4]
    4da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4da8:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    4daa:	f240 0300 	movw	r3, #0
    4dae:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4db2:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    4db6:	2b00      	cmp	r3, #0
    4db8:	d003      	beq.n	4dc2 <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    4dba:	687b      	ldr	r3, [r7, #4]
    4dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4dc0:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    4dc2:	f240 0300 	movw	r3, #0
    4dc6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4dca:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    4dce:	2b00      	cmp	r3, #0
    4dd0:	d003      	beq.n	4dda <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    4dd2:	687b      	ldr	r3, [r7, #4]
    4dd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    4dd8:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    4dda:	f240 0300 	movw	r3, #0
    4dde:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4de2:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4de6:	2b00      	cmp	r3, #0
    4de8:	d003      	beq.n	4df2 <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    4dea:	687b      	ldr	r3, [r7, #4]
    4dec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    4df0:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    4df2:	f240 0300 	movw	r3, #0
    4df6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4dfa:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4dfe:	2b00      	cmp	r3, #0
    4e00:	d003      	beq.n	4e0a <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    4e02:	687b      	ldr	r3, [r7, #4]
    4e04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4e08:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    4e0a:	687b      	ldr	r3, [r7, #4]
}
    4e0c:	4618      	mov	r0, r3
    4e0e:	f107 070c 	add.w	r7, r7, #12
    4e12:	46bd      	mov	sp, r7
    4e14:	bc80      	pop	{r7}
    4e16:	4770      	bx	lr

00004e18 <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    4e18:	b580      	push	{r7, lr}
    4e1a:	b08a      	sub	sp, #40	; 0x28
    4e1c:	af00      	add	r7, sp, #0
    4e1e:	4603      	mov	r3, r0
    4e20:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    4e22:	f04f 0300 	mov.w	r3, #0
    4e26:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    4e28:	f240 236c 	movw	r3, #620	; 0x26c
    4e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e30:	681a      	ldr	r2, [r3, #0]
    4e32:	f240 2364 	movw	r3, #612	; 0x264
    4e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e3a:	681b      	ldr	r3, [r3, #0]
    4e3c:	429a      	cmp	r2, r3
    4e3e:	d109      	bne.n	4e54 <MSS_MAC_tx_packet+0x3c>
    4e40:	f04f 0328 	mov.w	r3, #40	; 0x28
    4e44:	f383 8811 	msr	BASEPRI, r3
    4e48:	f3bf 8f6f 	isb	sy
    4e4c:	f3bf 8f4f 	dsb	sy
    4e50:	61bb      	str	r3, [r7, #24]
    4e52:	e7fe      	b.n	4e52 <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    4e54:	88fb      	ldrh	r3, [r7, #6]
    4e56:	2b0b      	cmp	r3, #11
    4e58:	d809      	bhi.n	4e6e <MSS_MAC_tx_packet+0x56>
    4e5a:	f04f 0328 	mov.w	r3, #40	; 0x28
    4e5e:	f383 8811 	msr	BASEPRI, r3
    4e62:	f3bf 8f6f 	isb	sy
    4e66:	f3bf 8f4f 	dsb	sy
    4e6a:	61fb      	str	r3, [r7, #28]
    4e6c:	e7fe      	b.n	4e6c <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    4e6e:	f24a 6378 	movw	r3, #42616	; 0xa678
    4e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e76:	791b      	ldrb	r3, [r3, #4]
    4e78:	f003 0308 	and.w	r3, r3, #8
    4e7c:	2b00      	cmp	r3, #0
    4e7e:	d10e      	bne.n	4e9e <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    4e80:	88fa      	ldrh	r2, [r7, #6]
    4e82:	f240 53ea 	movw	r3, #1514	; 0x5ea
    4e86:	429a      	cmp	r2, r3
    4e88:	d909      	bls.n	4e9e <MSS_MAC_tx_packet+0x86>
    4e8a:	f04f 0328 	mov.w	r3, #40	; 0x28
    4e8e:	f383 8811 	msr	BASEPRI, r3
    4e92:	f3bf 8f6f 	isb	sy
    4e96:	f3bf 8f4f 	dsb	sy
    4e9a:	623b      	str	r3, [r7, #32]
    4e9c:	e7fe      	b.n	4e9c <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    4e9e:	f00f fb63 	bl	14568 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    4ea2:	f24a 6378 	movw	r3, #42616	; 0xa678
    4ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    4eac:	2b00      	cmp	r3, #0
    4eae:	db07      	blt.n	4ec0 <MSS_MAC_tx_packet+0xa8>
    4eb0:	f24a 6378 	movw	r3, #42616	; 0xa678
    4eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    4ebc:	2b00      	cmp	r3, #0
    4ebe:	da02      	bge.n	4ec6 <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    4ec0:	f06f 0303 	mvn.w	r3, #3
    4ec4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    4ec6:	f00f fb87 	bl	145d8 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    4eca:	f24a 6378 	movw	r3, #42616	; 0xa678
    4ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4ed4:	2b00      	cmp	r3, #0
    4ed6:	d009      	beq.n	4eec <MSS_MAC_tx_packet+0xd4>
    4ed8:	f04f 0328 	mov.w	r3, #40	; 0x28
    4edc:	f383 8811 	msr	BASEPRI, r3
    4ee0:	f3bf 8f6f 	isb	sy
    4ee4:	f3bf 8f4f 	dsb	sy
    4ee8:	627b      	str	r3, [r7, #36]	; 0x24
    4eea:	e7fe      	b.n	4eea <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    4eec:	697b      	ldr	r3, [r7, #20]
    4eee:	2b00      	cmp	r3, #0
    4ef0:	f040 820d 	bne.w	530e <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    4ef4:	f240 0300 	movw	r3, #0
    4ef8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4efc:	f04f 0200 	mov.w	r2, #0
    4f00:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4f04:	f00f fb30 	bl	14568 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4f08:	f04f 0300 	mov.w	r3, #0
    4f0c:	613b      	str	r3, [r7, #16]
    4f0e:	e1f8      	b.n	5302 <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4f10:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4f1a:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f22:	f102 0207 	add.w	r2, r2, #7
    4f26:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f2a:	4413      	add	r3, r2
    4f2c:	f103 0308 	add.w	r3, r3, #8
    4f30:	f04f 0200 	mov.w	r2, #0
    4f34:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    4f36:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f3e:	791b      	ldrb	r3, [r3, #4]
    4f40:	f003 0304 	and.w	r3, r3, #4
    4f44:	2b00      	cmp	r3, #0
    4f46:	d023      	beq.n	4f90 <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    4f48:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f50:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4f52:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4f5c:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f64:	f102 0207 	add.w	r2, r2, #7
    4f68:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f6c:	4413      	add	r3, r2
    4f6e:	f103 0308 	add.w	r3, r3, #8
    4f72:	681b      	ldr	r3, [r3, #0]
    4f74:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    4f78:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f80:	f101 0107 	add.w	r1, r1, #7
    4f84:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4f88:	440b      	add	r3, r1
    4f8a:	f103 0308 	add.w	r3, r3, #8
    4f8e:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4f90:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f98:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4f9a:	f24a 6378 	movw	r3, #42616	; 0xa678
    4f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fa2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4fa4:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fac:	f102 0207 	add.w	r2, r2, #7
    4fb0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4fb4:	4413      	add	r3, r2
    4fb6:	f103 0308 	add.w	r3, r3, #8
    4fba:	681b      	ldr	r3, [r3, #0]
    4fbc:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    4fc0:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fc8:	f101 0107 	add.w	r1, r1, #7
    4fcc:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4fd0:	440b      	add	r3, r1
    4fd2:	f103 0308 	add.w	r3, r3, #8
    4fd6:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    4fd8:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fe0:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4fe2:	f24a 6378 	movw	r3, #42616	; 0xa678
    4fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4fec:	f24a 6378 	movw	r3, #42616	; 0xa678
    4ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ff4:	f102 0207 	add.w	r2, r2, #7
    4ff8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4ffc:	4413      	add	r3, r2
    4ffe:	f103 0308 	add.w	r3, r3, #8
    5002:	681a      	ldr	r2, [r3, #0]
    5004:	88fb      	ldrh	r3, [r7, #6]
    5006:	ea42 0203 	orr.w	r2, r2, r3
    500a:	f24a 6378 	movw	r3, #42616	; 0xa678
    500e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5012:	f101 0107 	add.w	r1, r1, #7
    5016:	ea4f 1101 	mov.w	r1, r1, lsl #4
    501a:	440b      	add	r3, r1
    501c:	f103 0308 	add.w	r3, r3, #8
    5020:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    5022:	f24a 6378 	movw	r3, #42616	; 0xa678
    5026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    502e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    5032:	f24a 6378 	movw	r3, #42616	; 0xa678
    5036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    503a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    503e:	88fa      	ldrh	r2, [r7, #6]
    5040:	f240 53ec 	movw	r3, #1516	; 0x5ec
    5044:	429a      	cmp	r2, r3
    5046:	d902      	bls.n	504e <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    5048:	f240 53ec 	movw	r3, #1516	; 0x5ec
    504c:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    504e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5056:	6f19      	ldr	r1, [r3, #112]	; 0x70
    5058:	f240 236c 	movw	r3, #620	; 0x26c
    505c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5060:	681b      	ldr	r3, [r3, #0]
    5062:	461a      	mov	r2, r3
    5064:	f24a 6378 	movw	r3, #42616	; 0xa678
    5068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    506c:	ea4f 1101 	mov.w	r1, r1, lsl #4
    5070:	440b      	add	r3, r1
    5072:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    5076:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    5078:	f24a 6378 	movw	r3, #42616	; 0xa678
    507c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5080:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    5082:	f24a 6378 	movw	r3, #42616	; 0xa678
    5086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    508a:	f102 0207 	add.w	r2, r2, #7
    508e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5092:	4413      	add	r3, r2
    5094:	f103 0304 	add.w	r3, r3, #4
    5098:	681b      	ldr	r3, [r3, #0]
    509a:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    509c:	68fb      	ldr	r3, [r7, #12]
    509e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    50a2:	2b00      	cmp	r3, #0
    50a4:	d027      	beq.n	50f6 <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    50a6:	f24a 6378 	movw	r3, #42616	; 0xa678
    50aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50ae:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    50b2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    50b6:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    50ba:	ea4f 6303 	mov.w	r3, r3, lsl #24
    50be:	ea43 0302 	orr.w	r3, r3, r2
    50c2:	f103 0201 	add.w	r2, r3, #1
    50c6:	f24a 6378 	movw	r3, #42616	; 0xa678
    50ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50ce:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    50d2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    50d6:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    50da:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    50de:	ea40 0101 	orr.w	r1, r0, r1
    50e2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    50e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    50ea:	f04f 0100 	mov.w	r1, #0
    50ee:	ea41 0202 	orr.w	r2, r1, r2
    50f2:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    50f6:	68fb      	ldr	r3, [r7, #12]
    50f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    50fc:	2b00      	cmp	r3, #0
    50fe:	d027      	beq.n	5150 <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    5100:	f24a 6378 	movw	r3, #42616	; 0xa678
    5104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5108:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    510c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5110:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5114:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5118:	ea43 0302 	orr.w	r3, r3, r2
    511c:	f103 0201 	add.w	r2, r3, #1
    5120:	f24a 6378 	movw	r3, #42616	; 0xa678
    5124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5128:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    512c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5130:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    5134:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5138:	ea40 0101 	orr.w	r1, r0, r1
    513c:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    5140:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5144:	f04f 0100 	mov.w	r1, #0
    5148:	ea41 0202 	orr.w	r2, r1, r2
    514c:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    5150:	68fb      	ldr	r3, [r7, #12]
    5152:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5156:	2b00      	cmp	r3, #0
    5158:	d027      	beq.n	51aa <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    515a:	f24a 6378 	movw	r3, #42616	; 0xa678
    515e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5162:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5166:	ea4f 2212 	mov.w	r2, r2, lsr #8
    516a:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    516e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5172:	ea43 0302 	orr.w	r3, r3, r2
    5176:	f103 0201 	add.w	r2, r3, #1
    517a:	f24a 6378 	movw	r3, #42616	; 0xa678
    517e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5182:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5186:	ea4f 2101 	mov.w	r1, r1, lsl #8
    518a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    518e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5192:	ea40 0101 	orr.w	r1, r0, r1
    5196:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    519a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    519e:	f04f 0100 	mov.w	r1, #0
    51a2:	ea41 0202 	orr.w	r2, r1, r2
    51a6:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    51aa:	68fb      	ldr	r3, [r7, #12]
    51ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
    51b0:	2b00      	cmp	r3, #0
    51b2:	d027      	beq.n	5204 <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    51b4:	f24a 6378 	movw	r3, #42616	; 0xa678
    51b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51bc:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    51c0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    51c4:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    51c8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    51cc:	ea43 0302 	orr.w	r3, r3, r2
    51d0:	f103 0201 	add.w	r2, r3, #1
    51d4:	f24a 6378 	movw	r3, #42616	; 0xa678
    51d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51dc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    51e0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    51e4:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    51e8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    51ec:	ea40 0101 	orr.w	r1, r0, r1
    51f0:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    51f4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    51f8:	f04f 0100 	mov.w	r1, #0
    51fc:	ea41 0202 	orr.w	r2, r1, r2
    5200:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    5204:	68fb      	ldr	r3, [r7, #12]
    5206:	f003 0302 	and.w	r3, r3, #2
    520a:	2b00      	cmp	r3, #0
    520c:	d027      	beq.n	525e <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    520e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5216:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    521a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    521e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5222:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5226:	ea43 0302 	orr.w	r3, r3, r2
    522a:	f103 0201 	add.w	r2, r3, #1
    522e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5236:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    523a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    523e:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    5242:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5246:	ea40 0101 	orr.w	r1, r0, r1
    524a:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    524e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5252:	f04f 0100 	mov.w	r1, #0
    5256:	ea41 0202 	orr.w	r2, r1, r2
    525a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    525e:	f24a 6378 	movw	r3, #42616	; 0xa678
    5262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5266:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    526a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    526e:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5272:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5276:	ea43 0302 	orr.w	r3, r3, r2
    527a:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    527c:	68fb      	ldr	r3, [r7, #12]
    527e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    5282:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    5286:	441a      	add	r2, r3
    5288:	f24a 6378 	movw	r3, #42616	; 0xa678
    528c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5290:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5294:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5298:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    529c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    52a0:	ea40 0101 	orr.w	r1, r0, r1
    52a4:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    52a8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    52ac:	f04f 0100 	mov.w	r1, #0
    52b0:	ea41 0202 	orr.w	r2, r1, r2
    52b4:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    52b8:	f24a 6378 	movw	r3, #42616	; 0xa678
    52bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    52c2:	f24a 6378 	movw	r3, #42616	; 0xa678
    52c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52ca:	f102 0207 	add.w	r2, r2, #7
    52ce:	ea4f 1202 	mov.w	r2, r2, lsl #4
    52d2:	4413      	add	r3, r2
    52d4:	f103 0304 	add.w	r3, r3, #4
    52d8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    52dc:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    52de:	f24a 6378 	movw	r3, #42616	; 0xa678
    52e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    52e8:	f103 0301 	add.w	r3, r3, #1
    52ec:	f003 0201 	and.w	r2, r3, #1
    52f0:	f24a 6378 	movw	r3, #42616	; 0xa678
    52f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52f8:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    52fa:	693b      	ldr	r3, [r7, #16]
    52fc:	f103 0301 	add.w	r3, r3, #1
    5300:	613b      	str	r3, [r7, #16]
    5302:	693b      	ldr	r3, [r7, #16]
    5304:	2b01      	cmp	r3, #1
    5306:	f67f ae03 	bls.w	4f10 <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    530a:	f00f f965 	bl	145d8 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    530e:	697b      	ldr	r3, [r7, #20]
    5310:	2b00      	cmp	r3, #0
    5312:	d119      	bne.n	5348 <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    5314:	88fb      	ldrh	r3, [r7, #6]
    5316:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    5318:	f240 0300 	movw	r3, #0
    531c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5320:	f04f 0201 	mov.w	r2, #1
    5324:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    5328:	f243 0300 	movw	r3, #12288	; 0x3000
    532c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5330:	f04f 0201 	mov.w	r2, #1
    5334:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    5336:	f001 fd51 	bl	6ddc <MAC_obtain_buffer>
    533a:	4602      	mov	r2, r0
    533c:	f240 236c 	movw	r3, #620	; 0x26c
    5340:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5344:	601a      	str	r2, [r3, #0]
    5346:	e002      	b.n	534e <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    5348:	f04f 0300 	mov.w	r3, #0
    534c:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    534e:	697b      	ldr	r3, [r7, #20]
}
    5350:	4618      	mov	r0, r3
    5352:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5356:	46bd      	mov	sp, r7
    5358:	bd80      	pop	{r7, pc}
    535a:	bf00      	nop

0000535c <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    535c:	b580      	push	{r7, lr}
    535e:	b082      	sub	sp, #8
    5360:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    5362:	f001 f9a5 	bl	66b0 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    5366:	f24a 6378 	movw	r3, #42616	; 0xa678
    536a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    536e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5372:	f24a 6378 	movw	r3, #42616	; 0xa678
    5376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    537a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    537e:	4413      	add	r3, r2
    5380:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5384:	681b      	ldr	r3, [r3, #0]
    5386:	2b00      	cmp	r3, #0
    5388:	da03      	bge.n	5392 <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    538a:	f04f 0300 	mov.w	r3, #0
    538e:	603b      	str	r3, [r7, #0]
    5390:	e018      	b.n	53c4 <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    5392:	f24a 6378 	movw	r3, #42616	; 0xa678
    5396:	f2c2 0300 	movt	r3, #8192	; 0x2000
    539a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    539e:	f24a 6378 	movw	r3, #42616	; 0xa678
    53a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53a6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    53aa:	4413      	add	r3, r2
    53ac:	f103 0398 	add.w	r3, r3, #152	; 0x98
    53b0:	681b      	ldr	r3, [r3, #0]
    53b2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    53b6:	ea4f 4383 	mov.w	r3, r3, lsl #18
    53ba:	ea4f 4393 	mov.w	r3, r3, lsr #18
    53be:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    53c0:	687b      	ldr	r3, [r7, #4]
    53c2:	603b      	str	r3, [r7, #0]
    }
    return retval;
    53c4:	683b      	ldr	r3, [r7, #0]
}
    53c6:	4618      	mov	r0, r3
    53c8:	f107 0708 	add.w	r7, r7, #8
    53cc:	46bd      	mov	sp, r7
    53ce:	bd80      	pop	{r7, pc}

000053d0 <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    53d0:	b590      	push	{r4, r7, lr}
    53d2:	b083      	sub	sp, #12
    53d4:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    53d6:	f04f 0300 	mov.w	r3, #0
    53da:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    53dc:	f001 f968 	bl	66b0 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    53e0:	f24a 6378 	movw	r3, #42616	; 0xa678
    53e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53e8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    53ec:	f24a 6378 	movw	r3, #42616	; 0xa678
    53f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53f4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    53f8:	4413      	add	r3, r2
    53fa:	f103 0398 	add.w	r3, r3, #152	; 0x98
    53fe:	681b      	ldr	r3, [r3, #0]
    5400:	2b00      	cmp	r3, #0
    5402:	db56      	blt.n	54b2 <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    5404:	f24a 6378 	movw	r3, #42616	; 0xa678
    5408:	f2c2 0300 	movt	r3, #8192	; 0x2000
    540c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5410:	f24a 6378 	movw	r3, #42616	; 0xa678
    5414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5418:	ea4f 1202 	mov.w	r2, r2, lsl #4
    541c:	4413      	add	r3, r2
    541e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5422:	681b      	ldr	r3, [r3, #0]
    5424:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    5428:	b29b      	uxth	r3, r3
    542a:	ea4f 4383 	mov.w	r3, r3, lsl #18
    542e:	ea4f 4393 	mov.w	r3, r3, lsr #18
    5432:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    5434:	88fb      	ldrh	r3, [r7, #6]
    5436:	f1a3 0304 	sub.w	r3, r3, #4
    543a:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    543c:	88fb      	ldrh	r3, [r7, #6]
    543e:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    5442:	d902      	bls.n	544a <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    5444:	f06f 0304 	mvn.w	r3, #4
    5448:	e034      	b.n	54b4 <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    544a:	f240 236c 	movw	r3, #620	; 0x26c
    544e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5452:	681b      	ldr	r3, [r3, #0]
    5454:	4618      	mov	r0, r3
    5456:	f001 fd7d 	bl	6f54 <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    545a:	f24a 6378 	movw	r3, #42616	; 0xa678
    545e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5462:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5466:	f24a 6378 	movw	r3, #42616	; 0xa678
    546a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    546e:	f102 020a 	add.w	r2, r2, #10
    5472:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5476:	4413      	add	r3, r2
    5478:	681b      	ldr	r3, [r3, #0]
    547a:	461a      	mov	r2, r3
    547c:	f240 236c 	movw	r3, #620	; 0x26c
    5480:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5484:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    5486:	f24a 6378 	movw	r3, #42616	; 0xa678
    548a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    548e:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    5492:	f001 fca3 	bl	6ddc <MAC_obtain_buffer>
    5496:	4603      	mov	r3, r0
    5498:	461a      	mov	r2, r3
    549a:	f24a 6378 	movw	r3, #42616	; 0xa678
    549e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54a2:	f104 010a 	add.w	r1, r4, #10
    54a6:	ea4f 1101 	mov.w	r1, r1, lsl #4
    54aa:	440b      	add	r3, r1
    54ac:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    54ae:	f000 fcb9 	bl	5e24 <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    54b2:	88fb      	ldrh	r3, [r7, #6]
}
    54b4:	4618      	mov	r0, r3
    54b6:	f107 070c 	add.w	r7, r7, #12
    54ba:	46bd      	mov	sp, r7
    54bc:	bd90      	pop	{r4, r7, pc}
    54be:	bf00      	nop

000054c0 <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    54c0:	b580      	push	{r7, lr}
    54c2:	b084      	sub	sp, #16
    54c4:	af00      	add	r7, sp, #0
    54c6:	6078      	str	r0, [r7, #4]
    54c8:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    54ca:	f04f 0300 	mov.w	r3, #0
    54ce:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    54d0:	f04f 0300 	mov.w	r3, #0
    54d4:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    54d6:	683b      	ldr	r3, [r7, #0]
    54d8:	f1b3 3fff 	cmp.w	r3, #4294967295
    54dc:	d009      	beq.n	54f2 <MSS_MAC_rx_packet_ptrset+0x32>
    54de:	683b      	ldr	r3, [r7, #0]
    54e0:	2b00      	cmp	r3, #0
    54e2:	d006      	beq.n	54f2 <MSS_MAC_rx_packet_ptrset+0x32>
    54e4:	683b      	ldr	r3, [r7, #0]
    54e6:	2b00      	cmp	r3, #0
    54e8:	d006      	beq.n	54f8 <MSS_MAC_rx_packet_ptrset+0x38>
    54ea:	683b      	ldr	r3, [r7, #0]
    54ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    54f0:	d802      	bhi.n	54f8 <MSS_MAC_rx_packet_ptrset+0x38>
    54f2:	f04f 0301 	mov.w	r3, #1
    54f6:	e001      	b.n	54fc <MSS_MAC_rx_packet_ptrset+0x3c>
    54f8:	f04f 0300 	mov.w	r3, #0
    54fc:	2b00      	cmp	r3, #0
    54fe:	d109      	bne.n	5514 <MSS_MAC_rx_packet_ptrset+0x54>
    5500:	f04f 0328 	mov.w	r3, #40	; 0x28
    5504:	f383 8811 	msr	BASEPRI, r3
    5508:	f3bf 8f6f 	isb	sy
    550c:	f3bf 8f4f 	dsb	sy
    5510:	60fb      	str	r3, [r7, #12]
    5512:	e7fe      	b.n	5512 <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    5514:	f001 f8cc 	bl	66b0 <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    5518:	683b      	ldr	r3, [r7, #0]
    551a:	f1b3 3fff 	cmp.w	r3, #4294967295
    551e:	d018      	beq.n	5552 <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    5520:	683b      	ldr	r3, [r7, #0]
    5522:	2b00      	cmp	r3, #0
    5524:	d104      	bne.n	5530 <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    5526:	f04f 0000 	mov.w	r0, #0
    552a:	f001 f913 	bl	6754 <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    552e:	e011      	b.n	5554 <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    5530:	6838      	ldr	r0, [r7, #0]
    5532:	f001 f90f 	bl	6754 <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5536:	e00d      	b.n	5554 <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    5538:	683b      	ldr	r3, [r7, #0]
    553a:	f1b3 3fff 	cmp.w	r3, #4294967295
    553e:	d009      	beq.n	5554 <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    5540:	f001 f930 	bl	67a4 <MAC_get_time_out>
    5544:	4603      	mov	r3, r0
    5546:	2b00      	cmp	r3, #0
    5548:	d104      	bne.n	5554 <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    554a:	f04f 0301 	mov.w	r3, #1
    554e:	72fb      	strb	r3, [r7, #11]
    5550:	e000      	b.n	5554 <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5552:	bf00      	nop
    5554:	f24a 6378 	movw	r3, #42616	; 0xa678
    5558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    555c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5560:	f24a 6378 	movw	r3, #42616	; 0xa678
    5564:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5568:	ea4f 1202 	mov.w	r2, r2, lsl #4
    556c:	4413      	add	r3, r2
    556e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5572:	681b      	ldr	r3, [r3, #0]
    5574:	2b00      	cmp	r3, #0
    5576:	da03      	bge.n	5580 <MSS_MAC_rx_packet_ptrset+0xc0>
    5578:	f997 300b 	ldrsb.w	r3, [r7, #11]
    557c:	2b00      	cmp	r3, #0
    557e:	d0db      	beq.n	5538 <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    5580:	f997 300b 	ldrsb.w	r3, [r7, #11]
    5584:	2b00      	cmp	r3, #0
    5586:	d12e      	bne.n	55e6 <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    5588:	f24a 6378 	movw	r3, #42616	; 0xa678
    558c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5590:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5594:	f24a 6378 	movw	r3, #42616	; 0xa678
    5598:	f2c2 0300 	movt	r3, #8192	; 0x2000
    559c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    55a0:	4413      	add	r3, r2
    55a2:	f103 0398 	add.w	r3, r3, #152	; 0x98
    55a6:	681b      	ldr	r3, [r3, #0]
    55a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    55ac:	b29b      	uxth	r3, r3
    55ae:	ea4f 4383 	mov.w	r3, r3, lsl #18
    55b2:	ea4f 4393 	mov.w	r3, r3, lsr #18
    55b6:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    55b8:	893b      	ldrh	r3, [r7, #8]
    55ba:	f1a3 0304 	sub.w	r3, r3, #4
    55be:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    55c0:	f24a 6378 	movw	r3, #42616	; 0xa678
    55c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55c8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    55cc:	f24a 6378 	movw	r3, #42616	; 0xa678
    55d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55d4:	f102 020a 	add.w	r2, r2, #10
    55d8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    55dc:	4413      	add	r3, r2
    55de:	681b      	ldr	r3, [r3, #0]
    55e0:	461a      	mov	r2, r3
    55e2:	687b      	ldr	r3, [r7, #4]
    55e4:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    55e6:	893b      	ldrh	r3, [r7, #8]
}
    55e8:	4618      	mov	r0, r3
    55ea:	f107 0710 	add.w	r7, r7, #16
    55ee:	46bd      	mov	sp, r7
    55f0:	bd80      	pop	{r7, pc}
    55f2:	bf00      	nop

000055f4 <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    55f4:	b580      	push	{r7, lr}
    55f6:	b082      	sub	sp, #8
    55f8:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    55fa:	f001 fe6b 	bl	72d4 <PHY_link_status>
    55fe:	4603      	mov	r3, r0
    5600:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    5602:	687b      	ldr	r3, [r7, #4]
    5604:	2b01      	cmp	r3, #1
    5606:	d106      	bne.n	5616 <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    5608:	f001 fe7c 	bl	7304 <PHY_link_type>
    560c:	4603      	mov	r3, r0
    560e:	687a      	ldr	r2, [r7, #4]
    5610:	ea42 0303 	orr.w	r3, r2, r3
    5614:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    5616:	687b      	ldr	r3, [r7, #4]
}
    5618:	4618      	mov	r0, r3
    561a:	f107 0708 	add.w	r7, r7, #8
    561e:	46bd      	mov	sp, r7
    5620:	bd80      	pop	{r7, pc}
    5622:	bf00      	nop

00005624 <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    5624:	b580      	push	{r7, lr}
    5626:	b084      	sub	sp, #16
    5628:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    562a:	f001 fe2b 	bl	7284 <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    562e:	f7ff ffe1 	bl	55f4 <MSS_MAC_link_status>
    5632:	4603      	mov	r3, r0
    5634:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    5636:	683b      	ldr	r3, [r7, #0]
    5638:	f003 0301 	and.w	r3, r3, #1
    563c:	b2db      	uxtb	r3, r3
    563e:	2b00      	cmp	r3, #0
    5640:	d051      	beq.n	56e6 <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    5642:	f000 ffb9 	bl	65b8 <MAC_stop_transmission>
    5646:	4603      	mov	r3, r0
    5648:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    564a:	687b      	ldr	r3, [r7, #4]
    564c:	2b00      	cmp	r3, #0
    564e:	d013      	beq.n	5678 <MSS_MAC_auto_setup_link+0x54>
    5650:	687b      	ldr	r3, [r7, #4]
    5652:	b2da      	uxtb	r2, r3
    5654:	f24a 6378 	movw	r3, #42616	; 0xa678
    5658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    565c:	715a      	strb	r2, [r3, #5]
    565e:	687b      	ldr	r3, [r7, #4]
    5660:	2b00      	cmp	r3, #0
    5662:	d009      	beq.n	5678 <MSS_MAC_auto_setup_link+0x54>
    5664:	f04f 0328 	mov.w	r3, #40	; 0x28
    5668:	f383 8811 	msr	BASEPRI, r3
    566c:	f3bf 8f6f 	isb	sy
    5670:	f3bf 8f4f 	dsb	sy
    5674:	60bb      	str	r3, [r7, #8]
    5676:	e7fe      	b.n	5676 <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    5678:	f000 ffdc 	bl	6634 <MAC_stop_receiving>
    567c:	4603      	mov	r3, r0
    567e:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    5680:	687b      	ldr	r3, [r7, #4]
    5682:	2b00      	cmp	r3, #0
    5684:	d013      	beq.n	56ae <MSS_MAC_auto_setup_link+0x8a>
    5686:	687b      	ldr	r3, [r7, #4]
    5688:	b2da      	uxtb	r2, r3
    568a:	f24a 6378 	movw	r3, #42616	; 0xa678
    568e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5692:	715a      	strb	r2, [r3, #5]
    5694:	687b      	ldr	r3, [r7, #4]
    5696:	2b00      	cmp	r3, #0
    5698:	d009      	beq.n	56ae <MSS_MAC_auto_setup_link+0x8a>
    569a:	f04f 0328 	mov.w	r3, #40	; 0x28
    569e:	f383 8811 	msr	BASEPRI, r3
    56a2:	f3bf 8f6f 	isb	sy
    56a6:	f3bf 8f4f 	dsb	sy
    56aa:	60fb      	str	r3, [r7, #12]
    56ac:	e7fe      	b.n	56ac <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    56ae:	f240 0300 	movw	r3, #0
    56b2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    56b6:	683a      	ldr	r2, [r7, #0]
    56b8:	f002 0202 	and.w	r2, r2, #2
    56bc:	2a00      	cmp	r2, #0
    56be:	d002      	beq.n	56c6 <MSS_MAC_auto_setup_link+0xa2>
    56c0:	f04f 0201 	mov.w	r2, #1
    56c4:	e001      	b.n	56ca <MSS_MAC_auto_setup_link+0xa6>
    56c6:	f04f 0200 	mov.w	r2, #0
    56ca:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    56ce:	f240 0300 	movw	r3, #0
    56d2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    56d6:	f04f 0201 	mov.w	r2, #1
    56da:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    56de:	f000 ff9b 	bl	6618 <MAC_start_transmission>
	    MAC_start_receiving();
    56e2:	f000 ffd7 	bl	6694 <MAC_start_receiving>
    }

    return link;
    56e6:	683b      	ldr	r3, [r7, #0]
}
    56e8:	4618      	mov	r0, r3
    56ea:	f107 0710 	add.w	r7, r7, #16
    56ee:	46bd      	mov	sp, r7
    56f0:	bd80      	pop	{r7, pc}
    56f2:	bf00      	nop

000056f4 <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    56f4:	b580      	push	{r7, lr}
    56f6:	b084      	sub	sp, #16
    56f8:	af00      	add	r7, sp, #0
    56fa:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    56fc:	687b      	ldr	r3, [r7, #4]
    56fe:	781b      	ldrb	r3, [r3, #0]
    5700:	f003 0301 	and.w	r3, r3, #1
    5704:	2b00      	cmp	r3, #0
    5706:	d009      	beq.n	571c <MSS_MAC_set_mac_address+0x28>
    5708:	f04f 0328 	mov.w	r3, #40	; 0x28
    570c:	f383 8811 	msr	BASEPRI, r3
    5710:	f3bf 8f6f 	isb	sy
    5714:	f3bf 8f4f 	dsb	sy
    5718:	60fb      	str	r3, [r7, #12]
    571a:	e7fe      	b.n	571a <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    571c:	481c      	ldr	r0, [pc, #112]	; (5790 <MSS_MAC_set_mac_address+0x9c>)
    571e:	6879      	ldr	r1, [r7, #4]
    5720:	f04f 0206 	mov.w	r2, #6
    5724:	f001 faf8 	bl	6d18 <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5728:	f24a 6378 	movw	r3, #42616	; 0xa678
    572c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5730:	791b      	ldrb	r3, [r3, #4]
    5732:	f003 0302 	and.w	r3, r3, #2
    5736:	2b00      	cmp	r3, #0
    5738:	d023      	beq.n	5782 <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    573a:	f04f 0354 	mov.w	r3, #84	; 0x54
    573e:	60bb      	str	r3, [r7, #8]
    5740:	e01c      	b.n	577c <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    5742:	68ba      	ldr	r2, [r7, #8]
    5744:	f24a 6378 	movw	r3, #42616	; 0xa678
    5748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    574c:	4413      	add	r3, r2
    574e:	7b1b      	ldrb	r3, [r3, #12]
    5750:	f003 0301 	and.w	r3, r3, #1
    5754:	b2db      	uxtb	r3, r3
    5756:	2b00      	cmp	r3, #0
    5758:	d003      	beq.n	5762 <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    575a:	f04f 33ff 	mov.w	r3, #4294967295
    575e:	60bb      	str	r3, [r7, #8]
    5760:	e008      	b.n	5774 <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    5762:	68ba      	ldr	r2, [r7, #8]
    5764:	4b0b      	ldr	r3, [pc, #44]	; (5794 <MSS_MAC_set_mac_address+0xa0>)
    5766:	4413      	add	r3, r2
    5768:	4618      	mov	r0, r3
    576a:	4909      	ldr	r1, [pc, #36]	; (5790 <MSS_MAC_set_mac_address+0x9c>)
    576c:	f04f 0206 	mov.w	r2, #6
    5770:	f001 fad2 	bl	6d18 <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    5774:	68bb      	ldr	r3, [r7, #8]
    5776:	f1a3 0306 	sub.w	r3, r3, #6
    577a:	60bb      	str	r3, [r7, #8]
    577c:	68bb      	ldr	r3, [r7, #8]
    577e:	2b00      	cmp	r3, #0
    5780:	dadf      	bge.n	5742 <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    5782:	f000 fd63 	bl	624c <MAC_send_setup_frame>
}
    5786:	f107 0710 	add.w	r7, r7, #16
    578a:	46bd      	mov	sp, r7
    578c:	bd80      	pop	{r7, pc}
    578e:	bf00      	nop
    5790:	2000a67e 	.word	0x2000a67e
    5794:	2000a684 	.word	0x2000a684

00005798 <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    5798:	b580      	push	{r7, lr}
    579a:	b082      	sub	sp, #8
    579c:	af00      	add	r7, sp, #0
    579e:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    57a0:	6878      	ldr	r0, [r7, #4]
    57a2:	4904      	ldr	r1, [pc, #16]	; (57b4 <MSS_MAC_get_mac_address+0x1c>)
    57a4:	f04f 0206 	mov.w	r2, #6
    57a8:	f001 fab6 	bl	6d18 <MAC_memcpy>
}
    57ac:	f107 0708 	add.w	r7, r7, #8
    57b0:	46bd      	mov	sp, r7
    57b2:	bd80      	pop	{r7, pc}
    57b4:	2000a67e 	.word	0x2000a67e

000057b8 <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    57b8:	b580      	push	{r7, lr}
    57ba:	b08a      	sub	sp, #40	; 0x28
    57bc:	af00      	add	r7, sp, #0
    57be:	4603      	mov	r3, r0
    57c0:	6039      	str	r1, [r7, #0]
    57c2:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    57c4:	88fb      	ldrh	r3, [r7, #6]
    57c6:	2b00      	cmp	r3, #0
    57c8:	d007      	beq.n	57da <MSS_MAC_set_mac_filters+0x22>
    57ca:	f240 2364 	movw	r3, #612	; 0x264
    57ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57d2:	681b      	ldr	r3, [r3, #0]
    57d4:	683a      	ldr	r2, [r7, #0]
    57d6:	429a      	cmp	r2, r3
    57d8:	d002      	beq.n	57e0 <MSS_MAC_set_mac_filters+0x28>
    57da:	f04f 0301 	mov.w	r3, #1
    57de:	e001      	b.n	57e4 <MSS_MAC_set_mac_filters+0x2c>
    57e0:	f04f 0300 	mov.w	r3, #0
    57e4:	2b00      	cmp	r3, #0
    57e6:	d109      	bne.n	57fc <MSS_MAC_set_mac_filters+0x44>
    57e8:	f04f 0328 	mov.w	r3, #40	; 0x28
    57ec:	f383 8811 	msr	BASEPRI, r3
    57f0:	f3bf 8f6f 	isb	sy
    57f4:	f3bf 8f4f 	dsb	sy
    57f8:	623b      	str	r3, [r7, #32]
    57fa:	e7fe      	b.n	57fa <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    57fc:	f04f 0300 	mov.w	r3, #0
    5800:	60fb      	str	r3, [r7, #12]
    5802:	e01c      	b.n	583e <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    5804:	68fa      	ldr	r2, [r7, #12]
    5806:	4613      	mov	r3, r2
    5808:	ea4f 0343 	mov.w	r3, r3, lsl #1
    580c:	4413      	add	r3, r2
    580e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5812:	461a      	mov	r2, r3
    5814:	683b      	ldr	r3, [r7, #0]
    5816:	4413      	add	r3, r2
    5818:	781b      	ldrb	r3, [r3, #0]
    581a:	f003 0301 	and.w	r3, r3, #1
    581e:	2b00      	cmp	r3, #0
    5820:	d109      	bne.n	5836 <MSS_MAC_set_mac_filters+0x7e>
    5822:	f04f 0328 	mov.w	r3, #40	; 0x28
    5826:	f383 8811 	msr	BASEPRI, r3
    582a:	f3bf 8f6f 	isb	sy
    582e:	f3bf 8f4f 	dsb	sy
    5832:	627b      	str	r3, [r7, #36]	; 0x24
    5834:	e7fe      	b.n	5834 <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5836:	68fb      	ldr	r3, [r7, #12]
    5838:	f103 0301 	add.w	r3, r3, #1
    583c:	60fb      	str	r3, [r7, #12]
    583e:	88fa      	ldrh	r2, [r7, #6]
    5840:	68fb      	ldr	r3, [r7, #12]
    5842:	429a      	cmp	r2, r3
    5844:	dcde      	bgt.n	5804 <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    5846:	88fb      	ldrh	r3, [r7, #6]
    5848:	2b0f      	cmp	r3, #15
    584a:	d833      	bhi.n	58b4 <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    584c:	f24a 6378 	movw	r3, #42616	; 0xa678
    5850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5854:	791b      	ldrb	r3, [r3, #4]
    5856:	f043 0302 	orr.w	r3, r3, #2
    585a:	b2da      	uxtb	r2, r3
    585c:	f24a 6378 	movw	r3, #42616	; 0xa678
    5860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5864:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    5866:	88fa      	ldrh	r2, [r7, #6]
    5868:	4613      	mov	r3, r2
    586a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    586e:	4413      	add	r3, r2
    5870:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5874:	483c      	ldr	r0, [pc, #240]	; (5968 <MSS_MAC_set_mac_filters+0x1b0>)
    5876:	6839      	ldr	r1, [r7, #0]
    5878:	461a      	mov	r2, r3
    587a:	f001 fa4d 	bl	6d18 <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    587e:	88fb      	ldrh	r3, [r7, #6]
    5880:	613b      	str	r3, [r7, #16]
    5882:	e013      	b.n	58ac <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    5884:	693a      	ldr	r2, [r7, #16]
    5886:	4613      	mov	r3, r2
    5888:	ea4f 0343 	mov.w	r3, r3, lsl #1
    588c:	4413      	add	r3, r2
    588e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5892:	461a      	mov	r2, r3
    5894:	4b34      	ldr	r3, [pc, #208]	; (5968 <MSS_MAC_set_mac_filters+0x1b0>)
    5896:	4413      	add	r3, r2
    5898:	4618      	mov	r0, r3
    589a:	4934      	ldr	r1, [pc, #208]	; (596c <MSS_MAC_set_mac_filters+0x1b4>)
    589c:	f04f 0206 	mov.w	r2, #6
    58a0:	f001 fa3a 	bl	6d18 <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    58a4:	693b      	ldr	r3, [r7, #16]
    58a6:	f103 0301 	add.w	r3, r3, #1
    58aa:	613b      	str	r3, [r7, #16]
    58ac:	693b      	ldr	r3, [r7, #16]
    58ae:	2b0e      	cmp	r3, #14
    58b0:	dde8      	ble.n	5884 <MSS_MAC_set_mac_filters+0xcc>
    58b2:	e052      	b.n	595a <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    58b4:	f24a 6378 	movw	r3, #42616	; 0xa678
    58b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58bc:	791b      	ldrb	r3, [r3, #4]
    58be:	461a      	mov	r2, r3
    58c0:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    58c4:	f24a 6378 	movw	r3, #42616	; 0xa678
    58c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58cc:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    58ce:	4826      	ldr	r0, [pc, #152]	; (5968 <MSS_MAC_set_mac_filters+0x1b0>)
    58d0:	f04f 0100 	mov.w	r1, #0
    58d4:	f04f 0240 	mov.w	r2, #64	; 0x40
    58d8:	f000 ffde 	bl	6898 <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    58dc:	f04f 0300 	mov.w	r3, #0
    58e0:	617b      	str	r3, [r7, #20]
    58e2:	f04f 0300 	mov.w	r3, #0
    58e6:	61bb      	str	r3, [r7, #24]
    58e8:	e033      	b.n	5952 <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    58ea:	69ba      	ldr	r2, [r7, #24]
    58ec:	683b      	ldr	r3, [r7, #0]
    58ee:	4413      	add	r3, r2
    58f0:	4618      	mov	r0, r3
    58f2:	f04f 0106 	mov.w	r1, #6
    58f6:	f7fe ff0b 	bl	4710 <mss_ethernet_crc>
    58fa:	4603      	mov	r3, r0
    58fc:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    5900:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    5904:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    5906:	69fb      	ldr	r3, [r7, #28]
    5908:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    590c:	4619      	mov	r1, r3
    590e:	461a      	mov	r2, r3
    5910:	f24a 6378 	movw	r3, #42616	; 0xa678
    5914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5918:	4413      	add	r3, r2
    591a:	7b1b      	ldrb	r3, [r3, #12]
    591c:	461a      	mov	r2, r3
    591e:	69fb      	ldr	r3, [r7, #28]
    5920:	f003 0307 	and.w	r3, r3, #7
    5924:	f04f 0001 	mov.w	r0, #1
    5928:	fa00 f303 	lsl.w	r3, r0, r3
    592c:	b2db      	uxtb	r3, r3
    592e:	ea42 0303 	orr.w	r3, r2, r3
    5932:	b2db      	uxtb	r3, r3
    5934:	b2da      	uxtb	r2, r3
    5936:	f24a 6378 	movw	r3, #42616	; 0xa678
    593a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    593e:	440b      	add	r3, r1
    5940:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5942:	697b      	ldr	r3, [r7, #20]
    5944:	f103 0301 	add.w	r3, r3, #1
    5948:	617b      	str	r3, [r7, #20]
    594a:	69bb      	ldr	r3, [r7, #24]
    594c:	f103 0306 	add.w	r3, r3, #6
    5950:	61bb      	str	r3, [r7, #24]
    5952:	88fa      	ldrh	r2, [r7, #6]
    5954:	697b      	ldr	r3, [r7, #20]
    5956:	429a      	cmp	r2, r3
    5958:	dcc7      	bgt.n	58ea <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    595a:	f000 fc77 	bl	624c <MAC_send_setup_frame>
}
    595e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5962:	46bd      	mov	sp, r7
    5964:	bd80      	pop	{r7, pc}
    5966:	bf00      	nop
    5968:	2000a684 	.word	0x2000a684
    596c:	2000a67e 	.word	0x2000a67e

00005970 <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    5970:	4668      	mov	r0, sp
    5972:	f020 0107 	bic.w	r1, r0, #7
    5976:	468d      	mov	sp, r1
    5978:	b581      	push	{r0, r7, lr}
    597a:	b083      	sub	sp, #12
    597c:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    597e:	f04f 0300 	mov.w	r3, #0
    5982:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    5984:	f243 0300 	movw	r3, #12288	; 0x3000
    5988:	f2c4 0300 	movt	r3, #16384	; 0x4000
    598c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    598e:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    5990:	687b      	ldr	r3, [r7, #4]
    5992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    5996:	2b00      	cmp	r3, #0
    5998:	d062      	beq.n	5a60 <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    599a:	687b      	ldr	r3, [r7, #4]
    599c:	f003 0301 	and.w	r3, r3, #1
    59a0:	b2db      	uxtb	r3, r3
    59a2:	2b00      	cmp	r3, #0
    59a4:	d02b      	beq.n	59fe <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    59a6:	f24a 6378 	movw	r3, #42616	; 0xa678
    59aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59ae:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    59b2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59b6:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    59ba:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59be:	ea43 0302 	orr.w	r3, r3, r2
    59c2:	f103 0201 	add.w	r2, r3, #1
    59c6:	f24a 6378 	movw	r3, #42616	; 0xa678
    59ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59ce:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    59d2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    59d6:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    59da:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    59de:	ea40 0101 	orr.w	r1, r0, r1
    59e2:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    59e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    59ea:	f04f 0100 	mov.w	r1, #0
    59ee:	ea41 0202 	orr.w	r2, r1, r2
    59f2:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    59f6:	683b      	ldr	r3, [r7, #0]
    59f8:	f043 0301 	orr.w	r3, r3, #1
    59fc:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    59fe:	687b      	ldr	r3, [r7, #4]
    5a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5a04:	2b00      	cmp	r3, #0
    5a06:	d02b      	beq.n	5a60 <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    5a08:	f24a 6378 	movw	r3, #42616	; 0xa678
    5a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a10:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5a14:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a18:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5a1c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a20:	ea43 0302 	orr.w	r3, r3, r2
    5a24:	f103 0201 	add.w	r2, r3, #1
    5a28:	f24a 6378 	movw	r3, #42616	; 0xa678
    5a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a30:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a34:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a38:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    5a3c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a40:	ea40 0101 	orr.w	r1, r0, r1
    5a44:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    5a48:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5a4c:	f04f 0100 	mov.w	r1, #0
    5a50:	ea41 0202 	orr.w	r2, r1, r2
    5a54:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    5a58:	683b      	ldr	r3, [r7, #0]
    5a5a:	f043 0302 	orr.w	r3, r3, #2
    5a5e:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    5a60:	f243 0300 	movw	r3, #12288	; 0x3000
    5a64:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5a68:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    5a6c:	f2c0 0201 	movt	r2, #1
    5a70:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    5a72:	683b      	ldr	r3, [r7, #0]
    5a74:	2b00      	cmp	r3, #0
    5a76:	d012      	beq.n	5a9e <EthernetMAC_IRQHandler+0x12e>
    5a78:	f24a 6378 	movw	r3, #42616	; 0xa678
    5a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a80:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    5a82:	f240 2368 	movw	r3, #616	; 0x268
    5a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a8a:	681b      	ldr	r3, [r3, #0]
    5a8c:	429a      	cmp	r2, r3
    5a8e:	d006      	beq.n	5a9e <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    5a90:	f24a 6378 	movw	r3, #42616	; 0xa678
    5a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    5a9a:	6838      	ldr	r0, [r7, #0]
    5a9c:	4798      	blx	r3
    }
}
    5a9e:	f107 070c 	add.w	r7, r7, #12
    5aa2:	46bd      	mov	sp, r7
    5aa4:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    5aa8:	4685      	mov	sp, r0
    5aaa:	4770      	bx	lr

00005aac <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    5aac:	b480      	push	{r7}
    5aae:	b083      	sub	sp, #12
    5ab0:	af00      	add	r7, sp, #0
    5ab2:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    5ab4:	f240 0300 	movw	r3, #0
    5ab8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5abc:	f04f 0200 	mov.w	r2, #0
    5ac0:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    5ac4:	f240 0300 	movw	r3, #0
    5ac8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5acc:	f04f 0200 	mov.w	r2, #0
    5ad0:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    5ad4:	f24a 6378 	movw	r3, #42616	; 0xa678
    5ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5adc:	687a      	ldr	r2, [r7, #4]
    5ade:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    5ae0:	f240 2368 	movw	r3, #616	; 0x268
    5ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ae8:	681b      	ldr	r3, [r3, #0]
    5aea:	687a      	ldr	r2, [r7, #4]
    5aec:	429a      	cmp	r2, r3
    5aee:	d00f      	beq.n	5b10 <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    5af0:	f240 0300 	movw	r3, #0
    5af4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5af8:	f04f 0201 	mov.w	r2, #1
    5afc:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    5b00:	f240 0300 	movw	r3, #0
    5b04:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5b08:	f04f 0201 	mov.w	r2, #1
    5b0c:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    5b10:	f107 070c 	add.w	r7, r7, #12
    5b14:	46bd      	mov	sp, r7
    5b16:	bc80      	pop	{r7}
    5b18:	4770      	bx	lr
    5b1a:	bf00      	nop

00005b1c <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    5b1c:	b480      	push	{r7}
    5b1e:	b083      	sub	sp, #12
    5b20:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    5b22:	f24a 6378 	movw	r3, #42616	; 0xa678
    5b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b2a:	795b      	ldrb	r3, [r3, #5]
    5b2c:	f1c3 0300 	rsb	r3, r3, #0
    5b30:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    5b32:	f997 3003 	ldrsb.w	r3, [r7, #3]
    5b36:	2b07      	cmp	r3, #7
    5b38:	dd05      	ble.n	5b46 <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    5b3a:	f645 7390 	movw	r3, #24464	; 0x5f90
    5b3e:	f2c0 0301 	movt	r3, #1
    5b42:	607b      	str	r3, [r7, #4]
    5b44:	e00d      	b.n	5b62 <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    5b46:	f645 72a0 	movw	r2, #24480	; 0x5fa0
    5b4a:	f2c0 0201 	movt	r2, #1
    5b4e:	f997 1003 	ldrsb.w	r1, [r7, #3]
    5b52:	460b      	mov	r3, r1
    5b54:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5b58:	440b      	add	r3, r1
    5b5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5b5e:	4413      	add	r3, r2
    5b60:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    5b62:	687b      	ldr	r3, [r7, #4]
}
    5b64:	4618      	mov	r0, r3
    5b66:	f107 070c 	add.w	r7, r7, #12
    5b6a:	46bd      	mov	sp, r7
    5b6c:	bc80      	pop	{r7}
    5b6e:	4770      	bx	lr

00005b70 <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    5b70:	b480      	push	{r7}
    5b72:	b085      	sub	sp, #20
    5b74:	af00      	add	r7, sp, #0
    5b76:	4603      	mov	r3, r0
    5b78:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    5b7a:	f04f 0300 	mov.w	r3, #0
    5b7e:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    5b80:	79fb      	ldrb	r3, [r7, #7]
    5b82:	2b11      	cmp	r3, #17
    5b84:	f200 8147 	bhi.w	5e16 <MSS_MAC_get_statistics+0x2a6>
    5b88:	a201      	add	r2, pc, #4	; (adr r2, 5b90 <MSS_MAC_get_statistics+0x20>)
    5b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5b8e:	bf00      	nop
    5b90:	00005bd9 	.word	0x00005bd9
    5b94:	00005bf9 	.word	0x00005bf9
    5b98:	00005c19 	.word	0x00005c19
    5b9c:	00005c39 	.word	0x00005c39
    5ba0:	00005c59 	.word	0x00005c59
    5ba4:	00005c79 	.word	0x00005c79
    5ba8:	00005c99 	.word	0x00005c99
    5bac:	00005cb9 	.word	0x00005cb9
    5bb0:	00005cd9 	.word	0x00005cd9
    5bb4:	00005cf9 	.word	0x00005cf9
    5bb8:	00005d19 	.word	0x00005d19
    5bbc:	00005d39 	.word	0x00005d39
    5bc0:	00005d59 	.word	0x00005d59
    5bc4:	00005d79 	.word	0x00005d79
    5bc8:	00005d99 	.word	0x00005d99
    5bcc:	00005db9 	.word	0x00005db9
    5bd0:	00005dd9 	.word	0x00005dd9
    5bd4:	00005df9 	.word	0x00005df9
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    5bd8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5be0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5be4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5be8:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5bec:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5bf0:	ea43 0302 	orr.w	r3, r3, r2
    5bf4:	60fb      	str	r3, [r7, #12]
        break;
    5bf6:	e10e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    5bf8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c00:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5c04:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c08:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5c0c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c10:	ea43 0302 	orr.w	r3, r3, r2
    5c14:	60fb      	str	r3, [r7, #12]
        break;
    5c16:	e0fe      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    5c18:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c20:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5c24:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c28:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5c2c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c30:	ea43 0302 	orr.w	r3, r3, r2
    5c34:	60fb      	str	r3, [r7, #12]
        break;
    5c36:	e0ee      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    5c38:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c40:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5c44:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c48:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5c4c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c50:	ea43 0302 	orr.w	r3, r3, r2
    5c54:	60fb      	str	r3, [r7, #12]
        break;
    5c56:	e0de      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    5c58:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c60:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5c64:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c68:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5c6c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c70:	ea43 0302 	orr.w	r3, r3, r2
    5c74:	60fb      	str	r3, [r7, #12]
        break;
    5c76:	e0ce      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    5c78:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c80:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5c84:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c88:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5c8c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c90:	ea43 0302 	orr.w	r3, r3, r2
    5c94:	60fb      	str	r3, [r7, #12]
        break;
    5c96:	e0be      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    5c98:	f24a 6378 	movw	r3, #42616	; 0xa678
    5c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ca0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5ca4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ca8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5cac:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cb0:	ea43 0302 	orr.w	r3, r3, r2
    5cb4:	60fb      	str	r3, [r7, #12]
        break;
    5cb6:	e0ae      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    5cb8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cc0:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5cc4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5cc8:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5ccc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cd0:	ea43 0302 	orr.w	r3, r3, r2
    5cd4:	60fb      	str	r3, [r7, #12]
        break;
    5cd6:	e09e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    5cd8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ce0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5ce4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ce8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5cec:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cf0:	ea43 0302 	orr.w	r3, r3, r2
    5cf4:	60fb      	str	r3, [r7, #12]
        break;
    5cf6:	e08e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    5cf8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d00:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5d04:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d08:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5d0c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d10:	ea43 0302 	orr.w	r3, r3, r2
    5d14:	60fb      	str	r3, [r7, #12]
        break;
    5d16:	e07e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    5d18:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d20:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5d24:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d28:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5d2c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d30:	ea43 0302 	orr.w	r3, r3, r2
    5d34:	60fb      	str	r3, [r7, #12]
        break;
    5d36:	e06e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    5d38:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d40:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    5d44:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d48:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    5d4c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d50:	ea43 0302 	orr.w	r3, r3, r2
    5d54:	60fb      	str	r3, [r7, #12]
        break;
    5d56:	e05e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    5d58:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d60:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    5d64:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d68:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    5d6c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d70:	ea43 0302 	orr.w	r3, r3, r2
    5d74:	60fb      	str	r3, [r7, #12]
        break;
    5d76:	e04e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    5d78:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d80:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    5d84:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d88:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5d8c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d90:	ea43 0302 	orr.w	r3, r3, r2
    5d94:	60fb      	str	r3, [r7, #12]
        break;
    5d96:	e03e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    5d98:	f24a 6378 	movw	r3, #42616	; 0xa678
    5d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5da0:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5da4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5da8:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    5dac:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5db0:	ea43 0302 	orr.w	r3, r3, r2
    5db4:	60fb      	str	r3, [r7, #12]
        break;
    5db6:	e02e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    5db8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dc0:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    5dc4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5dc8:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    5dcc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5dd0:	ea43 0302 	orr.w	r3, r3, r2
    5dd4:	60fb      	str	r3, [r7, #12]
        break;
    5dd6:	e01e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    5dd8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5de0:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    5de4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5de8:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5dec:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5df0:	ea43 0302 	orr.w	r3, r3, r2
    5df4:	60fb      	str	r3, [r7, #12]
        break;
    5df6:	e00e      	b.n	5e16 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    5df8:	f24a 6378 	movw	r3, #42616	; 0xa678
    5dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e00:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5e04:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5e08:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5e0c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5e10:	ea43 0302 	orr.w	r3, r3, r2
    5e14:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    5e16:	68fb      	ldr	r3, [r7, #12]
}
    5e18:	4618      	mov	r0, r3
    5e1a:	f107 0714 	add.w	r7, r7, #20
    5e1e:	46bd      	mov	sp, r7
    5e20:	bc80      	pop	{r7}
    5e22:	4770      	bx	lr

00005e24 <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    5e24:	b580      	push	{r7, lr}
    5e26:	b082      	sub	sp, #8
    5e28:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    5e2a:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e32:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5e36:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e3e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5e42:	4413      	add	r3, r2
    5e44:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5e48:	681b      	ldr	r3, [r3, #0]
    5e4a:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    5e4c:	687b      	ldr	r3, [r7, #4]
    5e4e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    5e52:	2b00      	cmp	r3, #0
    5e54:	d027      	beq.n	5ea6 <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    5e56:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e5e:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5e62:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5e66:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5e6a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5e6e:	ea43 0302 	orr.w	r3, r3, r2
    5e72:	f103 0201 	add.w	r2, r3, #1
    5e76:	f24a 6378 	movw	r3, #42616	; 0xa678
    5e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e7e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5e82:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5e86:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    5e8a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5e8e:	ea40 0101 	orr.w	r1, r0, r1
    5e92:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    5e96:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5e9a:	f04f 0100 	mov.w	r1, #0
    5e9e:	ea41 0202 	orr.w	r2, r1, r2
    5ea2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    5ea6:	687b      	ldr	r3, [r7, #4]
    5ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    5eac:	2b00      	cmp	r3, #0
    5eae:	d027      	beq.n	5f00 <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    5eb0:	f24a 6378 	movw	r3, #42616	; 0xa678
    5eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5eb8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5ebc:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ec0:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5ec4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ec8:	ea43 0302 	orr.w	r3, r3, r2
    5ecc:	f103 0201 	add.w	r2, r3, #1
    5ed0:	f24a 6378 	movw	r3, #42616	; 0xa678
    5ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ed8:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5edc:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5ee0:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    5ee4:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5ee8:	ea40 0101 	orr.w	r1, r0, r1
    5eec:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    5ef0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5ef4:	f04f 0100 	mov.w	r1, #0
    5ef8:	ea41 0202 	orr.w	r2, r1, r2
    5efc:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5f00:	687b      	ldr	r3, [r7, #4]
    5f02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    5f06:	2b00      	cmp	r3, #0
    5f08:	d027      	beq.n	5f5a <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    5f0a:	f24a 6378 	movw	r3, #42616	; 0xa678
    5f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f12:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5f16:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5f1a:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5f1e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5f22:	ea43 0302 	orr.w	r3, r3, r2
    5f26:	f103 0201 	add.w	r2, r3, #1
    5f2a:	f24a 6378 	movw	r3, #42616	; 0xa678
    5f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f32:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5f36:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5f3a:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    5f3e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5f42:	ea40 0101 	orr.w	r1, r0, r1
    5f46:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    5f4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5f4e:	f04f 0100 	mov.w	r1, #0
    5f52:	ea41 0202 	orr.w	r2, r1, r2
    5f56:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    5f5a:	687b      	ldr	r3, [r7, #4]
    5f5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5f60:	2b00      	cmp	r3, #0
    5f62:	d127      	bne.n	5fb4 <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    5f64:	f24a 6378 	movw	r3, #42616	; 0xa678
    5f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f6c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5f70:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5f74:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5f78:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5f7c:	ea43 0302 	orr.w	r3, r3, r2
    5f80:	f103 0201 	add.w	r2, r3, #1
    5f84:	f24a 6378 	movw	r3, #42616	; 0xa678
    5f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f8c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5f90:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5f94:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    5f98:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5f9c:	ea40 0101 	orr.w	r1, r0, r1
    5fa0:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    5fa4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5fa8:	f04f 0100 	mov.w	r1, #0
    5fac:	ea41 0202 	orr.w	r2, r1, r2
    5fb0:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    5fb4:	687b      	ldr	r3, [r7, #4]
    5fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5fba:	2b00      	cmp	r3, #0
    5fbc:	d127      	bne.n	600e <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    5fbe:	f24a 6378 	movw	r3, #42616	; 0xa678
    5fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fc6:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5fca:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5fce:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5fd2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5fd6:	ea43 0302 	orr.w	r3, r3, r2
    5fda:	f103 0201 	add.w	r2, r3, #1
    5fde:	f24a 6378 	movw	r3, #42616	; 0xa678
    5fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fe6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5fea:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5fee:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    5ff2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5ff6:	ea40 0101 	orr.w	r1, r0, r1
    5ffa:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5ffe:	ea4f 6212 	mov.w	r2, r2, lsr #24
    6002:	f04f 0100 	mov.w	r1, #0
    6006:	ea41 0202 	orr.w	r2, r1, r2
    600a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    600e:	687b      	ldr	r3, [r7, #4]
    6010:	f003 0380 	and.w	r3, r3, #128	; 0x80
    6014:	2b00      	cmp	r3, #0
    6016:	d027      	beq.n	6068 <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    6018:	f24a 6378 	movw	r3, #42616	; 0xa678
    601c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6020:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    6024:	ea4f 2212 	mov.w	r2, r2, lsr #8
    6028:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    602c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    6030:	ea43 0302 	orr.w	r3, r3, r2
    6034:	f103 0201 	add.w	r2, r3, #1
    6038:	f24a 6378 	movw	r3, #42616	; 0xa678
    603c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6040:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    6044:	ea4f 2101 	mov.w	r1, r1, lsl #8
    6048:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    604c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    6050:	ea40 0101 	orr.w	r1, r0, r1
    6054:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    6058:	ea4f 6212 	mov.w	r2, r2, lsr #24
    605c:	f04f 0100 	mov.w	r1, #0
    6060:	ea41 0202 	orr.w	r2, r1, r2
    6064:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    6068:	687b      	ldr	r3, [r7, #4]
    606a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    606e:	2b00      	cmp	r3, #0
    6070:	d027      	beq.n	60c2 <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    6072:	f24a 6378 	movw	r3, #42616	; 0xa678
    6076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    607a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    607e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    6082:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    6086:	ea4f 6303 	mov.w	r3, r3, lsl #24
    608a:	ea43 0302 	orr.w	r3, r3, r2
    608e:	f103 0201 	add.w	r2, r3, #1
    6092:	f24a 6378 	movw	r3, #42616	; 0xa678
    6096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    609a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    609e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    60a2:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    60a6:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    60aa:	ea40 0101 	orr.w	r1, r0, r1
    60ae:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    60b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    60b6:	f04f 0100 	mov.w	r1, #0
    60ba:	ea41 0202 	orr.w	r2, r1, r2
    60be:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    60c2:	687b      	ldr	r3, [r7, #4]
    60c4:	f003 0302 	and.w	r3, r3, #2
    60c8:	2b00      	cmp	r3, #0
    60ca:	d027      	beq.n	611c <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    60cc:	f24a 6378 	movw	r3, #42616	; 0xa678
    60d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60d4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    60d8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    60dc:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    60e0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    60e4:	ea43 0302 	orr.w	r3, r3, r2
    60e8:	f103 0201 	add.w	r2, r3, #1
    60ec:	f24a 6378 	movw	r3, #42616	; 0xa678
    60f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60f4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    60f8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    60fc:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    6100:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    6104:	ea40 0101 	orr.w	r1, r0, r1
    6108:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    610c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    6110:	f04f 0100 	mov.w	r1, #0
    6114:	ea41 0202 	orr.w	r2, r1, r2
    6118:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    611c:	f243 0300 	movw	r3, #12288	; 0x3000
    6120:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6126:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    6128:	f24a 6378 	movw	r3, #42616	; 0xa678
    612c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6130:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    6134:	ea4f 2212 	mov.w	r2, r2, lsr #8
    6138:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    613c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    6140:	ea43 0302 	orr.w	r3, r3, r2
    6144:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    6146:	6879      	ldr	r1, [r7, #4]
    6148:	f240 0300 	movw	r3, #0
    614c:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    6150:	ea01 0303 	and.w	r3, r1, r3
    6154:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    6158:	441a      	add	r2, r3
    615a:	f24a 6378 	movw	r3, #42616	; 0xa678
    615e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6162:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    6166:	ea4f 2101 	mov.w	r1, r1, lsl #8
    616a:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    616e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    6172:	ea40 0101 	orr.w	r1, r0, r1
    6176:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    617a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    617e:	f04f 0100 	mov.w	r1, #0
    6182:	ea41 0202 	orr.w	r2, r1, r2
    6186:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    618a:	f24a 6378 	movw	r3, #42616	; 0xa678
    618e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6192:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    6196:	ea4f 2212 	mov.w	r2, r2, lsr #8
    619a:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    619e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    61a2:	ea43 0302 	orr.w	r3, r3, r2
    61a6:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    61a8:	687b      	ldr	r3, [r7, #4]
    61aa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    61ae:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    61b2:	441a      	add	r2, r3
    61b4:	f24a 6378 	movw	r3, #42616	; 0xa678
    61b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61bc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    61c0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    61c4:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    61c8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    61cc:	ea40 0101 	orr.w	r1, r0, r1
    61d0:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    61d4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    61d8:	f04f 0100 	mov.w	r1, #0
    61dc:	ea41 0202 	orr.w	r2, r1, r2
    61e0:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    61e4:	f24a 6378 	movw	r3, #42616	; 0xa678
    61e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61ec:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    61f0:	f24a 6378 	movw	r3, #42616	; 0xa678
    61f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61f8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    61fc:	4413      	add	r3, r2
    61fe:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6202:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    6206:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    6208:	f24a 6378 	movw	r3, #42616	; 0xa678
    620c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6210:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    6214:	f103 0101 	add.w	r1, r3, #1
    6218:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    621c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    6220:	fba3 2301 	umull	r2, r3, r3, r1
    6224:	ea4f 0293 	mov.w	r2, r3, lsr #2
    6228:	4613      	mov	r3, r2
    622a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    622e:	4413      	add	r3, r2
    6230:	ebc3 0201 	rsb	r2, r3, r1
    6234:	f24a 6378 	movw	r3, #42616	; 0xa678
    6238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    623c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    6240:	f000 fa28 	bl	6694 <MAC_start_receiving>
}
    6244:	f107 0708 	add.w	r7, r7, #8
    6248:	46bd      	mov	sp, r7
    624a:	bd80      	pop	{r7, pc}

0000624c <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    624c:	b580      	push	{r7, lr}
    624e:	b0be      	sub	sp, #248	; 0xf8
    6250:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    6252:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    6256:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    625a:	f240 03c0 	movw	r3, #192	; 0xc0
    625e:	f6c0 2300 	movt	r3, #2560	; 0xa00
    6262:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    6266:	f24a 6378 	movw	r3, #42616	; 0xa678
    626a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    626e:	791b      	ldrb	r3, [r3, #4]
    6270:	f003 0302 	and.w	r3, r3, #2
    6274:	2b00      	cmp	r3, #0
    6276:	d105      	bne.n	6284 <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    6278:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    627c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    6280:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    6284:	f107 0304 	add.w	r3, r7, #4
    6288:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    628c:	f04f 0300 	mov.w	r3, #0
    6290:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    6294:	f24a 6378 	movw	r3, #42616	; 0xa678
    6298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    629c:	791b      	ldrb	r3, [r3, #4]
    629e:	f003 0302 	and.w	r3, r3, #2
    62a2:	2b00      	cmp	r3, #0
    62a4:	d00c      	beq.n	62c0 <MAC_send_setup_frame+0x74>
    	b = 0;
    62a6:	f04f 0300 	mov.w	r3, #0
    62aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    62ae:	f04f 030c 	mov.w	r3, #12
    62b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    62b6:	f04f 035a 	mov.w	r3, #90	; 0x5a
    62ba:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    62be:	e00b      	b.n	62d8 <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    62c0:	f04f 039c 	mov.w	r3, #156	; 0x9c
    62c4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    62c8:	f04f 0300 	mov.w	r3, #0
    62cc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    62d0:	f04f 0340 	mov.w	r3, #64	; 0x40
    62d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    62d8:	4bb4      	ldr	r3, [pc, #720]	; (65ac <MAC_send_setup_frame+0x360>)
    62da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    62de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    62e2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    62e6:	7812      	ldrb	r2, [r2, #0]
    62e8:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    62ec:	440b      	add	r3, r1
    62ee:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    62f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    62f6:	f103 0301 	add.w	r3, r3, #1
    62fa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    62fe:	f102 0201 	add.w	r2, r2, #1
    6302:	7812      	ldrb	r2, [r2, #0]
    6304:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6308:	440b      	add	r3, r1
    630a:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    630e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6312:	f103 0304 	add.w	r3, r3, #4
    6316:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    631a:	f102 0202 	add.w	r2, r2, #2
    631e:	7812      	ldrb	r2, [r2, #0]
    6320:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6324:	440b      	add	r3, r1
    6326:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    632a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    632e:	f103 0305 	add.w	r3, r3, #5
    6332:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6336:	f102 0203 	add.w	r2, r2, #3
    633a:	7812      	ldrb	r2, [r2, #0]
    633c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6340:	440b      	add	r3, r1
    6342:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    6346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    634a:	f103 0308 	add.w	r3, r3, #8
    634e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6352:	f102 0204 	add.w	r2, r2, #4
    6356:	7812      	ldrb	r2, [r2, #0]
    6358:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    635c:	440b      	add	r3, r1
    635e:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    6362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6366:	f103 0309 	add.w	r3, r3, #9
    636a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    636e:	f102 0205 	add.w	r2, r2, #5
    6372:	7812      	ldrb	r2, [r2, #0]
    6374:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6378:	440b      	add	r3, r1
    637a:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    637e:	4b8c      	ldr	r3, [pc, #560]	; (65b0 <MAC_send_setup_frame+0x364>)
    6380:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    6384:	f04f 0300 	mov.w	r3, #0
    6388:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    638c:	e081      	b.n	6492 <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    638e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6392:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6396:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    639a:	440a      	add	r2, r1
    639c:	7812      	ldrb	r2, [r2, #0]
    639e:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    63a2:	440b      	add	r3, r1
    63a4:	f803 2cf4 	strb.w	r2, [r3, #-244]
    63a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    63ac:	f103 0301 	add.w	r3, r3, #1
    63b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    63b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    63b8:	f103 0301 	add.w	r3, r3, #1
    63bc:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    63c0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    63c4:	440a      	add	r2, r1
    63c6:	7812      	ldrb	r2, [r2, #0]
    63c8:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    63cc:	440b      	add	r3, r1
    63ce:	f803 2cf4 	strb.w	r2, [r3, #-244]
    63d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    63d6:	f103 0301 	add.w	r3, r3, #1
    63da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    63de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    63e2:	f103 0304 	add.w	r3, r3, #4
    63e6:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    63ea:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    63ee:	440a      	add	r2, r1
    63f0:	7812      	ldrb	r2, [r2, #0]
    63f2:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    63f6:	440b      	add	r3, r1
    63f8:	f803 2cf4 	strb.w	r2, [r3, #-244]
    63fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6400:	f103 0301 	add.w	r3, r3, #1
    6404:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    6408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    640c:	f103 0305 	add.w	r3, r3, #5
    6410:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6414:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6418:	440a      	add	r2, r1
    641a:	7812      	ldrb	r2, [r2, #0]
    641c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6420:	440b      	add	r3, r1
    6422:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6426:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    642a:	f103 0301 	add.w	r3, r3, #1
    642e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    6432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6436:	f103 0308 	add.w	r3, r3, #8
    643a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    643e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6442:	440a      	add	r2, r1
    6444:	7812      	ldrb	r2, [r2, #0]
    6446:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    644a:	440b      	add	r3, r1
    644c:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6450:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6454:	f103 0301 	add.w	r3, r3, #1
    6458:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    645c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6460:	f103 0309 	add.w	r3, r3, #9
    6464:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6468:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    646c:	440a      	add	r2, r1
    646e:	7812      	ldrb	r2, [r2, #0]
    6470:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6474:	440b      	add	r3, r1
    6476:	f803 2cf4 	strb.w	r2, [r3, #-244]
    647a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    647e:	f103 0301 	add.w	r3, r3, #1
    6482:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    6486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    648a:	f103 030c 	add.w	r3, r3, #12
    648e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    6492:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    6496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    649a:	429a      	cmp	r2, r3
    649c:	f6ff af77 	blt.w	638e <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    64a0:	f000 f88a 	bl	65b8 <MAC_stop_transmission>
    64a4:	4603      	mov	r3, r0
    64a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    64aa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    64ae:	2b00      	cmp	r3, #0
    64b0:	d00a      	beq.n	64c8 <MAC_send_setup_frame+0x27c>
    64b2:	f04f 0328 	mov.w	r3, #40	; 0x28
    64b6:	f383 8811 	msr	BASEPRI, r3
    64ba:	f3bf 8f6f 	isb	sy
    64be:	f3bf 8f4f 	dsb	sy
    64c2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    64c6:	e7fe      	b.n	64c6 <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    64c8:	f000 f8b4 	bl	6634 <MAC_stop_receiving>
    64cc:	4603      	mov	r3, r0
    64ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    64d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    64d6:	2b00      	cmp	r3, #0
    64d8:	d00a      	beq.n	64f0 <MAC_send_setup_frame+0x2a4>
    64da:	f04f 0328 	mov.w	r3, #40	; 0x28
    64de:	f383 8811 	msr	BASEPRI, r3
    64e2:	f3bf 8f6f 	isb	sy
    64e6:	f3bf 8f4f 	dsb	sy
    64ea:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    64ee:	e7fe      	b.n	64ee <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    64f0:	f243 0300 	movw	r3, #12288	; 0x3000
    64f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    64f8:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    64fc:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    64fe:	f000 f88b 	bl	6618 <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    6502:	f04f 0300 	mov.w	r3, #0
    6506:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    650a:	f242 7010 	movw	r0, #10000	; 0x2710
    650e:	f000 f921 	bl	6754 <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6512:	e00f      	b.n	6534 <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    6514:	f243 0300 	movw	r3, #12288	; 0x3000
    6518:	f2c4 0300 	movt	r3, #16384	; 0x4000
    651c:	f04f 0201 	mov.w	r2, #1
    6520:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    6522:	f000 f93f 	bl	67a4 <MAC_get_time_out>
    6526:	4603      	mov	r3, r0
    6528:	2b00      	cmp	r3, #0
    652a:	d103      	bne.n	6534 <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    652c:	f06f 0305 	mvn.w	r3, #5
    6530:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6534:	f243 0300 	movw	r3, #12288	; 0x3000
    6538:	f2c4 0300 	movt	r3, #16384	; 0x4000
    653c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    653e:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6542:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6546:	2b06      	cmp	r3, #6
    6548:	d003      	beq.n	6552 <MAC_send_setup_frame+0x306>
    654a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    654e:	2b00      	cmp	r3, #0
    6550:	d0e0      	beq.n	6514 <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    6552:	f000 f831 	bl	65b8 <MAC_stop_transmission>
    6556:	4603      	mov	r3, r0
    6558:	2b00      	cmp	r3, #0
    655a:	d016      	beq.n	658a <MAC_send_setup_frame+0x33e>
    655c:	f24a 6378 	movw	r3, #42616	; 0xa678
    6560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6564:	f04f 32ff 	mov.w	r2, #4294967295
    6568:	715a      	strb	r2, [r3, #5]
    656a:	f000 f825 	bl	65b8 <MAC_stop_transmission>
    656e:	4603      	mov	r3, r0
    6570:	2b00      	cmp	r3, #0
    6572:	d00a      	beq.n	658a <MAC_send_setup_frame+0x33e>
    6574:	f04f 0328 	mov.w	r3, #40	; 0x28
    6578:	f383 8811 	msr	BASEPRI, r3
    657c:	f3bf 8f6f 	isb	sy
    6580:	f3bf 8f4f 	dsb	sy
    6584:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    6588:	e7fe      	b.n	6588 <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    658a:	f243 0300 	movw	r3, #12288	; 0x3000
    658e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6592:	4a08      	ldr	r2, [pc, #32]	; (65b4 <MAC_send_setup_frame+0x368>)
    6594:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    6596:	f000 f87d 	bl	6694 <MAC_start_receiving>
    MAC_start_transmission();
    659a:	f000 f83d 	bl	6618 <MAC_start_transmission>

    return ret;
    659e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    65a2:	4618      	mov	r0, r3
    65a4:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    65a8:	46bd      	mov	sp, r7
    65aa:	bd80      	pop	{r7, pc}
    65ac:	2000a67e 	.word	0x2000a67e
    65b0:	2000a684 	.word	0x2000a684
    65b4:	2000a6ec 	.word	0x2000a6ec

000065b8 <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    65b8:	b580      	push	{r7, lr}
    65ba:	b082      	sub	sp, #8
    65bc:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    65be:	f04f 0300 	mov.w	r3, #0
    65c2:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    65c4:	f242 7010 	movw	r0, #10000	; 0x2710
    65c8:	f000 f8c4 	bl	6754 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    65cc:	e00f      	b.n	65ee <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    65ce:	f240 0300 	movw	r3, #0
    65d2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    65d6:	f04f 0200 	mov.w	r2, #0
    65da:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    65de:	f000 f8e1 	bl	67a4 <MAC_get_time_out>
    65e2:	4603      	mov	r3, r0
    65e4:	2b00      	cmp	r3, #0
    65e6:	d102      	bne.n	65ee <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    65e8:	f06f 0305 	mvn.w	r3, #5
    65ec:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    65ee:	f243 0300 	movw	r3, #12288	; 0x3000
    65f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    65f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    65f8:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    65fc:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6600:	2b00      	cmp	r3, #0
    6602:	d002      	beq.n	660a <MAC_stop_transmission+0x52>
    6604:	687b      	ldr	r3, [r7, #4]
    6606:	2b00      	cmp	r3, #0
    6608:	d0e1      	beq.n	65ce <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    660a:	687b      	ldr	r3, [r7, #4]
}
    660c:	4618      	mov	r0, r3
    660e:	f107 0708 	add.w	r7, r7, #8
    6612:	46bd      	mov	sp, r7
    6614:	bd80      	pop	{r7, pc}
    6616:	bf00      	nop

00006618 <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    6618:	b480      	push	{r7}
    661a:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    661c:	f240 0300 	movw	r3, #0
    6620:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6624:	f04f 0201 	mov.w	r2, #1
    6628:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    662c:	46bd      	mov	sp, r7
    662e:	bc80      	pop	{r7}
    6630:	4770      	bx	lr
    6632:	bf00      	nop

00006634 <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    6634:	b580      	push	{r7, lr}
    6636:	b082      	sub	sp, #8
    6638:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    663a:	f04f 0300 	mov.w	r3, #0
    663e:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6640:	f242 7010 	movw	r0, #10000	; 0x2710
    6644:	f000 f886 	bl	6754 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    6648:	e00f      	b.n	666a <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    664a:	f240 0300 	movw	r3, #0
    664e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6652:	f04f 0200 	mov.w	r2, #0
    6656:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    665a:	f000 f8a3 	bl	67a4 <MAC_get_time_out>
    665e:	4603      	mov	r3, r0
    6660:	2b00      	cmp	r3, #0
    6662:	d102      	bne.n	666a <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    6664:	f06f 0305 	mvn.w	r3, #5
    6668:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    666a:	f243 0300 	movw	r3, #12288	; 0x3000
    666e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6674:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    6678:	ea4f 4353 	mov.w	r3, r3, lsr #17
    667c:	2b00      	cmp	r3, #0
    667e:	d002      	beq.n	6686 <MAC_stop_receiving+0x52>
    6680:	687b      	ldr	r3, [r7, #4]
    6682:	2b00      	cmp	r3, #0
    6684:	d0e1      	beq.n	664a <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    6686:	687b      	ldr	r3, [r7, #4]
}
    6688:	4618      	mov	r0, r3
    668a:	f107 0708 	add.w	r7, r7, #8
    668e:	46bd      	mov	sp, r7
    6690:	bd80      	pop	{r7, pc}
    6692:	bf00      	nop

00006694 <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    6694:	b480      	push	{r7}
    6696:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    6698:	f240 0300 	movw	r3, #0
    669c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    66a0:	f04f 0201 	mov.w	r2, #1
    66a4:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    66a8:	46bd      	mov	sp, r7
    66aa:	bc80      	pop	{r7}
    66ac:	4770      	bx	lr
    66ae:	bf00      	nop

000066b0 <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    66b0:	b580      	push	{r7, lr}
    66b2:	b082      	sub	sp, #8
    66b4:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    66b6:	f04f 0300 	mov.w	r3, #0
    66ba:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    66bc:	f04f 0301 	mov.w	r3, #1
    66c0:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    66c2:	f240 0300 	movw	r3, #0
    66c6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    66ca:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    66ce:	2b00      	cmp	r3, #0
    66d0:	d023      	beq.n	671a <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    66d2:	f04f 0300 	mov.w	r3, #0
    66d6:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    66d8:	e020      	b.n	671c <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    66da:	f24a 6378 	movw	r3, #42616	; 0xa678
    66de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66e2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    66e6:	f24a 6378 	movw	r3, #42616	; 0xa678
    66ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66ee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    66f2:	4413      	add	r3, r2
    66f4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    66f8:	681b      	ldr	r3, [r3, #0]
    66fa:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    66fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    6702:	d006      	beq.n	6712 <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    6704:	f7ff fb8e 	bl	5e24 <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    6708:	683b      	ldr	r3, [r7, #0]
    670a:	f103 0301 	add.w	r3, r3, #1
    670e:	603b      	str	r3, [r7, #0]
    6710:	e004      	b.n	671c <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    6712:	f04f 0300 	mov.w	r3, #0
    6716:	71fb      	strb	r3, [r7, #7]
    6718:	e000      	b.n	671c <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    671a:	bf00      	nop
    671c:	f24a 6378 	movw	r3, #42616	; 0xa678
    6720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6724:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    6728:	f24a 6378 	movw	r3, #42616	; 0xa678
    672c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6730:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6734:	4413      	add	r3, r2
    6736:	f103 0398 	add.w	r3, r3, #152	; 0x98
    673a:	681b      	ldr	r3, [r3, #0]
    673c:	2b00      	cmp	r3, #0
    673e:	db03      	blt.n	6748 <MAC_dismiss_bad_frames+0x98>
    6740:	f997 3007 	ldrsb.w	r3, [r7, #7]
    6744:	2b01      	cmp	r3, #1
    6746:	d0c8      	beq.n	66da <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    6748:	683b      	ldr	r3, [r7, #0]
}
    674a:	4618      	mov	r0, r3
    674c:	f107 0708 	add.w	r7, r7, #8
    6750:	46bd      	mov	sp, r7
    6752:	bd80      	pop	{r7, pc}

00006754 <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    6754:	b480      	push	{r7}
    6756:	b083      	sub	sp, #12
    6758:	af00      	add	r7, sp, #0
    675a:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    675c:	687b      	ldr	r3, [r7, #4]
    675e:	f04f 027a 	mov.w	r2, #122	; 0x7a
    6762:	fb02 f203 	mul.w	r2, r2, r3
    6766:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    676a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    676e:	fba3 1302 	umull	r1, r3, r3, r2
    6772:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    6776:	f24a 6378 	movw	r3, #42616	; 0xa678
    677a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    677e:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    6780:	f243 0300 	movw	r3, #12288	; 0x3000
    6784:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    678a:	b29a      	uxth	r2, r3
    678c:	f24a 6378 	movw	r3, #42616	; 0xa678
    6790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6794:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    6798:	f107 070c 	add.w	r7, r7, #12
    679c:	46bd      	mov	sp, r7
    679e:	bc80      	pop	{r7}
    67a0:	4770      	bx	lr
    67a2:	bf00      	nop

000067a4 <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    67a4:	b480      	push	{r7}
    67a6:	b083      	sub	sp, #12
    67a8:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    67aa:	f04f 0300 	mov.w	r3, #0
    67ae:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    67b0:	f243 0300 	movw	r3, #12288	; 0x3000
    67b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    67b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    67ba:	ea4f 4303 	mov.w	r3, r3, lsl #16
    67be:	ea4f 4313 	mov.w	r3, r3, lsr #16
    67c2:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    67c4:	f24a 6378 	movw	r3, #42616	; 0xa678
    67c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    67d0:	461a      	mov	r2, r3
    67d2:	683b      	ldr	r3, [r7, #0]
    67d4:	429a      	cmp	r2, r3
    67d6:	d202      	bcs.n	67de <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    67d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    67dc:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    67de:	f24a 6378 	movw	r3, #42616	; 0xa678
    67e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67e6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    67ea:	461a      	mov	r2, r3
    67ec:	683b      	ldr	r3, [r7, #0]
    67ee:	ebc3 0302 	rsb	r3, r3, r2
    67f2:	687a      	ldr	r2, [r7, #4]
    67f4:	4413      	add	r3, r2
    67f6:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    67f8:	f240 0300 	movw	r3, #0
    67fc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6800:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    6804:	2b00      	cmp	r3, #0
    6806:	d107      	bne.n	6818 <MAC_get_time_out+0x74>
		time *= 10u;
    6808:	687a      	ldr	r2, [r7, #4]
    680a:	4613      	mov	r3, r2
    680c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6810:	4413      	add	r3, r2
    6812:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6816:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    6818:	f24a 6378 	movw	r3, #42616	; 0xa678
    681c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6820:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6822:	687b      	ldr	r3, [r7, #4]
    6824:	429a      	cmp	r2, r3
    6826:	d807      	bhi.n	6838 <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    6828:	f24a 6378 	movw	r3, #42616	; 0xa678
    682c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6830:	f04f 0200 	mov.w	r2, #0
    6834:	669a      	str	r2, [r3, #104]	; 0x68
    6836:	e00c      	b.n	6852 <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    6838:	f24a 6378 	movw	r3, #42616	; 0xa678
    683c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6840:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6842:	687b      	ldr	r3, [r7, #4]
    6844:	ebc3 0202 	rsb	r2, r3, r2
    6848:	f24a 6378 	movw	r3, #42616	; 0xa678
    684c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6850:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    6852:	683b      	ldr	r3, [r7, #0]
    6854:	b29a      	uxth	r2, r3
    6856:	f24a 6378 	movw	r3, #42616	; 0xa678
    685a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    685e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    6862:	f24a 6378 	movw	r3, #42616	; 0xa678
    6866:	f2c2 0300 	movt	r3, #8192	; 0x2000
    686a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    686c:	4613      	mov	r3, r2
    686e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6872:	4413      	add	r3, r2
    6874:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6878:	461a      	mov	r2, r3
    687a:	f24c 533f 	movw	r3, #50495	; 0xc53f
    687e:	f2c4 3325 	movt	r3, #17189	; 0x4325
    6882:	fba3 1302 	umull	r1, r3, r3, r2
    6886:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    688a:	4618      	mov	r0, r3
    688c:	f107 070c 	add.w	r7, r7, #12
    6890:	46bd      	mov	sp, r7
    6892:	bc80      	pop	{r7}
    6894:	4770      	bx	lr
    6896:	bf00      	nop

00006898 <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    6898:	b480      	push	{r7}
    689a:	b087      	sub	sp, #28
    689c:	af00      	add	r7, sp, #0
    689e:	60f8      	str	r0, [r7, #12]
    68a0:	460b      	mov	r3, r1
    68a2:	607a      	str	r2, [r7, #4]
    68a4:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    68a6:	68fb      	ldr	r3, [r7, #12]
    68a8:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    68aa:	e008      	b.n	68be <MAC_memset+0x26>
    	n--;
    68ac:	687b      	ldr	r3, [r7, #4]
    68ae:	f103 33ff 	add.w	r3, r3, #4294967295
    68b2:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    68b4:	697a      	ldr	r2, [r7, #20]
    68b6:	687b      	ldr	r3, [r7, #4]
    68b8:	4413      	add	r3, r2
    68ba:	7afa      	ldrb	r2, [r7, #11]
    68bc:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    68be:	687b      	ldr	r3, [r7, #4]
    68c0:	2b00      	cmp	r3, #0
    68c2:	d1f3      	bne.n	68ac <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    68c4:	f107 071c 	add.w	r7, r7, #28
    68c8:	46bd      	mov	sp, r7
    68ca:	bc80      	pop	{r7}
    68cc:	4770      	bx	lr
    68ce:	bf00      	nop

000068d0 <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    68d0:	b580      	push	{r7, lr}
    68d2:	b084      	sub	sp, #16
    68d4:	af00      	add	r7, sp, #0
    68d6:	6078      	str	r0, [r7, #4]
    68d8:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    68da:	687b      	ldr	r3, [r7, #4]
    68dc:	683a      	ldr	r2, [r7, #0]
    68de:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    68e0:	683b      	ldr	r3, [r7, #0]
    68e2:	b2da      	uxtb	r2, r3
    68e4:	687b      	ldr	r3, [r7, #4]
    68e6:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    68e8:	683b      	ldr	r3, [r7, #0]
    68ea:	b2da      	uxtb	r2, r3
    68ec:	687b      	ldr	r3, [r7, #4]
    68ee:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    68f0:	683b      	ldr	r3, [r7, #0]
    68f2:	b29a      	uxth	r2, r3
    68f4:	687b      	ldr	r3, [r7, #4]
    68f6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    68fa:	f240 2368 	movw	r3, #616	; 0x268
    68fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6902:	681a      	ldr	r2, [r3, #0]
    6904:	687b      	ldr	r3, [r7, #4]
    6906:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    6908:	687b      	ldr	r3, [r7, #4]
    690a:	f103 0206 	add.w	r2, r3, #6
    690e:	683b      	ldr	r3, [r7, #0]
    6910:	b2db      	uxtb	r3, r3
    6912:	4610      	mov	r0, r2
    6914:	4619      	mov	r1, r3
    6916:	f04f 0206 	mov.w	r2, #6
    691a:	f7ff ffbd 	bl	6898 <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    691e:	687b      	ldr	r3, [r7, #4]
    6920:	f103 020c 	add.w	r2, r3, #12
    6924:	683b      	ldr	r3, [r7, #0]
    6926:	b2db      	uxtb	r3, r3
    6928:	4610      	mov	r0, r2
    692a:	4619      	mov	r1, r3
    692c:	f04f 025a 	mov.w	r2, #90	; 0x5a
    6930:	f7ff ffb2 	bl	6898 <MAC_memset>
    s->phy_address = (uint8_t)c;
    6934:	683b      	ldr	r3, [r7, #0]
    6936:	b2da      	uxtb	r2, r3
    6938:	687b      	ldr	r3, [r7, #4]
    693a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    693e:	687b      	ldr	r3, [r7, #4]
    6940:	683a      	ldr	r2, [r7, #0]
    6942:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    6946:	f04f 0300 	mov.w	r3, #0
    694a:	60fb      	str	r3, [r7, #12]
    694c:	e029      	b.n	69a2 <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    694e:	68fa      	ldr	r2, [r7, #12]
    6950:	687b      	ldr	r3, [r7, #4]
    6952:	f102 020a 	add.w	r2, r2, #10
    6956:	ea4f 1202 	mov.w	r2, r2, lsl #4
    695a:	4413      	add	r3, r2
    695c:	683a      	ldr	r2, [r7, #0]
    695e:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    6960:	68fa      	ldr	r2, [r7, #12]
    6962:	687b      	ldr	r3, [r7, #4]
    6964:	f102 020a 	add.w	r2, r2, #10
    6968:	ea4f 1202 	mov.w	r2, r2, lsl #4
    696c:	4413      	add	r3, r2
    696e:	f103 0304 	add.w	r3, r3, #4
    6972:	683a      	ldr	r2, [r7, #0]
    6974:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    6976:	68fa      	ldr	r2, [r7, #12]
    6978:	687b      	ldr	r3, [r7, #4]
    697a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    697e:	4413      	add	r3, r2
    6980:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6984:	683a      	ldr	r2, [r7, #0]
    6986:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    6988:	68fa      	ldr	r2, [r7, #12]
    698a:	687b      	ldr	r3, [r7, #4]
    698c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6990:	4413      	add	r3, r2
    6992:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6996:	683a      	ldr	r2, [r7, #0]
    6998:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    699a:	68fb      	ldr	r3, [r7, #12]
    699c:	f103 0301 	add.w	r3, r3, #1
    69a0:	60fb      	str	r3, [r7, #12]
    69a2:	68fb      	ldr	r3, [r7, #12]
    69a4:	2b04      	cmp	r3, #4
    69a6:	ddd2      	ble.n	694e <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    69a8:	687b      	ldr	r3, [r7, #4]
    69aa:	683a      	ldr	r2, [r7, #0]
    69ac:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    69b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    69b4:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    69b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69bc:	ea41 0202 	orr.w	r2, r1, r2
    69c0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    69c4:	78fa      	ldrb	r2, [r7, #3]
    69c6:	f04f 0100 	mov.w	r1, #0
    69ca:	ea41 0202 	orr.w	r2, r1, r2
    69ce:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    69d2:	687b      	ldr	r3, [r7, #4]
    69d4:	683a      	ldr	r2, [r7, #0]
    69d6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    69da:	ea4f 2202 	mov.w	r2, r2, lsl #8
    69de:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    69e2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69e6:	ea41 0202 	orr.w	r2, r1, r2
    69ea:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    69ee:	78fa      	ldrb	r2, [r7, #3]
    69f0:	f04f 0100 	mov.w	r1, #0
    69f4:	ea41 0202 	orr.w	r2, r1, r2
    69f8:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    69fc:	687b      	ldr	r3, [r7, #4]
    69fe:	683a      	ldr	r2, [r7, #0]
    6a00:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a04:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a08:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    6a0c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a10:	ea41 0202 	orr.w	r2, r1, r2
    6a14:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    6a18:	78fa      	ldrb	r2, [r7, #3]
    6a1a:	f04f 0100 	mov.w	r1, #0
    6a1e:	ea41 0202 	orr.w	r2, r1, r2
    6a22:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    6a26:	687b      	ldr	r3, [r7, #4]
    6a28:	683a      	ldr	r2, [r7, #0]
    6a2a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a2e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a32:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    6a36:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a3a:	ea41 0202 	orr.w	r2, r1, r2
    6a3e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    6a42:	78fa      	ldrb	r2, [r7, #3]
    6a44:	f04f 0100 	mov.w	r1, #0
    6a48:	ea41 0202 	orr.w	r2, r1, r2
    6a4c:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    6a50:	687b      	ldr	r3, [r7, #4]
    6a52:	683a      	ldr	r2, [r7, #0]
    6a54:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a58:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a5c:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    6a60:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a64:	ea41 0202 	orr.w	r2, r1, r2
    6a68:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    6a6c:	78fa      	ldrb	r2, [r7, #3]
    6a6e:	f04f 0100 	mov.w	r1, #0
    6a72:	ea41 0202 	orr.w	r2, r1, r2
    6a76:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    6a7a:	687b      	ldr	r3, [r7, #4]
    6a7c:	683a      	ldr	r2, [r7, #0]
    6a7e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a82:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a86:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    6a8a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a8e:	ea41 0202 	orr.w	r2, r1, r2
    6a92:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    6a96:	78fa      	ldrb	r2, [r7, #3]
    6a98:	f04f 0100 	mov.w	r1, #0
    6a9c:	ea41 0202 	orr.w	r2, r1, r2
    6aa0:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    6aa4:	687b      	ldr	r3, [r7, #4]
    6aa6:	683a      	ldr	r2, [r7, #0]
    6aa8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6aac:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6ab0:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    6ab4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6ab8:	ea41 0202 	orr.w	r2, r1, r2
    6abc:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    6ac0:	78fa      	ldrb	r2, [r7, #3]
    6ac2:	f04f 0100 	mov.w	r1, #0
    6ac6:	ea41 0202 	orr.w	r2, r1, r2
    6aca:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    6ace:	687b      	ldr	r3, [r7, #4]
    6ad0:	683a      	ldr	r2, [r7, #0]
    6ad2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6ad6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6ada:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    6ade:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6ae2:	ea41 0202 	orr.w	r2, r1, r2
    6ae6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    6aea:	78fa      	ldrb	r2, [r7, #3]
    6aec:	f04f 0100 	mov.w	r1, #0
    6af0:	ea41 0202 	orr.w	r2, r1, r2
    6af4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    6af8:	687b      	ldr	r3, [r7, #4]
    6afa:	683a      	ldr	r2, [r7, #0]
    6afc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6b00:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6b04:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    6b08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b0c:	ea41 0202 	orr.w	r2, r1, r2
    6b10:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    6b14:	78fa      	ldrb	r2, [r7, #3]
    6b16:	f04f 0100 	mov.w	r1, #0
    6b1a:	ea41 0202 	orr.w	r2, r1, r2
    6b1e:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    6b22:	687b      	ldr	r3, [r7, #4]
    6b24:	683a      	ldr	r2, [r7, #0]
    6b26:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6b2a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6b2e:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    6b32:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b36:	ea41 0202 	orr.w	r2, r1, r2
    6b3a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    6b3e:	78fa      	ldrb	r2, [r7, #3]
    6b40:	f04f 0100 	mov.w	r1, #0
    6b44:	ea41 0202 	orr.w	r2, r1, r2
    6b48:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    6b4c:	687b      	ldr	r3, [r7, #4]
    6b4e:	683a      	ldr	r2, [r7, #0]
    6b50:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6b54:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6b58:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    6b5c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b60:	ea41 0202 	orr.w	r2, r1, r2
    6b64:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    6b68:	78fa      	ldrb	r2, [r7, #3]
    6b6a:	f04f 0100 	mov.w	r1, #0
    6b6e:	ea41 0202 	orr.w	r2, r1, r2
    6b72:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    6b76:	687b      	ldr	r3, [r7, #4]
    6b78:	683a      	ldr	r2, [r7, #0]
    6b7a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6b7e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6b82:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    6b86:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6b8a:	ea41 0202 	orr.w	r2, r1, r2
    6b8e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    6b92:	78fa      	ldrb	r2, [r7, #3]
    6b94:	f04f 0100 	mov.w	r1, #0
    6b98:	ea41 0202 	orr.w	r2, r1, r2
    6b9c:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    6ba0:	687b      	ldr	r3, [r7, #4]
    6ba2:	683a      	ldr	r2, [r7, #0]
    6ba4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6ba8:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6bac:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    6bb0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6bb4:	ea41 0202 	orr.w	r2, r1, r2
    6bb8:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6bbc:	78fa      	ldrb	r2, [r7, #3]
    6bbe:	f04f 0100 	mov.w	r1, #0
    6bc2:	ea41 0202 	orr.w	r2, r1, r2
    6bc6:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    6bca:	687b      	ldr	r3, [r7, #4]
    6bcc:	683a      	ldr	r2, [r7, #0]
    6bce:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6bd2:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6bd6:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    6bda:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6bde:	ea41 0202 	orr.w	r2, r1, r2
    6be2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    6be6:	78fa      	ldrb	r2, [r7, #3]
    6be8:	f04f 0100 	mov.w	r1, #0
    6bec:	ea41 0202 	orr.w	r2, r1, r2
    6bf0:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    6bf4:	687b      	ldr	r3, [r7, #4]
    6bf6:	683a      	ldr	r2, [r7, #0]
    6bf8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6bfc:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6c00:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6c04:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6c08:	ea41 0202 	orr.w	r2, r1, r2
    6c0c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6c10:	78fa      	ldrb	r2, [r7, #3]
    6c12:	f04f 0100 	mov.w	r1, #0
    6c16:	ea41 0202 	orr.w	r2, r1, r2
    6c1a:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    6c1e:	687b      	ldr	r3, [r7, #4]
    6c20:	683a      	ldr	r2, [r7, #0]
    6c22:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6c26:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6c2a:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    6c2e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6c32:	ea41 0202 	orr.w	r2, r1, r2
    6c36:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    6c3a:	78fa      	ldrb	r2, [r7, #3]
    6c3c:	f04f 0100 	mov.w	r1, #0
    6c40:	ea41 0202 	orr.w	r2, r1, r2
    6c44:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    6c48:	687b      	ldr	r3, [r7, #4]
    6c4a:	683a      	ldr	r2, [r7, #0]
    6c4c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6c50:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6c54:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    6c58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6c5c:	ea41 0202 	orr.w	r2, r1, r2
    6c60:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    6c64:	78fa      	ldrb	r2, [r7, #3]
    6c66:	f04f 0100 	mov.w	r1, #0
    6c6a:	ea41 0202 	orr.w	r2, r1, r2
    6c6e:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    6c72:	687b      	ldr	r3, [r7, #4]
    6c74:	683a      	ldr	r2, [r7, #0]
    6c76:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6c7a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6c7e:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    6c82:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6c86:	ea41 0202 	orr.w	r2, r1, r2
    6c8a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    6c8e:	78fa      	ldrb	r2, [r7, #3]
    6c90:	f04f 0100 	mov.w	r1, #0
    6c94:	ea41 0202 	orr.w	r2, r1, r2
    6c98:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    6c9c:	687b      	ldr	r3, [r7, #4]
    6c9e:	683a      	ldr	r2, [r7, #0]
    6ca0:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    6ca2:	687b      	ldr	r3, [r7, #4]
    6ca4:	683a      	ldr	r2, [r7, #0]
    6ca6:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    6ca8:	f04f 0300 	mov.w	r3, #0
    6cac:	60fb      	str	r3, [r7, #12]
    6cae:	e02b      	b.n	6d08 <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    6cb0:	68fa      	ldr	r2, [r7, #12]
    6cb2:	687b      	ldr	r3, [r7, #4]
    6cb4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6cb8:	4413      	add	r3, r2
    6cba:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6cbe:	683a      	ldr	r2, [r7, #0]
    6cc0:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    6cc2:	68fa      	ldr	r2, [r7, #12]
    6cc4:	687b      	ldr	r3, [r7, #4]
    6cc6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6cca:	4413      	add	r3, r2
    6ccc:	f103 0380 	add.w	r3, r3, #128	; 0x80
    6cd0:	683a      	ldr	r2, [r7, #0]
    6cd2:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    6cd4:	68fa      	ldr	r2, [r7, #12]
    6cd6:	687b      	ldr	r3, [r7, #4]
    6cd8:	f102 0207 	add.w	r2, r2, #7
    6cdc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6ce0:	4413      	add	r3, r2
    6ce2:	f103 0304 	add.w	r3, r3, #4
    6ce6:	683a      	ldr	r2, [r7, #0]
    6ce8:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    6cea:	68fa      	ldr	r2, [r7, #12]
    6cec:	687b      	ldr	r3, [r7, #4]
    6cee:	f102 0207 	add.w	r2, r2, #7
    6cf2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6cf6:	4413      	add	r3, r2
    6cf8:	f103 0308 	add.w	r3, r3, #8
    6cfc:	683a      	ldr	r2, [r7, #0]
    6cfe:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    6d00:	68fb      	ldr	r3, [r7, #12]
    6d02:	f103 0301 	add.w	r3, r3, #1
    6d06:	60fb      	str	r3, [r7, #12]
    6d08:	68fb      	ldr	r3, [r7, #12]
    6d0a:	2b01      	cmp	r3, #1
    6d0c:	ddd0      	ble.n	6cb0 <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    6d0e:	f107 0710 	add.w	r7, r7, #16
    6d12:	46bd      	mov	sp, r7
    6d14:	bd80      	pop	{r7, pc}
    6d16:	bf00      	nop

00006d18 <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    6d18:	b480      	push	{r7}
    6d1a:	b087      	sub	sp, #28
    6d1c:	af00      	add	r7, sp, #0
    6d1e:	60f8      	str	r0, [r7, #12]
    6d20:	60b9      	str	r1, [r7, #8]
    6d22:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    6d24:	68fb      	ldr	r3, [r7, #12]
    6d26:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    6d28:	e00b      	b.n	6d42 <MAC_memcpy+0x2a>
    	n--;
    6d2a:	687b      	ldr	r3, [r7, #4]
    6d2c:	f103 33ff 	add.w	r3, r3, #4294967295
    6d30:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    6d32:	697a      	ldr	r2, [r7, #20]
    6d34:	687b      	ldr	r3, [r7, #4]
    6d36:	4413      	add	r3, r2
    6d38:	68b9      	ldr	r1, [r7, #8]
    6d3a:	687a      	ldr	r2, [r7, #4]
    6d3c:	440a      	add	r2, r1
    6d3e:	7812      	ldrb	r2, [r2, #0]
    6d40:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    6d42:	687b      	ldr	r3, [r7, #4]
    6d44:	2b00      	cmp	r3, #0
    6d46:	d1f0      	bne.n	6d2a <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    6d48:	f107 071c 	add.w	r7, r7, #28
    6d4c:	46bd      	mov	sp, r7
    6d4e:	bc80      	pop	{r7}
    6d50:	4770      	bx	lr
    6d52:	bf00      	nop

00006d54 <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    6d54:	b580      	push	{r7, lr}
    6d56:	b082      	sub	sp, #8
    6d58:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    6d5a:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6d64:	2b00      	cmp	r3, #0
    6d66:	d034      	beq.n	6dd2 <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    6d68:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6d72:	2b00      	cmp	r3, #0
    6d74:	db2d      	blt.n	6dd2 <MSS_MAC_FreeTxBuffers+0x7e>
    6d76:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    6d82:	2b00      	cmp	r3, #0
    6d84:	db25      	blt.n	6dd2 <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    6d86:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d8e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    6d90:	f24a 6378 	movw	r3, #42616	; 0xa678
    6d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    6d9c:	429a      	cmp	r2, r3
    6d9e:	d009      	beq.n	6db4 <MSS_MAC_FreeTxBuffers+0x60>
    6da0:	f04f 0328 	mov.w	r3, #40	; 0x28
    6da4:	f383 8811 	msr	BASEPRI, r3
    6da8:	f3bf 8f6f 	isb	sy
    6dac:	f3bf 8f4f 	dsb	sy
    6db0:	607b      	str	r3, [r7, #4]
    6db2:	e7fe      	b.n	6db2 <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    6db4:	f24a 6378 	movw	r3, #42616	; 0xa678
    6db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6dbc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6dbe:	4618      	mov	r0, r3
    6dc0:	f000 f8c8 	bl	6f54 <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    6dc4:	f24a 6378 	movw	r3, #42616	; 0xa678
    6dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6dcc:	f04f 0200 	mov.w	r2, #0
    6dd0:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    6dd2:	f107 0708 	add.w	r7, r7, #8
    6dd6:	46bd      	mov	sp, r7
    6dd8:	bd80      	pop	{r7, pc}
    6dda:	bf00      	nop

00006ddc <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    6ddc:	b480      	push	{r7}
    6dde:	b089      	sub	sp, #36	; 0x24
    6de0:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    6de2:	f04f 0300 	mov.w	r3, #0
    6de6:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    6de8:	f04f 0300 	mov.w	r3, #0
    6dec:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6dee:	e096      	b.n	6f1e <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6df0:	f04f 0300 	mov.w	r3, #0
    6df4:	607b      	str	r3, [r7, #4]
    6df6:	e01f      	b.n	6e38 <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    6df8:	687a      	ldr	r2, [r7, #4]
    6dfa:	f642 3320 	movw	r3, #11040	; 0x2b20
    6dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e02:	5c9b      	ldrb	r3, [r3, r2]
    6e04:	2b00      	cmp	r3, #0
    6e06:	d113      	bne.n	6e30 <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6e08:	f240 2370 	movw	r3, #624	; 0x270
    6e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e10:	687a      	ldr	r2, [r7, #4]
    6e12:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6e16:	fb01 f202 	mul.w	r2, r1, r2
    6e1a:	4413      	add	r3, r2
    6e1c:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    6e1e:	687a      	ldr	r2, [r7, #4]
    6e20:	f642 3320 	movw	r3, #11040	; 0x2b20
    6e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e28:	f04f 0101 	mov.w	r1, #1
    6e2c:	5499      	strb	r1, [r3, r2]
				break;
    6e2e:	e006      	b.n	6e3e <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6e30:	687b      	ldr	r3, [r7, #4]
    6e32:	f103 0301 	add.w	r3, r3, #1
    6e36:	607b      	str	r3, [r7, #4]
    6e38:	687b      	ldr	r3, [r7, #4]
    6e3a:	2b06      	cmp	r3, #6
    6e3c:	dddc      	ble.n	6df8 <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    6e3e:	697b      	ldr	r3, [r7, #20]
    6e40:	2b00      	cmp	r3, #0
    6e42:	d168      	bne.n	6f16 <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6e44:	f04f 0300 	mov.w	r3, #0
    6e48:	607b      	str	r3, [r7, #4]
    6e4a:	e061      	b.n	6f10 <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6e4c:	f240 2370 	movw	r3, #624	; 0x270
    6e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e54:	687a      	ldr	r2, [r7, #4]
    6e56:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6e5a:	fb01 f202 	mul.w	r2, r1, r2
    6e5e:	4413      	add	r3, r2
    6e60:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    6e62:	f04f 0300 	mov.w	r3, #0
    6e66:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6e68:	f04f 0300 	mov.w	r3, #0
    6e6c:	60fb      	str	r3, [r7, #12]
    6e6e:	e015      	b.n	6e9c <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6e70:	68fa      	ldr	r2, [r7, #12]
    6e72:	f24a 6378 	movw	r3, #42616	; 0xa678
    6e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e7a:	f102 020a 	add.w	r2, r2, #10
    6e7e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6e82:	4413      	add	r3, r2
    6e84:	681a      	ldr	r2, [r3, #0]
    6e86:	69bb      	ldr	r3, [r7, #24]
    6e88:	429a      	cmp	r2, r3
    6e8a:	d103      	bne.n	6e94 <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    6e8c:	f04f 0301 	mov.w	r3, #1
    6e90:	613b      	str	r3, [r7, #16]
						break;
    6e92:	e006      	b.n	6ea2 <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6e94:	68fb      	ldr	r3, [r7, #12]
    6e96:	f103 0301 	add.w	r3, r3, #1
    6e9a:	60fb      	str	r3, [r7, #12]
    6e9c:	68fb      	ldr	r3, [r7, #12]
    6e9e:	2b04      	cmp	r3, #4
    6ea0:	dde6      	ble.n	6e70 <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    6ea2:	693b      	ldr	r3, [r7, #16]
    6ea4:	2b01      	cmp	r3, #1
    6ea6:	d01c      	beq.n	6ee2 <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6ea8:	f04f 0300 	mov.w	r3, #0
    6eac:	60fb      	str	r3, [r7, #12]
    6eae:	e015      	b.n	6edc <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6eb0:	68fa      	ldr	r2, [r7, #12]
    6eb2:	f24a 6378 	movw	r3, #42616	; 0xa678
    6eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6eba:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6ebe:	4413      	add	r3, r2
    6ec0:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6ec4:	681a      	ldr	r2, [r3, #0]
    6ec6:	69bb      	ldr	r3, [r7, #24]
    6ec8:	429a      	cmp	r2, r3
    6eca:	d103      	bne.n	6ed4 <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    6ecc:	f04f 0301 	mov.w	r3, #1
    6ed0:	613b      	str	r3, [r7, #16]
							break;
    6ed2:	e006      	b.n	6ee2 <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6ed4:	68fb      	ldr	r3, [r7, #12]
    6ed6:	f103 0301 	add.w	r3, r3, #1
    6eda:	60fb      	str	r3, [r7, #12]
    6edc:	68fb      	ldr	r3, [r7, #12]
    6ede:	2b01      	cmp	r3, #1
    6ee0:	dde6      	ble.n	6eb0 <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    6ee2:	693b      	ldr	r3, [r7, #16]
    6ee4:	2b00      	cmp	r3, #0
    6ee6:	d10f      	bne.n	6f08 <MAC_obtain_buffer+0x12c>
    6ee8:	687a      	ldr	r2, [r7, #4]
    6eea:	f642 3320 	movw	r3, #11040	; 0x2b20
    6eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ef2:	5c9b      	ldrb	r3, [r3, r2]
    6ef4:	2b01      	cmp	r3, #1
    6ef6:	d107      	bne.n	6f08 <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    6ef8:	687a      	ldr	r2, [r7, #4]
    6efa:	f642 3320 	movw	r3, #11040	; 0x2b20
    6efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f02:	f04f 0100 	mov.w	r1, #0
    6f06:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6f08:	687b      	ldr	r3, [r7, #4]
    6f0a:	f103 0301 	add.w	r3, r3, #1
    6f0e:	607b      	str	r3, [r7, #4]
    6f10:	687b      	ldr	r3, [r7, #4]
    6f12:	2b06      	cmp	r3, #6
    6f14:	dd9a      	ble.n	6e4c <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    6f16:	68bb      	ldr	r3, [r7, #8]
    6f18:	f103 0301 	add.w	r3, r3, #1
    6f1c:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6f1e:	68bb      	ldr	r3, [r7, #8]
    6f20:	2b01      	cmp	r3, #1
    6f22:	dc03      	bgt.n	6f2c <MAC_obtain_buffer+0x150>
    6f24:	697b      	ldr	r3, [r7, #20]
    6f26:	2b00      	cmp	r3, #0
    6f28:	f43f af62 	beq.w	6df0 <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    6f2c:	697b      	ldr	r3, [r7, #20]
    6f2e:	2b00      	cmp	r3, #0
    6f30:	d109      	bne.n	6f46 <MAC_obtain_buffer+0x16a>
    6f32:	f04f 0328 	mov.w	r3, #40	; 0x28
    6f36:	f383 8811 	msr	BASEPRI, r3
    6f3a:	f3bf 8f6f 	isb	sy
    6f3e:	f3bf 8f4f 	dsb	sy
    6f42:	61fb      	str	r3, [r7, #28]
    6f44:	e7fe      	b.n	6f44 <MAC_obtain_buffer+0x168>
	return pcReturn;
    6f46:	697b      	ldr	r3, [r7, #20]
}
    6f48:	4618      	mov	r0, r3
    6f4a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6f4e:	46bd      	mov	sp, r7
    6f50:	bc80      	pop	{r7}
    6f52:	4770      	bx	lr

00006f54 <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    6f54:	b480      	push	{r7}
    6f56:	b085      	sub	sp, #20
    6f58:	af00      	add	r7, sp, #0
    6f5a:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6f5c:	f04f 0300 	mov.w	r3, #0
    6f60:	60bb      	str	r3, [r7, #8]
    6f62:	e019      	b.n	6f98 <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    6f64:	f240 2370 	movw	r3, #624	; 0x270
    6f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f6c:	68ba      	ldr	r2, [r7, #8]
    6f6e:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6f72:	fb01 f202 	mul.w	r2, r1, r2
    6f76:	441a      	add	r2, r3
    6f78:	687b      	ldr	r3, [r7, #4]
    6f7a:	429a      	cmp	r2, r3
    6f7c:	d108      	bne.n	6f90 <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6f7e:	68ba      	ldr	r2, [r7, #8]
    6f80:	f642 3320 	movw	r3, #11040	; 0x2b20
    6f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f88:	f04f 0100 	mov.w	r1, #0
    6f8c:	5499      	strb	r1, [r3, r2]
			break;
    6f8e:	e006      	b.n	6f9e <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6f90:	68bb      	ldr	r3, [r7, #8]
    6f92:	f103 0301 	add.w	r3, r3, #1
    6f96:	60bb      	str	r3, [r7, #8]
    6f98:	68bb      	ldr	r3, [r7, #8]
    6f9a:	2b06      	cmp	r3, #6
    6f9c:	dde2      	ble.n	6f64 <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    6f9e:	68bb      	ldr	r3, [r7, #8]
    6fa0:	2b06      	cmp	r3, #6
    6fa2:	dd09      	ble.n	6fb8 <MAC_release_buffer+0x64>
    6fa4:	f04f 0328 	mov.w	r3, #40	; 0x28
    6fa8:	f383 8811 	msr	BASEPRI, r3
    6fac:	f3bf 8f6f 	isb	sy
    6fb0:	f3bf 8f4f 	dsb	sy
    6fb4:	60fb      	str	r3, [r7, #12]
    6fb6:	e7fe      	b.n	6fb6 <MAC_release_buffer+0x62>
}
    6fb8:	f107 0714 	add.w	r7, r7, #20
    6fbc:	46bd      	mov	sp, r7
    6fbe:	bc80      	pop	{r7}
    6fc0:	4770      	bx	lr
    6fc2:	bf00      	nop

00006fc4 <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    6fc4:	b480      	push	{r7}
    6fc6:	b085      	sub	sp, #20
    6fc8:	af00      	add	r7, sp, #0
    6fca:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    6fcc:	f240 0300 	movw	r3, #0
    6fd0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6fd4:	687a      	ldr	r2, [r7, #4]
    6fd6:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    6fda:	f04f 0300 	mov.w	r3, #0
    6fde:	60fb      	str	r3, [r7, #12]
    6fe0:	e003      	b.n	6fea <MDIO_management_clock+0x26>
    6fe2:	68fb      	ldr	r3, [r7, #12]
    6fe4:	f103 0301 	add.w	r3, r3, #1
    6fe8:	60fb      	str	r3, [r7, #12]
    6fea:	68fb      	ldr	r3, [r7, #12]
    6fec:	2b13      	cmp	r3, #19
    6fee:	d9f8      	bls.n	6fe2 <MDIO_management_clock+0x1e>
}
    6ff0:	f107 0714 	add.w	r7, r7, #20
    6ff4:	46bd      	mov	sp, r7
    6ff6:	bc80      	pop	{r7}
    6ff8:	4770      	bx	lr
    6ffa:	bf00      	nop

00006ffc <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6ffc:	b580      	push	{r7, lr}
    6ffe:	b084      	sub	sp, #16
    7000:	af00      	add	r7, sp, #0
    7002:	4602      	mov	r2, r0
    7004:	460b      	mov	r3, r1
    7006:	71fa      	strb	r2, [r7, #7]
    7008:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    700a:	f240 0300 	movw	r3, #0
    700e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    7012:	f04f 0201 	mov.w	r2, #1
    7016:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    701a:	f240 0300 	movw	r3, #0
    701e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    7022:	f04f 0201 	mov.w	r2, #1
    7026:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    702a:	f04f 0300 	mov.w	r3, #0
    702e:	60bb      	str	r3, [r7, #8]
    7030:	e00b      	b.n	704a <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    7032:	f04f 0000 	mov.w	r0, #0
    7036:	f7ff ffc5 	bl	6fc4 <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    703a:	f04f 0001 	mov.w	r0, #1
    703e:	f7ff ffc1 	bl	6fc4 <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    7042:	68bb      	ldr	r3, [r7, #8]
    7044:	f103 0301 	add.w	r3, r3, #1
    7048:	60bb      	str	r3, [r7, #8]
    704a:	68bb      	ldr	r3, [r7, #8]
    704c:	2b1f      	cmp	r3, #31
    704e:	d9f0      	bls.n	7032 <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    7050:	79bb      	ldrb	r3, [r7, #6]
    7052:	2b00      	cmp	r3, #0
    7054:	d102      	bne.n	705c <MDIO_send_cmd+0x60>
    7056:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    705a:	e001      	b.n	7060 <MDIO_send_cmd+0x64>
    705c:	f245 0202 	movw	r2, #20482	; 0x5002
    7060:	f24a 6378 	movw	r3, #42616	; 0xa678
    7064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7068:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    706c:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    7070:	b29b      	uxth	r3, r3
    7072:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    7076:	ea42 0303 	orr.w	r3, r2, r3
    707a:	b29a      	uxth	r2, r3
    707c:	79fb      	ldrb	r3, [r7, #7]
    707e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7082:	b29b      	uxth	r3, r3
    7084:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    7088:	ea42 0303 	orr.w	r3, r2, r3
    708c:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    708e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    7092:	81bb      	strh	r3, [r7, #12]
    7094:	e02b      	b.n	70ee <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    7096:	89bb      	ldrh	r3, [r7, #12]
    7098:	2b02      	cmp	r3, #2
    709a:	d10a      	bne.n	70b2 <MDIO_send_cmd+0xb6>
    709c:	79bb      	ldrb	r3, [r7, #6]
    709e:	2b00      	cmp	r3, #0
    70a0:	d107      	bne.n	70b2 <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    70a2:	f240 0300 	movw	r3, #0
    70a6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    70aa:	f04f 0200 	mov.w	r2, #0
    70ae:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    70b2:	f04f 0000 	mov.w	r0, #0
    70b6:	f7ff ff85 	bl	6fc4 <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    70ba:	f240 0300 	movw	r3, #0
    70be:	f2c4 2306 	movt	r3, #16902	; 0x4206
    70c2:	89b9      	ldrh	r1, [r7, #12]
    70c4:	89fa      	ldrh	r2, [r7, #14]
    70c6:	ea01 0202 	and.w	r2, r1, r2
    70ca:	b292      	uxth	r2, r2
    70cc:	2a00      	cmp	r2, #0
    70ce:	d002      	beq.n	70d6 <MDIO_send_cmd+0xda>
    70d0:	f04f 0201 	mov.w	r2, #1
    70d4:	e001      	b.n	70da <MDIO_send_cmd+0xde>
    70d6:	f04f 0200 	mov.w	r2, #0
    70da:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    70de:	f04f 0001 	mov.w	r0, #1
    70e2:	f7ff ff6f 	bl	6fc4 <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    70e6:	89bb      	ldrh	r3, [r7, #12]
    70e8:	ea4f 0353 	mov.w	r3, r3, lsr #1
    70ec:	81bb      	strh	r3, [r7, #12]
    70ee:	89bb      	ldrh	r3, [r7, #12]
    70f0:	2b00      	cmp	r3, #0
    70f2:	d1d0      	bne.n	7096 <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    70f4:	f107 0710 	add.w	r7, r7, #16
    70f8:	46bd      	mov	sp, r7
    70fa:	bd80      	pop	{r7, pc}

000070fc <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    70fc:	b580      	push	{r7, lr}
    70fe:	b084      	sub	sp, #16
    7100:	af00      	add	r7, sp, #0
    7102:	4603      	mov	r3, r0
    7104:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    7106:	79fb      	ldrb	r3, [r7, #7]
    7108:	4618      	mov	r0, r3
    710a:	f04f 0100 	mov.w	r1, #0
    710e:	f7ff ff75 	bl	6ffc <MDIO_send_cmd>

    /* read data */
    data = 0;
    7112:	f04f 0300 	mov.w	r3, #0
    7116:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    7118:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    711c:	81bb      	strh	r3, [r7, #12]
    711e:	e018      	b.n	7152 <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    7120:	f04f 0000 	mov.w	r0, #0
    7124:	f7ff ff4e 	bl	6fc4 <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    7128:	f240 0300 	movw	r3, #0
    712c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    7130:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    7134:	2b00      	cmp	r3, #0
    7136:	d004      	beq.n	7142 <MDIO_read+0x46>
            data |= mask;
    7138:	89fa      	ldrh	r2, [r7, #14]
    713a:	89bb      	ldrh	r3, [r7, #12]
    713c:	ea42 0303 	orr.w	r3, r2, r3
    7140:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    7142:	f04f 0001 	mov.w	r0, #1
    7146:	f7ff ff3d 	bl	6fc4 <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    714a:	89bb      	ldrh	r3, [r7, #12]
    714c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7150:	81bb      	strh	r3, [r7, #12]
    7152:	89bb      	ldrh	r3, [r7, #12]
    7154:	2b00      	cmp	r3, #0
    7156:	d1e3      	bne.n	7120 <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    7158:	f04f 0000 	mov.w	r0, #0
    715c:	f7ff ff32 	bl	6fc4 <MDIO_management_clock>

    return data;
    7160:	89fb      	ldrh	r3, [r7, #14]
}
    7162:	4618      	mov	r0, r3
    7164:	f107 0710 	add.w	r7, r7, #16
    7168:	46bd      	mov	sp, r7
    716a:	bd80      	pop	{r7, pc}

0000716c <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    716c:	b580      	push	{r7, lr}
    716e:	b084      	sub	sp, #16
    7170:	af00      	add	r7, sp, #0
    7172:	4602      	mov	r2, r0
    7174:	460b      	mov	r3, r1
    7176:	71fa      	strb	r2, [r7, #7]
    7178:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    717a:	79fb      	ldrb	r3, [r7, #7]
    717c:	4618      	mov	r0, r3
    717e:	f04f 0101 	mov.w	r1, #1
    7182:	f7ff ff3b 	bl	6ffc <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    7186:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    718a:	81fb      	strh	r3, [r7, #14]
    718c:	e01d      	b.n	71ca <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    718e:	f04f 0000 	mov.w	r0, #0
    7192:	f7ff ff17 	bl	6fc4 <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    7196:	f240 0300 	movw	r3, #0
    719a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    719e:	89f9      	ldrh	r1, [r7, #14]
    71a0:	88ba      	ldrh	r2, [r7, #4]
    71a2:	ea01 0202 	and.w	r2, r1, r2
    71a6:	b292      	uxth	r2, r2
    71a8:	2a00      	cmp	r2, #0
    71aa:	d002      	beq.n	71b2 <MDIO_write+0x46>
    71ac:	f04f 0201 	mov.w	r2, #1
    71b0:	e001      	b.n	71b6 <MDIO_write+0x4a>
    71b2:	f04f 0200 	mov.w	r2, #0
    71b6:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    71ba:	f04f 0001 	mov.w	r0, #1
    71be:	f7ff ff01 	bl	6fc4 <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    71c2:	89fb      	ldrh	r3, [r7, #14]
    71c4:	ea4f 0353 	mov.w	r3, r3, lsr #1
    71c8:	81fb      	strh	r3, [r7, #14]
    71ca:	89fb      	ldrh	r3, [r7, #14]
    71cc:	2b00      	cmp	r3, #0
    71ce:	d1de      	bne.n	718e <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    71d0:	f04f 0000 	mov.w	r0, #0
    71d4:	f7ff fef6 	bl	6fc4 <MDIO_management_clock>
}
    71d8:	f107 0710 	add.w	r7, r7, #16
    71dc:	46bd      	mov	sp, r7
    71de:	bd80      	pop	{r7, pc}

000071e0 <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    71e0:	b580      	push	{r7, lr}
    71e2:	b082      	sub	sp, #8
    71e4:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    71e6:	f04f 0300 	mov.w	r3, #0
    71ea:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    71ec:	f04f 0300 	mov.w	r3, #0
    71f0:	713b      	strb	r3, [r7, #4]
    71f2:	e01e      	b.n	7232 <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    71f4:	f24a 6378 	movw	r3, #42616	; 0xa678
    71f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    71fc:	793a      	ldrb	r2, [r7, #4]
    71fe:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    7202:	f04f 0002 	mov.w	r0, #2
    7206:	f7ff ff79 	bl	70fc <MDIO_read>
    720a:	4603      	mov	r3, r0
    720c:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    720e:	88fa      	ldrh	r2, [r7, #6]
    7210:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7214:	429a      	cmp	r2, r3
    7216:	d008      	beq.n	722a <PHY_probe+0x4a>
    7218:	88fb      	ldrh	r3, [r7, #6]
    721a:	2b00      	cmp	r3, #0
    721c:	d005      	beq.n	722a <PHY_probe+0x4a>
        	phy_found = 1;
    721e:	f04f 0301 	mov.w	r3, #1
    7222:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    7224:	f04f 0320 	mov.w	r3, #32
    7228:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    722a:	793b      	ldrb	r3, [r7, #4]
    722c:	f103 0301 	add.w	r3, r3, #1
    7230:	713b      	strb	r3, [r7, #4]
    7232:	793b      	ldrb	r3, [r7, #4]
    7234:	2b1f      	cmp	r3, #31
    7236:	d9dd      	bls.n	71f4 <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    7238:	797b      	ldrb	r3, [r7, #5]
    723a:	2b00      	cmp	r3, #0
    723c:	d107      	bne.n	724e <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    723e:	f24a 6378 	movw	r3, #42616	; 0xa678
    7242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7246:	f04f 32ff 	mov.w	r2, #4294967295
    724a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    724e:	f24a 6378 	movw	r3, #42616	; 0xa678
    7252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7256:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    725a:	4618      	mov	r0, r3
    725c:	f107 0708 	add.w	r7, r7, #8
    7260:	46bd      	mov	sp, r7
    7262:	bd80      	pop	{r7, pc}

00007264 <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    7264:	b580      	push	{r7, lr}
    7266:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    7268:	f04f 0000 	mov.w	r0, #0
    726c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    7270:	f7ff ff7c 	bl	716c <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    7274:	f04f 0000 	mov.w	r0, #0
    7278:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    727c:	f7ff ff76 	bl	716c <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    7280:	bd80      	pop	{r7, pc}
    7282:	bf00      	nop

00007284 <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    7284:	b580      	push	{r7, lr}
    7286:	b082      	sub	sp, #8
    7288:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    728a:	f04f 0000 	mov.w	r0, #0
    728e:	f7ff ff35 	bl	70fc <MDIO_read>
    7292:	4603      	mov	r3, r0
    7294:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    7296:	88fb      	ldrh	r3, [r7, #6]
    7298:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    729c:	b29b      	uxth	r3, r3
    729e:	f04f 0000 	mov.w	r0, #0
    72a2:	4619      	mov	r1, r3
    72a4:	f7ff ff62 	bl	716c <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    72a8:	f04f 0001 	mov.w	r0, #1
    72ac:	f7ff ff26 	bl	70fc <MDIO_read>
    72b0:	4603      	mov	r3, r0
    72b2:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    72b4:	88fb      	ldrh	r3, [r7, #6]
    72b6:	f003 0320 	and.w	r3, r3, #32
    72ba:	2b00      	cmp	r3, #0
    72bc:	d104      	bne.n	72c8 <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    72be:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    72c2:	f009 fe57 	bl	10f74 <vTaskDelay>
		}
	}
    72c6:	e7ef      	b.n	72a8 <PHY_auto_negotiate+0x24>
}
    72c8:	bf00      	nop
    72ca:	f107 0708 	add.w	r7, r7, #8
    72ce:	46bd      	mov	sp, r7
    72d0:	bd80      	pop	{r7, pc}
    72d2:	bf00      	nop

000072d4 <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    72d4:	b580      	push	{r7, lr}
    72d6:	b082      	sub	sp, #8
    72d8:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    72da:	f04f 0300 	mov.w	r3, #0
    72de:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    72e0:	f04f 0001 	mov.w	r0, #1
    72e4:	f7ff ff0a 	bl	70fc <MDIO_read>
    72e8:	4603      	mov	r3, r0
    72ea:	f003 0304 	and.w	r3, r3, #4
    72ee:	2b00      	cmp	r3, #0
    72f0:	d002      	beq.n	72f8 <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    72f2:	f04f 0301 	mov.w	r3, #1
    72f6:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    72f8:	79fb      	ldrb	r3, [r7, #7]
}
    72fa:	4618      	mov	r0, r3
    72fc:	f107 0708 	add.w	r7, r7, #8
    7300:	46bd      	mov	sp, r7
    7302:	bd80      	pop	{r7, pc}

00007304 <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    7304:	b580      	push	{r7, lr}
    7306:	b082      	sub	sp, #8
    7308:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    730a:	f04f 0300 	mov.w	r3, #0
    730e:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    7310:	f04f 0012 	mov.w	r0, #18
    7314:	f7ff fef2 	bl	70fc <MDIO_read>
    7318:	4603      	mov	r3, r0
    731a:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    731c:	88bb      	ldrh	r3, [r7, #4]
    731e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    7322:	2b00      	cmp	r3, #0
    7324:	d002      	beq.n	732c <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    7326:	f04f 0304 	mov.w	r3, #4
    732a:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    732c:	88bb      	ldrh	r3, [r7, #4]
    732e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    7332:	2b00      	cmp	r3, #0
    7334:	d003      	beq.n	733e <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    7336:	79fb      	ldrb	r3, [r7, #7]
    7338:	f043 0302 	orr.w	r3, r3, #2
    733c:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    733e:	79fb      	ldrb	r3, [r7, #7]
}
    7340:	4618      	mov	r0, r3
    7342:	f107 0708 	add.w	r7, r7, #8
    7346:	46bd      	mov	sp, r7
    7348:	bd80      	pop	{r7, pc}
    734a:	bf00      	nop

0000734c <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    734c:	b580      	push	{r7, lr}
    734e:	b084      	sub	sp, #16
    7350:	af00      	add	r7, sp, #0
    7352:	4603      	mov	r3, r0
    7354:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    7356:	f04f 0004 	mov.w	r0, #4
    735a:	f7ff fecf 	bl	70fc <MDIO_read>
    735e:	4603      	mov	r3, r0
    7360:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    7362:	89fb      	ldrh	r3, [r7, #14]
    7364:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    7368:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    736a:	79fb      	ldrb	r3, [r7, #7]
    736c:	f003 0302 	and.w	r3, r3, #2
    7370:	2b00      	cmp	r3, #0
    7372:	d103      	bne.n	737c <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    7374:	89fb      	ldrh	r3, [r7, #14]
    7376:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    737a:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    737c:	79fb      	ldrb	r3, [r7, #7]
    737e:	f003 0304 	and.w	r3, r3, #4
    7382:	2b00      	cmp	r3, #0
    7384:	d103      	bne.n	738e <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    7386:	89fb      	ldrh	r3, [r7, #14]
    7388:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    738c:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    738e:	89fb      	ldrh	r3, [r7, #14]
    7390:	f04f 0004 	mov.w	r0, #4
    7394:	4619      	mov	r1, r3
    7396:	f7ff fee9 	bl	716c <MDIO_write>
}
    739a:	f107 0710 	add.w	r7, r7, #16
    739e:	46bd      	mov	sp, r7
    73a0:	bd80      	pop	{r7, pc}
    73a2:	bf00      	nop

000073a4 <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    73a4:	b580      	push	{r7, lr}
    73a6:	b084      	sub	sp, #16
    73a8:	af00      	add	r7, sp, #0
    73aa:	4603      	mov	r3, r0
    73ac:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    73ae:	f04f 0300 	mov.w	r3, #0
    73b2:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    73b4:	f04f 0000 	mov.w	r0, #0
    73b8:	f7ff fea0 	bl	70fc <MDIO_read>
    73bc:	4603      	mov	r3, r0
    73be:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    73c0:	79fb      	ldrb	r3, [r7, #7]
    73c2:	2b01      	cmp	r3, #1
    73c4:	d104      	bne.n	73d0 <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    73c6:	89fb      	ldrh	r3, [r7, #14]
    73c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    73cc:	81fb      	strh	r3, [r7, #14]
    73ce:	e003      	b.n	73d8 <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    73d0:	89fb      	ldrh	r3, [r7, #14]
    73d2:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    73d6:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    73d8:	89fb      	ldrh	r3, [r7, #14]
    73da:	f04f 0000 	mov.w	r0, #0
    73de:	4619      	mov	r1, r3
    73e0:	f7ff fec4 	bl	716c <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    73e4:	f04f 0000 	mov.w	r0, #0
    73e8:	f7ff fe88 	bl	70fc <MDIO_read>
    73ec:	4603      	mov	r3, r0
    73ee:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    73f0:	89fb      	ldrh	r3, [r7, #14]
	
}
    73f2:	4618      	mov	r0, r3
    73f4:	f107 0710 	add.w	r7, r7, #16
    73f8:	46bd      	mov	sp, r7
    73fa:	bd80      	pop	{r7, pc}

000073fc <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    73fc:	b480      	push	{r7}
    73fe:	b085      	sub	sp, #20
    7400:	af00      	add	r7, sp, #0
    7402:	4603      	mov	r3, r0
    7404:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    7406:	f04f 0300 	mov.w	r3, #0
    740a:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    740c:	79fb      	ldrb	r3, [r7, #7]
    740e:	2b02      	cmp	r3, #2
    7410:	d900      	bls.n	7414 <ACE_get_channel_type+0x18>
    7412:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7414:	79fb      	ldrb	r3, [r7, #7]
    7416:	2b02      	cmp	r3, #2
    7418:	d807      	bhi.n	742a <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    741a:	79fa      	ldrb	r2, [r7, #7]
    741c:	f642 3334 	movw	r3, #11060	; 0x2b34
    7420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7424:	5c9b      	ldrb	r3, [r3, r2]
    7426:	73fb      	strb	r3, [r7, #15]
    7428:	e002      	b.n	7430 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    742a:	f04f 0300 	mov.w	r3, #0
    742e:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    7430:	7bfb      	ldrb	r3, [r7, #15]
}
    7432:	4618      	mov	r0, r3
    7434:	f107 0714 	add.w	r7, r7, #20
    7438:	46bd      	mov	sp, r7
    743a:	bc80      	pop	{r7}
    743c:	4770      	bx	lr
    743e:	bf00      	nop

00007440 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7440:	b480      	push	{r7}
    7442:	b085      	sub	sp, #20
    7444:	af00      	add	r7, sp, #0
    7446:	4602      	mov	r2, r0
    7448:	460b      	mov	r3, r1
    744a:	71fa      	strb	r2, [r7, #7]
    744c:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    744e:	79fa      	ldrb	r2, [r7, #7]
    7450:	f240 0350 	movw	r3, #80	; 0x50
    7454:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7458:	ea4f 1202 	mov.w	r2, r2, lsl #4
    745c:	4413      	add	r3, r2
    745e:	791b      	ldrb	r3, [r3, #4]
    7460:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7462:	7bbb      	ldrb	r3, [r7, #14]
    7464:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7468:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    746a:	7bfb      	ldrb	r3, [r7, #15]
    746c:	f240 0248 	movw	r2, #72	; 0x48
    7470:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7474:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7478:	4413      	add	r3, r2
    747a:	885b      	ldrh	r3, [r3, #2]
    747c:	88ba      	ldrh	r2, [r7, #4]
    747e:	fb02 f203 	mul.w	r2, r2, r3
    7482:	7bf9      	ldrb	r1, [r7, #15]
    7484:	f240 0348 	movw	r3, #72	; 0x48
    7488:	f2c2 0300 	movt	r3, #8192	; 0x2000
    748c:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    7490:	fbb2 f3f3 	udiv	r3, r2, r3
    7494:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    7496:	68bb      	ldr	r3, [r7, #8]
}
    7498:	4618      	mov	r0, r3
    749a:	f107 0714 	add.w	r7, r7, #20
    749e:	46bd      	mov	sp, r7
    74a0:	bc80      	pop	{r7}
    74a2:	4770      	bx	lr

000074a4 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    74a4:	b480      	push	{r7}
    74a6:	b087      	sub	sp, #28
    74a8:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    74aa:	f240 0300 	movw	r3, #0
    74ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    74b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    74b6:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    74b8:	f240 0300 	movw	r3, #0
    74bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    74c0:	f04f 0200 	mov.w	r2, #0
    74c4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    74c8:	f04f 0300 	mov.w	r3, #0
    74cc:	71fb      	strb	r3, [r7, #7]
    74ce:	e039      	b.n	7544 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    74d0:	79fb      	ldrb	r3, [r7, #7]
    74d2:	ea4f 0353 	mov.w	r3, r3, lsr #1
    74d6:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    74d8:	f240 0200 	movw	r2, #0
    74dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    74e0:	7c79      	ldrb	r1, [r7, #17]
    74e2:	460b      	mov	r3, r1
    74e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    74e8:	440b      	add	r3, r1
    74ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
    74ee:	4413      	add	r3, r2
    74f0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    74f4:	791b      	ldrb	r3, [r3, #4]
    74f6:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    74f8:	79fb      	ldrb	r3, [r7, #7]
    74fa:	f003 0301 	and.w	r3, r3, #1
    74fe:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    7500:	7cfb      	ldrb	r3, [r7, #19]
    7502:	2b00      	cmp	r3, #0
    7504:	d00d      	beq.n	7522 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    7506:	79f9      	ldrb	r1, [r7, #7]
    7508:	7cbb      	ldrb	r3, [r7, #18]
    750a:	ea4f 1353 	mov.w	r3, r3, lsr #5
    750e:	b2db      	uxtb	r3, r3
    7510:	461a      	mov	r2, r3
    7512:	f002 0203 	and.w	r2, r2, #3
    7516:	f642 3328 	movw	r3, #11048	; 0x2b28
    751a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    751e:	545a      	strb	r2, [r3, r1]
    7520:	e00c      	b.n	753c <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    7522:	79f9      	ldrb	r1, [r7, #7]
    7524:	7cbb      	ldrb	r3, [r7, #18]
    7526:	ea4f 0353 	mov.w	r3, r3, lsr #1
    752a:	b2db      	uxtb	r3, r3
    752c:	461a      	mov	r2, r3
    752e:	f002 0203 	and.w	r2, r2, #3
    7532:	f642 3328 	movw	r3, #11048	; 0x2b28
    7536:	f2c2 0300 	movt	r3, #8192	; 0x2000
    753a:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    753c:	79fb      	ldrb	r3, [r7, #7]
    753e:	f103 0301 	add.w	r3, r3, #1
    7542:	71fb      	strb	r3, [r7, #7]
    7544:	79fb      	ldrb	r3, [r7, #7]
    7546:	2b09      	cmp	r3, #9
    7548:	d9c2      	bls.n	74d0 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    754a:	f04f 0300 	mov.w	r3, #0
    754e:	60bb      	str	r3, [r7, #8]
    7550:	e073      	b.n	763a <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    7552:	68ba      	ldr	r2, [r7, #8]
    7554:	f240 0350 	movw	r3, #80	; 0x50
    7558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    755c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7560:	4413      	add	r3, r2
    7562:	791b      	ldrb	r3, [r3, #4]
    7564:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    7566:	7dba      	ldrb	r2, [r7, #22]
    7568:	f246 1318 	movw	r3, #24856	; 0x6118
    756c:	f2c0 0301 	movt	r3, #1
    7570:	5c9b      	ldrb	r3, [r3, r2]
    7572:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    7574:	7dba      	ldrb	r2, [r7, #22]
    7576:	f246 03e8 	movw	r3, #24808	; 0x60e8
    757a:	f2c0 0301 	movt	r3, #1
    757e:	5c9b      	ldrb	r3, [r3, r2]
    7580:	2b01      	cmp	r3, #1
    7582:	d007      	beq.n	7594 <ace_init_convert+0xf0>
    7584:	2b02      	cmp	r3, #2
    7586:	d027      	beq.n	75d8 <ace_init_convert+0x134>
    7588:	2b00      	cmp	r3, #0
    758a:	d147      	bne.n	761c <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    758c:	f04f 0300 	mov.w	r3, #0
    7590:	75fb      	strb	r3, [r7, #23]
                break;
    7592:	e047      	b.n	7624 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    7594:	7d3b      	ldrb	r3, [r7, #20]
    7596:	2bff      	cmp	r3, #255	; 0xff
    7598:	d100      	bne.n	759c <ace_init_convert+0xf8>
    759a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    759c:	f240 0200 	movw	r2, #0
    75a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    75a4:	7d39      	ldrb	r1, [r7, #20]
    75a6:	460b      	mov	r3, r1
    75a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    75ac:	440b      	add	r3, r1
    75ae:	ea4f 1303 	mov.w	r3, r3, lsl #4
    75b2:	4413      	add	r3, r2
    75b4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    75b8:	7a1b      	ldrb	r3, [r3, #8]
    75ba:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    75bc:	7d7b      	ldrb	r3, [r7, #21]
    75be:	f003 0301 	and.w	r3, r3, #1
    75c2:	b2db      	uxtb	r3, r3
    75c4:	2b00      	cmp	r3, #0
    75c6:	d003      	beq.n	75d0 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    75c8:	f04f 0300 	mov.w	r3, #0
    75cc:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    75ce:	e029      	b.n	7624 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    75d0:	f04f 0301 	mov.w	r3, #1
    75d4:	75fb      	strb	r3, [r7, #23]
                }
                break;
    75d6:	e025      	b.n	7624 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    75d8:	7d3b      	ldrb	r3, [r7, #20]
    75da:	2bff      	cmp	r3, #255	; 0xff
    75dc:	d100      	bne.n	75e0 <ace_init_convert+0x13c>
    75de:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    75e0:	f240 0200 	movw	r2, #0
    75e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    75e8:	7d39      	ldrb	r1, [r7, #20]
    75ea:	460b      	mov	r3, r1
    75ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    75f0:	440b      	add	r3, r1
    75f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    75f6:	4413      	add	r3, r2
    75f8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    75fc:	791b      	ldrb	r3, [r3, #4]
    75fe:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7600:	7d7b      	ldrb	r3, [r7, #21]
    7602:	f003 0301 	and.w	r3, r3, #1
    7606:	b2db      	uxtb	r3, r3
    7608:	2b00      	cmp	r3, #0
    760a:	d003      	beq.n	7614 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    760c:	f04f 0300 	mov.w	r3, #0
    7610:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    7612:	e007      	b.n	7624 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    7614:	f04f 0302 	mov.w	r3, #2
    7618:	75fb      	strb	r3, [r7, #23]
                }
                break;
    761a:	e003      	b.n	7624 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    761c:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    761e:	f04f 0300 	mov.w	r3, #0
    7622:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    7624:	68ba      	ldr	r2, [r7, #8]
    7626:	f642 3334 	movw	r3, #11060	; 0x2b34
    762a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    762e:	7df9      	ldrb	r1, [r7, #23]
    7630:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    7632:	68bb      	ldr	r3, [r7, #8]
    7634:	f103 0301 	add.w	r3, r3, #1
    7638:	60bb      	str	r3, [r7, #8]
    763a:	68bb      	ldr	r3, [r7, #8]
    763c:	2b02      	cmp	r3, #2
    763e:	dd88      	ble.n	7552 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    7640:	f240 0300 	movw	r3, #0
    7644:	f2c4 0302 	movt	r3, #16386	; 0x4002
    7648:	68fa      	ldr	r2, [r7, #12]
    764a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    764e:	f107 071c 	add.w	r7, r7, #28
    7652:	46bd      	mov	sp, r7
    7654:	bc80      	pop	{r7}
    7656:	4770      	bx	lr

00007658 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7658:	b480      	push	{r7}
    765a:	b08d      	sub	sp, #52	; 0x34
    765c:	af00      	add	r7, sp, #0
    765e:	4602      	mov	r2, r0
    7660:	460b      	mov	r3, r1
    7662:	71fa      	strb	r2, [r7, #7]
    7664:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7666:	79fa      	ldrb	r2, [r7, #7]
    7668:	f240 0350 	movw	r3, #80	; 0x50
    766c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7670:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7674:	4413      	add	r3, r2
    7676:	791b      	ldrb	r3, [r3, #4]
    7678:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    767a:	7cbb      	ldrb	r3, [r7, #18]
    767c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7680:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    7682:	7cba      	ldrb	r2, [r7, #18]
    7684:	f246 1348 	movw	r3, #24904	; 0x6148
    7688:	f2c0 0301 	movt	r3, #1
    768c:	5c9b      	ldrb	r3, [r3, r2]
    768e:	2bff      	cmp	r3, #255	; 0xff
    7690:	d11c      	bne.n	76cc <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    7692:	7cfb      	ldrb	r3, [r7, #19]
    7694:	f240 0248 	movw	r2, #72	; 0x48
    7698:	f2c2 0200 	movt	r2, #8192	; 0x2000
    769c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76a0:	4413      	add	r3, r2
    76a2:	885b      	ldrh	r3, [r3, #2]
    76a4:	88ba      	ldrh	r2, [r7, #4]
    76a6:	fb02 f203 	mul.w	r2, r2, r3
    76aa:	f240 1301 	movw	r3, #257	; 0x101
    76ae:	f2c0 0310 	movt	r3, #16
    76b2:	fba3 1302 	umull	r1, r3, r3, r2
    76b6:	ebc3 0202 	rsb	r2, r3, r2
    76ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
    76be:	4413      	add	r3, r2
    76c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    76c4:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    76c6:	697b      	ldr	r3, [r7, #20]
    76c8:	60fb      	str	r3, [r7, #12]
    76ca:	e03d      	b.n	7748 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    76cc:	7cba      	ldrb	r2, [r7, #18]
    76ce:	f246 1378 	movw	r3, #24952	; 0x6178
    76d2:	f2c0 0301 	movt	r3, #1
    76d6:	5c9b      	ldrb	r3, [r3, r2]
    76d8:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    76da:	7efa      	ldrb	r2, [r7, #27]
    76dc:	f642 3328 	movw	r3, #11048	; 0x2b28
    76e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76e4:	5c9b      	ldrb	r3, [r3, r2]
    76e6:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    76e8:	88bb      	ldrh	r3, [r7, #4]
    76ea:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    76ec:	f640 73ff 	movw	r3, #4095	; 0xfff
    76f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    76f2:	7eba      	ldrb	r2, [r7, #26]
    76f4:	f246 13a8 	movw	r3, #25000	; 0x61a8
    76f8:	f2c0 0301 	movt	r3, #1
    76fc:	5c9b      	ldrb	r3, [r3, r2]
    76fe:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    7700:	7eba      	ldrb	r2, [r7, #26]
    7702:	f246 13ac 	movw	r3, #25004	; 0x61ac
    7706:	f2c0 0301 	movt	r3, #1
    770a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    770e:	b21b      	sxth	r3, r3
    7710:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    7712:	7cfb      	ldrb	r3, [r7, #19]
    7714:	f240 0248 	movw	r2, #72	; 0x48
    7718:	f2c2 0200 	movt	r2, #8192	; 0x2000
    771c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7720:	4413      	add	r3, r2
    7722:	885b      	ldrh	r3, [r3, #2]
    7724:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    7726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    7728:	6abb      	ldr	r3, [r7, #40]	; 0x28
    772a:	ebc3 0302 	rsb	r3, r3, r2
    772e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7730:	6a39      	ldr	r1, [r7, #32]
    7732:	fb01 f202 	mul.w	r2, r1, r2
    7736:	fb02 f203 	mul.w	r2, r2, r3
    773a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    773c:	fb92 f3f3 	sdiv	r3, r2, r3
    7740:	69fa      	ldr	r2, [r7, #28]
    7742:	ebc3 0302 	rsb	r3, r3, r2
    7746:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    7748:	68fb      	ldr	r3, [r7, #12]
}
    774a:	4618      	mov	r0, r3
    774c:	f107 0734 	add.w	r7, r7, #52	; 0x34
    7750:	46bd      	mov	sp, r7
    7752:	bc80      	pop	{r7}
    7754:	4770      	bx	lr
    7756:	bf00      	nop

00007758 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7758:	b580      	push	{r7, lr}
    775a:	b086      	sub	sp, #24
    775c:	af00      	add	r7, sp, #0
    775e:	4602      	mov	r2, r0
    7760:	460b      	mov	r3, r1
    7762:	71fa      	strb	r2, [r7, #7]
    7764:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    7766:	f04f 0300 	mov.w	r3, #0
    776a:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    776c:	79fb      	ldrb	r3, [r7, #7]
    776e:	2b02      	cmp	r3, #2
    7770:	d900      	bls.n	7774 <ACE_convert_to_mA+0x1c>
    7772:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7774:	79fb      	ldrb	r3, [r7, #7]
    7776:	2b02      	cmp	r3, #2
    7778:	d842      	bhi.n	7800 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    777a:	79fa      	ldrb	r2, [r7, #7]
    777c:	f240 0350 	movw	r3, #80	; 0x50
    7780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7784:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7788:	4413      	add	r3, r2
    778a:	791b      	ldrb	r3, [r3, #4]
    778c:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    778e:	7bbb      	ldrb	r3, [r7, #14]
    7790:	2b2f      	cmp	r3, #47	; 0x2f
    7792:	d900      	bls.n	7796 <ACE_convert_to_mA+0x3e>
    7794:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7796:	7bba      	ldrb	r2, [r7, #14]
    7798:	f246 03e8 	movw	r3, #24808	; 0x60e8
    779c:	f2c0 0301 	movt	r3, #1
    77a0:	5c9b      	ldrb	r3, [r3, r2]
    77a2:	2b01      	cmp	r3, #1
    77a4:	d12c      	bne.n	7800 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    77a6:	7bbb      	ldrb	r3, [r7, #14]
    77a8:	f003 0304 	and.w	r3, r3, #4
    77ac:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    77b0:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    77b2:	7bbb      	ldrb	r3, [r7, #14]
    77b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
    77b8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    77bc:	b2db      	uxtb	r3, r3
    77be:	4413      	add	r3, r2
    77c0:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    77c2:	7bfb      	ldrb	r3, [r7, #15]
    77c4:	2b03      	cmp	r3, #3
    77c6:	d81b      	bhi.n	7800 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    77c8:	7bfa      	ldrb	r2, [r7, #15]
    77ca:	f645 231c 	movw	r3, #23068	; 0x5a1c
    77ce:	f2c0 0301 	movt	r3, #1
    77d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    77d6:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    77d8:	79fa      	ldrb	r2, [r7, #7]
    77da:	88bb      	ldrh	r3, [r7, #4]
    77dc:	4610      	mov	r0, r2
    77de:	4619      	mov	r1, r3
    77e0:	f7ff ff3a 	bl	7658 <ACE_convert_to_mV>
    77e4:	4603      	mov	r3, r0
    77e6:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    77e8:	697a      	ldr	r2, [r7, #20]
    77ea:	4613      	mov	r3, r2
    77ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    77f0:	4413      	add	r3, r2
    77f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    77f6:	461a      	mov	r2, r3
    77f8:	693b      	ldr	r3, [r7, #16]
    77fa:	fbb2 f3f3 	udiv	r3, r2, r3
    77fe:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    7800:	68bb      	ldr	r3, [r7, #8]
}
    7802:	4618      	mov	r0, r3
    7804:	f107 0718 	add.w	r7, r7, #24
    7808:	46bd      	mov	sp, r7
    780a:	bd80      	pop	{r7, pc}

0000780c <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    780c:	b580      	push	{r7, lr}
    780e:	b086      	sub	sp, #24
    7810:	af00      	add	r7, sp, #0
    7812:	4602      	mov	r2, r0
    7814:	460b      	mov	r3, r1
    7816:	71fa      	strb	r2, [r7, #7]
    7818:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    781a:	f04f 0300 	mov.w	r3, #0
    781e:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7820:	79fb      	ldrb	r3, [r7, #7]
    7822:	2b02      	cmp	r3, #2
    7824:	d900      	bls.n	7828 <ACE_convert_to_uA+0x1c>
    7826:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7828:	79fb      	ldrb	r3, [r7, #7]
    782a:	2b02      	cmp	r3, #2
    782c:	d83f      	bhi.n	78ae <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    782e:	79fa      	ldrb	r2, [r7, #7]
    7830:	f240 0350 	movw	r3, #80	; 0x50
    7834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7838:	ea4f 1202 	mov.w	r2, r2, lsl #4
    783c:	4413      	add	r3, r2
    783e:	791b      	ldrb	r3, [r3, #4]
    7840:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7842:	7bbb      	ldrb	r3, [r7, #14]
    7844:	2b2f      	cmp	r3, #47	; 0x2f
    7846:	d900      	bls.n	784a <ACE_convert_to_uA+0x3e>
    7848:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    784a:	7bba      	ldrb	r2, [r7, #14]
    784c:	f246 03e8 	movw	r3, #24808	; 0x60e8
    7850:	f2c0 0301 	movt	r3, #1
    7854:	5c9b      	ldrb	r3, [r3, r2]
    7856:	2b01      	cmp	r3, #1
    7858:	d129      	bne.n	78ae <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    785a:	7bbb      	ldrb	r3, [r7, #14]
    785c:	f003 0304 	and.w	r3, r3, #4
    7860:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7864:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7866:	7bbb      	ldrb	r3, [r7, #14]
    7868:	f003 0330 	and.w	r3, r3, #48	; 0x30
    786c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7870:	b2db      	uxtb	r3, r3
    7872:	4413      	add	r3, r2
    7874:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7876:	7bfb      	ldrb	r3, [r7, #15]
    7878:	2b03      	cmp	r3, #3
    787a:	d818      	bhi.n	78ae <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    787c:	7bfa      	ldrb	r2, [r7, #15]
    787e:	f645 231c 	movw	r3, #23068	; 0x5a1c
    7882:	f2c0 0301 	movt	r3, #1
    7886:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    788a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    788c:	79fa      	ldrb	r2, [r7, #7]
    788e:	88bb      	ldrh	r3, [r7, #4]
    7890:	4610      	mov	r0, r2
    7892:	4619      	mov	r1, r3
    7894:	f7ff fee0 	bl	7658 <ACE_convert_to_mV>
    7898:	4603      	mov	r3, r0
    789a:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    789c:	697b      	ldr	r3, [r7, #20]
    789e:	f644 6220 	movw	r2, #20000	; 0x4e20
    78a2:	fb02 f203 	mul.w	r2, r2, r3
    78a6:	693b      	ldr	r3, [r7, #16]
    78a8:	fbb2 f3f3 	udiv	r3, r2, r3
    78ac:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    78ae:	68bb      	ldr	r3, [r7, #8]
}
    78b0:	4618      	mov	r0, r3
    78b2:	f107 0718 	add.w	r7, r7, #24
    78b6:	46bd      	mov	sp, r7
    78b8:	bd80      	pop	{r7, pc}
    78ba:	bf00      	nop

000078bc <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    78bc:	b580      	push	{r7, lr}
    78be:	b084      	sub	sp, #16
    78c0:	af00      	add	r7, sp, #0
    78c2:	4602      	mov	r2, r0
    78c4:	460b      	mov	r3, r1
    78c6:	71fa      	strb	r2, [r7, #7]
    78c8:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    78ca:	79fa      	ldrb	r2, [r7, #7]
    78cc:	88bb      	ldrh	r3, [r7, #4]
    78ce:	4610      	mov	r0, r2
    78d0:	4619      	mov	r1, r3
    78d2:	f7ff fec1 	bl	7658 <ACE_convert_to_mV>
    78d6:	4603      	mov	r3, r0
    78d8:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    78da:	68fa      	ldr	r2, [r7, #12]
    78dc:	4613      	mov	r3, r2
    78de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78e2:	4413      	add	r3, r2
    78e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    78e8:	461a      	mov	r2, r3
    78ea:	f248 531f 	movw	r3, #34079	; 0x851f
    78ee:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    78f2:	fba3 1302 	umull	r1, r3, r3, r2
    78f6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    78fa:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    78fc:	68bb      	ldr	r3, [r7, #8]
}
    78fe:	4618      	mov	r0, r3
    7900:	f107 0710 	add.w	r7, r7, #16
    7904:	46bd      	mov	sp, r7
    7906:	bd80      	pop	{r7, pc}

00007908 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7908:	b580      	push	{r7, lr}
    790a:	b084      	sub	sp, #16
    790c:	af00      	add	r7, sp, #0
    790e:	4602      	mov	r2, r0
    7910:	460b      	mov	r3, r1
    7912:	71fa      	strb	r2, [r7, #7]
    7914:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    7916:	79fa      	ldrb	r2, [r7, #7]
    7918:	88bb      	ldrh	r3, [r7, #4]
    791a:	4610      	mov	r0, r2
    791c:	4619      	mov	r1, r3
    791e:	f7ff fe9b 	bl	7658 <ACE_convert_to_mV>
    7922:	4603      	mov	r3, r0
    7924:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    7926:	68fb      	ldr	r3, [r7, #12]
    7928:	ea4f 0383 	mov.w	r3, r3, lsl #2
    792c:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    7930:	f1a3 030b 	sub.w	r3, r3, #11
    7934:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7936:	68bb      	ldr	r3, [r7, #8]
}
    7938:	4618      	mov	r0, r3
    793a:	f107 0710 	add.w	r7, r7, #16
    793e:	46bd      	mov	sp, r7
    7940:	bd80      	pop	{r7, pc}
    7942:	bf00      	nop

00007944 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7944:	b580      	push	{r7, lr}
    7946:	b084      	sub	sp, #16
    7948:	af00      	add	r7, sp, #0
    794a:	4602      	mov	r2, r0
    794c:	460b      	mov	r3, r1
    794e:	71fa      	strb	r2, [r7, #7]
    7950:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    7952:	79fa      	ldrb	r2, [r7, #7]
    7954:	88bb      	ldrh	r3, [r7, #4]
    7956:	4610      	mov	r0, r2
    7958:	4619      	mov	r1, r3
    795a:	f7ff ffaf 	bl	78bc <ACE_convert_to_Kelvin>
    795e:	4603      	mov	r3, r0
    7960:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    7962:	68fa      	ldr	r2, [r7, #12]
    7964:	4613      	mov	r3, r2
    7966:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    796a:	441a      	add	r2, r3
    796c:	f246 6367 	movw	r3, #26215	; 0x6667
    7970:	f2c6 6366 	movt	r3, #26214	; 0x6666
    7974:	fb83 1302 	smull	r1, r3, r3, r2
    7978:	ea4f 0163 	mov.w	r1, r3, asr #1
    797c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    7980:	ebc3 0301 	rsb	r3, r3, r1
    7984:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    7988:	f1a3 0303 	sub.w	r3, r3, #3
    798c:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    798e:	68fb      	ldr	r3, [r7, #12]
}
    7990:	4618      	mov	r0, r3
    7992:	f107 0710 	add.w	r7, r7, #16
    7996:	46bd      	mov	sp, r7
    7998:	bd80      	pop	{r7, pc}
    799a:	bf00      	nop

0000799c <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    799c:	b480      	push	{r7}
    799e:	b085      	sub	sp, #20
    79a0:	af00      	add	r7, sp, #0
    79a2:	4603      	mov	r3, r0
    79a4:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    79a6:	f04f 0300 	mov.w	r3, #0
    79aa:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    79ac:	79fb      	ldrb	r3, [r7, #7]
    79ae:	2b02      	cmp	r3, #2
    79b0:	d809      	bhi.n	79c6 <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    79b2:	79fa      	ldrb	r2, [r7, #7]
    79b4:	f240 0350 	movw	r3, #80	; 0x50
    79b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79bc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    79c0:	4413      	add	r3, r2
    79c2:	681b      	ldr	r3, [r3, #0]
    79c4:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    79c6:	68fb      	ldr	r3, [r7, #12]
}
    79c8:	4618      	mov	r0, r3
    79ca:	f107 0714 	add.w	r7, r7, #20
    79ce:	46bd      	mov	sp, r7
    79d0:	bc80      	pop	{r7}
    79d2:	4770      	bx	lr

000079d4 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    79d4:	b480      	push	{r7}
    79d6:	b087      	sub	sp, #28
    79d8:	af00      	add	r7, sp, #0
    79da:	4603      	mov	r3, r0
    79dc:	6039      	str	r1, [r7, #0]
    79de:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    79e0:	79fa      	ldrb	r2, [r7, #7]
    79e2:	f240 0350 	movw	r3, #80	; 0x50
    79e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79ea:	ea4f 1202 	mov.w	r2, r2, lsl #4
    79ee:	4413      	add	r3, r2
    79f0:	791b      	ldrb	r3, [r3, #4]
    79f2:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    79f4:	7bbb      	ldrb	r3, [r7, #14]
    79f6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    79fa:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    79fc:	7bfb      	ldrb	r3, [r7, #15]
    79fe:	f240 0248 	movw	r2, #72	; 0x48
    7a02:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7a06:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a0a:	4413      	add	r3, r2
    7a0c:	885b      	ldrh	r3, [r3, #2]
    7a0e:	461a      	mov	r2, r3
    7a10:	683b      	ldr	r3, [r7, #0]
    7a12:	429a      	cmp	r2, r3
    7a14:	d20a      	bcs.n	7a2c <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    7a16:	7bfa      	ldrb	r2, [r7, #15]
    7a18:	f240 0348 	movw	r3, #72	; 0x48
    7a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a20:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7a24:	f103 33ff 	add.w	r3, r3, #4294967295
    7a28:	81bb      	strh	r3, [r7, #12]
    7a2a:	e01b      	b.n	7a64 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    7a2c:	7bfb      	ldrb	r3, [r7, #15]
    7a2e:	f240 0248 	movw	r2, #72	; 0x48
    7a32:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7a36:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a3a:	4413      	add	r3, r2
    7a3c:	885b      	ldrh	r3, [r3, #2]
    7a3e:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    7a40:	7bfa      	ldrb	r2, [r7, #15]
    7a42:	f240 0348 	movw	r3, #72	; 0x48
    7a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a4a:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7a4e:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    7a50:	697b      	ldr	r3, [r7, #20]
    7a52:	f103 33ff 	add.w	r3, r3, #4294967295
    7a56:	683a      	ldr	r2, [r7, #0]
    7a58:	fb02 f203 	mul.w	r2, r2, r3
    7a5c:	693b      	ldr	r3, [r7, #16]
    7a5e:	fbb2 f3f3 	udiv	r3, r2, r3
    7a62:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7a64:	89bb      	ldrh	r3, [r7, #12]
}
    7a66:	4618      	mov	r0, r3
    7a68:	f107 071c 	add.w	r7, r7, #28
    7a6c:	46bd      	mov	sp, r7
    7a6e:	bc80      	pop	{r7}
    7a70:	4770      	bx	lr
    7a72:	bf00      	nop

00007a74 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7a74:	b480      	push	{r7}
    7a76:	b085      	sub	sp, #20
    7a78:	af00      	add	r7, sp, #0
    7a7a:	4603      	mov	r3, r0
    7a7c:	6039      	str	r1, [r7, #0]
    7a7e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7a80:	79fa      	ldrb	r2, [r7, #7]
    7a82:	f240 0350 	movw	r3, #80	; 0x50
    7a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a8a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7a8e:	4413      	add	r3, r2
    7a90:	791b      	ldrb	r3, [r3, #4]
    7a92:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7a94:	7bbb      	ldrb	r3, [r7, #14]
    7a96:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7a9a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7a9c:	7bfb      	ldrb	r3, [r7, #15]
    7a9e:	f240 0248 	movw	r2, #72	; 0x48
    7aa2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7aaa:	4413      	add	r3, r2
    7aac:	885b      	ldrh	r3, [r3, #2]
    7aae:	461a      	mov	r2, r3
    7ab0:	683b      	ldr	r3, [r7, #0]
    7ab2:	429a      	cmp	r2, r3
    7ab4:	d203      	bcs.n	7abe <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    7ab6:	f640 73ff 	movw	r3, #4095	; 0xfff
    7aba:	81bb      	strh	r3, [r7, #12]
    7abc:	e011      	b.n	7ae2 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7abe:	683a      	ldr	r2, [r7, #0]
    7ac0:	4613      	mov	r3, r2
    7ac2:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7ac6:	ebc2 0103 	rsb	r1, r2, r3
    7aca:	7bfb      	ldrb	r3, [r7, #15]
    7acc:	f240 0248 	movw	r2, #72	; 0x48
    7ad0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7ad4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7ad8:	4413      	add	r3, r2
    7ada:	885b      	ldrh	r3, [r3, #2]
    7adc:	fbb1 f3f3 	udiv	r3, r1, r3
    7ae0:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7ae2:	89bb      	ldrh	r3, [r7, #12]
}
    7ae4:	4618      	mov	r0, r3
    7ae6:	f107 0714 	add.w	r7, r7, #20
    7aea:	46bd      	mov	sp, r7
    7aec:	bc80      	pop	{r7}
    7aee:	4770      	bx	lr

00007af0 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    7af0:	b480      	push	{r7}
    7af2:	b08b      	sub	sp, #44	; 0x2c
    7af4:	af00      	add	r7, sp, #0
    7af6:	4603      	mov	r3, r0
    7af8:	6039      	str	r1, [r7, #0]
    7afa:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7afc:	79fa      	ldrb	r2, [r7, #7]
    7afe:	f240 0350 	movw	r3, #80	; 0x50
    7b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7b06:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7b0a:	4413      	add	r3, r2
    7b0c:	791b      	ldrb	r3, [r3, #4]
    7b0e:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    7b10:	7abb      	ldrb	r3, [r7, #10]
    7b12:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7b16:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    7b18:	7aba      	ldrb	r2, [r7, #10]
    7b1a:	f246 1348 	movw	r3, #24904	; 0x6148
    7b1e:	f2c0 0301 	movt	r3, #1
    7b22:	5c9b      	ldrb	r3, [r3, r2]
    7b24:	2bff      	cmp	r3, #255	; 0xff
    7b26:	d11b      	bne.n	7b60 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    7b28:	683b      	ldr	r3, [r7, #0]
    7b2a:	2b00      	cmp	r3, #0
    7b2c:	dd02      	ble.n	7b34 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    7b2e:	683b      	ldr	r3, [r7, #0]
    7b30:	60fb      	str	r3, [r7, #12]
    7b32:	e002      	b.n	7b3a <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    7b34:	f04f 0300 	mov.w	r3, #0
    7b38:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7b3a:	68fa      	ldr	r2, [r7, #12]
    7b3c:	4613      	mov	r3, r2
    7b3e:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7b42:	ebc2 0103 	rsb	r1, r2, r3
    7b46:	7afb      	ldrb	r3, [r7, #11]
    7b48:	f240 0248 	movw	r2, #72	; 0x48
    7b4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7b50:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7b54:	4413      	add	r3, r2
    7b56:	885b      	ldrh	r3, [r3, #2]
    7b58:	fbb1 f3f3 	udiv	r3, r1, r3
    7b5c:	813b      	strh	r3, [r7, #8]
    7b5e:	e03f      	b.n	7be0 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7b60:	7aba      	ldrb	r2, [r7, #10]
    7b62:	f246 1378 	movw	r3, #24952	; 0x6178
    7b66:	f2c0 0301 	movt	r3, #1
    7b6a:	5c9b      	ldrb	r3, [r3, r2]
    7b6c:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    7b6e:	7cba      	ldrb	r2, [r7, #18]
    7b70:	f642 3328 	movw	r3, #11048	; 0x2b28
    7b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7b78:	5c9b      	ldrb	r3, [r3, r2]
    7b7a:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    7b7c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7b80:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    7b82:	7cfa      	ldrb	r2, [r7, #19]
    7b84:	f246 13a8 	movw	r3, #25000	; 0x61a8
    7b88:	f2c0 0301 	movt	r3, #1
    7b8c:	5c9b      	ldrb	r3, [r3, r2]
    7b8e:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    7b90:	7cfa      	ldrb	r2, [r7, #19]
    7b92:	f246 13ac 	movw	r3, #25004	; 0x61ac
    7b96:	f2c0 0301 	movt	r3, #1
    7b9a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7b9e:	b21b      	sxth	r3, r3
    7ba0:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    7ba2:	7afb      	ldrb	r3, [r7, #11]
    7ba4:	f240 0248 	movw	r2, #72	; 0x48
    7ba8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7bac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7bb0:	4413      	add	r3, r2
    7bb2:	885b      	ldrh	r3, [r3, #2]
    7bb4:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    7bb6:	697a      	ldr	r2, [r7, #20]
    7bb8:	683b      	ldr	r3, [r7, #0]
    7bba:	ebc3 0302 	rsb	r3, r3, r2
    7bbe:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    7bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7bc2:	b29a      	uxth	r2, r3
    7bc4:	69bb      	ldr	r3, [r7, #24]
    7bc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
    7bc8:	fb01 f103 	mul.w	r1, r1, r3
    7bcc:	69fb      	ldr	r3, [r7, #28]
    7bce:	fbb1 f1f3 	udiv	r1, r1, r3
    7bd2:	6a3b      	ldr	r3, [r7, #32]
    7bd4:	fbb1 f3f3 	udiv	r3, r1, r3
    7bd8:	b29b      	uxth	r3, r3
    7bda:	ebc3 0302 	rsb	r3, r3, r2
    7bde:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7be0:	893a      	ldrh	r2, [r7, #8]
    7be2:	f640 73ff 	movw	r3, #4095	; 0xfff
    7be6:	429a      	cmp	r2, r3
    7be8:	d902      	bls.n	7bf0 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7bea:	f640 73ff 	movw	r3, #4095	; 0xfff
    7bee:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    7bf0:	893b      	ldrh	r3, [r7, #8]
}
    7bf2:	4618      	mov	r0, r3
    7bf4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    7bf8:	46bd      	mov	sp, r7
    7bfa:	bc80      	pop	{r7}
    7bfc:	4770      	bx	lr
    7bfe:	bf00      	nop

00007c00 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7c00:	b580      	push	{r7, lr}
    7c02:	b086      	sub	sp, #24
    7c04:	af00      	add	r7, sp, #0
    7c06:	4603      	mov	r3, r0
    7c08:	6039      	str	r1, [r7, #0]
    7c0a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7c0c:	f04f 0300 	mov.w	r3, #0
    7c10:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7c12:	f04f 0301 	mov.w	r3, #1
    7c16:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7c18:	79fb      	ldrb	r3, [r7, #7]
    7c1a:	2b02      	cmp	r3, #2
    7c1c:	d900      	bls.n	7c20 <ACE_convert_from_mA+0x20>
    7c1e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7c20:	79fa      	ldrb	r2, [r7, #7]
    7c22:	f240 0350 	movw	r3, #80	; 0x50
    7c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7c2a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7c2e:	4413      	add	r3, r2
    7c30:	791b      	ldrb	r3, [r3, #4]
    7c32:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7c34:	7dbb      	ldrb	r3, [r7, #22]
    7c36:	2b2f      	cmp	r3, #47	; 0x2f
    7c38:	d900      	bls.n	7c3c <ACE_convert_from_mA+0x3c>
    7c3a:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7c3c:	7dba      	ldrb	r2, [r7, #22]
    7c3e:	f246 03e8 	movw	r3, #24808	; 0x60e8
    7c42:	f2c0 0301 	movt	r3, #1
    7c46:	5c9b      	ldrb	r3, [r3, r2]
    7c48:	2b01      	cmp	r3, #1
    7c4a:	d134      	bne.n	7cb6 <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7c4c:	7dbb      	ldrb	r3, [r7, #22]
    7c4e:	f003 0304 	and.w	r3, r3, #4
    7c52:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7c56:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7c58:	7dbb      	ldrb	r3, [r7, #22]
    7c5a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7c5e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7c62:	b2db      	uxtb	r3, r3
    7c64:	4413      	add	r3, r2
    7c66:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7c68:	7dfb      	ldrb	r3, [r7, #23]
    7c6a:	2b03      	cmp	r3, #3
    7c6c:	d823      	bhi.n	7cb6 <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7c6e:	7dfa      	ldrb	r2, [r7, #23]
    7c70:	f645 231c 	movw	r3, #23068	; 0x5a1c
    7c74:	f2c0 0301 	movt	r3, #1
    7c78:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7c7c:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    7c7e:	683b      	ldr	r3, [r7, #0]
    7c80:	693a      	ldr	r2, [r7, #16]
    7c82:	fb02 f203 	mul.w	r2, r2, r3
    7c86:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7c8a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7c8e:	fba3 1302 	umull	r1, r3, r3, r2
    7c92:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7c96:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7c98:	79fb      	ldrb	r3, [r7, #7]
    7c9a:	4618      	mov	r0, r3
    7c9c:	68f9      	ldr	r1, [r7, #12]
    7c9e:	f7ff fee9 	bl	7a74 <convert_mV_to_ppe_value>
    7ca2:	4603      	mov	r3, r0
    7ca4:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7ca6:	897a      	ldrh	r2, [r7, #10]
    7ca8:	f640 73ff 	movw	r3, #4095	; 0xfff
    7cac:	429a      	cmp	r2, r3
    7cae:	d902      	bls.n	7cb6 <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7cb0:	f640 73ff 	movw	r3, #4095	; 0xfff
    7cb4:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7cb6:	897b      	ldrh	r3, [r7, #10]
}
    7cb8:	4618      	mov	r0, r3
    7cba:	f107 0718 	add.w	r7, r7, #24
    7cbe:	46bd      	mov	sp, r7
    7cc0:	bd80      	pop	{r7, pc}
    7cc2:	bf00      	nop

00007cc4 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7cc4:	b580      	push	{r7, lr}
    7cc6:	b086      	sub	sp, #24
    7cc8:	af00      	add	r7, sp, #0
    7cca:	4603      	mov	r3, r0
    7ccc:	6039      	str	r1, [r7, #0]
    7cce:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7cd0:	f04f 0300 	mov.w	r3, #0
    7cd4:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7cd6:	f04f 0301 	mov.w	r3, #1
    7cda:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7cdc:	79fb      	ldrb	r3, [r7, #7]
    7cde:	2b02      	cmp	r3, #2
    7ce0:	d900      	bls.n	7ce4 <ACE_convert_from_uA+0x20>
    7ce2:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7ce4:	79fa      	ldrb	r2, [r7, #7]
    7ce6:	f240 0350 	movw	r3, #80	; 0x50
    7cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7cf2:	4413      	add	r3, r2
    7cf4:	791b      	ldrb	r3, [r3, #4]
    7cf6:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7cf8:	7dbb      	ldrb	r3, [r7, #22]
    7cfa:	2b2f      	cmp	r3, #47	; 0x2f
    7cfc:	d900      	bls.n	7d00 <ACE_convert_from_uA+0x3c>
    7cfe:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7d00:	7dba      	ldrb	r2, [r7, #22]
    7d02:	f246 03e8 	movw	r3, #24808	; 0x60e8
    7d06:	f2c0 0301 	movt	r3, #1
    7d0a:	5c9b      	ldrb	r3, [r3, r2]
    7d0c:	2b01      	cmp	r3, #1
    7d0e:	d134      	bne.n	7d7a <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7d10:	7dbb      	ldrb	r3, [r7, #22]
    7d12:	f003 0304 	and.w	r3, r3, #4
    7d16:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7d1a:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7d1c:	7dbb      	ldrb	r3, [r7, #22]
    7d1e:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7d22:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7d26:	b2db      	uxtb	r3, r3
    7d28:	4413      	add	r3, r2
    7d2a:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7d2c:	7dfb      	ldrb	r3, [r7, #23]
    7d2e:	2b03      	cmp	r3, #3
    7d30:	d823      	bhi.n	7d7a <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7d32:	7dfa      	ldrb	r2, [r7, #23]
    7d34:	f645 231c 	movw	r3, #23068	; 0x5a1c
    7d38:	f2c0 0301 	movt	r3, #1
    7d3c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7d40:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    7d42:	683b      	ldr	r3, [r7, #0]
    7d44:	693a      	ldr	r2, [r7, #16]
    7d46:	fb02 f203 	mul.w	r2, r2, r3
    7d4a:	f241 7359 	movw	r3, #5977	; 0x1759
    7d4e:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    7d52:	fba3 1302 	umull	r1, r3, r3, r2
    7d56:	ea4f 3393 	mov.w	r3, r3, lsr #14
    7d5a:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7d5c:	79fb      	ldrb	r3, [r7, #7]
    7d5e:	4618      	mov	r0, r3
    7d60:	68f9      	ldr	r1, [r7, #12]
    7d62:	f7ff fe87 	bl	7a74 <convert_mV_to_ppe_value>
    7d66:	4603      	mov	r3, r0
    7d68:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7d6a:	897a      	ldrh	r2, [r7, #10]
    7d6c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7d70:	429a      	cmp	r2, r3
    7d72:	d902      	bls.n	7d7a <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7d74:	f640 73ff 	movw	r3, #4095	; 0xfff
    7d78:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7d7a:	897b      	ldrh	r3, [r7, #10]
}
    7d7c:	4618      	mov	r0, r3
    7d7e:	f107 0718 	add.w	r7, r7, #24
    7d82:	46bd      	mov	sp, r7
    7d84:	bd80      	pop	{r7, pc}
    7d86:	bf00      	nop

00007d88 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    7d88:	b580      	push	{r7, lr}
    7d8a:	b084      	sub	sp, #16
    7d8c:	af00      	add	r7, sp, #0
    7d8e:	4603      	mov	r3, r0
    7d90:	6039      	str	r1, [r7, #0]
    7d92:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    7d94:	683a      	ldr	r2, [r7, #0]
    7d96:	4613      	mov	r3, r2
    7d98:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7d9c:	4413      	add	r3, r2
    7d9e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    7da2:	441a      	add	r2, r3
    7da4:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7da8:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7dac:	fba3 1302 	umull	r1, r3, r3, r2
    7db0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7db4:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7db6:	79fb      	ldrb	r3, [r7, #7]
    7db8:	4618      	mov	r0, r3
    7dba:	68f9      	ldr	r1, [r7, #12]
    7dbc:	f7ff fe5a 	bl	7a74 <convert_mV_to_ppe_value>
    7dc0:	4603      	mov	r3, r0
    7dc2:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7dc4:	897a      	ldrh	r2, [r7, #10]
    7dc6:	f640 73ff 	movw	r3, #4095	; 0xfff
    7dca:	429a      	cmp	r2, r3
    7dcc:	d902      	bls.n	7dd4 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7dce:	f640 73ff 	movw	r3, #4095	; 0xfff
    7dd2:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7dd4:	897b      	ldrh	r3, [r7, #10]
}
    7dd6:	4618      	mov	r0, r3
    7dd8:	f107 0710 	add.w	r7, r7, #16
    7ddc:	46bd      	mov	sp, r7
    7dde:	bd80      	pop	{r7, pc}

00007de0 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7de0:	b580      	push	{r7, lr}
    7de2:	b084      	sub	sp, #16
    7de4:	af00      	add	r7, sp, #0
    7de6:	4603      	mov	r3, r0
    7de8:	6039      	str	r1, [r7, #0]
    7dea:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    7dec:	683b      	ldr	r3, [r7, #0]
    7dee:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    7df2:	f103 030b 	add.w	r3, r3, #11
    7df6:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    7df8:	683b      	ldr	r3, [r7, #0]
    7dfa:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7dfe:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7e00:	79fb      	ldrb	r3, [r7, #7]
    7e02:	4618      	mov	r0, r3
    7e04:	68f9      	ldr	r1, [r7, #12]
    7e06:	f7ff fe35 	bl	7a74 <convert_mV_to_ppe_value>
    7e0a:	4603      	mov	r3, r0
    7e0c:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7e0e:	897a      	ldrh	r2, [r7, #10]
    7e10:	f640 73ff 	movw	r3, #4095	; 0xfff
    7e14:	429a      	cmp	r2, r3
    7e16:	d902      	bls.n	7e1e <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7e18:	f640 73ff 	movw	r3, #4095	; 0xfff
    7e1c:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7e1e:	897b      	ldrh	r3, [r7, #10]
}
    7e20:	4618      	mov	r0, r3
    7e22:	f107 0710 	add.w	r7, r7, #16
    7e26:	46bd      	mov	sp, r7
    7e28:	bd80      	pop	{r7, pc}
    7e2a:	bf00      	nop

00007e2c <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7e2c:	b580      	push	{r7, lr}
    7e2e:	b084      	sub	sp, #16
    7e30:	af00      	add	r7, sp, #0
    7e32:	4603      	mov	r3, r0
    7e34:	6039      	str	r1, [r7, #0]
    7e36:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    7e38:	683b      	ldr	r3, [r7, #0]
    7e3a:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    7e3e:	f103 0303 	add.w	r3, r3, #3
    7e42:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    7e44:	683b      	ldr	r3, [r7, #0]
    7e46:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    7e48:	68fa      	ldr	r2, [r7, #12]
    7e4a:	4613      	mov	r3, r2
    7e4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7e50:	441a      	add	r2, r3
    7e52:	f648 6339 	movw	r3, #36409	; 0x8e39
    7e56:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    7e5a:	fba3 1302 	umull	r1, r3, r3, r2
    7e5e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7e62:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    7e64:	79fb      	ldrb	r3, [r7, #7]
    7e66:	4618      	mov	r0, r3
    7e68:	68f9      	ldr	r1, [r7, #12]
    7e6a:	f7ff ff8d 	bl	7d88 <ACE_convert_from_Kelvin>
    7e6e:	4603      	mov	r3, r0
    7e70:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7e72:	897a      	ldrh	r2, [r7, #10]
    7e74:	f640 73ff 	movw	r3, #4095	; 0xfff
    7e78:	429a      	cmp	r2, r3
    7e7a:	d902      	bls.n	7e82 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7e7c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7e80:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7e82:	897b      	ldrh	r3, [r7, #10]
}
    7e84:	4618      	mov	r0, r3
    7e86:	f107 0710 	add.w	r7, r7, #16
    7e8a:	46bd      	mov	sp, r7
    7e8c:	bd80      	pop	{r7, pc}
    7e8e:	bf00      	nop

00007e90 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    7e90:	b480      	push	{r7}
    7e92:	b085      	sub	sp, #20
    7e94:	af00      	add	r7, sp, #0
    7e96:	6078      	str	r0, [r7, #4]
    7e98:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    7e9a:	687b      	ldr	r3, [r7, #4]
    7e9c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7ea0:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    7ea2:	683b      	ldr	r3, [r7, #0]
    7ea4:	2b00      	cmp	r3, #0
    7ea6:	d005      	beq.n	7eb4 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    7ea8:	687b      	ldr	r3, [r7, #4]
    7eaa:	ea4f 6313 	mov.w	r3, r3, lsr #24
    7eae:	b2da      	uxtb	r2, r3
    7eb0:	683b      	ldr	r3, [r7, #0]
    7eb2:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    7eb4:	89fb      	ldrh	r3, [r7, #14]
}
    7eb6:	4618      	mov	r0, r3
    7eb8:	f107 0714 	add.w	r7, r7, #20
    7ebc:	46bd      	mov	sp, r7
    7ebe:	bc80      	pop	{r7}
    7ec0:	4770      	bx	lr
    7ec2:	bf00      	nop

00007ec4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7ec4:	b480      	push	{r7}
    7ec6:	b083      	sub	sp, #12
    7ec8:	af00      	add	r7, sp, #0
    7eca:	4603      	mov	r3, r0
    7ecc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7ece:	f24e 1300 	movw	r3, #57600	; 0xe100
    7ed2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7ed6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    7eda:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7ede:	88f9      	ldrh	r1, [r7, #6]
    7ee0:	f001 011f 	and.w	r1, r1, #31
    7ee4:	f04f 0001 	mov.w	r0, #1
    7ee8:	fa00 f101 	lsl.w	r1, r0, r1
    7eec:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7ef4:	f107 070c 	add.w	r7, r7, #12
    7ef8:	46bd      	mov	sp, r7
    7efa:	bc80      	pop	{r7}
    7efc:	4770      	bx	lr
    7efe:	bf00      	nop

00007f00 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7f00:	b480      	push	{r7}
    7f02:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7f04:	46bd      	mov	sp, r7
    7f06:	bc80      	pop	{r7}
    7f08:	4770      	bx	lr
    7f0a:	bf00      	nop

00007f0c <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7f0c:	b480      	push	{r7}
    7f0e:	b085      	sub	sp, #20
    7f10:	af00      	add	r7, sp, #0
    7f12:	4603      	mov	r3, r0
    7f14:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    7f16:	f04f 0300 	mov.w	r3, #0
    7f1a:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    7f1c:	68fb      	ldr	r3, [r7, #12]
}
    7f1e:	4618      	mov	r0, r3
    7f20:	f107 0714 	add.w	r7, r7, #20
    7f24:	46bd      	mov	sp, r7
    7f26:	bc80      	pop	{r7}
    7f28:	4770      	bx	lr
    7f2a:	bf00      	nop

00007f2c <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    7f2c:	b480      	push	{r7}
    7f2e:	b085      	sub	sp, #20
    7f30:	af00      	add	r7, sp, #0
    7f32:	4603      	mov	r3, r0
    7f34:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    7f36:	f04f 0300 	mov.w	r3, #0
    7f3a:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    7f3c:	68fb      	ldr	r3, [r7, #12]
}
    7f3e:	4618      	mov	r0, r3
    7f40:	f107 0714 	add.w	r7, r7, #20
    7f44:	46bd      	mov	sp, r7
    7f46:	bc80      	pop	{r7}
    7f48:	4770      	bx	lr
    7f4a:	bf00      	nop

00007f4c <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    7f4c:	b480      	push	{r7}
    7f4e:	b083      	sub	sp, #12
    7f50:	af00      	add	r7, sp, #0
    7f52:	4602      	mov	r2, r0
    7f54:	460b      	mov	r3, r1
    7f56:	71fa      	strb	r2, [r7, #7]
    7f58:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    7f5a:	f107 070c 	add.w	r7, r7, #12
    7f5e:	46bd      	mov	sp, r7
    7f60:	bc80      	pop	{r7}
    7f62:	4770      	bx	lr

00007f64 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7f64:	b480      	push	{r7}
    7f66:	b083      	sub	sp, #12
    7f68:	af00      	add	r7, sp, #0
    7f6a:	4602      	mov	r2, r0
    7f6c:	460b      	mov	r3, r1
    7f6e:	71fa      	strb	r2, [r7, #7]
    7f70:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7f72:	f107 070c 	add.w	r7, r7, #12
    7f76:	46bd      	mov	sp, r7
    7f78:	bc80      	pop	{r7}
    7f7a:	4770      	bx	lr

00007f7c <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7f7c:	b480      	push	{r7}
    7f7e:	b083      	sub	sp, #12
    7f80:	af00      	add	r7, sp, #0
    7f82:	4602      	mov	r2, r0
    7f84:	460b      	mov	r3, r1
    7f86:	71fa      	strb	r2, [r7, #7]
    7f88:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7f8a:	f107 070c 	add.w	r7, r7, #12
    7f8e:	46bd      	mov	sp, r7
    7f90:	bc80      	pop	{r7}
    7f92:	4770      	bx	lr

00007f94 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7f94:	b480      	push	{r7}
    7f96:	b083      	sub	sp, #12
    7f98:	af00      	add	r7, sp, #0
    7f9a:	4602      	mov	r2, r0
    7f9c:	460b      	mov	r3, r1
    7f9e:	71fa      	strb	r2, [r7, #7]
    7fa0:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    7fa2:	f107 070c 	add.w	r7, r7, #12
    7fa6:	46bd      	mov	sp, r7
    7fa8:	bc80      	pop	{r7}
    7faa:	4770      	bx	lr

00007fac <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    7fac:	b480      	push	{r7}
    7fae:	b083      	sub	sp, #12
    7fb0:	af00      	add	r7, sp, #0
    7fb2:	4602      	mov	r2, r0
    7fb4:	460b      	mov	r3, r1
    7fb6:	71fa      	strb	r2, [r7, #7]
    7fb8:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    7fba:	f107 070c 	add.w	r7, r7, #12
    7fbe:	46bd      	mov	sp, r7
    7fc0:	bc80      	pop	{r7}
    7fc2:	4770      	bx	lr

00007fc4 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    7fc4:	b480      	push	{r7}
    7fc6:	b085      	sub	sp, #20
    7fc8:	af00      	add	r7, sp, #0
    7fca:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7fcc:	f04f 0300 	mov.w	r3, #0
    7fd0:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    7fd2:	7bfb      	ldrb	r3, [r7, #15]
}
    7fd4:	4618      	mov	r0, r3
    7fd6:	f107 0714 	add.w	r7, r7, #20
    7fda:	46bd      	mov	sp, r7
    7fdc:	bc80      	pop	{r7}
    7fde:	4770      	bx	lr

00007fe0 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    7fe0:	b480      	push	{r7}
    7fe2:	b085      	sub	sp, #20
    7fe4:	af00      	add	r7, sp, #0
    7fe6:	4603      	mov	r3, r0
    7fe8:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    7fea:	f04f 33ff 	mov.w	r3, #4294967295
    7fee:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    7ff0:	68fb      	ldr	r3, [r7, #12]
}
    7ff2:	4618      	mov	r0, r3
    7ff4:	f107 0714 	add.w	r7, r7, #20
    7ff8:	46bd      	mov	sp, r7
    7ffa:	bc80      	pop	{r7}
    7ffc:	4770      	bx	lr
    7ffe:	bf00      	nop

00008000 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    8000:	b480      	push	{r7}
    8002:	b085      	sub	sp, #20
    8004:	af00      	add	r7, sp, #0
    8006:	4603      	mov	r3, r0
    8008:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    800a:	f04f 0300 	mov.w	r3, #0
    800e:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    8010:	68fb      	ldr	r3, [r7, #12]
}
    8012:	4618      	mov	r0, r3
    8014:	f107 0714 	add.w	r7, r7, #20
    8018:	46bd      	mov	sp, r7
    801a:	bc80      	pop	{r7}
    801c:	4770      	bx	lr
    801e:	bf00      	nop

00008020 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    8020:	b480      	push	{r7}
    8022:	b085      	sub	sp, #20
    8024:	af00      	add	r7, sp, #0
    8026:	4603      	mov	r3, r0
    8028:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    802a:	f04f 0303 	mov.w	r3, #3
    802e:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    8030:	7bfb      	ldrb	r3, [r7, #15]
}
    8032:	4618      	mov	r0, r3
    8034:	f107 0714 	add.w	r7, r7, #20
    8038:	46bd      	mov	sp, r7
    803a:	bc80      	pop	{r7}
    803c:	4770      	bx	lr
    803e:	bf00      	nop

00008040 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    8040:	b480      	push	{r7}
    8042:	b085      	sub	sp, #20
    8044:	af00      	add	r7, sp, #0
    8046:	4603      	mov	r3, r0
    8048:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    804a:	f04f 0300 	mov.w	r3, #0
    804e:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    8050:	68fb      	ldr	r3, [r7, #12]
}
    8052:	4618      	mov	r0, r3
    8054:	f107 0714 	add.w	r7, r7, #20
    8058:	46bd      	mov	sp, r7
    805a:	bc80      	pop	{r7}
    805c:	4770      	bx	lr
    805e:	bf00      	nop

00008060 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    8060:	b480      	push	{r7}
    8062:	b085      	sub	sp, #20
    8064:	af00      	add	r7, sp, #0
    8066:	4603      	mov	r3, r0
    8068:	6039      	str	r1, [r7, #0]
    806a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    806c:	f04f 0300 	mov.w	r3, #0
    8070:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    8072:	7bfb      	ldrb	r3, [r7, #15]
}
    8074:	4618      	mov	r0, r3
    8076:	f107 0714 	add.w	r7, r7, #20
    807a:	46bd      	mov	sp, r7
    807c:	bc80      	pop	{r7}
    807e:	4770      	bx	lr

00008080 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    8080:	b480      	push	{r7}
    8082:	b085      	sub	sp, #20
    8084:	af00      	add	r7, sp, #0
    8086:	4603      	mov	r3, r0
    8088:	6039      	str	r1, [r7, #0]
    808a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    808c:	f04f 0300 	mov.w	r3, #0
    8090:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    8092:	7bfb      	ldrb	r3, [r7, #15]
}
    8094:	4618      	mov	r0, r3
    8096:	f107 0714 	add.w	r7, r7, #20
    809a:	46bd      	mov	sp, r7
    809c:	bc80      	pop	{r7}
    809e:	4770      	bx	lr

000080a0 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    80a0:	b480      	push	{r7}
    80a2:	b083      	sub	sp, #12
    80a4:	af00      	add	r7, sp, #0
    80a6:	4603      	mov	r3, r0
    80a8:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    80aa:	f107 070c 	add.w	r7, r7, #12
    80ae:	46bd      	mov	sp, r7
    80b0:	bc80      	pop	{r7}
    80b2:	4770      	bx	lr

000080b4 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    80b4:	b480      	push	{r7}
    80b6:	b083      	sub	sp, #12
    80b8:	af00      	add	r7, sp, #0
    80ba:	4603      	mov	r3, r0
    80bc:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    80be:	f107 070c 	add.w	r7, r7, #12
    80c2:	46bd      	mov	sp, r7
    80c4:	bc80      	pop	{r7}
    80c6:	4770      	bx	lr

000080c8 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    80c8:	b480      	push	{r7}
    80ca:	b083      	sub	sp, #12
    80cc:	af00      	add	r7, sp, #0
    80ce:	4603      	mov	r3, r0
    80d0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    80d2:	f107 070c 	add.w	r7, r7, #12
    80d6:	46bd      	mov	sp, r7
    80d8:	bc80      	pop	{r7}
    80da:	4770      	bx	lr

000080dc <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    80dc:	b480      	push	{r7}
    80de:	b083      	sub	sp, #12
    80e0:	af00      	add	r7, sp, #0
    80e2:	4603      	mov	r3, r0
    80e4:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    80e6:	f107 070c 	add.w	r7, r7, #12
    80ea:	46bd      	mov	sp, r7
    80ec:	bc80      	pop	{r7}
    80ee:	4770      	bx	lr

000080f0 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    80f0:	b480      	push	{r7}
    80f2:	b083      	sub	sp, #12
    80f4:	af00      	add	r7, sp, #0
    80f6:	4603      	mov	r3, r0
    80f8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    80fa:	f107 070c 	add.w	r7, r7, #12
    80fe:	46bd      	mov	sp, r7
    8100:	bc80      	pop	{r7}
    8102:	4770      	bx	lr

00008104 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    8104:	b480      	push	{r7}
    8106:	b083      	sub	sp, #12
    8108:	af00      	add	r7, sp, #0
    810a:	4603      	mov	r3, r0
    810c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    810e:	f107 070c 	add.w	r7, r7, #12
    8112:	46bd      	mov	sp, r7
    8114:	bc80      	pop	{r7}
    8116:	4770      	bx	lr

00008118 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    8118:	b480      	push	{r7}
    811a:	b083      	sub	sp, #12
    811c:	af00      	add	r7, sp, #0
    811e:	4603      	mov	r3, r0
    8120:	6039      	str	r1, [r7, #0]
    8122:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    8124:	f107 070c 	add.w	r7, r7, #12
    8128:	46bd      	mov	sp, r7
    812a:	bc80      	pop	{r7}
    812c:	4770      	bx	lr
    812e:	bf00      	nop

00008130 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    8130:	b480      	push	{r7}
    8132:	b083      	sub	sp, #12
    8134:	af00      	add	r7, sp, #0
    8136:	4603      	mov	r3, r0
    8138:	6039      	str	r1, [r7, #0]
    813a:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    813c:	f107 070c 	add.w	r7, r7, #12
    8140:	46bd      	mov	sp, r7
    8142:	bc80      	pop	{r7}
    8144:	4770      	bx	lr
    8146:	bf00      	nop

00008148 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    8148:	b480      	push	{r7}
    814a:	b083      	sub	sp, #12
    814c:	af00      	add	r7, sp, #0
    814e:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    8150:	f107 070c 	add.w	r7, r7, #12
    8154:	46bd      	mov	sp, r7
    8156:	bc80      	pop	{r7}
    8158:	4770      	bx	lr
    815a:	bf00      	nop

0000815c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    815c:	b480      	push	{r7}
    815e:	b083      	sub	sp, #12
    8160:	af00      	add	r7, sp, #0
    8162:	4603      	mov	r3, r0
    8164:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    8166:	f107 070c 	add.w	r7, r7, #12
    816a:	46bd      	mov	sp, r7
    816c:	bc80      	pop	{r7}
    816e:	4770      	bx	lr

00008170 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    8170:	4668      	mov	r0, sp
    8172:	f020 0107 	bic.w	r1, r0, #7
    8176:	468d      	mov	sp, r1
    8178:	b589      	push	{r0, r3, r7, lr}
    817a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    817c:	f04f 0000 	mov.w	r0, #0
    8180:	f7ff ffec 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    8184:	f04f 0076 	mov.w	r0, #118	; 0x76
    8188:	f7ff fe9c 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    818c:	46bd      	mov	sp, r7
    818e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8192:	4685      	mov	sp, r0
    8194:	4770      	bx	lr
    8196:	bf00      	nop

00008198 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    8198:	4668      	mov	r0, sp
    819a:	f020 0107 	bic.w	r1, r0, #7
    819e:	468d      	mov	sp, r1
    81a0:	b589      	push	{r0, r3, r7, lr}
    81a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    81a4:	f04f 0001 	mov.w	r0, #1
    81a8:	f7ff ffd8 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    81ac:	f04f 0077 	mov.w	r0, #119	; 0x77
    81b0:	f7ff fe88 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    81b4:	46bd      	mov	sp, r7
    81b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81ba:	4685      	mov	sp, r0
    81bc:	4770      	bx	lr
    81be:	bf00      	nop

000081c0 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    81c0:	4668      	mov	r0, sp
    81c2:	f020 0107 	bic.w	r1, r0, #7
    81c6:	468d      	mov	sp, r1
    81c8:	b589      	push	{r0, r3, r7, lr}
    81ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    81cc:	f04f 0002 	mov.w	r0, #2
    81d0:	f7ff ffc4 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    81d4:	f04f 0078 	mov.w	r0, #120	; 0x78
    81d8:	f7ff fe74 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    81dc:	46bd      	mov	sp, r7
    81de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81e2:	4685      	mov	sp, r0
    81e4:	4770      	bx	lr
    81e6:	bf00      	nop

000081e8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    81e8:	4668      	mov	r0, sp
    81ea:	f020 0107 	bic.w	r1, r0, #7
    81ee:	468d      	mov	sp, r1
    81f0:	b589      	push	{r0, r3, r7, lr}
    81f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    81f4:	f04f 0003 	mov.w	r0, #3
    81f8:	f7ff ffb0 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    81fc:	f04f 0079 	mov.w	r0, #121	; 0x79
    8200:	f7ff fe60 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8204:	46bd      	mov	sp, r7
    8206:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    820a:	4685      	mov	sp, r0
    820c:	4770      	bx	lr
    820e:	bf00      	nop

00008210 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    8210:	4668      	mov	r0, sp
    8212:	f020 0107 	bic.w	r1, r0, #7
    8216:	468d      	mov	sp, r1
    8218:	b589      	push	{r0, r3, r7, lr}
    821a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    821c:	f04f 0004 	mov.w	r0, #4
    8220:	f7ff ff9c 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    8224:	f04f 007a 	mov.w	r0, #122	; 0x7a
    8228:	f7ff fe4c 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    822c:	46bd      	mov	sp, r7
    822e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8232:	4685      	mov	sp, r0
    8234:	4770      	bx	lr
    8236:	bf00      	nop

00008238 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    8238:	4668      	mov	r0, sp
    823a:	f020 0107 	bic.w	r1, r0, #7
    823e:	468d      	mov	sp, r1
    8240:	b589      	push	{r0, r3, r7, lr}
    8242:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    8244:	f04f 0005 	mov.w	r0, #5
    8248:	f7ff ff88 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    824c:	f04f 007b 	mov.w	r0, #123	; 0x7b
    8250:	f7ff fe38 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8254:	46bd      	mov	sp, r7
    8256:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    825a:	4685      	mov	sp, r0
    825c:	4770      	bx	lr
    825e:	bf00      	nop

00008260 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    8260:	4668      	mov	r0, sp
    8262:	f020 0107 	bic.w	r1, r0, #7
    8266:	468d      	mov	sp, r1
    8268:	b589      	push	{r0, r3, r7, lr}
    826a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    826c:	f04f 0006 	mov.w	r0, #6
    8270:	f7ff ff74 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    8274:	f04f 007c 	mov.w	r0, #124	; 0x7c
    8278:	f7ff fe24 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    827c:	46bd      	mov	sp, r7
    827e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8282:	4685      	mov	sp, r0
    8284:	4770      	bx	lr
    8286:	bf00      	nop

00008288 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    8288:	4668      	mov	r0, sp
    828a:	f020 0107 	bic.w	r1, r0, #7
    828e:	468d      	mov	sp, r1
    8290:	b589      	push	{r0, r3, r7, lr}
    8292:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    8294:	f04f 0007 	mov.w	r0, #7
    8298:	f7ff ff60 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    829c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    82a0:	f7ff fe10 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    82a4:	46bd      	mov	sp, r7
    82a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82aa:	4685      	mov	sp, r0
    82ac:	4770      	bx	lr
    82ae:	bf00      	nop

000082b0 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    82b0:	4668      	mov	r0, sp
    82b2:	f020 0107 	bic.w	r1, r0, #7
    82b6:	468d      	mov	sp, r1
    82b8:	b589      	push	{r0, r3, r7, lr}
    82ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    82bc:	f04f 0008 	mov.w	r0, #8
    82c0:	f7ff ff4c 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    82c4:	f04f 007e 	mov.w	r0, #126	; 0x7e
    82c8:	f7ff fdfc 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    82cc:	46bd      	mov	sp, r7
    82ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82d2:	4685      	mov	sp, r0
    82d4:	4770      	bx	lr
    82d6:	bf00      	nop

000082d8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    82d8:	4668      	mov	r0, sp
    82da:	f020 0107 	bic.w	r1, r0, #7
    82de:	468d      	mov	sp, r1
    82e0:	b589      	push	{r0, r3, r7, lr}
    82e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    82e4:	f04f 0009 	mov.w	r0, #9
    82e8:	f7ff ff38 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    82ec:	f04f 007f 	mov.w	r0, #127	; 0x7f
    82f0:	f7ff fde8 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    82f4:	46bd      	mov	sp, r7
    82f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82fa:	4685      	mov	sp, r0
    82fc:	4770      	bx	lr
    82fe:	bf00      	nop

00008300 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    8300:	4668      	mov	r0, sp
    8302:	f020 0107 	bic.w	r1, r0, #7
    8306:	468d      	mov	sp, r1
    8308:	b589      	push	{r0, r3, r7, lr}
    830a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    830c:	f04f 000a 	mov.w	r0, #10
    8310:	f7ff ff24 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    8314:	f04f 0080 	mov.w	r0, #128	; 0x80
    8318:	f7ff fdd4 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    831c:	46bd      	mov	sp, r7
    831e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8322:	4685      	mov	sp, r0
    8324:	4770      	bx	lr
    8326:	bf00      	nop

00008328 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    8328:	4668      	mov	r0, sp
    832a:	f020 0107 	bic.w	r1, r0, #7
    832e:	468d      	mov	sp, r1
    8330:	b589      	push	{r0, r3, r7, lr}
    8332:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    8334:	f04f 000b 	mov.w	r0, #11
    8338:	f7ff ff10 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    833c:	f04f 0081 	mov.w	r0, #129	; 0x81
    8340:	f7ff fdc0 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8344:	46bd      	mov	sp, r7
    8346:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    834a:	4685      	mov	sp, r0
    834c:	4770      	bx	lr
    834e:	bf00      	nop

00008350 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    8350:	4668      	mov	r0, sp
    8352:	f020 0107 	bic.w	r1, r0, #7
    8356:	468d      	mov	sp, r1
    8358:	b589      	push	{r0, r3, r7, lr}
    835a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    835c:	f04f 000c 	mov.w	r0, #12
    8360:	f7ff fefc 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    8364:	f04f 0082 	mov.w	r0, #130	; 0x82
    8368:	f7ff fdac 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    836c:	46bd      	mov	sp, r7
    836e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8372:	4685      	mov	sp, r0
    8374:	4770      	bx	lr
    8376:	bf00      	nop

00008378 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    8378:	4668      	mov	r0, sp
    837a:	f020 0107 	bic.w	r1, r0, #7
    837e:	468d      	mov	sp, r1
    8380:	b589      	push	{r0, r3, r7, lr}
    8382:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    8384:	f04f 000d 	mov.w	r0, #13
    8388:	f7ff fee8 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    838c:	f04f 0083 	mov.w	r0, #131	; 0x83
    8390:	f7ff fd98 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8394:	46bd      	mov	sp, r7
    8396:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    839a:	4685      	mov	sp, r0
    839c:	4770      	bx	lr
    839e:	bf00      	nop

000083a0 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    83a0:	4668      	mov	r0, sp
    83a2:	f020 0107 	bic.w	r1, r0, #7
    83a6:	468d      	mov	sp, r1
    83a8:	b589      	push	{r0, r3, r7, lr}
    83aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    83ac:	f04f 000e 	mov.w	r0, #14
    83b0:	f7ff fed4 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    83b4:	f04f 0084 	mov.w	r0, #132	; 0x84
    83b8:	f7ff fd84 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    83bc:	46bd      	mov	sp, r7
    83be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    83c2:	4685      	mov	sp, r0
    83c4:	4770      	bx	lr
    83c6:	bf00      	nop

000083c8 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    83c8:	4668      	mov	r0, sp
    83ca:	f020 0107 	bic.w	r1, r0, #7
    83ce:	468d      	mov	sp, r1
    83d0:	b589      	push	{r0, r3, r7, lr}
    83d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    83d4:	f04f 000f 	mov.w	r0, #15
    83d8:	f7ff fec0 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    83dc:	f04f 0085 	mov.w	r0, #133	; 0x85
    83e0:	f7ff fd70 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    83e4:	46bd      	mov	sp, r7
    83e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    83ea:	4685      	mov	sp, r0
    83ec:	4770      	bx	lr
    83ee:	bf00      	nop

000083f0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    83f0:	4668      	mov	r0, sp
    83f2:	f020 0107 	bic.w	r1, r0, #7
    83f6:	468d      	mov	sp, r1
    83f8:	b589      	push	{r0, r3, r7, lr}
    83fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    83fc:	f04f 0010 	mov.w	r0, #16
    8400:	f7ff feac 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    8404:	f04f 0086 	mov.w	r0, #134	; 0x86
    8408:	f7ff fd5c 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    840c:	46bd      	mov	sp, r7
    840e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8412:	4685      	mov	sp, r0
    8414:	4770      	bx	lr
    8416:	bf00      	nop

00008418 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    8418:	4668      	mov	r0, sp
    841a:	f020 0107 	bic.w	r1, r0, #7
    841e:	468d      	mov	sp, r1
    8420:	b589      	push	{r0, r3, r7, lr}
    8422:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    8424:	f04f 0011 	mov.w	r0, #17
    8428:	f7ff fe98 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    842c:	f04f 0087 	mov.w	r0, #135	; 0x87
    8430:	f7ff fd48 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8434:	46bd      	mov	sp, r7
    8436:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    843a:	4685      	mov	sp, r0
    843c:	4770      	bx	lr
    843e:	bf00      	nop

00008440 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    8440:	4668      	mov	r0, sp
    8442:	f020 0107 	bic.w	r1, r0, #7
    8446:	468d      	mov	sp, r1
    8448:	b589      	push	{r0, r3, r7, lr}
    844a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    844c:	f04f 0012 	mov.w	r0, #18
    8450:	f7ff fe84 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    8454:	f04f 0088 	mov.w	r0, #136	; 0x88
    8458:	f7ff fd34 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    845c:	46bd      	mov	sp, r7
    845e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8462:	4685      	mov	sp, r0
    8464:	4770      	bx	lr
    8466:	bf00      	nop

00008468 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    8468:	4668      	mov	r0, sp
    846a:	f020 0107 	bic.w	r1, r0, #7
    846e:	468d      	mov	sp, r1
    8470:	b589      	push	{r0, r3, r7, lr}
    8472:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    8474:	f04f 0013 	mov.w	r0, #19
    8478:	f7ff fe70 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    847c:	f04f 0089 	mov.w	r0, #137	; 0x89
    8480:	f7ff fd20 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8484:	46bd      	mov	sp, r7
    8486:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    848a:	4685      	mov	sp, r0
    848c:	4770      	bx	lr
    848e:	bf00      	nop

00008490 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    8490:	4668      	mov	r0, sp
    8492:	f020 0107 	bic.w	r1, r0, #7
    8496:	468d      	mov	sp, r1
    8498:	b589      	push	{r0, r3, r7, lr}
    849a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    849c:	f04f 0014 	mov.w	r0, #20
    84a0:	f7ff fe5c 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    84a4:	f04f 008a 	mov.w	r0, #138	; 0x8a
    84a8:	f7ff fd0c 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    84ac:	46bd      	mov	sp, r7
    84ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    84b2:	4685      	mov	sp, r0
    84b4:	4770      	bx	lr
    84b6:	bf00      	nop

000084b8 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    84b8:	4668      	mov	r0, sp
    84ba:	f020 0107 	bic.w	r1, r0, #7
    84be:	468d      	mov	sp, r1
    84c0:	b589      	push	{r0, r3, r7, lr}
    84c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    84c4:	f04f 0015 	mov.w	r0, #21
    84c8:	f7ff fe48 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    84cc:	f04f 008b 	mov.w	r0, #139	; 0x8b
    84d0:	f7ff fcf8 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    84d4:	46bd      	mov	sp, r7
    84d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    84da:	4685      	mov	sp, r0
    84dc:	4770      	bx	lr
    84de:	bf00      	nop

000084e0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    84e0:	4668      	mov	r0, sp
    84e2:	f020 0107 	bic.w	r1, r0, #7
    84e6:	468d      	mov	sp, r1
    84e8:	b589      	push	{r0, r3, r7, lr}
    84ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    84ec:	f04f 0016 	mov.w	r0, #22
    84f0:	f7ff fe34 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    84f4:	f04f 008c 	mov.w	r0, #140	; 0x8c
    84f8:	f7ff fce4 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    84fc:	46bd      	mov	sp, r7
    84fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8502:	4685      	mov	sp, r0
    8504:	4770      	bx	lr
    8506:	bf00      	nop

00008508 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    8508:	4668      	mov	r0, sp
    850a:	f020 0107 	bic.w	r1, r0, #7
    850e:	468d      	mov	sp, r1
    8510:	b589      	push	{r0, r3, r7, lr}
    8512:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    8514:	f04f 0017 	mov.w	r0, #23
    8518:	f7ff fe20 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    851c:	f04f 008d 	mov.w	r0, #141	; 0x8d
    8520:	f7ff fcd0 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8524:	46bd      	mov	sp, r7
    8526:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    852a:	4685      	mov	sp, r0
    852c:	4770      	bx	lr
    852e:	bf00      	nop

00008530 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    8530:	4668      	mov	r0, sp
    8532:	f020 0107 	bic.w	r1, r0, #7
    8536:	468d      	mov	sp, r1
    8538:	b589      	push	{r0, r3, r7, lr}
    853a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    853c:	f04f 0018 	mov.w	r0, #24
    8540:	f7ff fe0c 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    8544:	f04f 008e 	mov.w	r0, #142	; 0x8e
    8548:	f7ff fcbc 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    854c:	46bd      	mov	sp, r7
    854e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8552:	4685      	mov	sp, r0
    8554:	4770      	bx	lr
    8556:	bf00      	nop

00008558 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    8558:	4668      	mov	r0, sp
    855a:	f020 0107 	bic.w	r1, r0, #7
    855e:	468d      	mov	sp, r1
    8560:	b589      	push	{r0, r3, r7, lr}
    8562:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    8564:	f04f 0019 	mov.w	r0, #25
    8568:	f7ff fdf8 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    856c:	f04f 008f 	mov.w	r0, #143	; 0x8f
    8570:	f7ff fca8 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8574:	46bd      	mov	sp, r7
    8576:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    857a:	4685      	mov	sp, r0
    857c:	4770      	bx	lr
    857e:	bf00      	nop

00008580 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    8580:	4668      	mov	r0, sp
    8582:	f020 0107 	bic.w	r1, r0, #7
    8586:	468d      	mov	sp, r1
    8588:	b589      	push	{r0, r3, r7, lr}
    858a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    858c:	f04f 001a 	mov.w	r0, #26
    8590:	f7ff fde4 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    8594:	f04f 0090 	mov.w	r0, #144	; 0x90
    8598:	f7ff fc94 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    859c:	46bd      	mov	sp, r7
    859e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    85a2:	4685      	mov	sp, r0
    85a4:	4770      	bx	lr
    85a6:	bf00      	nop

000085a8 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    85a8:	4668      	mov	r0, sp
    85aa:	f020 0107 	bic.w	r1, r0, #7
    85ae:	468d      	mov	sp, r1
    85b0:	b589      	push	{r0, r3, r7, lr}
    85b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    85b4:	f04f 001b 	mov.w	r0, #27
    85b8:	f7ff fdd0 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    85bc:	f04f 0091 	mov.w	r0, #145	; 0x91
    85c0:	f7ff fc80 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    85c4:	46bd      	mov	sp, r7
    85c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    85ca:	4685      	mov	sp, r0
    85cc:	4770      	bx	lr
    85ce:	bf00      	nop

000085d0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    85d0:	4668      	mov	r0, sp
    85d2:	f020 0107 	bic.w	r1, r0, #7
    85d6:	468d      	mov	sp, r1
    85d8:	b589      	push	{r0, r3, r7, lr}
    85da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    85dc:	f04f 001c 	mov.w	r0, #28
    85e0:	f7ff fdbc 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    85e4:	f04f 0092 	mov.w	r0, #146	; 0x92
    85e8:	f7ff fc6c 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    85ec:	46bd      	mov	sp, r7
    85ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    85f2:	4685      	mov	sp, r0
    85f4:	4770      	bx	lr
    85f6:	bf00      	nop

000085f8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    85f8:	4668      	mov	r0, sp
    85fa:	f020 0107 	bic.w	r1, r0, #7
    85fe:	468d      	mov	sp, r1
    8600:	b589      	push	{r0, r3, r7, lr}
    8602:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    8604:	f04f 001d 	mov.w	r0, #29
    8608:	f7ff fda8 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    860c:	f04f 0093 	mov.w	r0, #147	; 0x93
    8610:	f7ff fc58 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8614:	46bd      	mov	sp, r7
    8616:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    861a:	4685      	mov	sp, r0
    861c:	4770      	bx	lr
    861e:	bf00      	nop

00008620 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    8620:	4668      	mov	r0, sp
    8622:	f020 0107 	bic.w	r1, r0, #7
    8626:	468d      	mov	sp, r1
    8628:	b589      	push	{r0, r3, r7, lr}
    862a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    862c:	f04f 001e 	mov.w	r0, #30
    8630:	f7ff fd94 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    8634:	f04f 0094 	mov.w	r0, #148	; 0x94
    8638:	f7ff fc44 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    863c:	46bd      	mov	sp, r7
    863e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8642:	4685      	mov	sp, r0
    8644:	4770      	bx	lr
    8646:	bf00      	nop

00008648 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    8648:	4668      	mov	r0, sp
    864a:	f020 0107 	bic.w	r1, r0, #7
    864e:	468d      	mov	sp, r1
    8650:	b589      	push	{r0, r3, r7, lr}
    8652:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    8654:	f04f 001f 	mov.w	r0, #31
    8658:	f7ff fd80 	bl	815c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    865c:	f04f 0095 	mov.w	r0, #149	; 0x95
    8660:	f7ff fc30 	bl	7ec4 <NVIC_ClearPendingIRQ>
}
    8664:	46bd      	mov	sp, r7
    8666:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    866a:	4685      	mov	sp, r0
    866c:	4770      	bx	lr
    866e:	bf00      	nop

00008670 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    8670:	b580      	push	{r7, lr}
    8672:	b084      	sub	sp, #16
    8674:	af00      	add	r7, sp, #0
    8676:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    8678:	f64f 73ff 	movw	r3, #65535	; 0xffff
    867c:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    867e:	f04f 0300 	mov.w	r3, #0
    8682:	813b      	strh	r3, [r7, #8]
    8684:	e02d      	b.n	86e2 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    8686:	8939      	ldrh	r1, [r7, #8]
    8688:	f240 0280 	movw	r2, #128	; 0x80
    868c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8690:	460b      	mov	r3, r1
    8692:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8696:	440b      	add	r3, r1
    8698:	ea4f 0383 	mov.w	r3, r3, lsl #2
    869c:	4413      	add	r3, r2
    869e:	681b      	ldr	r3, [r3, #0]
    86a0:	2b00      	cmp	r3, #0
    86a2:	d01a      	beq.n	86da <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    86a4:	8939      	ldrh	r1, [r7, #8]
    86a6:	f240 0280 	movw	r2, #128	; 0x80
    86aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86ae:	460b      	mov	r3, r1
    86b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86b4:	440b      	add	r3, r1
    86b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86ba:	4413      	add	r3, r2
    86bc:	681b      	ldr	r3, [r3, #0]
    86be:	6878      	ldr	r0, [r7, #4]
    86c0:	4619      	mov	r1, r3
    86c2:	f04f 0209 	mov.w	r2, #9
    86c6:	f00c fae7 	bl	14c98 <strncmp>
    86ca:	4603      	mov	r3, r0
    86cc:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    86ce:	68fb      	ldr	r3, [r7, #12]
    86d0:	2b00      	cmp	r3, #0
    86d2:	d102      	bne.n	86da <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    86d4:	893b      	ldrh	r3, [r7, #8]
    86d6:	817b      	strh	r3, [r7, #10]
                break;
    86d8:	e006      	b.n	86e8 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    86da:	893b      	ldrh	r3, [r7, #8]
    86dc:	f103 0301 	add.w	r3, r3, #1
    86e0:	813b      	strh	r3, [r7, #8]
    86e2:	893b      	ldrh	r3, [r7, #8]
    86e4:	2b01      	cmp	r3, #1
    86e6:	d9ce      	bls.n	8686 <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    86e8:	897b      	ldrh	r3, [r7, #10]
}
    86ea:	4618      	mov	r0, r3
    86ec:	f107 0710 	add.w	r7, r7, #16
    86f0:	46bd      	mov	sp, r7
    86f2:	bd80      	pop	{r7, pc}

000086f4 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    86f4:	b480      	push	{r7}
    86f6:	b085      	sub	sp, #20
    86f8:	af00      	add	r7, sp, #0
    86fa:	4603      	mov	r3, r0
    86fc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    86fe:	88fb      	ldrh	r3, [r7, #6]
    8700:	2b01      	cmp	r3, #1
    8702:	d900      	bls.n	8706 <ACE_load_sse+0x12>
    8704:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8706:	88fb      	ldrh	r3, [r7, #6]
    8708:	2b01      	cmp	r3, #1
    870a:	f200 8085 	bhi.w	8818 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    870e:	88f9      	ldrh	r1, [r7, #6]
    8710:	f240 0280 	movw	r2, #128	; 0x80
    8714:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8718:	460b      	mov	r3, r1
    871a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    871e:	440b      	add	r3, r1
    8720:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8724:	4413      	add	r3, r2
    8726:	f103 0310 	add.w	r3, r3, #16
    872a:	781b      	ldrb	r3, [r3, #0]
    872c:	2b02      	cmp	r3, #2
    872e:	d900      	bls.n	8732 <ACE_load_sse+0x3e>
    8730:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    8732:	88f9      	ldrh	r1, [r7, #6]
    8734:	f240 0280 	movw	r2, #128	; 0x80
    8738:	f2c2 0200 	movt	r2, #8192	; 0x2000
    873c:	460b      	mov	r3, r1
    873e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8742:	440b      	add	r3, r1
    8744:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8748:	4413      	add	r3, r2
    874a:	f103 0310 	add.w	r3, r3, #16
    874e:	781b      	ldrb	r3, [r3, #0]
    8750:	2b02      	cmp	r3, #2
    8752:	d861      	bhi.n	8818 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8754:	88f9      	ldrh	r1, [r7, #6]
    8756:	f240 0280 	movw	r2, #128	; 0x80
    875a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    875e:	460b      	mov	r3, r1
    8760:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8764:	440b      	add	r3, r1
    8766:	ea4f 0383 	mov.w	r3, r3, lsl #2
    876a:	4413      	add	r3, r2
    876c:	f103 0310 	add.w	r3, r3, #16
    8770:	781b      	ldrb	r3, [r3, #0]
    8772:	461a      	mov	r2, r3
    8774:	f246 13b4 	movw	r3, #25012	; 0x61b4
    8778:	f2c0 0301 	movt	r3, #1
    877c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8780:	f04f 0200 	mov.w	r2, #0
    8784:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    8786:	88f9      	ldrh	r1, [r7, #6]
    8788:	f240 0280 	movw	r2, #128	; 0x80
    878c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8790:	460b      	mov	r3, r1
    8792:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8796:	440b      	add	r3, r1
    8798:	ea4f 0383 	mov.w	r3, r3, lsl #2
    879c:	4413      	add	r3, r2
    879e:	f103 030c 	add.w	r3, r3, #12
    87a2:	681b      	ldr	r3, [r3, #0]
    87a4:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    87a6:	88f9      	ldrh	r1, [r7, #6]
    87a8:	f240 0280 	movw	r2, #128	; 0x80
    87ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
    87b0:	460b      	mov	r3, r1
    87b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87b6:	440b      	add	r3, r1
    87b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87bc:	4413      	add	r3, r2
    87be:	88db      	ldrh	r3, [r3, #6]
    87c0:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    87c2:	f04f 0300 	mov.w	r3, #0
    87c6:	813b      	strh	r3, [r7, #8]
    87c8:	e014      	b.n	87f4 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    87ca:	f240 0300 	movw	r3, #0
    87ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87d2:	8979      	ldrh	r1, [r7, #10]
    87d4:	893a      	ldrh	r2, [r7, #8]
    87d6:	440a      	add	r2, r1
    87d8:	68f9      	ldr	r1, [r7, #12]
    87da:	8809      	ldrh	r1, [r1, #0]
    87dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
    87e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    87e4:	68fb      	ldr	r3, [r7, #12]
    87e6:	f103 0302 	add.w	r3, r3, #2
    87ea:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    87ec:	893b      	ldrh	r3, [r7, #8]
    87ee:	f103 0301 	add.w	r3, r3, #1
    87f2:	813b      	strh	r3, [r7, #8]
    87f4:	88f9      	ldrh	r1, [r7, #6]
    87f6:	f240 0280 	movw	r2, #128	; 0x80
    87fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    87fe:	460b      	mov	r3, r1
    8800:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8804:	440b      	add	r3, r1
    8806:	ea4f 0383 	mov.w	r3, r3, lsl #2
    880a:	4413      	add	r3, r2
    880c:	f103 0308 	add.w	r3, r3, #8
    8810:	881b      	ldrh	r3, [r3, #0]
    8812:	893a      	ldrh	r2, [r7, #8]
    8814:	429a      	cmp	r2, r3
    8816:	d3d8      	bcc.n	87ca <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    8818:	f107 0714 	add.w	r7, r7, #20
    881c:	46bd      	mov	sp, r7
    881e:	bc80      	pop	{r7}
    8820:	4770      	bx	lr
    8822:	bf00      	nop

00008824 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    8824:	b480      	push	{r7}
    8826:	b085      	sub	sp, #20
    8828:	af00      	add	r7, sp, #0
    882a:	4603      	mov	r3, r0
    882c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    882e:	88fb      	ldrh	r3, [r7, #6]
    8830:	2b01      	cmp	r3, #1
    8832:	d900      	bls.n	8836 <ACE_start_sse+0x12>
    8834:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8836:	88fb      	ldrh	r3, [r7, #6]
    8838:	2b01      	cmp	r3, #1
    883a:	f200 808d 	bhi.w	8958 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    883e:	88f9      	ldrh	r1, [r7, #6]
    8840:	f240 0280 	movw	r2, #128	; 0x80
    8844:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8848:	460b      	mov	r3, r1
    884a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    884e:	440b      	add	r3, r1
    8850:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8854:	4413      	add	r3, r2
    8856:	f103 0310 	add.w	r3, r3, #16
    885a:	781b      	ldrb	r3, [r3, #0]
    885c:	2b02      	cmp	r3, #2
    885e:	d900      	bls.n	8862 <ACE_start_sse+0x3e>
    8860:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    8862:	88f9      	ldrh	r1, [r7, #6]
    8864:	f240 0280 	movw	r2, #128	; 0x80
    8868:	f2c2 0200 	movt	r2, #8192	; 0x2000
    886c:	460b      	mov	r3, r1
    886e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8872:	440b      	add	r3, r1
    8874:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8878:	4413      	add	r3, r2
    887a:	88da      	ldrh	r2, [r3, #6]
    887c:	f240 13ff 	movw	r3, #511	; 0x1ff
    8880:	429a      	cmp	r2, r3
    8882:	d900      	bls.n	8886 <ACE_start_sse+0x62>
    8884:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    8886:	88f9      	ldrh	r1, [r7, #6]
    8888:	f240 0280 	movw	r2, #128	; 0x80
    888c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8890:	460b      	mov	r3, r1
    8892:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8896:	440b      	add	r3, r1
    8898:	ea4f 0383 	mov.w	r3, r3, lsl #2
    889c:	4413      	add	r3, r2
    889e:	88db      	ldrh	r3, [r3, #6]
    88a0:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    88a2:	89fb      	ldrh	r3, [r7, #14]
    88a4:	2bff      	cmp	r3, #255	; 0xff
    88a6:	d818      	bhi.n	88da <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    88a8:	88f9      	ldrh	r1, [r7, #6]
    88aa:	f240 0280 	movw	r2, #128	; 0x80
    88ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
    88b2:	460b      	mov	r3, r1
    88b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88b8:	440b      	add	r3, r1
    88ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88be:	4413      	add	r3, r2
    88c0:	f103 0310 	add.w	r3, r3, #16
    88c4:	781b      	ldrb	r3, [r3, #0]
    88c6:	461a      	mov	r2, r3
    88c8:	f246 13c0 	movw	r3, #25024	; 0x61c0
    88cc:	f2c0 0301 	movt	r3, #1
    88d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    88d4:	89fa      	ldrh	r2, [r7, #14]
    88d6:	601a      	str	r2, [r3, #0]
    88d8:	e019      	b.n	890e <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    88da:	88f9      	ldrh	r1, [r7, #6]
    88dc:	f240 0280 	movw	r2, #128	; 0x80
    88e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    88e4:	460b      	mov	r3, r1
    88e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88ea:	440b      	add	r3, r1
    88ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88f0:	4413      	add	r3, r2
    88f2:	f103 0310 	add.w	r3, r3, #16
    88f6:	781b      	ldrb	r3, [r3, #0]
    88f8:	461a      	mov	r2, r3
    88fa:	f246 13cc 	movw	r3, #25036	; 0x61cc
    88fe:	f2c0 0301 	movt	r3, #1
    8902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8906:	89fa      	ldrh	r2, [r7, #14]
    8908:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    890c:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    890e:	88f9      	ldrh	r1, [r7, #6]
    8910:	f240 0280 	movw	r2, #128	; 0x80
    8914:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8918:	460b      	mov	r3, r1
    891a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    891e:	440b      	add	r3, r1
    8920:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8924:	4413      	add	r3, r2
    8926:	f103 0310 	add.w	r3, r3, #16
    892a:	781b      	ldrb	r3, [r3, #0]
    892c:	461a      	mov	r2, r3
    892e:	f246 13b4 	movw	r3, #25012	; 0x61b4
    8932:	f2c0 0301 	movt	r3, #1
    8936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    893a:	f04f 0201 	mov.w	r2, #1
    893e:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    8940:	f240 0300 	movw	r3, #0
    8944:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8948:	f240 0200 	movw	r2, #0
    894c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8950:	6852      	ldr	r2, [r2, #4]
    8952:	f042 0201 	orr.w	r2, r2, #1
    8956:	605a      	str	r2, [r3, #4]
    }
}
    8958:	f107 0714 	add.w	r7, r7, #20
    895c:	46bd      	mov	sp, r7
    895e:	bc80      	pop	{r7}
    8960:	4770      	bx	lr
    8962:	bf00      	nop

00008964 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    8964:	b480      	push	{r7}
    8966:	b085      	sub	sp, #20
    8968:	af00      	add	r7, sp, #0
    896a:	4603      	mov	r3, r0
    896c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    896e:	88fb      	ldrh	r3, [r7, #6]
    8970:	2b01      	cmp	r3, #1
    8972:	d900      	bls.n	8976 <ACE_restart_sse+0x12>
    8974:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8976:	88f9      	ldrh	r1, [r7, #6]
    8978:	f240 0280 	movw	r2, #128	; 0x80
    897c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8980:	460b      	mov	r3, r1
    8982:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8986:	440b      	add	r3, r1
    8988:	ea4f 0383 	mov.w	r3, r3, lsl #2
    898c:	4413      	add	r3, r2
    898e:	f103 0310 	add.w	r3, r3, #16
    8992:	781b      	ldrb	r3, [r3, #0]
    8994:	2b02      	cmp	r3, #2
    8996:	d900      	bls.n	899a <ACE_restart_sse+0x36>
    8998:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    899a:	88f9      	ldrh	r1, [r7, #6]
    899c:	f240 0280 	movw	r2, #128	; 0x80
    89a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    89a4:	460b      	mov	r3, r1
    89a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89aa:	440b      	add	r3, r1
    89ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89b0:	4413      	add	r3, r2
    89b2:	88da      	ldrh	r2, [r3, #6]
    89b4:	f240 13ff 	movw	r3, #511	; 0x1ff
    89b8:	429a      	cmp	r2, r3
    89ba:	d900      	bls.n	89be <ACE_restart_sse+0x5a>
    89bc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    89be:	88fb      	ldrh	r3, [r7, #6]
    89c0:	2b01      	cmp	r3, #1
    89c2:	d85c      	bhi.n	8a7e <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    89c4:	88f9      	ldrh	r1, [r7, #6]
    89c6:	f240 0280 	movw	r2, #128	; 0x80
    89ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    89ce:	460b      	mov	r3, r1
    89d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89d4:	440b      	add	r3, r1
    89d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89da:	4413      	add	r3, r2
    89dc:	889b      	ldrh	r3, [r3, #4]
    89de:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    89e0:	89fb      	ldrh	r3, [r7, #14]
    89e2:	2bff      	cmp	r3, #255	; 0xff
    89e4:	d818      	bhi.n	8a18 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    89e6:	88f9      	ldrh	r1, [r7, #6]
    89e8:	f240 0280 	movw	r2, #128	; 0x80
    89ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    89f0:	460b      	mov	r3, r1
    89f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89f6:	440b      	add	r3, r1
    89f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    89fc:	4413      	add	r3, r2
    89fe:	f103 0310 	add.w	r3, r3, #16
    8a02:	781b      	ldrb	r3, [r3, #0]
    8a04:	461a      	mov	r2, r3
    8a06:	f246 13c0 	movw	r3, #25024	; 0x61c0
    8a0a:	f2c0 0301 	movt	r3, #1
    8a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8a12:	89fa      	ldrh	r2, [r7, #14]
    8a14:	601a      	str	r2, [r3, #0]
    8a16:	e019      	b.n	8a4c <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    8a18:	88f9      	ldrh	r1, [r7, #6]
    8a1a:	f240 0280 	movw	r2, #128	; 0x80
    8a1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8a22:	460b      	mov	r3, r1
    8a24:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a28:	440b      	add	r3, r1
    8a2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a2e:	4413      	add	r3, r2
    8a30:	f103 0310 	add.w	r3, r3, #16
    8a34:	781b      	ldrb	r3, [r3, #0]
    8a36:	461a      	mov	r2, r3
    8a38:	f246 13cc 	movw	r3, #25036	; 0x61cc
    8a3c:	f2c0 0301 	movt	r3, #1
    8a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8a44:	89fa      	ldrh	r2, [r7, #14]
    8a46:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8a4a:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8a4c:	88f9      	ldrh	r1, [r7, #6]
    8a4e:	f240 0280 	movw	r2, #128	; 0x80
    8a52:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8a56:	460b      	mov	r3, r1
    8a58:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a5c:	440b      	add	r3, r1
    8a5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8a62:	4413      	add	r3, r2
    8a64:	f103 0310 	add.w	r3, r3, #16
    8a68:	781b      	ldrb	r3, [r3, #0]
    8a6a:	461a      	mov	r2, r3
    8a6c:	f246 13b4 	movw	r3, #25012	; 0x61b4
    8a70:	f2c0 0301 	movt	r3, #1
    8a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8a78:	f04f 0201 	mov.w	r2, #1
    8a7c:	601a      	str	r2, [r3, #0]
    }
}
    8a7e:	f107 0714 	add.w	r7, r7, #20
    8a82:	46bd      	mov	sp, r7
    8a84:	bc80      	pop	{r7}
    8a86:	4770      	bx	lr

00008a88 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    8a88:	b480      	push	{r7}
    8a8a:	b083      	sub	sp, #12
    8a8c:	af00      	add	r7, sp, #0
    8a8e:	4603      	mov	r3, r0
    8a90:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8a92:	88fb      	ldrh	r3, [r7, #6]
    8a94:	2b01      	cmp	r3, #1
    8a96:	d900      	bls.n	8a9a <ACE_stop_sse+0x12>
    8a98:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8a9a:	88fb      	ldrh	r3, [r7, #6]
    8a9c:	2b01      	cmp	r3, #1
    8a9e:	d818      	bhi.n	8ad2 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8aa0:	88f9      	ldrh	r1, [r7, #6]
    8aa2:	f240 0280 	movw	r2, #128	; 0x80
    8aa6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8aaa:	460b      	mov	r3, r1
    8aac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8ab0:	440b      	add	r3, r1
    8ab2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8ab6:	4413      	add	r3, r2
    8ab8:	f103 0310 	add.w	r3, r3, #16
    8abc:	781b      	ldrb	r3, [r3, #0]
    8abe:	461a      	mov	r2, r3
    8ac0:	f246 13b4 	movw	r3, #25012	; 0x61b4
    8ac4:	f2c0 0301 	movt	r3, #1
    8ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8acc:	f04f 0200 	mov.w	r2, #0
    8ad0:	601a      	str	r2, [r3, #0]
    }
}
    8ad2:	f107 070c 	add.w	r7, r7, #12
    8ad6:	46bd      	mov	sp, r7
    8ad8:	bc80      	pop	{r7}
    8ada:	4770      	bx	lr

00008adc <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    8adc:	b480      	push	{r7}
    8ade:	b083      	sub	sp, #12
    8ae0:	af00      	add	r7, sp, #0
    8ae2:	4603      	mov	r3, r0
    8ae4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8ae6:	88fb      	ldrh	r3, [r7, #6]
    8ae8:	2b01      	cmp	r3, #1
    8aea:	d900      	bls.n	8aee <ACE_resume_sse+0x12>
    8aec:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8aee:	88fb      	ldrh	r3, [r7, #6]
    8af0:	2b01      	cmp	r3, #1
    8af2:	d818      	bhi.n	8b26 <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8af4:	88f9      	ldrh	r1, [r7, #6]
    8af6:	f240 0280 	movw	r2, #128	; 0x80
    8afa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8afe:	460b      	mov	r3, r1
    8b00:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8b04:	440b      	add	r3, r1
    8b06:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8b0a:	4413      	add	r3, r2
    8b0c:	f103 0310 	add.w	r3, r3, #16
    8b10:	781b      	ldrb	r3, [r3, #0]
    8b12:	461a      	mov	r2, r3
    8b14:	f246 13b4 	movw	r3, #25012	; 0x61b4
    8b18:	f2c0 0301 	movt	r3, #1
    8b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8b20:	f04f 0201 	mov.w	r2, #1
    8b24:	601a      	str	r2, [r3, #0]
    }
}
    8b26:	f107 070c 	add.w	r7, r7, #12
    8b2a:	46bd      	mov	sp, r7
    8b2c:	bc80      	pop	{r7}
    8b2e:	4770      	bx	lr

00008b30 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8b30:	b480      	push	{r7}
    8b32:	b083      	sub	sp, #12
    8b34:	af00      	add	r7, sp, #0
    8b36:	4603      	mov	r3, r0
    8b38:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8b3a:	79fb      	ldrb	r3, [r7, #7]
    8b3c:	2b14      	cmp	r3, #20
    8b3e:	d900      	bls.n	8b42 <ACE_enable_sse_irq+0x12>
    8b40:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    8b42:	f240 0300 	movw	r3, #0
    8b46:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b4a:	f240 0200 	movw	r2, #0
    8b4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b52:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8b56:	6811      	ldr	r1, [r2, #0]
    8b58:	79fa      	ldrb	r2, [r7, #7]
    8b5a:	f04f 0001 	mov.w	r0, #1
    8b5e:	fa00 f202 	lsl.w	r2, r0, r2
    8b62:	ea41 0202 	orr.w	r2, r1, r2
    8b66:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8b6a:	601a      	str	r2, [r3, #0]
}
    8b6c:	f107 070c 	add.w	r7, r7, #12
    8b70:	46bd      	mov	sp, r7
    8b72:	bc80      	pop	{r7}
    8b74:	4770      	bx	lr
    8b76:	bf00      	nop

00008b78 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8b78:	b480      	push	{r7}
    8b7a:	b085      	sub	sp, #20
    8b7c:	af00      	add	r7, sp, #0
    8b7e:	4603      	mov	r3, r0
    8b80:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8b82:	79fb      	ldrb	r3, [r7, #7]
    8b84:	2b14      	cmp	r3, #20
    8b86:	d900      	bls.n	8b8a <ACE_disable_sse_irq+0x12>
    8b88:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    8b8a:	f240 0300 	movw	r3, #0
    8b8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b92:	f240 0200 	movw	r2, #0
    8b96:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b9a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8b9e:	6811      	ldr	r1, [r2, #0]
    8ba0:	79fa      	ldrb	r2, [r7, #7]
    8ba2:	f04f 0001 	mov.w	r0, #1
    8ba6:	fa00 f202 	lsl.w	r2, r0, r2
    8baa:	ea6f 0202 	mvn.w	r2, r2
    8bae:	ea01 0202 	and.w	r2, r1, r2
    8bb2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8bb6:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    8bb8:	f240 0300 	movw	r3, #0
    8bbc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8bc0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8bc4:	681b      	ldr	r3, [r3, #0]
    8bc6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8bc8:	68fb      	ldr	r3, [r7, #12]
    8bca:	f103 0301 	add.w	r3, r3, #1
    8bce:	60fb      	str	r3, [r7, #12]
}
    8bd0:	f107 0714 	add.w	r7, r7, #20
    8bd4:	46bd      	mov	sp, r7
    8bd6:	bc80      	pop	{r7}
    8bd8:	4770      	bx	lr
    8bda:	bf00      	nop

00008bdc <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8bdc:	b480      	push	{r7}
    8bde:	b085      	sub	sp, #20
    8be0:	af00      	add	r7, sp, #0
    8be2:	4603      	mov	r3, r0
    8be4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8be6:	79fb      	ldrb	r3, [r7, #7]
    8be8:	2b14      	cmp	r3, #20
    8bea:	d900      	bls.n	8bee <ACE_clear_sse_irq+0x12>
    8bec:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    8bee:	f240 0300 	movw	r3, #0
    8bf2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8bf6:	f240 0200 	movw	r2, #0
    8bfa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8bfe:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8c02:	f102 0208 	add.w	r2, r2, #8
    8c06:	6811      	ldr	r1, [r2, #0]
    8c08:	79fa      	ldrb	r2, [r7, #7]
    8c0a:	f04f 0001 	mov.w	r0, #1
    8c0e:	fa00 f202 	lsl.w	r2, r0, r2
    8c12:	ea41 0202 	orr.w	r2, r1, r2
    8c16:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8c1a:	f103 0308 	add.w	r3, r3, #8
    8c1e:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    8c20:	f240 0300 	movw	r3, #0
    8c24:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c28:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8c2c:	f103 0308 	add.w	r3, r3, #8
    8c30:	681b      	ldr	r3, [r3, #0]
    8c32:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8c34:	68fb      	ldr	r3, [r7, #12]
    8c36:	f103 0301 	add.w	r3, r3, #1
    8c3a:	60fb      	str	r3, [r7, #12]
}
    8c3c:	f107 0714 	add.w	r7, r7, #20
    8c40:	46bd      	mov	sp, r7
    8c42:	bc80      	pop	{r7}
    8c44:	4770      	bx	lr
    8c46:	bf00      	nop

00008c48 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    8c48:	b480      	push	{r7}
    8c4a:	b083      	sub	sp, #12
    8c4c:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    8c4e:	f240 0300 	movw	r3, #0
    8c52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c56:	685b      	ldr	r3, [r3, #4]
    8c58:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    8c5a:	f240 0300 	movw	r3, #0
    8c5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c62:	f240 0200 	movw	r2, #0
    8c66:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c6a:	6852      	ldr	r2, [r2, #4]
    8c6c:	f022 0201 	bic.w	r2, r2, #1
    8c70:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    8c72:	f240 0300 	movw	r3, #0
    8c76:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c7a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8c7e:	f103 0304 	add.w	r3, r3, #4
    8c82:	681b      	ldr	r3, [r3, #0]
    8c84:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    8c86:	f240 0300 	movw	r3, #0
    8c8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8c8e:	f240 0200 	movw	r2, #0
    8c92:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c96:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    8c9a:	f102 0204 	add.w	r2, r2, #4
    8c9e:	6812      	ldr	r2, [r2, #0]
    8ca0:	f022 0201 	bic.w	r2, r2, #1
    8ca4:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8ca8:	f103 0304 	add.w	r3, r3, #4
    8cac:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    8cae:	f240 0300 	movw	r3, #0
    8cb2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8cb6:	f240 0200 	movw	r2, #0
    8cba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8cbe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    8cc0:	f042 0210 	orr.w	r2, r2, #16
    8cc4:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    8cc6:	f240 0300 	movw	r3, #0
    8cca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8cce:	f240 0200 	movw	r2, #0
    8cd2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8cd6:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    8cda:	f042 0210 	orr.w	r2, r2, #16
    8cde:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    8ce2:	f240 0300 	movw	r3, #0
    8ce6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8cea:	f240 0200 	movw	r2, #0
    8cee:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8cf2:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    8cf6:	f042 0210 	orr.w	r2, r2, #16
    8cfa:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8cfe:	f240 0300 	movw	r3, #0
    8d02:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d06:	f240 0200 	movw	r2, #0
    8d0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d0e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8d12:	f102 0210 	add.w	r2, r2, #16
    8d16:	6812      	ldr	r2, [r2, #0]
    8d18:	f042 0204 	orr.w	r2, r2, #4
    8d1c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8d20:	f103 0310 	add.w	r3, r3, #16
    8d24:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8d26:	f240 0300 	movw	r3, #0
    8d2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d2e:	f240 0200 	movw	r2, #0
    8d32:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d36:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8d3a:	f102 021c 	add.w	r2, r2, #28
    8d3e:	6812      	ldr	r2, [r2, #0]
    8d40:	f042 0204 	orr.w	r2, r2, #4
    8d44:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8d48:	f103 031c 	add.w	r3, r3, #28
    8d4c:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8d4e:	f240 0300 	movw	r3, #0
    8d52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d56:	f240 0200 	movw	r2, #0
    8d5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d5e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8d62:	f102 0228 	add.w	r2, r2, #40	; 0x28
    8d66:	6812      	ldr	r2, [r2, #0]
    8d68:	f042 0204 	orr.w	r2, r2, #4
    8d6c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8d70:	f103 0328 	add.w	r3, r3, #40	; 0x28
    8d74:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    8d76:	f240 0300 	movw	r3, #0
    8d7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d7e:	f240 0200 	movw	r2, #0
    8d82:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d86:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    8d8a:	6812      	ldr	r2, [r2, #0]
    8d8c:	f042 0204 	orr.w	r2, r2, #4
    8d90:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    8d94:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    8d96:	f240 0300 	movw	r3, #0
    8d9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8d9e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8da2:	f103 0304 	add.w	r3, r3, #4
    8da6:	687a      	ldr	r2, [r7, #4]
    8da8:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    8daa:	f240 0300 	movw	r3, #0
    8dae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8db2:	683a      	ldr	r2, [r7, #0]
    8db4:	605a      	str	r2, [r3, #4]
}
    8db6:	f107 070c 	add.w	r7, r7, #12
    8dba:	46bd      	mov	sp, r7
    8dbc:	bc80      	pop	{r7}
    8dbe:	4770      	bx	lr

00008dc0 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    8dc0:	b480      	push	{r7}
    8dc2:	b083      	sub	sp, #12
    8dc4:	af00      	add	r7, sp, #0
    8dc6:	4603      	mov	r3, r0
    8dc8:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8dca:	79fb      	ldrb	r3, [r7, #7]
    8dcc:	2b02      	cmp	r3, #2
    8dce:	d900      	bls.n	8dd2 <ACE_get_default_m_factor+0x12>
    8dd0:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8dd2:	79fa      	ldrb	r2, [r7, #7]
    8dd4:	f645 2370 	movw	r3, #23152	; 0x5a70
    8dd8:	f2c0 0301 	movt	r3, #1
    8ddc:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8de0:	b21b      	sxth	r3, r3
}
    8de2:	4618      	mov	r0, r3
    8de4:	f107 070c 	add.w	r7, r7, #12
    8de8:	46bd      	mov	sp, r7
    8dea:	bc80      	pop	{r7}
    8dec:	4770      	bx	lr
    8dee:	bf00      	nop

00008df0 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    8df0:	b480      	push	{r7}
    8df2:	b083      	sub	sp, #12
    8df4:	af00      	add	r7, sp, #0
    8df6:	4603      	mov	r3, r0
    8df8:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8dfa:	79fb      	ldrb	r3, [r7, #7]
    8dfc:	2b02      	cmp	r3, #2
    8dfe:	d900      	bls.n	8e02 <ACE_get_default_c_offset+0x12>
    8e00:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8e02:	79fb      	ldrb	r3, [r7, #7]
    8e04:	f645 2270 	movw	r2, #23152	; 0x5a70
    8e08:	f2c0 0201 	movt	r2, #1
    8e0c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8e10:	4413      	add	r3, r2
    8e12:	885b      	ldrh	r3, [r3, #2]
    8e14:	b21b      	sxth	r3, r3
}
    8e16:	4618      	mov	r0, r3
    8e18:	f107 070c 	add.w	r7, r7, #12
    8e1c:	46bd      	mov	sp, r7
    8e1e:	bc80      	pop	{r7}
    8e20:	4770      	bx	lr
    8e22:	bf00      	nop

00008e24 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    8e24:	b5b0      	push	{r4, r5, r7, lr}
    8e26:	b092      	sub	sp, #72	; 0x48
    8e28:	af00      	add	r7, sp, #0
    8e2a:	4613      	mov	r3, r2
    8e2c:	4602      	mov	r2, r0
    8e2e:	71fa      	strb	r2, [r7, #7]
    8e30:	460a      	mov	r2, r1
    8e32:	80ba      	strh	r2, [r7, #4]
    8e34:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    8e36:	f246 222c 	movw	r2, #25132	; 0x622c
    8e3a:	f2c0 0201 	movt	r2, #1
    8e3e:	f107 030c 	add.w	r3, r7, #12
    8e42:	e892 0003 	ldmia.w	r2, {r0, r1}
    8e46:	6018      	str	r0, [r3, #0]
    8e48:	f103 0304 	add.w	r3, r3, #4
    8e4c:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8e4e:	79fb      	ldrb	r3, [r7, #7]
    8e50:	2b02      	cmp	r3, #2
    8e52:	d900      	bls.n	8e56 <ACE_set_linear_transform+0x32>
    8e54:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    8e56:	79fb      	ldrb	r3, [r7, #7]
    8e58:	2b02      	cmp	r3, #2
    8e5a:	f200 809d 	bhi.w	8f98 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    8e5e:	79fa      	ldrb	r2, [r7, #7]
    8e60:	f240 0350 	movw	r3, #80	; 0x50
    8e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e68:	ea4f 1202 	mov.w	r2, r2, lsl #4
    8e6c:	4413      	add	r3, r2
    8e6e:	791b      	ldrb	r3, [r3, #4]
    8e70:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    8e72:	7cfa      	ldrb	r2, [r7, #19]
    8e74:	f107 030c 	add.w	r3, r7, #12
    8e78:	4610      	mov	r0, r2
    8e7a:	4619      	mov	r1, r3
    8e7c:	f000 f928 	bl	90d0 <get_calibration>
        
        m1 = calibration.m1;
    8e80:	89fb      	ldrh	r3, [r7, #14]
    8e82:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    8e86:	8a3b      	ldrh	r3, [r7, #16]
    8e88:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    8e8c:	89bb      	ldrh	r3, [r7, #12]
    8e8e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    8e92:	88bb      	ldrh	r3, [r7, #4]
    8e94:	4618      	mov	r0, r3
    8e96:	f000 f883 	bl	8fa0 <extend_sign>
    8e9a:	4604      	mov	r4, r0
    8e9c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    8ea0:	4618      	mov	r0, r3
    8ea2:	f000 f87d 	bl	8fa0 <extend_sign>
    8ea6:	4603      	mov	r3, r0
    8ea8:	fb03 f304 	mul.w	r3, r3, r4
    8eac:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    8eae:	69fb      	ldr	r3, [r7, #28]
    8eb0:	461c      	mov	r4, r3
    8eb2:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8eb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8eba:	4618      	mov	r0, r3
    8ebc:	f000 f870 	bl	8fa0 <extend_sign>
    8ec0:	4603      	mov	r3, r0
    8ec2:	461a      	mov	r2, r3
    8ec4:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8ec8:	fb02 f105 	mul.w	r1, r2, r5
    8ecc:	fb04 f003 	mul.w	r0, r4, r3
    8ed0:	4401      	add	r1, r0
    8ed2:	fba4 2302 	umull	r2, r3, r4, r2
    8ed6:	4419      	add	r1, r3
    8ed8:	460b      	mov	r3, r1
    8eda:	e9c7 2308 	strd	r2, r3, [r7, #32]
    8ede:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    8ee2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    8ee6:	f000 f8b3 	bl	9050 <adjust_to_16bit_ace_format>
    8eea:	4603      	mov	r3, r0
    8eec:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    8eee:	88bb      	ldrh	r3, [r7, #4]
    8ef0:	4618      	mov	r0, r3
    8ef2:	f000 f855 	bl	8fa0 <extend_sign>
    8ef6:	4604      	mov	r4, r0
    8ef8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8efc:	4618      	mov	r0, r3
    8efe:	f000 f84f 	bl	8fa0 <extend_sign>
    8f02:	4603      	mov	r3, r0
    8f04:	fb03 f304 	mul.w	r3, r3, r4
    8f08:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    8f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8f0c:	461c      	mov	r4, r3
    8f0e:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8f12:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8f16:	4618      	mov	r0, r3
    8f18:	f000 f842 	bl	8fa0 <extend_sign>
    8f1c:	4603      	mov	r3, r0
    8f1e:	461a      	mov	r2, r3
    8f20:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8f24:	fb02 f105 	mul.w	r1, r2, r5
    8f28:	fb04 f003 	mul.w	r0, r4, r3
    8f2c:	4401      	add	r1, r0
    8f2e:	fba4 2302 	umull	r2, r3, r4, r2
    8f32:	4419      	add	r1, r3
    8f34:	460b      	mov	r3, r1
    8f36:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    8f3a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    8f3e:	887b      	ldrh	r3, [r7, #2]
    8f40:	4618      	mov	r0, r3
    8f42:	f000 f82d 	bl	8fa0 <extend_sign>
    8f46:	4604      	mov	r4, r0
    8f48:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8f4c:	4618      	mov	r0, r3
    8f4e:	f000 f827 	bl	8fa0 <extend_sign>
    8f52:	4603      	mov	r3, r0
    8f54:	fb03 f304 	mul.w	r3, r3, r4
    8f58:	461a      	mov	r2, r3
    8f5a:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8f5e:	ea4f 4192 	mov.w	r1, r2, lsr #18
    8f62:	ea4f 3083 	mov.w	r0, r3, lsl #14
    8f66:	ea40 0101 	orr.w	r1, r0, r1
    8f6a:	63f9      	str	r1, [r7, #60]	; 0x3c
    8f6c:	ea4f 3382 	mov.w	r3, r2, lsl #14
    8f70:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    8f72:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    8f76:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    8f7a:	1812      	adds	r2, r2, r0
    8f7c:	eb43 0301 	adc.w	r3, r3, r1
    8f80:	4610      	mov	r0, r2
    8f82:	4619      	mov	r1, r3
    8f84:	f000 f824 	bl	8fd0 <adjust_to_24bit_ace_format>
    8f88:	4603      	mov	r3, r0
    8f8a:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8f8c:	79fb      	ldrb	r3, [r7, #7]
    8f8e:	4618      	mov	r0, r3
    8f90:	6979      	ldr	r1, [r7, #20]
    8f92:	69ba      	ldr	r2, [r7, #24]
    8f94:	f000 fa5c 	bl	9450 <write_transform_coefficients>
    }
}
    8f98:	f107 0748 	add.w	r7, r7, #72	; 0x48
    8f9c:	46bd      	mov	sp, r7
    8f9e:	bdb0      	pop	{r4, r5, r7, pc}

00008fa0 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    8fa0:	b480      	push	{r7}
    8fa2:	b085      	sub	sp, #20
    8fa4:	af00      	add	r7, sp, #0
    8fa6:	4603      	mov	r3, r0
    8fa8:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    8faa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8fae:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    8fb0:	88fa      	ldrh	r2, [r7, #6]
    8fb2:	68fb      	ldr	r3, [r7, #12]
    8fb4:	ea82 0203 	eor.w	r2, r2, r3
    8fb8:	68fb      	ldr	r3, [r7, #12]
    8fba:	ebc3 0302 	rsb	r3, r3, r2
    8fbe:	60bb      	str	r3, [r7, #8]
    
    return y;
    8fc0:	68bb      	ldr	r3, [r7, #8]
}
    8fc2:	4618      	mov	r0, r3
    8fc4:	f107 0714 	add.w	r7, r7, #20
    8fc8:	46bd      	mov	sp, r7
    8fca:	bc80      	pop	{r7}
    8fcc:	4770      	bx	lr
    8fce:	bf00      	nop

00008fd0 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    8fd0:	b4b0      	push	{r4, r5, r7}
    8fd2:	b089      	sub	sp, #36	; 0x24
    8fd4:	af00      	add	r7, sp, #0
    8fd6:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8fda:	f04f 30ff 	mov.w	r0, #4294967295
    8fde:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8fe2:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8fe6:	f04f 0000 	mov.w	r0, #0
    8fea:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8fee:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8ff2:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8ff6:	e9d7 0100 	ldrd	r0, r1, [r7]
    8ffa:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8ffe:	4284      	cmp	r4, r0
    9000:	eb75 0c01 	sbcs.w	ip, r5, r1
    9004:	da04      	bge.n	9010 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    9006:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    900a:	e9c7 0100 	strd	r0, r1, [r7]
    900e:	e00b      	b.n	9028 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    9010:	e9d7 4500 	ldrd	r4, r5, [r7]
    9014:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    9018:	4284      	cmp	r4, r0
    901a:	eb75 0c01 	sbcs.w	ip, r5, r1
    901e:	da03      	bge.n	9028 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    9020:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    9024:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    9028:	6879      	ldr	r1, [r7, #4]
    902a:	ea4f 4181 	mov.w	r1, r1, lsl #18
    902e:	6838      	ldr	r0, [r7, #0]
    9030:	ea4f 3290 	mov.w	r2, r0, lsr #14
    9034:	ea41 0202 	orr.w	r2, r1, r2
    9038:	6879      	ldr	r1, [r7, #4]
    903a:	ea4f 33a1 	mov.w	r3, r1, asr #14
    903e:	4613      	mov	r3, r2
    9040:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    9042:	68fb      	ldr	r3, [r7, #12]
}
    9044:	4618      	mov	r0, r3
    9046:	f107 0724 	add.w	r7, r7, #36	; 0x24
    904a:	46bd      	mov	sp, r7
    904c:	bcb0      	pop	{r4, r5, r7}
    904e:	4770      	bx	lr

00009050 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    9050:	b4b0      	push	{r4, r5, r7}
    9052:	b089      	sub	sp, #36	; 0x24
    9054:	af00      	add	r7, sp, #0
    9056:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    905a:	f04f 30ff 	mov.w	r0, #4294967295
    905e:	f641 71ff 	movw	r1, #8191	; 0x1fff
    9062:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    9066:	f04f 0000 	mov.w	r0, #0
    906a:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    906e:	ea4f 31e1 	mov.w	r1, r1, asr #15
    9072:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    9076:	e9d7 0100 	ldrd	r0, r1, [r7]
    907a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    907e:	4284      	cmp	r4, r0
    9080:	eb75 0c01 	sbcs.w	ip, r5, r1
    9084:	da04      	bge.n	9090 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    9086:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    908a:	e9c7 0100 	strd	r0, r1, [r7]
    908e:	e00b      	b.n	90a8 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    9090:	e9d7 4500 	ldrd	r4, r5, [r7]
    9094:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    9098:	4284      	cmp	r4, r0
    909a:	eb75 0c01 	sbcs.w	ip, r5, r1
    909e:	da03      	bge.n	90a8 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    90a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    90a4:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    90a8:	6879      	ldr	r1, [r7, #4]
    90aa:	ea4f 3101 	mov.w	r1, r1, lsl #12
    90ae:	6838      	ldr	r0, [r7, #0]
    90b0:	ea4f 5210 	mov.w	r2, r0, lsr #20
    90b4:	ea41 0202 	orr.w	r2, r1, r2
    90b8:	6879      	ldr	r1, [r7, #4]
    90ba:	ea4f 5321 	mov.w	r3, r1, asr #20
    90be:	4613      	mov	r3, r2
    90c0:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    90c2:	68fb      	ldr	r3, [r7, #12]
}
    90c4:	4618      	mov	r0, r3
    90c6:	f107 0724 	add.w	r7, r7, #36	; 0x24
    90ca:	46bd      	mov	sp, r7
    90cc:	bcb0      	pop	{r4, r5, r7}
    90ce:	4770      	bx	lr

000090d0 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    90d0:	b490      	push	{r4, r7}
    90d2:	b0a4      	sub	sp, #144	; 0x90
    90d4:	af00      	add	r7, sp, #0
    90d6:	4603      	mov	r3, r0
    90d8:	6039      	str	r1, [r7, #0]
    90da:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    90dc:	f04f 030f 	mov.w	r3, #15
    90e0:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    90e2:	f04f 0301 	mov.w	r3, #1
    90e6:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    90e8:	f04f 0301 	mov.w	r3, #1
    90ec:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    90ee:	f246 13dc 	movw	r3, #25052	; 0x61dc
    90f2:	f2c0 0301 	movt	r3, #1
    90f6:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    90fa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    90fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    9100:	f04f 0300 	mov.w	r3, #0
    9104:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    9106:	79fa      	ldrb	r2, [r7, #7]
    9108:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    910a:	ea02 0303 	and.w	r3, r2, r3
    910e:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    9110:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    9112:	f107 0290 	add.w	r2, r7, #144	; 0x90
    9116:	4413      	add	r3, r2
    9118:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    911c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    9120:	79fb      	ldrb	r3, [r7, #7]
    9122:	f003 0330 	and.w	r3, r3, #48	; 0x30
    9126:	ea4f 1313 	mov.w	r3, r3, lsr #4
    912a:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    912c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    912e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9132:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    9134:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    9136:	2b04      	cmp	r3, #4
    9138:	d906      	bls.n	9148 <get_calibration+0x78>
    913a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    913c:	2b08      	cmp	r3, #8
    913e:	d803      	bhi.n	9148 <get_calibration+0x78>
    9140:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    9142:	f103 0301 	add.w	r3, r3, #1
    9146:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    9148:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    914c:	2b05      	cmp	r3, #5
    914e:	f200 8151 	bhi.w	93f4 <get_calibration+0x324>
    9152:	a201      	add	r2, pc, #4	; (adr r2, 9158 <get_calibration+0x88>)
    9154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    9158:	00009171 	.word	0x00009171
    915c:	000091bf 	.word	0x000091bf
    9160:	00009215 	.word	0x00009215
    9164:	0000927b 	.word	0x0000927b
    9168:	000092ed 	.word	0x000092ed
    916c:	00009355 	.word	0x00009355
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    9170:	f240 0200 	movw	r2, #0
    9174:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9178:	6f79      	ldr	r1, [r7, #116]	; 0x74
    917a:	460b      	mov	r3, r1
    917c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9180:	440b      	add	r3, r1
    9182:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9186:	4413      	add	r3, r2
    9188:	f503 7308 	add.w	r3, r3, #544	; 0x220
    918c:	791b      	ldrb	r3, [r3, #4]
    918e:	b2db      	uxtb	r3, r3
    9190:	f003 0306 	and.w	r3, r3, #6
    9194:	ea4f 0353 	mov.w	r3, r3, lsr #1
    9198:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    919a:	f246 13d8 	movw	r3, #25048	; 0x61d8
    919e:	f2c0 0301 	movt	r3, #1
    91a2:	681b      	ldr	r3, [r3, #0]
    91a4:	f103 0390 	add.w	r3, r3, #144	; 0x90
    91a8:	461a      	mov	r2, r3
    91aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    91ac:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    91b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    91b2:	440b      	add	r3, r1
    91b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    91b8:	4413      	add	r3, r2
    91ba:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    91bc:	e122      	b.n	9404 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    91be:	f240 0200 	movw	r2, #0
    91c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    91c6:	6f79      	ldr	r1, [r7, #116]	; 0x74
    91c8:	460b      	mov	r3, r1
    91ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    91ce:	440b      	add	r3, r1
    91d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    91d4:	4413      	add	r3, r2
    91d6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    91da:	791b      	ldrb	r3, [r3, #4]
    91dc:	b2db      	uxtb	r3, r3
    91de:	f003 0360 	and.w	r3, r3, #96	; 0x60
    91e2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    91e6:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    91e8:	f246 13d8 	movw	r3, #25048	; 0x61d8
    91ec:	f2c0 0301 	movt	r3, #1
    91f0:	681b      	ldr	r3, [r3, #0]
    91f2:	f103 0390 	add.w	r3, r3, #144	; 0x90
    91f6:	461a      	mov	r2, r3
    91f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    91fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    91fe:	f103 0301 	add.w	r3, r3, #1
    9202:	ea4f 0183 	mov.w	r1, r3, lsl #2
    9206:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    9208:	440b      	add	r3, r1
    920a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    920e:	4413      	add	r3, r2
    9210:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    9212:	e0f7      	b.n	9404 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    9214:	f240 0200 	movw	r2, #0
    9218:	f2c4 0202 	movt	r2, #16386	; 0x4002
    921c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    921e:	460b      	mov	r3, r1
    9220:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9224:	440b      	add	r3, r1
    9226:	ea4f 1303 	mov.w	r3, r3, lsl #4
    922a:	4413      	add	r3, r2
    922c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9230:	7a1b      	ldrb	r3, [r3, #8]
    9232:	b2db      	uxtb	r3, r3
    9234:	461a      	mov	r2, r3
    9236:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    9238:	ea02 0303 	and.w	r3, r2, r3
    923c:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    923e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9240:	2b00      	cmp	r3, #0
    9242:	d10c      	bne.n	925e <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    9244:	f246 13d8 	movw	r3, #25048	; 0x61d8
    9248:	f2c0 0301 	movt	r3, #1
    924c:	681b      	ldr	r3, [r3, #0]
    924e:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    9252:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    9254:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9258:	4413      	add	r3, r2
    925a:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    925c:	e0d2      	b.n	9404 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    925e:	f246 13d8 	movw	r3, #25048	; 0x61d8
    9262:	f2c0 0301 	movt	r3, #1
    9266:	681b      	ldr	r3, [r3, #0]
    9268:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    926c:	461a      	mov	r2, r3
    926e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    9270:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9274:	4413      	add	r3, r2
    9276:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    9278:	e0c4      	b.n	9404 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    927a:	f240 0200 	movw	r2, #0
    927e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9282:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9284:	460b      	mov	r3, r1
    9286:	ea4f 0343 	mov.w	r3, r3, lsl #1
    928a:	440b      	add	r3, r1
    928c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9290:	4413      	add	r3, r2
    9292:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9296:	791b      	ldrb	r3, [r3, #4]
    9298:	b2db      	uxtb	r3, r3
    929a:	461a      	mov	r2, r3
    929c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    929e:	ea02 0303 	and.w	r3, r2, r3
    92a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    92a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    92aa:	2b00      	cmp	r3, #0
    92ac:	d10c      	bne.n	92c8 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    92ae:	f246 13d8 	movw	r3, #25048	; 0x61d8
    92b2:	f2c0 0301 	movt	r3, #1
    92b6:	681b      	ldr	r3, [r3, #0]
    92b8:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    92bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    92be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    92c2:	4413      	add	r3, r2
    92c4:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    92c6:	e09d      	b.n	9404 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    92c8:	f246 13d8 	movw	r3, #25048	; 0x61d8
    92cc:	f2c0 0301 	movt	r3, #1
    92d0:	681b      	ldr	r3, [r3, #0]
    92d2:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    92d6:	461a      	mov	r2, r3
    92d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    92da:	ea4f 0343 	mov.w	r3, r3, lsl #1
    92de:	f103 0301 	add.w	r3, r3, #1
    92e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    92e6:	4413      	add	r3, r2
    92e8:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    92ea:	e08b      	b.n	9404 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    92ec:	f246 13ec 	movw	r3, #25068	; 0x61ec
    92f0:	f2c0 0301 	movt	r3, #1
    92f4:	f107 0c08 	add.w	ip, r7, #8
    92f8:	461c      	mov	r4, r3
    92fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    92fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    9300:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    9302:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    9306:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    9308:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    930c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    9310:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    9314:	79fa      	ldrb	r2, [r7, #7]
    9316:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    9318:	ea02 0303 	and.w	r3, r2, r3
    931c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9320:	f107 0290 	add.w	r2, r7, #144	; 0x90
    9324:	4413      	add	r3, r2
    9326:	f853 3c88 	ldr.w	r3, [r3, #-136]
    932a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    932e:	f246 13d8 	movw	r3, #25048	; 0x61d8
    9332:	f2c0 0301 	movt	r3, #1
    9336:	681b      	ldr	r3, [r3, #0]
    9338:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    933c:	461a      	mov	r2, r3
    933e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    9340:	ea4f 0183 	mov.w	r1, r3, lsl #2
    9344:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    9348:	440b      	add	r3, r1
    934a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    934e:	4413      	add	r3, r2
    9350:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    9352:	e057      	b.n	9404 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    9354:	f240 0200 	movw	r2, #0
    9358:	f2c4 0202 	movt	r2, #16386	; 0x4002
    935c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    935e:	460b      	mov	r3, r1
    9360:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9364:	440b      	add	r3, r1
    9366:	ea4f 1303 	mov.w	r3, r3, lsl #4
    936a:	4413      	add	r3, r2
    936c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    9370:	791b      	ldrb	r3, [r3, #4]
    9372:	b2db      	uxtb	r3, r3
    9374:	f003 0301 	and.w	r3, r3, #1
    9378:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    937c:	f240 0200 	movw	r2, #0
    9380:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9384:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9386:	460b      	mov	r3, r1
    9388:	ea4f 0343 	mov.w	r3, r3, lsl #1
    938c:	440b      	add	r3, r1
    938e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9392:	4413      	add	r3, r2
    9394:	f503 7306 	add.w	r3, r3, #536	; 0x218
    9398:	791b      	ldrb	r3, [r3, #4]
    939a:	b2db      	uxtb	r3, r3
    939c:	f003 0302 	and.w	r3, r3, #2
    93a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    93a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    93a8:	2b00      	cmp	r3, #0
    93aa:	d003      	beq.n	93b4 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    93ac:	f04f 0301 	mov.w	r3, #1
    93b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    93b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    93b8:	2b00      	cmp	r3, #0
    93ba:	d003      	beq.n	93c4 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    93bc:	f04f 0301 	mov.w	r3, #1
    93c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    93c4:	f246 13d8 	movw	r3, #25048	; 0x61d8
    93c8:	f2c0 0301 	movt	r3, #1
    93cc:	681b      	ldr	r3, [r3, #0]
    93ce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    93d2:	461a      	mov	r2, r3
    93d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    93d6:	ea4f 0143 	mov.w	r1, r3, lsl #1
    93da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    93de:	440b      	add	r3, r1
    93e0:	ea4f 0143 	mov.w	r1, r3, lsl #1
    93e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    93e8:	440b      	add	r3, r1
    93ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    93ee:	4413      	add	r3, r2
    93f0:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    93f2:	e007      	b.n	9404 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    93f4:	683b      	ldr	r3, [r7, #0]
    93f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    93fa:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    93fc:	683b      	ldr	r3, [r7, #0]
    93fe:	f04f 0200 	mov.w	r2, #0
    9402:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    9404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    9406:	2b00      	cmp	r3, #0
    9408:	d007      	beq.n	941a <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    940a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    940c:	881a      	ldrh	r2, [r3, #0]
    940e:	683b      	ldr	r3, [r7, #0]
    9410:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    9412:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    9414:	885a      	ldrh	r2, [r3, #2]
    9416:	683b      	ldr	r3, [r7, #0]
    9418:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    941a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    941c:	f645 232c 	movw	r3, #23084	; 0x5a2c
    9420:	f2c0 0301 	movt	r3, #1
    9424:	5c9b      	ldrb	r3, [r3, r2]
    9426:	2b00      	cmp	r3, #0
    9428:	d008      	beq.n	943c <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    942a:	f246 13d8 	movw	r3, #25048	; 0x61d8
    942e:	f2c0 0301 	movt	r3, #1
    9432:	681b      	ldr	r3, [r3, #0]
    9434:	8b9a      	ldrh	r2, [r3, #28]
    9436:	683b      	ldr	r3, [r7, #0]
    9438:	801a      	strh	r2, [r3, #0]
    943a:	e003      	b.n	9444 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    943c:	683b      	ldr	r3, [r7, #0]
    943e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9442:	801a      	strh	r2, [r3, #0]
    }
}
    9444:	f107 0790 	add.w	r7, r7, #144	; 0x90
    9448:	46bd      	mov	sp, r7
    944a:	bc90      	pop	{r4, r7}
    944c:	4770      	bx	lr
    944e:	bf00      	nop

00009450 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    9450:	b480      	push	{r7}
    9452:	b087      	sub	sp, #28
    9454:	af00      	add	r7, sp, #0
    9456:	4603      	mov	r3, r0
    9458:	60b9      	str	r1, [r7, #8]
    945a:	607a      	str	r2, [r7, #4]
    945c:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    945e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    9462:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    9464:	7bfa      	ldrb	r2, [r7, #15]
    9466:	f645 2370 	movw	r3, #23152	; 0x5a70
    946a:	f2c0 0301 	movt	r3, #1
    946e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    9472:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    9474:	7bfb      	ldrb	r3, [r7, #15]
    9476:	f645 2270 	movw	r2, #23152	; 0x5a70
    947a:	f2c0 0201 	movt	r2, #1
    947e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9482:	4413      	add	r3, r2
    9484:	885b      	ldrh	r3, [r3, #2]
    9486:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    9488:	f240 0300 	movw	r3, #0
    948c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9490:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    9492:	f240 0200 	movw	r2, #0
    9496:	f2c4 0202 	movt	r2, #16386	; 0x4002
    949a:	8a39      	ldrh	r1, [r7, #16]
    949c:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    94a0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    94a4:	697a      	ldr	r2, [r7, #20]
    94a6:	ea01 0102 	and.w	r1, r1, r2
    94aa:	68ba      	ldr	r2, [r7, #8]
    94ac:	ea4f 2212 	mov.w	r2, r2, lsr #8
    94b0:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    94b4:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    94b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    94bc:	f240 0300 	movw	r3, #0
    94c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94c4:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    94c6:	f240 0200 	movw	r2, #0
    94ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    94ce:	8a79      	ldrh	r1, [r7, #18]
    94d0:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    94d4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    94d8:	697a      	ldr	r2, [r7, #20]
    94da:	ea01 0102 	and.w	r1, r1, r2
    94de:	687a      	ldr	r2, [r7, #4]
    94e0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    94e4:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    94e8:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    94ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    94f0:	f107 071c 	add.w	r7, r7, #28
    94f4:	46bd      	mov	sp, r7
    94f6:	bc80      	pop	{r7}
    94f8:	4770      	bx	lr
    94fa:	bf00      	nop

000094fc <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    94fc:	b580      	push	{r7, lr}
    94fe:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    9500:	f7fe fcfe 	bl	7f00 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    9504:	f7fd ffce 	bl	74a4 <ace_init_convert>
}
    9508:	bd80      	pop	{r7, pc}
    950a:	bf00      	nop

0000950c <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    950c:	b480      	push	{r7}
    950e:	b083      	sub	sp, #12
    9510:	af00      	add	r7, sp, #0
    9512:	4603      	mov	r3, r0
    9514:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    9516:	f240 0300 	movw	r3, #0
    951a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    951e:	79fa      	ldrb	r2, [r7, #7]
    9520:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    9524:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    9528:	b2d2      	uxtb	r2, r2
    952a:	651a      	str	r2, [r3, #80]	; 0x50
}
    952c:	f107 070c 	add.w	r7, r7, #12
    9530:	46bd      	mov	sp, r7
    9532:	bc80      	pop	{r7}
    9534:	4770      	bx	lr
    9536:	bf00      	nop

00009538 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    9538:	b480      	push	{r7}
    953a:	b085      	sub	sp, #20
    953c:	af00      	add	r7, sp, #0
    953e:	4603      	mov	r3, r0
    9540:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    9542:	f04f 0300 	mov.w	r3, #0
    9546:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    9548:	79fb      	ldrb	r3, [r7, #7]
    954a:	2b02      	cmp	r3, #2
    954c:	d900      	bls.n	9550 <ACE_get_adc_result+0x18>
    954e:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    9550:	79fb      	ldrb	r3, [r7, #7]
    9552:	2b02      	cmp	r3, #2
    9554:	d81b      	bhi.n	958e <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    9556:	79fa      	ldrb	r2, [r7, #7]
    9558:	f246 2334 	movw	r3, #25140	; 0x6234
    955c:	f2c0 0301 	movt	r3, #1
    9560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9564:	681b      	ldr	r3, [r3, #0]
    9566:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    956a:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    956c:	68fb      	ldr	r3, [r7, #12]
    956e:	2b00      	cmp	r3, #0
    9570:	d0f1      	beq.n	9556 <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    9572:	79fa      	ldrb	r2, [r7, #7]
    9574:	f246 2334 	movw	r3, #25140	; 0x6234
    9578:	f2c0 0301 	movt	r3, #1
    957c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9580:	681b      	ldr	r3, [r3, #0]
    9582:	b29b      	uxth	r3, r3
    9584:	ea4f 5303 	mov.w	r3, r3, lsl #20
    9588:	ea4f 5313 	mov.w	r3, r3, lsr #20
    958c:	817b      	strh	r3, [r7, #10]
    }
    return result;
    958e:	897b      	ldrh	r3, [r7, #10]
}
    9590:	4618      	mov	r0, r3
    9592:	f107 0714 	add.w	r7, r7, #20
    9596:	46bd      	mov	sp, r7
    9598:	bc80      	pop	{r7}
    959a:	4770      	bx	lr

0000959c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    959c:	b490      	push	{r4, r7}
    959e:	b086      	sub	sp, #24
    95a0:	af00      	add	r7, sp, #0
    95a2:	71f8      	strb	r0, [r7, #7]
    95a4:	71b9      	strb	r1, [r7, #6]
    95a6:	717a      	strb	r2, [r7, #5]
    95a8:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    95aa:	79fb      	ldrb	r3, [r7, #7]
    95ac:	2b02      	cmp	r3, #2
    95ae:	d900      	bls.n	95b2 <ACE_configure_sdd+0x16>
    95b0:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    95b2:	79fb      	ldrb	r3, [r7, #7]
    95b4:	2b02      	cmp	r3, #2
    95b6:	f200 80bc 	bhi.w	9732 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    95ba:	f246 2280 	movw	r2, #25216	; 0x6280
    95be:	f2c0 0201 	movt	r2, #1
    95c2:	f107 030c 	add.w	r3, r7, #12
    95c6:	6812      	ldr	r2, [r2, #0]
    95c8:	4611      	mov	r1, r2
    95ca:	8019      	strh	r1, [r3, #0]
    95cc:	f103 0302 	add.w	r3, r3, #2
    95d0:	ea4f 4212 	mov.w	r2, r2, lsr #16
    95d4:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    95d6:	f04f 0301 	mov.w	r3, #1
    95da:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    95dc:	f04f 0300 	mov.w	r3, #0
    95e0:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    95e2:	79fb      	ldrb	r3, [r7, #7]
    95e4:	f107 0218 	add.w	r2, r7, #24
    95e8:	4413      	add	r3, r2
    95ea:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    95ee:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    95f0:	f240 0300 	movw	r3, #0
    95f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95f8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    95fc:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    95fe:	f240 0300 	movw	r3, #0
    9602:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9606:	f04f 0200 	mov.w	r2, #0
    960a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    960e:	f240 0200 	movw	r2, #0
    9612:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9616:	7c79      	ldrb	r1, [r7, #17]
    9618:	460b      	mov	r3, r1
    961a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    961e:	440b      	add	r3, r1
    9620:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9624:	4413      	add	r3, r2
    9626:	f503 7306 	add.w	r3, r3, #536	; 0x218
    962a:	797a      	ldrb	r2, [r7, #5]
    962c:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    962e:	797b      	ldrb	r3, [r7, #5]
    9630:	f003 0301 	and.w	r3, r3, #1
    9634:	b2db      	uxtb	r3, r3
    9636:	2b00      	cmp	r3, #0
    9638:	d002      	beq.n	9640 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    963a:	f04f 0300 	mov.w	r3, #0
    963e:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    9640:	797b      	ldrb	r3, [r7, #5]
    9642:	f003 0302 	and.w	r3, r3, #2
    9646:	2b00      	cmp	r3, #0
    9648:	d002      	beq.n	9650 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    964a:	f04f 0301 	mov.w	r3, #1
    964e:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    9650:	f240 0200 	movw	r2, #0
    9654:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9658:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    965a:	f246 2370 	movw	r3, #25200	; 0x6270
    965e:	f2c0 0301 	movt	r3, #1
    9662:	681b      	ldr	r3, [r3, #0]
    9664:	79fc      	ldrb	r4, [r7, #7]
    9666:	f897 c012 	ldrb.w	ip, [r7, #18]
    966a:	7cf8      	ldrb	r0, [r7, #19]
    966c:	ea4f 0444 	mov.w	r4, r4, lsl #1
    9670:	44a4      	add	ip, r4
    9672:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    9676:	4460      	add	r0, ip
    9678:	4403      	add	r3, r0
    967a:	f103 0380 	add.w	r3, r3, #128	; 0x80
    967e:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    9680:	460b      	mov	r3, r1
    9682:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9686:	440b      	add	r3, r1
    9688:	ea4f 1303 	mov.w	r3, r3, lsl #4
    968c:	4413      	add	r3, r2
    968e:	f503 7304 	add.w	r3, r3, #528	; 0x210
    9692:	4602      	mov	r2, r0
    9694:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9696:	f240 0300 	movw	r3, #0
    969a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    969e:	697a      	ldr	r2, [r7, #20]
    96a0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    96a4:	79fa      	ldrb	r2, [r7, #7]
    96a6:	f246 2340 	movw	r3, #25152	; 0x6240
    96aa:	f2c0 0301 	movt	r3, #1
    96ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    96b2:	79ba      	ldrb	r2, [r7, #6]
    96b4:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    96b6:	79fa      	ldrb	r2, [r7, #7]
    96b8:	f246 2340 	movw	r3, #25152	; 0x6240
    96bc:	f2c0 0301 	movt	r3, #1
    96c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    96c4:	79f9      	ldrb	r1, [r7, #7]
    96c6:	f246 2340 	movw	r3, #25152	; 0x6240
    96ca:	f2c0 0301 	movt	r3, #1
    96ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    96d2:	681b      	ldr	r3, [r3, #0]
    96d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    96d8:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    96da:	793b      	ldrb	r3, [r7, #4]
    96dc:	2b00      	cmp	r3, #0
    96de:	d115      	bne.n	970c <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    96e0:	f240 0300 	movw	r3, #0
    96e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96e8:	f240 0200 	movw	r2, #0
    96ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
    96f0:	6911      	ldr	r1, [r2, #16]
    96f2:	79f8      	ldrb	r0, [r7, #7]
    96f4:	f246 224c 	movw	r2, #25164	; 0x624c
    96f8:	f2c0 0201 	movt	r2, #1
    96fc:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9700:	ea6f 0202 	mvn.w	r2, r2
    9704:	ea01 0202 	and.w	r2, r1, r2
    9708:	611a      	str	r2, [r3, #16]
    970a:	e012      	b.n	9732 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    970c:	f240 0300 	movw	r3, #0
    9710:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9714:	f240 0200 	movw	r2, #0
    9718:	f2c4 0202 	movt	r2, #16386	; 0x4002
    971c:	6911      	ldr	r1, [r2, #16]
    971e:	79f8      	ldrb	r0, [r7, #7]
    9720:	f246 224c 	movw	r2, #25164	; 0x624c
    9724:	f2c0 0201 	movt	r2, #1
    9728:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    972c:	ea41 0202 	orr.w	r2, r1, r2
    9730:	611a      	str	r2, [r3, #16]
        }
    }
}
    9732:	f107 0718 	add.w	r7, r7, #24
    9736:	46bd      	mov	sp, r7
    9738:	bc90      	pop	{r4, r7}
    973a:	4770      	bx	lr

0000973c <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    973c:	b480      	push	{r7}
    973e:	b083      	sub	sp, #12
    9740:	af00      	add	r7, sp, #0
    9742:	4603      	mov	r3, r0
    9744:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    9746:	79fb      	ldrb	r3, [r7, #7]
    9748:	2b02      	cmp	r3, #2
    974a:	d900      	bls.n	974e <ACE_enable_sdd+0x12>
    974c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    974e:	79fb      	ldrb	r3, [r7, #7]
    9750:	2b02      	cmp	r3, #2
    9752:	d811      	bhi.n	9778 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    9754:	79fa      	ldrb	r2, [r7, #7]
    9756:	f246 2340 	movw	r3, #25152	; 0x6240
    975a:	f2c0 0301 	movt	r3, #1
    975e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9762:	79f9      	ldrb	r1, [r7, #7]
    9764:	f246 2340 	movw	r3, #25152	; 0x6240
    9768:	f2c0 0301 	movt	r3, #1
    976c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9770:	681b      	ldr	r3, [r3, #0]
    9772:	f043 0320 	orr.w	r3, r3, #32
    9776:	6013      	str	r3, [r2, #0]
    }
}
    9778:	f107 070c 	add.w	r7, r7, #12
    977c:	46bd      	mov	sp, r7
    977e:	bc80      	pop	{r7}
    9780:	4770      	bx	lr
    9782:	bf00      	nop

00009784 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    9784:	b480      	push	{r7}
    9786:	b083      	sub	sp, #12
    9788:	af00      	add	r7, sp, #0
    978a:	4603      	mov	r3, r0
    978c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    978e:	79fb      	ldrb	r3, [r7, #7]
    9790:	2b02      	cmp	r3, #2
    9792:	d900      	bls.n	9796 <ACE_disable_sdd+0x12>
    9794:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9796:	79fb      	ldrb	r3, [r7, #7]
    9798:	2b02      	cmp	r3, #2
    979a:	d811      	bhi.n	97c0 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    979c:	79fa      	ldrb	r2, [r7, #7]
    979e:	f246 2340 	movw	r3, #25152	; 0x6240
    97a2:	f2c0 0301 	movt	r3, #1
    97a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    97aa:	79f9      	ldrb	r1, [r7, #7]
    97ac:	f246 2340 	movw	r3, #25152	; 0x6240
    97b0:	f2c0 0301 	movt	r3, #1
    97b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    97b8:	681b      	ldr	r3, [r3, #0]
    97ba:	f023 0320 	bic.w	r3, r3, #32
    97be:	6013      	str	r3, [r2, #0]
    }
}
    97c0:	f107 070c 	add.w	r7, r7, #12
    97c4:	46bd      	mov	sp, r7
    97c6:	bc80      	pop	{r7}
    97c8:	4770      	bx	lr
    97ca:	bf00      	nop

000097cc <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    97cc:	b480      	push	{r7}
    97ce:	b083      	sub	sp, #12
    97d0:	af00      	add	r7, sp, #0
    97d2:	4603      	mov	r3, r0
    97d4:	6039      	str	r1, [r7, #0]
    97d6:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    97d8:	79fb      	ldrb	r3, [r7, #7]
    97da:	2b02      	cmp	r3, #2
    97dc:	d900      	bls.n	97e0 <ACE_set_sdd_value+0x14>
    97de:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    97e0:	79fb      	ldrb	r3, [r7, #7]
    97e2:	2b02      	cmp	r3, #2
    97e4:	d813      	bhi.n	980e <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    97e6:	79fa      	ldrb	r2, [r7, #7]
    97e8:	f246 2364 	movw	r3, #25188	; 0x6264
    97ec:	f2c0 0301 	movt	r3, #1
    97f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    97f4:	683a      	ldr	r2, [r7, #0]
    97f6:	ea4f 4212 	mov.w	r2, r2, lsr #16
    97fa:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    97fc:	79fa      	ldrb	r2, [r7, #7]
    97fe:	f246 2358 	movw	r3, #25176	; 0x6258
    9802:	f2c0 0301 	movt	r3, #1
    9806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    980a:	683a      	ldr	r2, [r7, #0]
    980c:	601a      	str	r2, [r3, #0]
    }
}
    980e:	f107 070c 	add.w	r7, r7, #12
    9812:	46bd      	mov	sp, r7
    9814:	bc80      	pop	{r7}
    9816:	4770      	bx	lr

00009818 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    9818:	b480      	push	{r7}
    981a:	b087      	sub	sp, #28
    981c:	af00      	add	r7, sp, #0
    981e:	60f8      	str	r0, [r7, #12]
    9820:	60b9      	str	r1, [r7, #8]
    9822:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    9824:	f240 0300 	movw	r3, #0
    9828:	f2c4 0302 	movt	r3, #16386	; 0x4002
    982c:	691b      	ldr	r3, [r3, #16]
    982e:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    9830:	68fb      	ldr	r3, [r7, #12]
    9832:	f1b3 3fff 	cmp.w	r3, #4294967295
    9836:	d012      	beq.n	985e <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    9838:	f240 0300 	movw	r3, #0
    983c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9840:	68fa      	ldr	r2, [r7, #12]
    9842:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9846:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    9848:	f240 0300 	movw	r3, #0
    984c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9850:	68fa      	ldr	r2, [r7, #12]
    9852:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    9856:	697b      	ldr	r3, [r7, #20]
    9858:	f043 0301 	orr.w	r3, r3, #1
    985c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    985e:	68bb      	ldr	r3, [r7, #8]
    9860:	f1b3 3fff 	cmp.w	r3, #4294967295
    9864:	d013      	beq.n	988e <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    9866:	f240 0300 	movw	r3, #0
    986a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    986e:	68ba      	ldr	r2, [r7, #8]
    9870:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9874:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    9878:	f240 0300 	movw	r3, #0
    987c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9880:	68ba      	ldr	r2, [r7, #8]
    9882:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    9886:	697b      	ldr	r3, [r7, #20]
    9888:	f043 0302 	orr.w	r3, r3, #2
    988c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    988e:	687b      	ldr	r3, [r7, #4]
    9890:	f1b3 3fff 	cmp.w	r3, #4294967295
    9894:	d01c      	beq.n	98d0 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    9896:	f240 0300 	movw	r3, #0
    989a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    989e:	687a      	ldr	r2, [r7, #4]
    98a0:	ea4f 4212 	mov.w	r2, r2, lsr #16
    98a4:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    98a8:	f240 0300 	movw	r3, #0
    98ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98b0:	687a      	ldr	r2, [r7, #4]
    98b2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    98b6:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    98ba:	f240 0300 	movw	r3, #0
    98be:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98c2:	687a      	ldr	r2, [r7, #4]
    98c4:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    98c8:	697b      	ldr	r3, [r7, #20]
    98ca:	f043 0304 	orr.w	r3, r3, #4
    98ce:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    98d0:	f240 0300 	movw	r3, #0
    98d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98d8:	697a      	ldr	r2, [r7, #20]
    98da:	611a      	str	r2, [r3, #16]
}
    98dc:	f107 071c 	add.w	r7, r7, #28
    98e0:	46bd      	mov	sp, r7
    98e2:	bc80      	pop	{r7}
    98e4:	4770      	bx	lr
    98e6:	bf00      	nop

000098e8 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    98e8:	b480      	push	{r7}
    98ea:	b087      	sub	sp, #28
    98ec:	af00      	add	r7, sp, #0
    98ee:	4602      	mov	r2, r0
    98f0:	460b      	mov	r3, r1
    98f2:	71fa      	strb	r2, [r7, #7]
    98f4:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    98f6:	79fb      	ldrb	r3, [r7, #7]
    98f8:	f003 0301 	and.w	r3, r3, #1
    98fc:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    98fe:	79fb      	ldrb	r3, [r7, #7]
    9900:	2b09      	cmp	r3, #9
    9902:	d900      	bls.n	9906 <ACE_set_comp_reference+0x1e>
    9904:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    9906:	79bb      	ldrb	r3, [r7, #6]
    9908:	2b03      	cmp	r3, #3
    990a:	d900      	bls.n	990e <ACE_set_comp_reference+0x26>
    990c:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    990e:	693b      	ldr	r3, [r7, #16]
    9910:	2b00      	cmp	r3, #0
    9912:	d100      	bne.n	9916 <ACE_set_comp_reference+0x2e>
    9914:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    9916:	79fb      	ldrb	r3, [r7, #7]
    9918:	2b09      	cmp	r3, #9
    991a:	f200 80b9 	bhi.w	9a90 <ACE_set_comp_reference+0x1a8>
    991e:	79bb      	ldrb	r3, [r7, #6]
    9920:	2b03      	cmp	r3, #3
    9922:	f200 80b5 	bhi.w	9a90 <ACE_set_comp_reference+0x1a8>
    9926:	693b      	ldr	r3, [r7, #16]
    9928:	2b00      	cmp	r3, #0
    992a:	f000 80b1 	beq.w	9a90 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    992e:	79fa      	ldrb	r2, [r7, #7]
    9930:	f246 2374 	movw	r3, #25204	; 0x6274
    9934:	f2c0 0301 	movt	r3, #1
    9938:	5c9b      	ldrb	r3, [r3, r2]
    993a:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    993c:	f240 0300 	movw	r3, #0
    9940:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9944:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9948:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    994a:	f240 0300 	movw	r3, #0
    994e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9952:	f04f 0200 	mov.w	r2, #0
    9956:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    995a:	79bb      	ldrb	r3, [r7, #6]
    995c:	2b03      	cmp	r3, #3
    995e:	d146      	bne.n	99ee <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    9960:	f240 0100 	movw	r1, #0
    9964:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9968:	7bf8      	ldrb	r0, [r7, #15]
    996a:	f240 0200 	movw	r2, #0
    996e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9972:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9976:	4663      	mov	r3, ip
    9978:	ea4f 0343 	mov.w	r3, r3, lsl #1
    997c:	4463      	add	r3, ip
    997e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9982:	4413      	add	r3, r2
    9984:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9988:	791b      	ldrb	r3, [r3, #4]
    998a:	b2db      	uxtb	r3, r3
    998c:	461a      	mov	r2, r3
    998e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    9992:	4603      	mov	r3, r0
    9994:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9998:	4403      	add	r3, r0
    999a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    999e:	440b      	add	r3, r1
    99a0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    99a4:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    99a6:	f240 0100 	movw	r1, #0
    99aa:	f2c4 0102 	movt	r1, #16386	; 0x4002
    99ae:	7bf8      	ldrb	r0, [r7, #15]
    99b0:	f240 0200 	movw	r2, #0
    99b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99b8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    99bc:	4663      	mov	r3, ip
    99be:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99c2:	4463      	add	r3, ip
    99c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99c8:	4413      	add	r3, r2
    99ca:	f503 730a 	add.w	r3, r3, #552	; 0x228
    99ce:	7a1b      	ldrb	r3, [r3, #8]
    99d0:	b2db      	uxtb	r3, r3
    99d2:	461a      	mov	r2, r3
    99d4:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    99d8:	4603      	mov	r3, r0
    99da:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99de:	4403      	add	r3, r0
    99e0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99e4:	440b      	add	r3, r1
    99e6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    99ea:	721a      	strb	r2, [r3, #8]
    99ec:	e049      	b.n	9a82 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    99ee:	f240 0200 	movw	r2, #0
    99f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99f6:	7bf8      	ldrb	r0, [r7, #15]
    99f8:	f240 0100 	movw	r1, #0
    99fc:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9a00:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9a04:	4663      	mov	r3, ip
    9a06:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a0a:	4463      	add	r3, ip
    9a0c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a10:	440b      	add	r3, r1
    9a12:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a16:	791b      	ldrb	r3, [r3, #4]
    9a18:	b2db      	uxtb	r3, r3
    9a1a:	f043 0320 	orr.w	r3, r3, #32
    9a1e:	b2d9      	uxtb	r1, r3
    9a20:	4603      	mov	r3, r0
    9a22:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a26:	4403      	add	r3, r0
    9a28:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a2c:	4413      	add	r3, r2
    9a2e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a32:	460a      	mov	r2, r1
    9a34:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    9a36:	f240 0200 	movw	r2, #0
    9a3a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a3e:	7bf8      	ldrb	r0, [r7, #15]
    9a40:	f240 0100 	movw	r1, #0
    9a44:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9a48:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9a4c:	4663      	mov	r3, ip
    9a4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a52:	4463      	add	r3, ip
    9a54:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a58:	440b      	add	r3, r1
    9a5a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a5e:	7a1b      	ldrb	r3, [r3, #8]
    9a60:	b2db      	uxtb	r3, r3
    9a62:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    9a66:	79b9      	ldrb	r1, [r7, #6]
    9a68:	440b      	add	r3, r1
    9a6a:	b2d9      	uxtb	r1, r3
    9a6c:	4603      	mov	r3, r0
    9a6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a72:	4403      	add	r3, r0
    9a74:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a78:	4413      	add	r3, r2
    9a7a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a7e:	460a      	mov	r2, r1
    9a80:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9a82:	f240 0300 	movw	r3, #0
    9a86:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a8a:	697a      	ldr	r2, [r7, #20]
    9a8c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9a90:	f107 071c 	add.w	r7, r7, #28
    9a94:	46bd      	mov	sp, r7
    9a96:	bc80      	pop	{r7}
    9a98:	4770      	bx	lr
    9a9a:	bf00      	nop

00009a9c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    9a9c:	b480      	push	{r7}
    9a9e:	b087      	sub	sp, #28
    9aa0:	af00      	add	r7, sp, #0
    9aa2:	4602      	mov	r2, r0
    9aa4:	460b      	mov	r3, r1
    9aa6:	71fa      	strb	r2, [r7, #7]
    9aa8:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9aaa:	79fb      	ldrb	r3, [r7, #7]
    9aac:	2b09      	cmp	r3, #9
    9aae:	d900      	bls.n	9ab2 <ACE_set_comp_hysteresis+0x16>
    9ab0:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    9ab2:	79bb      	ldrb	r3, [r7, #6]
    9ab4:	2b03      	cmp	r3, #3
    9ab6:	d900      	bls.n	9aba <ACE_set_comp_hysteresis+0x1e>
    9ab8:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    9aba:	79fb      	ldrb	r3, [r7, #7]
    9abc:	2b09      	cmp	r3, #9
    9abe:	d87b      	bhi.n	9bb8 <ACE_set_comp_hysteresis+0x11c>
    9ac0:	79bb      	ldrb	r3, [r7, #6]
    9ac2:	2b03      	cmp	r3, #3
    9ac4:	d878      	bhi.n	9bb8 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9ac6:	79fa      	ldrb	r2, [r7, #7]
    9ac8:	f246 2374 	movw	r3, #25204	; 0x6274
    9acc:	f2c0 0301 	movt	r3, #1
    9ad0:	5c9b      	ldrb	r3, [r3, r2]
    9ad2:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9ad4:	79fb      	ldrb	r3, [r7, #7]
    9ad6:	f003 0301 	and.w	r3, r3, #1
    9ada:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9adc:	f240 0300 	movw	r3, #0
    9ae0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ae4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9ae8:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9aea:	f240 0300 	movw	r3, #0
    9aee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9af2:	f04f 0200 	mov.w	r2, #0
    9af6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    9afa:	693b      	ldr	r3, [r7, #16]
    9afc:	2b00      	cmp	r3, #0
    9afe:	d02a      	beq.n	9b56 <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9b00:	f240 0200 	movw	r2, #0
    9b04:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b08:	7bf8      	ldrb	r0, [r7, #15]
    9b0a:	f240 0100 	movw	r1, #0
    9b0e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9b12:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9b16:	4663      	mov	r3, ip
    9b18:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b1c:	4463      	add	r3, ip
    9b1e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b22:	440b      	add	r3, r1
    9b24:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9b28:	791b      	ldrb	r3, [r3, #4]
    9b2a:	b2db      	uxtb	r3, r3
    9b2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9b30:	79b9      	ldrb	r1, [r7, #6]
    9b32:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9b36:	b2c9      	uxtb	r1, r1
    9b38:	ea43 0301 	orr.w	r3, r3, r1
    9b3c:	b2d9      	uxtb	r1, r3
    9b3e:	4603      	mov	r3, r0
    9b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b44:	4403      	add	r3, r0
    9b46:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b4a:	4413      	add	r3, r2
    9b4c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9b50:	460a      	mov	r2, r1
    9b52:	711a      	strb	r2, [r3, #4]
    9b54:	e029      	b.n	9baa <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9b56:	f240 0200 	movw	r2, #0
    9b5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b5e:	7bf8      	ldrb	r0, [r7, #15]
    9b60:	f240 0100 	movw	r1, #0
    9b64:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9b68:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9b6c:	4663      	mov	r3, ip
    9b6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b72:	4463      	add	r3, ip
    9b74:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b78:	440b      	add	r3, r1
    9b7a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9b7e:	7a1b      	ldrb	r3, [r3, #8]
    9b80:	b2db      	uxtb	r3, r3
    9b82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9b86:	79b9      	ldrb	r1, [r7, #6]
    9b88:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9b8c:	b2c9      	uxtb	r1, r1
    9b8e:	ea43 0301 	orr.w	r3, r3, r1
    9b92:	b2d9      	uxtb	r1, r3
    9b94:	4603      	mov	r3, r0
    9b96:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b9a:	4403      	add	r3, r0
    9b9c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9ba0:	4413      	add	r3, r2
    9ba2:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9ba6:	460a      	mov	r2, r1
    9ba8:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9baa:	f240 0300 	movw	r3, #0
    9bae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bb2:	697a      	ldr	r2, [r7, #20]
    9bb4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9bb8:	f107 071c 	add.w	r7, r7, #28
    9bbc:	46bd      	mov	sp, r7
    9bbe:	bc80      	pop	{r7}
    9bc0:	4770      	bx	lr
    9bc2:	bf00      	nop

00009bc4 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    9bc4:	b480      	push	{r7}
    9bc6:	b087      	sub	sp, #28
    9bc8:	af00      	add	r7, sp, #0
    9bca:	4603      	mov	r3, r0
    9bcc:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9bce:	79fb      	ldrb	r3, [r7, #7]
    9bd0:	2b09      	cmp	r3, #9
    9bd2:	d900      	bls.n	9bd6 <ACE_enable_comp+0x12>
    9bd4:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9bd6:	79fb      	ldrb	r3, [r7, #7]
    9bd8:	2b09      	cmp	r3, #9
    9bda:	d86c      	bhi.n	9cb6 <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9bdc:	79fa      	ldrb	r2, [r7, #7]
    9bde:	f246 2374 	movw	r3, #25204	; 0x6274
    9be2:	f2c0 0301 	movt	r3, #1
    9be6:	5c9b      	ldrb	r3, [r3, r2]
    9be8:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9bea:	79fb      	ldrb	r3, [r7, #7]
    9bec:	f003 0301 	and.w	r3, r3, #1
    9bf0:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9bf2:	f240 0300 	movw	r3, #0
    9bf6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bfa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9bfe:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9c00:	f240 0300 	movw	r3, #0
    9c04:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c08:	f04f 0200 	mov.w	r2, #0
    9c0c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9c10:	693b      	ldr	r3, [r7, #16]
    9c12:	2b00      	cmp	r3, #0
    9c14:	d024      	beq.n	9c60 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    9c16:	f240 0200 	movw	r2, #0
    9c1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9c1e:	7bf8      	ldrb	r0, [r7, #15]
    9c20:	f240 0100 	movw	r1, #0
    9c24:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9c28:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9c2c:	4663      	mov	r3, ip
    9c2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c32:	4463      	add	r3, ip
    9c34:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c38:	440b      	add	r3, r1
    9c3a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9c3e:	791b      	ldrb	r3, [r3, #4]
    9c40:	b2db      	uxtb	r3, r3
    9c42:	f043 0310 	orr.w	r3, r3, #16
    9c46:	b2d9      	uxtb	r1, r3
    9c48:	4603      	mov	r3, r0
    9c4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c4e:	4403      	add	r3, r0
    9c50:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c54:	4413      	add	r3, r2
    9c56:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9c5a:	460a      	mov	r2, r1
    9c5c:	711a      	strb	r2, [r3, #4]
    9c5e:	e023      	b.n	9ca8 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    9c60:	f240 0200 	movw	r2, #0
    9c64:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9c68:	7bf8      	ldrb	r0, [r7, #15]
    9c6a:	f240 0100 	movw	r1, #0
    9c6e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9c72:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9c76:	4663      	mov	r3, ip
    9c78:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c7c:	4463      	add	r3, ip
    9c7e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c82:	440b      	add	r3, r1
    9c84:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9c88:	7a1b      	ldrb	r3, [r3, #8]
    9c8a:	b2db      	uxtb	r3, r3
    9c8c:	f043 0310 	orr.w	r3, r3, #16
    9c90:	b2d9      	uxtb	r1, r3
    9c92:	4603      	mov	r3, r0
    9c94:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9c98:	4403      	add	r3, r0
    9c9a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9c9e:	4413      	add	r3, r2
    9ca0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9ca4:	460a      	mov	r2, r1
    9ca6:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9ca8:	f240 0300 	movw	r3, #0
    9cac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cb0:	697a      	ldr	r2, [r7, #20]
    9cb2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9cb6:	f107 071c 	add.w	r7, r7, #28
    9cba:	46bd      	mov	sp, r7
    9cbc:	bc80      	pop	{r7}
    9cbe:	4770      	bx	lr

00009cc0 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    9cc0:	b480      	push	{r7}
    9cc2:	b087      	sub	sp, #28
    9cc4:	af00      	add	r7, sp, #0
    9cc6:	4603      	mov	r3, r0
    9cc8:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9cca:	79fb      	ldrb	r3, [r7, #7]
    9ccc:	2b09      	cmp	r3, #9
    9cce:	d900      	bls.n	9cd2 <ACE_disable_comp+0x12>
    9cd0:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9cd2:	79fb      	ldrb	r3, [r7, #7]
    9cd4:	2b09      	cmp	r3, #9
    9cd6:	d86a      	bhi.n	9dae <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9cd8:	79fa      	ldrb	r2, [r7, #7]
    9cda:	f246 2374 	movw	r3, #25204	; 0x6274
    9cde:	f2c0 0301 	movt	r3, #1
    9ce2:	5c9b      	ldrb	r3, [r3, r2]
    9ce4:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9ce6:	79fb      	ldrb	r3, [r7, #7]
    9ce8:	f003 0301 	and.w	r3, r3, #1
    9cec:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9cee:	f240 0300 	movw	r3, #0
    9cf2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cf6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9cfa:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9cfc:	f240 0300 	movw	r3, #0
    9d00:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9d04:	f04f 0200 	mov.w	r2, #0
    9d08:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9d0c:	693b      	ldr	r3, [r7, #16]
    9d0e:	2b00      	cmp	r3, #0
    9d10:	d023      	beq.n	9d5a <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9d12:	f240 0100 	movw	r1, #0
    9d16:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9d1a:	7bf8      	ldrb	r0, [r7, #15]
    9d1c:	f240 0200 	movw	r2, #0
    9d20:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9d24:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9d28:	4663      	mov	r3, ip
    9d2a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9d2e:	4463      	add	r3, ip
    9d30:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d34:	4413      	add	r3, r2
    9d36:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9d3a:	791b      	ldrb	r3, [r3, #4]
    9d3c:	b2db      	uxtb	r3, r3
    9d3e:	461a      	mov	r2, r3
    9d40:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9d44:	4603      	mov	r3, r0
    9d46:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9d4a:	4403      	add	r3, r0
    9d4c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d50:	440b      	add	r3, r1
    9d52:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9d56:	711a      	strb	r2, [r3, #4]
    9d58:	e022      	b.n	9da0 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9d5a:	f240 0100 	movw	r1, #0
    9d5e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9d62:	7bf8      	ldrb	r0, [r7, #15]
    9d64:	f240 0200 	movw	r2, #0
    9d68:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9d6c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9d70:	4663      	mov	r3, ip
    9d72:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9d76:	4463      	add	r3, ip
    9d78:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d7c:	4413      	add	r3, r2
    9d7e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9d82:	7a1b      	ldrb	r3, [r3, #8]
    9d84:	b2db      	uxtb	r3, r3
    9d86:	461a      	mov	r2, r3
    9d88:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9d8c:	4603      	mov	r3, r0
    9d8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9d92:	4403      	add	r3, r0
    9d94:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9d98:	440b      	add	r3, r1
    9d9a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9d9e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9da0:	f240 0300 	movw	r3, #0
    9da4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9da8:	697a      	ldr	r2, [r7, #20]
    9daa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9dae:	f107 071c 	add.w	r7, r7, #28
    9db2:	46bd      	mov	sp, r7
    9db4:	bc80      	pop	{r7}
    9db6:	4770      	bx	lr

00009db8 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9db8:	b480      	push	{r7}
    9dba:	b083      	sub	sp, #12
    9dbc:	af00      	add	r7, sp, #0
    9dbe:	4603      	mov	r3, r0
    9dc0:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9dc2:	79fb      	ldrb	r3, [r7, #7]
    9dc4:	2b09      	cmp	r3, #9
    9dc6:	d900      	bls.n	9dca <ACE_enable_comp_rise_irq+0x12>
    9dc8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9dca:	f240 0300 	movw	r3, #0
    9dce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9dd2:	f240 0200 	movw	r2, #0
    9dd6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9dda:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9dde:	f102 020c 	add.w	r2, r2, #12
    9de2:	6811      	ldr	r1, [r2, #0]
    9de4:	79fa      	ldrb	r2, [r7, #7]
    9de6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9dea:	fa00 f202 	lsl.w	r2, r0, r2
    9dee:	ea41 0202 	orr.w	r2, r1, r2
    9df2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9df6:	f103 030c 	add.w	r3, r3, #12
    9dfa:	601a      	str	r2, [r3, #0]
}
    9dfc:	f107 070c 	add.w	r7, r7, #12
    9e00:	46bd      	mov	sp, r7
    9e02:	bc80      	pop	{r7}
    9e04:	4770      	bx	lr
    9e06:	bf00      	nop

00009e08 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9e08:	b480      	push	{r7}
    9e0a:	b085      	sub	sp, #20
    9e0c:	af00      	add	r7, sp, #0
    9e0e:	4603      	mov	r3, r0
    9e10:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9e12:	79fb      	ldrb	r3, [r7, #7]
    9e14:	2b09      	cmp	r3, #9
    9e16:	d900      	bls.n	9e1a <ACE_disable_comp_rise_irq+0x12>
    9e18:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9e1a:	f240 0300 	movw	r3, #0
    9e1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e22:	f240 0200 	movw	r2, #0
    9e26:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9e2a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9e2e:	f102 020c 	add.w	r2, r2, #12
    9e32:	6811      	ldr	r1, [r2, #0]
    9e34:	79fa      	ldrb	r2, [r7, #7]
    9e36:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9e3a:	fa00 f202 	lsl.w	r2, r0, r2
    9e3e:	ea6f 0202 	mvn.w	r2, r2
    9e42:	ea01 0202 	and.w	r2, r1, r2
    9e46:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e4a:	f103 030c 	add.w	r3, r3, #12
    9e4e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9e50:	f240 0300 	movw	r3, #0
    9e54:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e58:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e5c:	f103 030c 	add.w	r3, r3, #12
    9e60:	681b      	ldr	r3, [r3, #0]
    9e62:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9e64:	68fb      	ldr	r3, [r7, #12]
    9e66:	f103 0301 	add.w	r3, r3, #1
    9e6a:	60fb      	str	r3, [r7, #12]
}
    9e6c:	f107 0714 	add.w	r7, r7, #20
    9e70:	46bd      	mov	sp, r7
    9e72:	bc80      	pop	{r7}
    9e74:	4770      	bx	lr
    9e76:	bf00      	nop

00009e78 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9e78:	b480      	push	{r7}
    9e7a:	b085      	sub	sp, #20
    9e7c:	af00      	add	r7, sp, #0
    9e7e:	4603      	mov	r3, r0
    9e80:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9e82:	79fb      	ldrb	r3, [r7, #7]
    9e84:	2b09      	cmp	r3, #9
    9e86:	d900      	bls.n	9e8a <ACE_clear_comp_rise_irq+0x12>
    9e88:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9e8a:	f240 0300 	movw	r3, #0
    9e8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e92:	f240 0200 	movw	r2, #0
    9e96:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9e9a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9e9e:	f102 0214 	add.w	r2, r2, #20
    9ea2:	6811      	ldr	r1, [r2, #0]
    9ea4:	79fa      	ldrb	r2, [r7, #7]
    9ea6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9eaa:	fa00 f202 	lsl.w	r2, r0, r2
    9eae:	ea41 0202 	orr.w	r2, r1, r2
    9eb2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9eb6:	f103 0314 	add.w	r3, r3, #20
    9eba:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9ebc:	f240 0300 	movw	r3, #0
    9ec0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ec4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9ec8:	f103 0314 	add.w	r3, r3, #20
    9ecc:	681b      	ldr	r3, [r3, #0]
    9ece:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9ed0:	68fb      	ldr	r3, [r7, #12]
    9ed2:	f103 0301 	add.w	r3, r3, #1
    9ed6:	60fb      	str	r3, [r7, #12]
}
    9ed8:	f107 0714 	add.w	r7, r7, #20
    9edc:	46bd      	mov	sp, r7
    9ede:	bc80      	pop	{r7}
    9ee0:	4770      	bx	lr
    9ee2:	bf00      	nop

00009ee4 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9ee4:	b480      	push	{r7}
    9ee6:	b083      	sub	sp, #12
    9ee8:	af00      	add	r7, sp, #0
    9eea:	4603      	mov	r3, r0
    9eec:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9eee:	79fb      	ldrb	r3, [r7, #7]
    9ef0:	2b09      	cmp	r3, #9
    9ef2:	d900      	bls.n	9ef6 <ACE_enable_comp_fall_irq+0x12>
    9ef4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9ef6:	f240 0300 	movw	r3, #0
    9efa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9efe:	f240 0200 	movw	r2, #0
    9f02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9f06:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9f0a:	f102 020c 	add.w	r2, r2, #12
    9f0e:	6811      	ldr	r1, [r2, #0]
    9f10:	79fa      	ldrb	r2, [r7, #7]
    9f12:	f04f 0001 	mov.w	r0, #1
    9f16:	fa00 f202 	lsl.w	r2, r0, r2
    9f1a:	ea41 0202 	orr.w	r2, r1, r2
    9f1e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9f22:	f103 030c 	add.w	r3, r3, #12
    9f26:	601a      	str	r2, [r3, #0]
}
    9f28:	f107 070c 	add.w	r7, r7, #12
    9f2c:	46bd      	mov	sp, r7
    9f2e:	bc80      	pop	{r7}
    9f30:	4770      	bx	lr
    9f32:	bf00      	nop

00009f34 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9f34:	b480      	push	{r7}
    9f36:	b085      	sub	sp, #20
    9f38:	af00      	add	r7, sp, #0
    9f3a:	4603      	mov	r3, r0
    9f3c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9f3e:	79fb      	ldrb	r3, [r7, #7]
    9f40:	2b09      	cmp	r3, #9
    9f42:	d900      	bls.n	9f46 <ACE_disable_comp_fall_irq+0x12>
    9f44:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9f46:	f240 0300 	movw	r3, #0
    9f4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9f4e:	f240 0200 	movw	r2, #0
    9f52:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9f56:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9f5a:	f102 020c 	add.w	r2, r2, #12
    9f5e:	6811      	ldr	r1, [r2, #0]
    9f60:	79fa      	ldrb	r2, [r7, #7]
    9f62:	f04f 0001 	mov.w	r0, #1
    9f66:	fa00 f202 	lsl.w	r2, r0, r2
    9f6a:	ea6f 0202 	mvn.w	r2, r2
    9f6e:	ea01 0202 	and.w	r2, r1, r2
    9f72:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9f76:	f103 030c 	add.w	r3, r3, #12
    9f7a:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9f7c:	f240 0300 	movw	r3, #0
    9f80:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9f84:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9f88:	f103 030c 	add.w	r3, r3, #12
    9f8c:	681b      	ldr	r3, [r3, #0]
    9f8e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9f90:	68fb      	ldr	r3, [r7, #12]
    9f92:	f103 0301 	add.w	r3, r3, #1
    9f96:	60fb      	str	r3, [r7, #12]
}
    9f98:	f107 0714 	add.w	r7, r7, #20
    9f9c:	46bd      	mov	sp, r7
    9f9e:	bc80      	pop	{r7}
    9fa0:	4770      	bx	lr
    9fa2:	bf00      	nop

00009fa4 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9fa4:	b480      	push	{r7}
    9fa6:	b085      	sub	sp, #20
    9fa8:	af00      	add	r7, sp, #0
    9faa:	4603      	mov	r3, r0
    9fac:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9fae:	79fb      	ldrb	r3, [r7, #7]
    9fb0:	2b09      	cmp	r3, #9
    9fb2:	d900      	bls.n	9fb6 <ACE_clear_comp_fall_irq+0x12>
    9fb4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9fb6:	f240 0300 	movw	r3, #0
    9fba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9fbe:	f240 0200 	movw	r2, #0
    9fc2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9fc6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9fca:	f102 0214 	add.w	r2, r2, #20
    9fce:	6811      	ldr	r1, [r2, #0]
    9fd0:	79fa      	ldrb	r2, [r7, #7]
    9fd2:	f04f 0001 	mov.w	r0, #1
    9fd6:	fa00 f202 	lsl.w	r2, r0, r2
    9fda:	ea41 0202 	orr.w	r2, r1, r2
    9fde:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9fe2:	f103 0314 	add.w	r3, r3, #20
    9fe6:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9fe8:	f240 0300 	movw	r3, #0
    9fec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ff0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9ff4:	f103 0314 	add.w	r3, r3, #20
    9ff8:	681b      	ldr	r3, [r3, #0]
    9ffa:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9ffc:	68fb      	ldr	r3, [r7, #12]
    9ffe:	f103 0301 	add.w	r3, r3, #1
    a002:	60fb      	str	r3, [r7, #12]
}
    a004:	f107 0714 	add.w	r7, r7, #20
    a008:	46bd      	mov	sp, r7
    a00a:	bc80      	pop	{r7}
    a00c:	4770      	bx	lr
    a00e:	bf00      	nop

0000a010 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    a010:	b480      	push	{r7}
    a012:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    a014:	f240 0300 	movw	r3, #0
    a018:	f2c4 0302 	movt	r3, #16386	; 0x4002
    a01c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    a020:	f103 0310 	add.w	r3, r3, #16
    a024:	681b      	ldr	r3, [r3, #0]
}
    a026:	4618      	mov	r0, r3
    a028:	46bd      	mov	sp, r7
    a02a:	bc80      	pop	{r7}
    a02c:	4770      	bx	lr
    a02e:	bf00      	nop

0000a030 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    a030:	b480      	push	{r7}
    a032:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    a034:	f04f 0303 	mov.w	r3, #3
}
    a038:	4618      	mov	r0, r3
    a03a:	46bd      	mov	sp, r7
    a03c:	bc80      	pop	{r7}
    a03e:	4770      	bx	lr

0000a040 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    a040:	b480      	push	{r7}
    a042:	b083      	sub	sp, #12
    a044:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    a046:	f04f 0300 	mov.w	r3, #0
    a04a:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    a04c:	79fb      	ldrb	r3, [r7, #7]
}
    a04e:	4618      	mov	r0, r3
    a050:	f107 070c 	add.w	r7, r7, #12
    a054:	46bd      	mov	sp, r7
    a056:	bc80      	pop	{r7}
    a058:	4770      	bx	lr
    a05a:	bf00      	nop

0000a05c <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    a05c:	b480      	push	{r7}
    a05e:	b083      	sub	sp, #12
    a060:	af00      	add	r7, sp, #0
    a062:	4603      	mov	r3, r0
    a064:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    a066:	79fb      	ldrb	r3, [r7, #7]
    a068:	f103 0301 	add.w	r3, r3, #1
    a06c:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    a06e:	79fb      	ldrb	r3, [r7, #7]
    a070:	2b02      	cmp	r3, #2
    a072:	d902      	bls.n	a07a <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    a074:	f04f 0300 	mov.w	r3, #0
    a078:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    a07a:	79fb      	ldrb	r3, [r7, #7]
}
    a07c:	4618      	mov	r0, r3
    a07e:	f107 070c 	add.w	r7, r7, #12
    a082:	46bd      	mov	sp, r7
    a084:	bc80      	pop	{r7}
    a086:	4770      	bx	lr

0000a088 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    a088:	b580      	push	{r7, lr}
    a08a:	b084      	sub	sp, #16
    a08c:	af00      	add	r7, sp, #0
    a08e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    a090:	f04f 0303 	mov.w	r3, #3
    a094:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a096:	f04f 0300 	mov.w	r3, #0
    a09a:	813b      	strh	r3, [r7, #8]
    a09c:	e025      	b.n	a0ea <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    a09e:	893a      	ldrh	r2, [r7, #8]
    a0a0:	f240 0350 	movw	r3, #80	; 0x50
    a0a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a0a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a0ac:	4413      	add	r3, r2
    a0ae:	681b      	ldr	r3, [r3, #0]
    a0b0:	2b00      	cmp	r3, #0
    a0b2:	d016      	beq.n	a0e2 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    a0b4:	893a      	ldrh	r2, [r7, #8]
    a0b6:	f240 0350 	movw	r3, #80	; 0x50
    a0ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a0be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a0c2:	4413      	add	r3, r2
    a0c4:	681b      	ldr	r3, [r3, #0]
    a0c6:	6878      	ldr	r0, [r7, #4]
    a0c8:	4619      	mov	r1, r3
    a0ca:	f04f 0214 	mov.w	r2, #20
    a0ce:	f00a fde3 	bl	14c98 <strncmp>
    a0d2:	4603      	mov	r3, r0
    a0d4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    a0d6:	68fb      	ldr	r3, [r7, #12]
    a0d8:	2b00      	cmp	r3, #0
    a0da:	d102      	bne.n	a0e2 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    a0dc:	893b      	ldrh	r3, [r7, #8]
    a0de:	72fb      	strb	r3, [r7, #11]
                break;
    a0e0:	e006      	b.n	a0f0 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a0e2:	893b      	ldrh	r3, [r7, #8]
    a0e4:	f103 0301 	add.w	r3, r3, #1
    a0e8:	813b      	strh	r3, [r7, #8]
    a0ea:	893b      	ldrh	r3, [r7, #8]
    a0ec:	2b02      	cmp	r3, #2
    a0ee:	d9d6      	bls.n	a09e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    a0f0:	7afb      	ldrb	r3, [r7, #11]
}
    a0f2:	4618      	mov	r0, r3
    a0f4:	f107 0710 	add.w	r7, r7, #16
    a0f8:	46bd      	mov	sp, r7
    a0fa:	bd80      	pop	{r7, pc}

0000a0fc <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    a0fc:	b480      	push	{r7}
    a0fe:	b085      	sub	sp, #20
    a100:	af00      	add	r7, sp, #0
    a102:	4603      	mov	r3, r0
    a104:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    a106:	f04f 0303 	mov.w	r3, #3
    a10a:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a10c:	f04f 0300 	mov.w	r3, #0
    a110:	81bb      	strh	r3, [r7, #12]
    a112:	e012      	b.n	a13a <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    a114:	89ba      	ldrh	r2, [r7, #12]
    a116:	f240 0350 	movw	r3, #80	; 0x50
    a11a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a11e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a122:	4413      	add	r3, r2
    a124:	791b      	ldrb	r3, [r3, #4]
    a126:	79fa      	ldrb	r2, [r7, #7]
    a128:	429a      	cmp	r2, r3
    a12a:	d102      	bne.n	a132 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    a12c:	89bb      	ldrh	r3, [r7, #12]
    a12e:	73fb      	strb	r3, [r7, #15]
            break;
    a130:	e006      	b.n	a140 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    a132:	89bb      	ldrh	r3, [r7, #12]
    a134:	f103 0301 	add.w	r3, r3, #1
    a138:	81bb      	strh	r3, [r7, #12]
    a13a:	89bb      	ldrh	r3, [r7, #12]
    a13c:	2b02      	cmp	r3, #2
    a13e:	d9e9      	bls.n	a114 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    a140:	7bfb      	ldrb	r3, [r7, #15]
}
    a142:	4618      	mov	r0, r3
    a144:	f107 0714 	add.w	r7, r7, #20
    a148:	46bd      	mov	sp, r7
    a14a:	bc80      	pop	{r7}
    a14c:	4770      	bx	lr
    a14e:	bf00      	nop

0000a150 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    a150:	b480      	push	{r7}
    a152:	b085      	sub	sp, #20
    a154:	af00      	add	r7, sp, #0
    a156:	4603      	mov	r3, r0
    a158:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    a15a:	79fa      	ldrb	r2, [r7, #7]
    a15c:	f240 0350 	movw	r3, #80	; 0x50
    a160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a164:	ea4f 1202 	mov.w	r2, r2, lsl #4
    a168:	4413      	add	r3, r2
    a16a:	88db      	ldrh	r3, [r3, #6]
    a16c:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    a16e:	f240 0300 	movw	r3, #0
    a172:	f2c4 0302 	movt	r3, #16386	; 0x4002
    a176:	89fa      	ldrh	r2, [r7, #14]
    a178:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    a17c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a180:	ea4f 4313 	mov.w	r3, r3, lsr #16
    a184:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    a186:	89bb      	ldrh	r3, [r7, #12]
    a188:	b21b      	sxth	r3, r3
    a18a:	2b00      	cmp	r3, #0
    a18c:	da02      	bge.n	a194 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    a18e:	f04f 0300 	mov.w	r3, #0
    a192:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    a194:	89bb      	ldrh	r3, [r7, #12]
}
    a196:	4618      	mov	r0, r3
    a198:	f107 0714 	add.w	r7, r7, #20
    a19c:	46bd      	mov	sp, r7
    a19e:	bc80      	pop	{r7}
    a1a0:	4770      	bx	lr
    a1a2:	bf00      	nop

0000a1a4 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    a1a4:	4668      	mov	r0, sp
    a1a6:	f020 0107 	bic.w	r1, r0, #7
    a1aa:	468d      	mov	sp, r1
    a1ac:	b481      	push	{r0, r7}
    a1ae:	b082      	sub	sp, #8
    a1b0:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    a1b2:	f242 0300 	movw	r3, #8192	; 0x2000
    a1b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1ba:	f242 0200 	movw	r2, #8192	; 0x2000
    a1be:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a1c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
    a1c4:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    a1c8:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    a1ca:	f242 0300 	movw	r3, #8192	; 0x2000
    a1ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1d2:	f242 0200 	movw	r2, #8192	; 0x2000
    a1d6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a1da:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    a1dc:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    a1e0:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    a1e4:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    a1e6:	f242 0300 	movw	r3, #8192	; 0x2000
    a1ea:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1ee:	f242 0200 	movw	r2, #8192	; 0x2000
    a1f2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a1f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
    a1f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    a1fc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    a200:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    a202:	f04f 0364 	mov.w	r3, #100	; 0x64
    a206:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    a208:	f242 0300 	movw	r3, #8192	; 0x2000
    a20c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a212:	f003 0303 	and.w	r3, r3, #3
    a216:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    a218:	687b      	ldr	r3, [r7, #4]
    a21a:	2b03      	cmp	r3, #3
    a21c:	d104      	bne.n	a228 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    a21e:	683b      	ldr	r3, [r7, #0]
    a220:	f103 33ff 	add.w	r3, r3, #4294967295
    a224:	603b      	str	r3, [r7, #0]
    a226:	e002      	b.n	a22e <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    a228:	f04f 0364 	mov.w	r3, #100	; 0x64
    a22c:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    a22e:	683b      	ldr	r3, [r7, #0]
    a230:	2b00      	cmp	r3, #0
    a232:	d1e9      	bne.n	a208 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    a234:	f64e 5300 	movw	r3, #60672	; 0xed00
    a238:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a23c:	f240 0204 	movw	r2, #4
    a240:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    a244:	60da      	str	r2, [r3, #12]
}
    a246:	f107 0708 	add.w	r7, r7, #8
    a24a:	46bd      	mov	sp, r7
    a24c:	bc81      	pop	{r0, r7}
    a24e:	4685      	mov	sp, r0
    a250:	4770      	bx	lr
    a252:	bf00      	nop

0000a254 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    a254:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    a258:	f3ef 8409 	mrs	r4, PSP
    a25c:	4620      	mov	r0, r4
    a25e:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    a260:	4623      	mov	r3, r4
}
    a262:	4618      	mov	r0, r3

0000a264 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    a264:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    a266:	f383 8809 	msr	PSP, r3
    a26a:	4770      	bx	lr

0000a26c <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    a26c:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    a270:	f3ef 8408 	mrs	r4, MSP
    a274:	4620      	mov	r0, r4
    a276:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    a278:	4623      	mov	r3, r4
}
    a27a:	4618      	mov	r0, r3

0000a27c <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    a27c:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    a27e:	f383 8808 	msr	MSP, r3
    a282:	4770      	bx	lr

0000a284 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    a284:	b480      	push	{r7}
    a286:	b083      	sub	sp, #12
    a288:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a28a:	f04f 0300 	mov.w	r3, #0
    a28e:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    a290:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    a294:	607b      	str	r3, [r7, #4]
  return(result);
    a296:	687b      	ldr	r3, [r7, #4]
}
    a298:	4618      	mov	r0, r3
    a29a:	f107 070c 	add.w	r7, r7, #12
    a29e:	46bd      	mov	sp, r7
    a2a0:	bc80      	pop	{r7}
    a2a2:	4770      	bx	lr

0000a2a4 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    a2a4:	b480      	push	{r7}
    a2a6:	b083      	sub	sp, #12
    a2a8:	af00      	add	r7, sp, #0
    a2aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    a2ac:	687b      	ldr	r3, [r7, #4]
    a2ae:	f383 8811 	msr	BASEPRI, r3
}
    a2b2:	f107 070c 	add.w	r7, r7, #12
    a2b6:	46bd      	mov	sp, r7
    a2b8:	bc80      	pop	{r7}
    a2ba:	4770      	bx	lr

0000a2bc <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    a2bc:	b480      	push	{r7}
    a2be:	b083      	sub	sp, #12
    a2c0:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a2c2:	f04f 0300 	mov.w	r3, #0
    a2c6:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    a2c8:	f3ef 8310 	mrs	r3, PRIMASK
    a2cc:	607b      	str	r3, [r7, #4]
  return(result);
    a2ce:	687b      	ldr	r3, [r7, #4]
}
    a2d0:	4618      	mov	r0, r3
    a2d2:	f107 070c 	add.w	r7, r7, #12
    a2d6:	46bd      	mov	sp, r7
    a2d8:	bc80      	pop	{r7}
    a2da:	4770      	bx	lr

0000a2dc <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    a2dc:	b480      	push	{r7}
    a2de:	b083      	sub	sp, #12
    a2e0:	af00      	add	r7, sp, #0
    a2e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    a2e4:	687b      	ldr	r3, [r7, #4]
    a2e6:	f383 8810 	msr	PRIMASK, r3
}
    a2ea:	f107 070c 	add.w	r7, r7, #12
    a2ee:	46bd      	mov	sp, r7
    a2f0:	bc80      	pop	{r7}
    a2f2:	4770      	bx	lr

0000a2f4 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    a2f4:	b480      	push	{r7}
    a2f6:	b083      	sub	sp, #12
    a2f8:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a2fa:	f04f 0300 	mov.w	r3, #0
    a2fe:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    a300:	f3ef 8313 	mrs	r3, FAULTMASK
    a304:	607b      	str	r3, [r7, #4]
  return(result);
    a306:	687b      	ldr	r3, [r7, #4]
}
    a308:	4618      	mov	r0, r3
    a30a:	f107 070c 	add.w	r7, r7, #12
    a30e:	46bd      	mov	sp, r7
    a310:	bc80      	pop	{r7}
    a312:	4770      	bx	lr

0000a314 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    a314:	b480      	push	{r7}
    a316:	b083      	sub	sp, #12
    a318:	af00      	add	r7, sp, #0
    a31a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    a31c:	687b      	ldr	r3, [r7, #4]
    a31e:	f383 8813 	msr	FAULTMASK, r3
}
    a322:	f107 070c 	add.w	r7, r7, #12
    a326:	46bd      	mov	sp, r7
    a328:	bc80      	pop	{r7}
    a32a:	4770      	bx	lr

0000a32c <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    a32c:	b480      	push	{r7}
    a32e:	b083      	sub	sp, #12
    a330:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a332:	f04f 0300 	mov.w	r3, #0
    a336:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    a338:	f3ef 8314 	mrs	r3, CONTROL
    a33c:	607b      	str	r3, [r7, #4]
  return(result);
    a33e:	687b      	ldr	r3, [r7, #4]
}
    a340:	4618      	mov	r0, r3
    a342:	f107 070c 	add.w	r7, r7, #12
    a346:	46bd      	mov	sp, r7
    a348:	bc80      	pop	{r7}
    a34a:	4770      	bx	lr

0000a34c <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    a34c:	b480      	push	{r7}
    a34e:	b083      	sub	sp, #12
    a350:	af00      	add	r7, sp, #0
    a352:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    a354:	687b      	ldr	r3, [r7, #4]
    a356:	f383 8814 	msr	CONTROL, r3
}
    a35a:	f107 070c 	add.w	r7, r7, #12
    a35e:	46bd      	mov	sp, r7
    a360:	bc80      	pop	{r7}
    a362:	4770      	bx	lr

0000a364 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    a364:	b480      	push	{r7}
    a366:	b085      	sub	sp, #20
    a368:	af00      	add	r7, sp, #0
    a36a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a36c:	f04f 0300 	mov.w	r3, #0
    a370:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    a372:	687b      	ldr	r3, [r7, #4]
    a374:	ba1b      	rev	r3, r3
    a376:	60fb      	str	r3, [r7, #12]
  return(result);
    a378:	68fb      	ldr	r3, [r7, #12]
}
    a37a:	4618      	mov	r0, r3
    a37c:	f107 0714 	add.w	r7, r7, #20
    a380:	46bd      	mov	sp, r7
    a382:	bc80      	pop	{r7}
    a384:	4770      	bx	lr
    a386:	bf00      	nop

0000a388 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    a388:	b480      	push	{r7}
    a38a:	b085      	sub	sp, #20
    a38c:	af00      	add	r7, sp, #0
    a38e:	4603      	mov	r3, r0
    a390:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a392:	f04f 0300 	mov.w	r3, #0
    a396:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    a398:	88fb      	ldrh	r3, [r7, #6]
    a39a:	ba5b      	rev16	r3, r3
    a39c:	60fb      	str	r3, [r7, #12]
  return(result);
    a39e:	68fb      	ldr	r3, [r7, #12]
}
    a3a0:	4618      	mov	r0, r3
    a3a2:	f107 0714 	add.w	r7, r7, #20
    a3a6:	46bd      	mov	sp, r7
    a3a8:	bc80      	pop	{r7}
    a3aa:	4770      	bx	lr

0000a3ac <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    a3ac:	b480      	push	{r7}
    a3ae:	b085      	sub	sp, #20
    a3b0:	af00      	add	r7, sp, #0
    a3b2:	4603      	mov	r3, r0
    a3b4:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a3b6:	f04f 0300 	mov.w	r3, #0
    a3ba:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    a3bc:	88fb      	ldrh	r3, [r7, #6]
    a3be:	badb      	revsh	r3, r3
    a3c0:	60fb      	str	r3, [r7, #12]
  return(result);
    a3c2:	68fb      	ldr	r3, [r7, #12]
}
    a3c4:	4618      	mov	r0, r3
    a3c6:	f107 0714 	add.w	r7, r7, #20
    a3ca:	46bd      	mov	sp, r7
    a3cc:	bc80      	pop	{r7}
    a3ce:	4770      	bx	lr

0000a3d0 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    a3d0:	b480      	push	{r7}
    a3d2:	b085      	sub	sp, #20
    a3d4:	af00      	add	r7, sp, #0
    a3d6:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a3d8:	f04f 0300 	mov.w	r3, #0
    a3dc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    a3de:	687b      	ldr	r3, [r7, #4]
    a3e0:	fa93 f3a3 	rbit	r3, r3
    a3e4:	60fb      	str	r3, [r7, #12]
   return(result);
    a3e6:	68fb      	ldr	r3, [r7, #12]
}
    a3e8:	4618      	mov	r0, r3
    a3ea:	f107 0714 	add.w	r7, r7, #20
    a3ee:	46bd      	mov	sp, r7
    a3f0:	bc80      	pop	{r7}
    a3f2:	4770      	bx	lr

0000a3f4 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    a3f4:	b480      	push	{r7}
    a3f6:	b085      	sub	sp, #20
    a3f8:	af00      	add	r7, sp, #0
    a3fa:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    a3fc:	f04f 0300 	mov.w	r3, #0
    a400:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    a402:	687b      	ldr	r3, [r7, #4]
    a404:	e8d3 3f4f 	ldrexb	r3, [r3]
    a408:	73fb      	strb	r3, [r7, #15]
   return(result);
    a40a:	7bfb      	ldrb	r3, [r7, #15]
}
    a40c:	4618      	mov	r0, r3
    a40e:	f107 0714 	add.w	r7, r7, #20
    a412:	46bd      	mov	sp, r7
    a414:	bc80      	pop	{r7}
    a416:	4770      	bx	lr

0000a418 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    a418:	b480      	push	{r7}
    a41a:	b085      	sub	sp, #20
    a41c:	af00      	add	r7, sp, #0
    a41e:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    a420:	f04f 0300 	mov.w	r3, #0
    a424:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    a426:	687b      	ldr	r3, [r7, #4]
    a428:	e8d3 3f5f 	ldrexh	r3, [r3]
    a42c:	81fb      	strh	r3, [r7, #14]
   return(result);
    a42e:	89fb      	ldrh	r3, [r7, #14]
}
    a430:	4618      	mov	r0, r3
    a432:	f107 0714 	add.w	r7, r7, #20
    a436:	46bd      	mov	sp, r7
    a438:	bc80      	pop	{r7}
    a43a:	4770      	bx	lr

0000a43c <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    a43c:	b480      	push	{r7}
    a43e:	b085      	sub	sp, #20
    a440:	af00      	add	r7, sp, #0
    a442:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    a444:	f04f 0300 	mov.w	r3, #0
    a448:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    a44a:	687b      	ldr	r3, [r7, #4]
    a44c:	e853 3f00 	ldrex	r3, [r3]
    a450:	60fb      	str	r3, [r7, #12]
   return(result);
    a452:	68fb      	ldr	r3, [r7, #12]
}
    a454:	4618      	mov	r0, r3
    a456:	f107 0714 	add.w	r7, r7, #20
    a45a:	46bd      	mov	sp, r7
    a45c:	bc80      	pop	{r7}
    a45e:	4770      	bx	lr

0000a460 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    a460:	b480      	push	{r7}
    a462:	b085      	sub	sp, #20
    a464:	af00      	add	r7, sp, #0
    a466:	4603      	mov	r3, r0
    a468:	6039      	str	r1, [r7, #0]
    a46a:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    a46c:	f04f 0300 	mov.w	r3, #0
    a470:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a472:	683b      	ldr	r3, [r7, #0]
    a474:	79fa      	ldrb	r2, [r7, #7]
    a476:	e8c3 2f41 	strexb	r1, r2, [r3]
    a47a:	460b      	mov	r3, r1
    a47c:	60fb      	str	r3, [r7, #12]
   return(result);
    a47e:	68fb      	ldr	r3, [r7, #12]
}
    a480:	4618      	mov	r0, r3
    a482:	f107 0714 	add.w	r7, r7, #20
    a486:	46bd      	mov	sp, r7
    a488:	bc80      	pop	{r7}
    a48a:	4770      	bx	lr

0000a48c <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    a48c:	b480      	push	{r7}
    a48e:	b085      	sub	sp, #20
    a490:	af00      	add	r7, sp, #0
    a492:	4603      	mov	r3, r0
    a494:	6039      	str	r1, [r7, #0]
    a496:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    a498:	f04f 0300 	mov.w	r3, #0
    a49c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a49e:	683b      	ldr	r3, [r7, #0]
    a4a0:	88fa      	ldrh	r2, [r7, #6]
    a4a2:	e8c3 2f51 	strexh	r1, r2, [r3]
    a4a6:	460b      	mov	r3, r1
    a4a8:	60fb      	str	r3, [r7, #12]
   return(result);
    a4aa:	68fb      	ldr	r3, [r7, #12]
}
    a4ac:	4618      	mov	r0, r3
    a4ae:	f107 0714 	add.w	r7, r7, #20
    a4b2:	46bd      	mov	sp, r7
    a4b4:	bc80      	pop	{r7}
    a4b6:	4770      	bx	lr

0000a4b8 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    a4b8:	b480      	push	{r7}
    a4ba:	b085      	sub	sp, #20
    a4bc:	af00      	add	r7, sp, #0
    a4be:	6078      	str	r0, [r7, #4]
    a4c0:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    a4c2:	f04f 0300 	mov.w	r3, #0
    a4c6:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    a4c8:	683b      	ldr	r3, [r7, #0]
    a4ca:	687a      	ldr	r2, [r7, #4]
    a4cc:	e843 2300 	strex	r3, r2, [r3]
    a4d0:	60fb      	str	r3, [r7, #12]
   return(result);
    a4d2:	68fb      	ldr	r3, [r7, #12]
}
    a4d4:	4618      	mov	r0, r3
    a4d6:	f107 0714 	add.w	r7, r7, #20
    a4da:	46bd      	mov	sp, r7
    a4dc:	bc80      	pop	{r7}
    a4de:	4770      	bx	lr

0000a4e0 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    a4e0:	b480      	push	{r7}
    a4e2:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    a4e4:	46bd      	mov	sp, r7
    a4e6:	bc80      	pop	{r7}
    a4e8:	4770      	bx	lr
    a4ea:	bf00      	nop

0000a4ec <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    a4ec:	b580      	push	{r7, lr}
    a4ee:	b08a      	sub	sp, #40	; 0x28
    a4f0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    a4f2:	f246 2384 	movw	r3, #25220	; 0x6284
    a4f6:	f2c0 0301 	movt	r3, #1
    a4fa:	46bc      	mov	ip, r7
    a4fc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    a4fe:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    a502:	f242 0300 	movw	r3, #8192	; 0x2000
    a506:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a50a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a50c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    a510:	f003 0303 	and.w	r3, r3, #3
    a514:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a518:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a51c:	4413      	add	r3, r2
    a51e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a522:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    a524:	f242 0300 	movw	r3, #8192	; 0x2000
    a528:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a52c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a52e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    a532:	f003 0303 	and.w	r3, r3, #3
    a536:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a53a:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a53e:	4413      	add	r3, r2
    a540:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a544:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    a546:	f242 0300 	movw	r3, #8192	; 0x2000
    a54a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a54e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a550:	ea4f 1393 	mov.w	r3, r3, lsr #6
    a554:	f003 0303 	and.w	r3, r3, #3
    a558:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a55c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a560:	4413      	add	r3, r2
    a562:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a566:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    a568:	f242 0300 	movw	r3, #8192	; 0x2000
    a56c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a572:	ea4f 2313 	mov.w	r3, r3, lsr #8
    a576:	f003 031f 	and.w	r3, r3, #31
    a57a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    a57c:	f242 0300 	movw	r3, #8192	; 0x2000
    a580:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a586:	ea4f 3353 	mov.w	r3, r3, lsr #13
    a58a:	f003 0301 	and.w	r3, r3, #1
    a58e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    a590:	6a3b      	ldr	r3, [r7, #32]
    a592:	f103 0301 	add.w	r3, r3, #1
    a596:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    a598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a59a:	2b00      	cmp	r3, #0
    a59c:	d003      	beq.n	a5a6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    a59e:	69fb      	ldr	r3, [r7, #28]
    a5a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    a5a4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    a5a6:	f000 f849 	bl	a63c <GetSystemClock>
    a5aa:	4602      	mov	r2, r0
    a5ac:	f240 03ac 	movw	r3, #172	; 0xac
    a5b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5b4:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    a5b6:	f240 03ac 	movw	r3, #172	; 0xac
    a5ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5be:	681a      	ldr	r2, [r3, #0]
    a5c0:	693b      	ldr	r3, [r7, #16]
    a5c2:	fbb2 f2f3 	udiv	r2, r2, r3
    a5c6:	f240 03b0 	movw	r3, #176	; 0xb0
    a5ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5ce:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    a5d0:	f240 03ac 	movw	r3, #172	; 0xac
    a5d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5d8:	681a      	ldr	r2, [r3, #0]
    a5da:	697b      	ldr	r3, [r7, #20]
    a5dc:	fbb2 f2f3 	udiv	r2, r2, r3
    a5e0:	f240 03b4 	movw	r3, #180	; 0xb4
    a5e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5e8:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    a5ea:	f240 03ac 	movw	r3, #172	; 0xac
    a5ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5f2:	681a      	ldr	r2, [r3, #0]
    a5f4:	69bb      	ldr	r3, [r7, #24]
    a5f6:	fbb2 f2f3 	udiv	r2, r2, r3
    a5fa:	f240 03b8 	movw	r3, #184	; 0xb8
    a5fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a602:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a604:	f240 03ac 	movw	r3, #172	; 0xac
    a608:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a60c:	681a      	ldr	r2, [r3, #0]
    a60e:	69fb      	ldr	r3, [r7, #28]
    a610:	fbb2 f2f3 	udiv	r2, r2, r3
    a614:	f240 03bc 	movw	r3, #188	; 0xbc
    a618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a61c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a61e:	f240 03ac 	movw	r3, #172	; 0xac
    a622:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a626:	681a      	ldr	r2, [r3, #0]
    a628:	f240 03a8 	movw	r3, #168	; 0xa8
    a62c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a630:	601a      	str	r2, [r3, #0]
}
    a632:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a636:	46bd      	mov	sp, r7
    a638:	bd80      	pop	{r7, pc}
    a63a:	bf00      	nop

0000a63c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a63c:	b480      	push	{r7}
    a63e:	b08b      	sub	sp, #44	; 0x2c
    a640:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a642:	f04f 0300 	mov.w	r3, #0
    a646:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a648:	f640 031c 	movw	r3, #2076	; 0x81c
    a64c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a650:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a652:	f240 2330 	movw	r3, #560	; 0x230
    a656:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a65a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a65c:	68fb      	ldr	r3, [r7, #12]
    a65e:	681b      	ldr	r3, [r3, #0]
    a660:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a664:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a666:	693a      	ldr	r2, [r7, #16]
    a668:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a66c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a670:	429a      	cmp	r2, r3
    a672:	d108      	bne.n	a686 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a674:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a678:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a67c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a67e:	697b      	ldr	r3, [r7, #20]
    a680:	681b      	ldr	r3, [r3, #0]
    a682:	607b      	str	r3, [r7, #4]
    a684:	e03d      	b.n	a702 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a686:	68bb      	ldr	r3, [r7, #8]
    a688:	681a      	ldr	r2, [r3, #0]
    a68a:	f244 3341 	movw	r3, #17217	; 0x4341
    a68e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a692:	429a      	cmp	r2, r3
    a694:	d135      	bne.n	a702 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a696:	f640 0340 	movw	r3, #2112	; 0x840
    a69a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a69e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a6a0:	69bb      	ldr	r3, [r7, #24]
    a6a2:	681b      	ldr	r3, [r3, #0]
    a6a4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a6a6:	69fb      	ldr	r3, [r7, #28]
    a6a8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a6ac:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a6ae:	69fa      	ldr	r2, [r7, #28]
    a6b0:	f240 3300 	movw	r3, #768	; 0x300
    a6b4:	f2c0 0301 	movt	r3, #1
    a6b8:	429a      	cmp	r2, r3
    a6ba:	d922      	bls.n	a702 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a6bc:	69fa      	ldr	r2, [r7, #28]
    a6be:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a6c2:	f2c0 0301 	movt	r3, #1
    a6c6:	429a      	cmp	r2, r3
    a6c8:	d808      	bhi.n	a6dc <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a6ca:	f241 632c 	movw	r3, #5676	; 0x162c
    a6ce:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a6d2:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a6d4:	6a3b      	ldr	r3, [r7, #32]
    a6d6:	681b      	ldr	r3, [r3, #0]
    a6d8:	607b      	str	r3, [r7, #4]
    a6da:	e012      	b.n	a702 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a6dc:	69fa      	ldr	r2, [r7, #28]
    a6de:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a6e2:	f2c0 0302 	movt	r3, #2
    a6e6:	429a      	cmp	r2, r3
    a6e8:	d808      	bhi.n	a6fc <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a6ea:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a6ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a6f2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a6f6:	681b      	ldr	r3, [r3, #0]
    a6f8:	607b      	str	r3, [r7, #4]
    a6fa:	e002      	b.n	a702 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a6fc:	f04f 0300 	mov.w	r3, #0
    a700:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a702:	687b      	ldr	r3, [r7, #4]
    a704:	2b00      	cmp	r3, #0
    a706:	d105      	bne.n	a714 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a708:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a70a:	f647 0340 	movw	r3, #30784	; 0x7840
    a70e:	f2c0 137d 	movt	r3, #381	; 0x17d
    a712:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a714:	687b      	ldr	r3, [r7, #4]
}
    a716:	4618      	mov	r0, r3
    a718:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a71c:	46bd      	mov	sp, r7
    a71e:	bc80      	pop	{r7}
    a720:	4770      	bx	lr
    a722:	bf00      	nop

0000a724 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a724:	b480      	push	{r7}
    a726:	b083      	sub	sp, #12
    a728:	af00      	add	r7, sp, #0
    a72a:	6078      	str	r0, [r7, #4]
    return -1;
    a72c:	f04f 33ff 	mov.w	r3, #4294967295
}
    a730:	4618      	mov	r0, r3
    a732:	f107 070c 	add.w	r7, r7, #12
    a736:	46bd      	mov	sp, r7
    a738:	bc80      	pop	{r7}
    a73a:	4770      	bx	lr

0000a73c <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a73c:	b580      	push	{r7, lr}
    a73e:	b084      	sub	sp, #16
    a740:	af00      	add	r7, sp, #0
    a742:	60f8      	str	r0, [r7, #12]
    a744:	60b9      	str	r1, [r7, #8]
    a746:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a748:	f00a f834 	bl	147b4 <__errno>
    a74c:	4603      	mov	r3, r0
    a74e:	f04f 020c 	mov.w	r2, #12
    a752:	601a      	str	r2, [r3, #0]
    return -1;
    a754:	f04f 33ff 	mov.w	r3, #4294967295
}
    a758:	4618      	mov	r0, r3
    a75a:	f107 0710 	add.w	r7, r7, #16
    a75e:	46bd      	mov	sp, r7
    a760:	bd80      	pop	{r7, pc}
    a762:	bf00      	nop

0000a764 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a764:	b480      	push	{r7}
    a766:	b083      	sub	sp, #12
    a768:	af00      	add	r7, sp, #0
    a76a:	6078      	str	r0, [r7, #4]
    a76c:	e7fe      	b.n	a76c <_exit+0x8>
    a76e:	bf00      	nop

0000a770 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a770:	b580      	push	{r7, lr}
    a772:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a774:	f00a f81e 	bl	147b4 <__errno>
    a778:	4603      	mov	r3, r0
    a77a:	f04f 020b 	mov.w	r2, #11
    a77e:	601a      	str	r2, [r3, #0]
    return -1;
    a780:	f04f 33ff 	mov.w	r3, #4294967295
}
    a784:	4618      	mov	r0, r3
    a786:	bd80      	pop	{r7, pc}

0000a788 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a788:	b480      	push	{r7}
    a78a:	b083      	sub	sp, #12
    a78c:	af00      	add	r7, sp, #0
    a78e:	6078      	str	r0, [r7, #4]
    a790:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a792:	683b      	ldr	r3, [r7, #0]
    a794:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a798:	605a      	str	r2, [r3, #4]
    return 0;
    a79a:	f04f 0300 	mov.w	r3, #0
}
    a79e:	4618      	mov	r0, r3
    a7a0:	f107 070c 	add.w	r7, r7, #12
    a7a4:	46bd      	mov	sp, r7
    a7a6:	bc80      	pop	{r7}
    a7a8:	4770      	bx	lr
    a7aa:	bf00      	nop

0000a7ac <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a7ac:	b480      	push	{r7}
    a7ae:	af00      	add	r7, sp, #0
    return 1;
    a7b0:	f04f 0301 	mov.w	r3, #1
}
    a7b4:	4618      	mov	r0, r3
    a7b6:	46bd      	mov	sp, r7
    a7b8:	bc80      	pop	{r7}
    a7ba:	4770      	bx	lr

0000a7bc <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a7bc:	b480      	push	{r7}
    a7be:	b083      	sub	sp, #12
    a7c0:	af00      	add	r7, sp, #0
    a7c2:	6078      	str	r0, [r7, #4]
    return 1;
    a7c4:	f04f 0301 	mov.w	r3, #1
}
    a7c8:	4618      	mov	r0, r3
    a7ca:	f107 070c 	add.w	r7, r7, #12
    a7ce:	46bd      	mov	sp, r7
    a7d0:	bc80      	pop	{r7}
    a7d2:	4770      	bx	lr

0000a7d4 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a7d4:	b580      	push	{r7, lr}
    a7d6:	b082      	sub	sp, #8
    a7d8:	af00      	add	r7, sp, #0
    a7da:	6078      	str	r0, [r7, #4]
    a7dc:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a7de:	f009 ffe9 	bl	147b4 <__errno>
    a7e2:	4603      	mov	r3, r0
    a7e4:	f04f 0216 	mov.w	r2, #22
    a7e8:	601a      	str	r2, [r3, #0]
    return -1;
    a7ea:	f04f 33ff 	mov.w	r3, #4294967295
}
    a7ee:	4618      	mov	r0, r3
    a7f0:	f107 0708 	add.w	r7, r7, #8
    a7f4:	46bd      	mov	sp, r7
    a7f6:	bd80      	pop	{r7, pc}

0000a7f8 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a7f8:	b580      	push	{r7, lr}
    a7fa:	b082      	sub	sp, #8
    a7fc:	af00      	add	r7, sp, #0
    a7fe:	6078      	str	r0, [r7, #4]
    a800:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a802:	f009 ffd7 	bl	147b4 <__errno>
    a806:	4603      	mov	r3, r0
    a808:	f04f 021f 	mov.w	r2, #31
    a80c:	601a      	str	r2, [r3, #0]
    return -1;
    a80e:	f04f 33ff 	mov.w	r3, #4294967295
}
    a812:	4618      	mov	r0, r3
    a814:	f107 0708 	add.w	r7, r7, #8
    a818:	46bd      	mov	sp, r7
    a81a:	bd80      	pop	{r7, pc}

0000a81c <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a81c:	b480      	push	{r7}
    a81e:	b085      	sub	sp, #20
    a820:	af00      	add	r7, sp, #0
    a822:	60f8      	str	r0, [r7, #12]
    a824:	60b9      	str	r1, [r7, #8]
    a826:	607a      	str	r2, [r7, #4]
    return 0;
    a828:	f04f 0300 	mov.w	r3, #0
}
    a82c:	4618      	mov	r0, r3
    a82e:	f107 0714 	add.w	r7, r7, #20
    a832:	46bd      	mov	sp, r7
    a834:	bc80      	pop	{r7}
    a836:	4770      	bx	lr

0000a838 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a838:	b480      	push	{r7}
    a83a:	b085      	sub	sp, #20
    a83c:	af00      	add	r7, sp, #0
    a83e:	60f8      	str	r0, [r7, #12]
    a840:	60b9      	str	r1, [r7, #8]
    a842:	607a      	str	r2, [r7, #4]
    return -1;
    a844:	f04f 33ff 	mov.w	r3, #4294967295
}
    a848:	4618      	mov	r0, r3
    a84a:	f107 0714 	add.w	r7, r7, #20
    a84e:	46bd      	mov	sp, r7
    a850:	bc80      	pop	{r7}
    a852:	4770      	bx	lr

0000a854 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a854:	b480      	push	{r7}
    a856:	b085      	sub	sp, #20
    a858:	af00      	add	r7, sp, #0
    a85a:	60f8      	str	r0, [r7, #12]
    a85c:	60b9      	str	r1, [r7, #8]
    a85e:	607a      	str	r2, [r7, #4]
    return 0;
    a860:	f04f 0300 	mov.w	r3, #0
}
    a864:	4618      	mov	r0, r3
    a866:	f107 0714 	add.w	r7, r7, #20
    a86a:	46bd      	mov	sp, r7
    a86c:	bc80      	pop	{r7}
    a86e:	4770      	bx	lr

0000a870 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a870:	b580      	push	{r7, lr}
    a872:	b084      	sub	sp, #16
    a874:	af00      	add	r7, sp, #0
    a876:	60f8      	str	r0, [r7, #12]
    a878:	60b9      	str	r1, [r7, #8]
    a87a:	607a      	str	r2, [r7, #4]
    a87c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a87e:	f642 3338 	movw	r3, #11064	; 0x2b38
    a882:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a886:	681b      	ldr	r3, [r3, #0]
    a888:	2b00      	cmp	r3, #0
    a88a:	d110      	bne.n	a8ae <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a88c:	f24a 5068 	movw	r0, #42344	; 0xa568
    a890:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a894:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a898:	f04f 0203 	mov.w	r2, #3
    a89c:	f7f7 fbde 	bl	205c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a8a0:	f642 3338 	movw	r3, #11064	; 0x2b38
    a8a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8a8:	f04f 0201 	mov.w	r2, #1
    a8ac:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a8ae:	683b      	ldr	r3, [r7, #0]
    a8b0:	f24a 5068 	movw	r0, #42344	; 0xa568
    a8b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a8b8:	6879      	ldr	r1, [r7, #4]
    a8ba:	461a      	mov	r2, r3
    a8bc:	f7f7 fcd0 	bl	2260 <MSS_UART_polled_tx>
    
    return len;
    a8c0:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a8c2:	4618      	mov	r0, r3
    a8c4:	f107 0710 	add.w	r7, r7, #16
    a8c8:	46bd      	mov	sp, r7
    a8ca:	bd80      	pop	{r7, pc}

0000a8cc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a8cc:	b580      	push	{r7, lr}
    a8ce:	b084      	sub	sp, #16
    a8d0:	af00      	add	r7, sp, #0
    a8d2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a8d4:	f642 3340 	movw	r3, #11072	; 0x2b40
    a8d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8dc:	681b      	ldr	r3, [r3, #0]
    a8de:	2b00      	cmp	r3, #0
    a8e0:	d108      	bne.n	a8f4 <_sbrk+0x28>
    {
      heap_end = &_end;
    a8e2:	f642 3340 	movw	r3, #11072	; 0x2b40
    a8e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8ea:	f64c 0240 	movw	r2, #51264	; 0xc840
    a8ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a8f2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a8f4:	f642 3340 	movw	r3, #11072	; 0x2b40
    a8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8fc:	681b      	ldr	r3, [r3, #0]
    a8fe:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a900:	f3ef 8308 	mrs	r3, MSP
    a904:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a906:	f642 3340 	movw	r3, #11072	; 0x2b40
    a90a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a90e:	681a      	ldr	r2, [r3, #0]
    a910:	687b      	ldr	r3, [r7, #4]
    a912:	441a      	add	r2, r3
    a914:	68fb      	ldr	r3, [r7, #12]
    a916:	429a      	cmp	r2, r3
    a918:	d90f      	bls.n	a93a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a91a:	f04f 0000 	mov.w	r0, #0
    a91e:	f04f 0101 	mov.w	r1, #1
    a922:	f246 2294 	movw	r2, #25236	; 0x6294
    a926:	f2c0 0201 	movt	r2, #1
    a92a:	f04f 0319 	mov.w	r3, #25
    a92e:	f7ff ff9f 	bl	a870 <_write_r>
      _exit (1);
    a932:	f04f 0001 	mov.w	r0, #1
    a936:	f7ff ff15 	bl	a764 <_exit>
    }
  
    heap_end += incr;
    a93a:	f642 3340 	movw	r3, #11072	; 0x2b40
    a93e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a942:	681a      	ldr	r2, [r3, #0]
    a944:	687b      	ldr	r3, [r7, #4]
    a946:	441a      	add	r2, r3
    a948:	f642 3340 	movw	r3, #11072	; 0x2b40
    a94c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a950:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a952:	68bb      	ldr	r3, [r7, #8]
}
    a954:	4618      	mov	r0, r3
    a956:	f107 0710 	add.w	r7, r7, #16
    a95a:	46bd      	mov	sp, r7
    a95c:	bd80      	pop	{r7, pc}
    a95e:	bf00      	nop

0000a960 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a960:	b480      	push	{r7}
    a962:	b083      	sub	sp, #12
    a964:	af00      	add	r7, sp, #0
    a966:	6078      	str	r0, [r7, #4]
    a968:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a96a:	683b      	ldr	r3, [r7, #0]
    a96c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a970:	605a      	str	r2, [r3, #4]
    return 0;
    a972:	f04f 0300 	mov.w	r3, #0
}
    a976:	4618      	mov	r0, r3
    a978:	f107 070c 	add.w	r7, r7, #12
    a97c:	46bd      	mov	sp, r7
    a97e:	bc80      	pop	{r7}
    a980:	4770      	bx	lr
    a982:	bf00      	nop

0000a984 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a984:	b480      	push	{r7}
    a986:	b083      	sub	sp, #12
    a988:	af00      	add	r7, sp, #0
    a98a:	6078      	str	r0, [r7, #4]
    return -1;
    a98c:	f04f 33ff 	mov.w	r3, #4294967295
}
    a990:	4618      	mov	r0, r3
    a992:	f107 070c 	add.w	r7, r7, #12
    a996:	46bd      	mov	sp, r7
    a998:	bc80      	pop	{r7}
    a99a:	4770      	bx	lr

0000a99c <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a99c:	b580      	push	{r7, lr}
    a99e:	b082      	sub	sp, #8
    a9a0:	af00      	add	r7, sp, #0
    a9a2:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a9a4:	f009 ff06 	bl	147b4 <__errno>
    a9a8:	4603      	mov	r3, r0
    a9aa:	f04f 0202 	mov.w	r2, #2
    a9ae:	601a      	str	r2, [r3, #0]
    return -1;
    a9b0:	f04f 33ff 	mov.w	r3, #4294967295
}
    a9b4:	4618      	mov	r0, r3
    a9b6:	f107 0708 	add.w	r7, r7, #8
    a9ba:	46bd      	mov	sp, r7
    a9bc:	bd80      	pop	{r7, pc}
    a9be:	bf00      	nop

0000a9c0 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a9c0:	b580      	push	{r7, lr}
    a9c2:	b082      	sub	sp, #8
    a9c4:	af00      	add	r7, sp, #0
    a9c6:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a9c8:	f009 fef4 	bl	147b4 <__errno>
    a9cc:	4603      	mov	r3, r0
    a9ce:	f04f 020a 	mov.w	r2, #10
    a9d2:	601a      	str	r2, [r3, #0]
    return -1;
    a9d4:	f04f 33ff 	mov.w	r3, #4294967295
}
    a9d8:	4618      	mov	r0, r3
    a9da:	f107 0708 	add.w	r7, r7, #8
    a9de:	46bd      	mov	sp, r7
    a9e0:	bd80      	pop	{r7, pc}
    a9e2:	bf00      	nop

0000a9e4 <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a9e4:	b480      	push	{r7}
    a9e6:	b085      	sub	sp, #20
    a9e8:	af00      	add	r7, sp, #0
    a9ea:	60f8      	str	r0, [r7, #12]
    a9ec:	60b9      	str	r1, [r7, #8]
    a9ee:	4613      	mov	r3, r2
    a9f0:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a9f2:	68fb      	ldr	r3, [r7, #12]
    a9f4:	68ba      	ldr	r2, [r7, #8]
    a9f6:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a9f8:	68fb      	ldr	r3, [r7, #12]
    a9fa:	88fa      	ldrh	r2, [r7, #6]
    a9fc:	809a      	strh	r2, [r3, #4]
}
    a9fe:	f107 0714 	add.w	r7, r7, #20
    aa02:	46bd      	mov	sp, r7
    aa04:	bc80      	pop	{r7}
    aa06:	4770      	bx	lr

0000aa08 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    aa08:	b580      	push	{r7, lr}
    aa0a:	b084      	sub	sp, #16
    aa0c:	af00      	add	r7, sp, #0
    aa0e:	60f8      	str	r0, [r7, #12]
    aa10:	607a      	str	r2, [r7, #4]
    aa12:	603b      	str	r3, [r7, #0]
    aa14:	460b      	mov	r3, r1
    aa16:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    aa18:	683b      	ldr	r3, [r7, #0]
    aa1a:	881a      	ldrh	r2, [r3, #0]
    aa1c:	68fb      	ldr	r3, [r7, #12]
    aa1e:	889b      	ldrh	r3, [r3, #4]
    aa20:	429a      	cmp	r2, r3
    aa22:	d228      	bcs.n	aa76 <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    aa24:	68fb      	ldr	r3, [r7, #12]
    aa26:	6819      	ldr	r1, [r3, #0]
    aa28:	687b      	ldr	r3, [r7, #4]
    aa2a:	681a      	ldr	r2, [r3, #0]
    aa2c:	683b      	ldr	r3, [r7, #0]
    aa2e:	881b      	ldrh	r3, [r3, #0]
    aa30:	4608      	mov	r0, r1
    aa32:	4611      	mov	r1, r2
    aa34:	461a      	mov	r2, r3
    aa36:	f009 feeb 	bl	14810 <memcpy>
    buf->ptr += *datalen;
    aa3a:	68fb      	ldr	r3, [r7, #12]
    aa3c:	681a      	ldr	r2, [r3, #0]
    aa3e:	683b      	ldr	r3, [r7, #0]
    aa40:	881b      	ldrh	r3, [r3, #0]
    aa42:	441a      	add	r2, r3
    aa44:	68fb      	ldr	r3, [r7, #12]
    aa46:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    aa48:	68fb      	ldr	r3, [r7, #12]
    aa4a:	889a      	ldrh	r2, [r3, #4]
    aa4c:	683b      	ldr	r3, [r7, #0]
    aa4e:	881b      	ldrh	r3, [r3, #0]
    aa50:	ebc3 0302 	rsb	r3, r3, r2
    aa54:	b29a      	uxth	r2, r3
    aa56:	68fb      	ldr	r3, [r7, #12]
    aa58:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    aa5a:	687b      	ldr	r3, [r7, #4]
    aa5c:	681a      	ldr	r2, [r3, #0]
    aa5e:	683b      	ldr	r3, [r7, #0]
    aa60:	881b      	ldrh	r3, [r3, #0]
    aa62:	441a      	add	r2, r3
    aa64:	687b      	ldr	r3, [r7, #4]
    aa66:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    aa68:	683b      	ldr	r3, [r7, #0]
    aa6a:	f04f 0200 	mov.w	r2, #0
    aa6e:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    aa70:	f04f 0300 	mov.w	r3, #0
    aa74:	e051      	b.n	ab1a <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    aa76:	683b      	ldr	r3, [r7, #0]
    aa78:	881a      	ldrh	r2, [r3, #0]
    aa7a:	68fb      	ldr	r3, [r7, #12]
    aa7c:	889b      	ldrh	r3, [r3, #4]
    aa7e:	429a      	cmp	r2, r3
    aa80:	d123      	bne.n	aaca <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    aa82:	68fb      	ldr	r3, [r7, #12]
    aa84:	6819      	ldr	r1, [r3, #0]
    aa86:	687b      	ldr	r3, [r7, #4]
    aa88:	681a      	ldr	r2, [r3, #0]
    aa8a:	683b      	ldr	r3, [r7, #0]
    aa8c:	881b      	ldrh	r3, [r3, #0]
    aa8e:	4608      	mov	r0, r1
    aa90:	4611      	mov	r1, r2
    aa92:	461a      	mov	r2, r3
    aa94:	f009 febc 	bl	14810 <memcpy>
    buf->ptr += *datalen;
    aa98:	68fb      	ldr	r3, [r7, #12]
    aa9a:	681a      	ldr	r2, [r3, #0]
    aa9c:	683b      	ldr	r3, [r7, #0]
    aa9e:	881b      	ldrh	r3, [r3, #0]
    aaa0:	441a      	add	r2, r3
    aaa2:	68fb      	ldr	r3, [r7, #12]
    aaa4:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    aaa6:	68fb      	ldr	r3, [r7, #12]
    aaa8:	f04f 0200 	mov.w	r2, #0
    aaac:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    aaae:	687b      	ldr	r3, [r7, #4]
    aab0:	681a      	ldr	r2, [r3, #0]
    aab2:	683b      	ldr	r3, [r7, #0]
    aab4:	881b      	ldrh	r3, [r3, #0]
    aab6:	441a      	add	r2, r3
    aab8:	687b      	ldr	r3, [r7, #4]
    aaba:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    aabc:	683b      	ldr	r3, [r7, #0]
    aabe:	f04f 0200 	mov.w	r2, #0
    aac2:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    aac4:	f04f 0301 	mov.w	r3, #1
    aac8:	e027      	b.n	ab1a <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    aaca:	68fb      	ldr	r3, [r7, #12]
    aacc:	6819      	ldr	r1, [r3, #0]
    aace:	687b      	ldr	r3, [r7, #4]
    aad0:	681a      	ldr	r2, [r3, #0]
    aad2:	68fb      	ldr	r3, [r7, #12]
    aad4:	889b      	ldrh	r3, [r3, #4]
    aad6:	4608      	mov	r0, r1
    aad8:	4611      	mov	r1, r2
    aada:	461a      	mov	r2, r3
    aadc:	f009 fe98 	bl	14810 <memcpy>
    buf->ptr += buf->left;
    aae0:	68fb      	ldr	r3, [r7, #12]
    aae2:	681a      	ldr	r2, [r3, #0]
    aae4:	68fb      	ldr	r3, [r7, #12]
    aae6:	889b      	ldrh	r3, [r3, #4]
    aae8:	441a      	add	r2, r3
    aaea:	68fb      	ldr	r3, [r7, #12]
    aaec:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    aaee:	683b      	ldr	r3, [r7, #0]
    aaf0:	881a      	ldrh	r2, [r3, #0]
    aaf2:	68fb      	ldr	r3, [r7, #12]
    aaf4:	889b      	ldrh	r3, [r3, #4]
    aaf6:	ebc3 0302 	rsb	r3, r3, r2
    aafa:	b29a      	uxth	r2, r3
    aafc:	683b      	ldr	r3, [r7, #0]
    aafe:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    ab00:	687b      	ldr	r3, [r7, #4]
    ab02:	681a      	ldr	r2, [r3, #0]
    ab04:	68fb      	ldr	r3, [r7, #12]
    ab06:	889b      	ldrh	r3, [r3, #4]
    ab08:	441a      	add	r2, r3
    ab0a:	687b      	ldr	r3, [r7, #4]
    ab0c:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    ab0e:	68fb      	ldr	r3, [r7, #12]
    ab10:	f04f 0200 	mov.w	r2, #0
    ab14:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    ab16:	f04f 0301 	mov.w	r3, #1
  }
}
    ab1a:	4618      	mov	r0, r3
    ab1c:	f107 0710 	add.w	r7, r7, #16
    ab20:	46bd      	mov	sp, r7
    ab22:	bd80      	pop	{r7, pc}

0000ab24 <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    ab24:	b480      	push	{r7}
    ab26:	b085      	sub	sp, #20
    ab28:	af00      	add	r7, sp, #0
    ab2a:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    ab2c:	e022      	b.n	ab74 <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    ab2e:	6801      	ldr	r1, [r0, #0]
    ab30:	f8d2 c000 	ldr.w	ip, [r2]
    ab34:	f89c c000 	ldrb.w	ip, [ip]
    ab38:	f881 c000 	strb.w	ip, [r1]
    ab3c:	7809      	ldrb	r1, [r1, #0]
    ab3e:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    ab40:	6811      	ldr	r1, [r2, #0]
    ab42:	f101 0101 	add.w	r1, r1, #1
    ab46:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    ab48:	6801      	ldr	r1, [r0, #0]
    ab4a:	f101 0101 	add.w	r1, r1, #1
    ab4e:	6001      	str	r1, [r0, #0]
    --*datalen;
    ab50:	8819      	ldrh	r1, [r3, #0]
    ab52:	f101 31ff 	add.w	r1, r1, #4294967295
    ab56:	b289      	uxth	r1, r1
    ab58:	8019      	strh	r1, [r3, #0]
    --buf->left;
    ab5a:	8881      	ldrh	r1, [r0, #4]
    ab5c:	f101 31ff 	add.w	r1, r1, #4294967295
    ab60:	b289      	uxth	r1, r1
    ab62:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    ab64:	f897 c00f 	ldrb.w	ip, [r7, #15]
    ab68:	79f9      	ldrb	r1, [r7, #7]
    ab6a:	458c      	cmp	ip, r1
    ab6c:	d102      	bne.n	ab74 <buf_bufto+0x50>
      return BUF_FOUND;
    ab6e:	f04f 0302 	mov.w	r3, #2
    ab72:	e024      	b.n	abbe <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    ab74:	8881      	ldrh	r1, [r0, #4]
    ab76:	2900      	cmp	r1, #0
    ab78:	d002      	beq.n	ab80 <buf_bufto+0x5c>
    ab7a:	8819      	ldrh	r1, [r3, #0]
    ab7c:	2900      	cmp	r1, #0
    ab7e:	d1d6      	bne.n	ab2e <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    ab80:	8819      	ldrh	r1, [r3, #0]
    ab82:	2900      	cmp	r1, #0
    ab84:	d115      	bne.n	abb2 <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    ab86:	f04f 0300 	mov.w	r3, #0
    ab8a:	e018      	b.n	abbe <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    ab8c:	6811      	ldr	r1, [r2, #0]
    ab8e:	7809      	ldrb	r1, [r1, #0]
    ab90:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    ab92:	8819      	ldrh	r1, [r3, #0]
    ab94:	f101 31ff 	add.w	r1, r1, #4294967295
    ab98:	b289      	uxth	r1, r1
    ab9a:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    ab9c:	6811      	ldr	r1, [r2, #0]
    ab9e:	f101 0101 	add.w	r1, r1, #1
    aba2:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    aba4:	7bf8      	ldrb	r0, [r7, #15]
    aba6:	79f9      	ldrb	r1, [r7, #7]
    aba8:	4288      	cmp	r0, r1
    abaa:	d103      	bne.n	abb4 <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    abac:	f04f 0303 	mov.w	r3, #3
    abb0:	e005      	b.n	abbe <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    abb2:	bf00      	nop
    abb4:	8819      	ldrh	r1, [r3, #0]
    abb6:	2900      	cmp	r1, #0
    abb8:	d1e8      	bne.n	ab8c <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    abba:	f04f 0301 	mov.w	r3, #1
}
    abbe:	4618      	mov	r0, r3
    abc0:	f107 0714 	add.w	r7, r7, #20
    abc4:	46bd      	mov	sp, r7
    abc6:	bc80      	pop	{r7}
    abc8:	4770      	bx	lr
    abca:	bf00      	nop

0000abcc <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    abcc:	b598      	push	{r3, r4, r7, lr}
    abce:	af00      	add	r7, sp, #0
    abd0:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    abd2:	f894 3020 	ldrb.w	r3, [r4, #32]
    abd6:	2b06      	cmp	r3, #6
    abd8:	d108      	bne.n	abec <send_data+0x20>
    abda:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    abde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abe2:	781b      	ldrb	r3, [r3, #0]
    abe4:	f003 0304 	and.w	r3, r3, #4
    abe8:	2b00      	cmp	r3, #0
    abea:	d021      	beq.n	ac30 <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    abec:	8a22      	ldrh	r2, [r4, #16]
    abee:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    abf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abf6:	681b      	ldr	r3, [r3, #0]
    abf8:	8a5b      	ldrh	r3, [r3, #18]
    abfa:	429a      	cmp	r2, r3
    abfc:	d90b      	bls.n	ac16 <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    abfe:	6862      	ldr	r2, [r4, #4]
    ac00:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    ac04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac08:	681b      	ldr	r3, [r3, #0]
    ac0a:	8a5b      	ldrh	r3, [r3, #18]
    ac0c:	4610      	mov	r0, r2
    ac0e:	4619      	mov	r1, r3
    ac10:	f002 ff60 	bl	dad4 <uip_send>
    ac14:	e005      	b.n	ac22 <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    ac16:	6862      	ldr	r2, [r4, #4]
    ac18:	8a23      	ldrh	r3, [r4, #16]
    ac1a:	4610      	mov	r0, r2
    ac1c:	4619      	mov	r1, r3
    ac1e:	f002 ff59 	bl	dad4 <uip_send>
    }
    s->state = STATE_DATA_SENT;
    ac22:	f04f 0306 	mov.w	r3, #6
    ac26:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    ac2a:	f04f 0301 	mov.w	r3, #1
    ac2e:	e001      	b.n	ac34 <send_data+0x68>
  }
  return 0;
    ac30:	f04f 0300 	mov.w	r3, #0
}
    ac34:	4618      	mov	r0, r3
    ac36:	bd98      	pop	{r3, r4, r7, pc}

0000ac38 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    ac38:	b480      	push	{r7}
    ac3a:	af00      	add	r7, sp, #0
    ac3c:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    ac3e:	f893 2020 	ldrb.w	r2, [r3, #32]
    ac42:	2a06      	cmp	r2, #6
    ac44:	d135      	bne.n	acb2 <data_acked+0x7a>
    ac46:	f24a 72b8 	movw	r2, #42936	; 0xa7b8
    ac4a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac4e:	7812      	ldrb	r2, [r2, #0]
    ac50:	f002 0201 	and.w	r2, r2, #1
    ac54:	b2d2      	uxtb	r2, r2
    ac56:	2a00      	cmp	r2, #0
    ac58:	d02b      	beq.n	acb2 <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    ac5a:	8a19      	ldrh	r1, [r3, #16]
    ac5c:	f24a 72c0 	movw	r2, #42944	; 0xa7c0
    ac60:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac64:	6812      	ldr	r2, [r2, #0]
    ac66:	8a52      	ldrh	r2, [r2, #18]
    ac68:	4291      	cmp	r1, r2
    ac6a:	d914      	bls.n	ac96 <data_acked+0x5e>
      s->sendlen -= uip_mss();
    ac6c:	8a19      	ldrh	r1, [r3, #16]
    ac6e:	f24a 72c0 	movw	r2, #42944	; 0xa7c0
    ac72:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac76:	6812      	ldr	r2, [r2, #0]
    ac78:	8a52      	ldrh	r2, [r2, #18]
    ac7a:	ebc2 0201 	rsb	r2, r2, r1
    ac7e:	b292      	uxth	r2, r2
    ac80:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    ac82:	6859      	ldr	r1, [r3, #4]
    ac84:	f24a 72c0 	movw	r2, #42944	; 0xa7c0
    ac88:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ac8c:	6812      	ldr	r2, [r2, #0]
    ac8e:	8a52      	ldrh	r2, [r2, #18]
    ac90:	440a      	add	r2, r1
    ac92:	605a      	str	r2, [r3, #4]
    ac94:	e006      	b.n	aca4 <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    ac96:	6859      	ldr	r1, [r3, #4]
    ac98:	8a1a      	ldrh	r2, [r3, #16]
    ac9a:	440a      	add	r2, r1
    ac9c:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    ac9e:	f04f 0200 	mov.w	r2, #0
    aca2:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    aca4:	f04f 0201 	mov.w	r2, #1
    aca8:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    acac:	f04f 0301 	mov.w	r3, #1
    acb0:	e001      	b.n	acb6 <data_acked+0x7e>
  }
  return 0;
    acb2:	f04f 0300 	mov.w	r3, #0
}
    acb6:	4618      	mov	r0, r3
    acb8:	46bd      	mov	sp, r7
    acba:	bc80      	pop	{r7}
    acbc:	4770      	bx	lr
    acbe:	bf00      	nop

0000acc0 <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    acc0:	b5b0      	push	{r4, r5, r7, lr}
    acc2:	b084      	sub	sp, #16
    acc4:	af00      	add	r7, sp, #0
    acc6:	4604      	mov	r4, r0
    acc8:	6079      	str	r1, [r7, #4]
    acca:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    accc:	f04f 0301 	mov.w	r3, #1
    acd0:	73fb      	strb	r3, [r7, #15]
    acd2:	8863      	ldrh	r3, [r4, #2]
    acd4:	2b00      	cmp	r3, #0
    acd6:	d002      	beq.n	acde <psock_send+0x1e>
    acd8:	2bd0      	cmp	r3, #208	; 0xd0
    acda:	d016      	beq.n	ad0a <psock_send+0x4a>
    acdc:	e02d      	b.n	ad3a <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    acde:	683b      	ldr	r3, [r7, #0]
    ace0:	2b00      	cmp	r3, #0
    ace2:	d105      	bne.n	acf0 <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    ace4:	f04f 0300 	mov.w	r3, #0
    ace8:	8063      	strh	r3, [r4, #2]
    acea:	f04f 0301 	mov.w	r3, #1
    acee:	e02c      	b.n	ad4a <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    acf0:	687b      	ldr	r3, [r7, #4]
    acf2:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    acf4:	683b      	ldr	r3, [r7, #0]
    acf6:	b29b      	uxth	r3, r3
    acf8:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    acfa:	f04f 0300 	mov.w	r3, #0
    acfe:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    ad02:	e013      	b.n	ad2c <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    ad04:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    ad08:	8063      	strh	r3, [r4, #2]
    ad0a:	4620      	mov	r0, r4
    ad0c:	f7ff ff94 	bl	ac38 <data_acked>
    ad10:	4603      	mov	r3, r0
    ad12:	461d      	mov	r5, r3
    ad14:	4620      	mov	r0, r4
    ad16:	f7ff ff59 	bl	abcc <send_data>
    ad1a:	4603      	mov	r3, r0
    ad1c:	ea05 0303 	and.w	r3, r5, r3
    ad20:	b2db      	uxtb	r3, r3
    ad22:	2b00      	cmp	r3, #0
    ad24:	d102      	bne.n	ad2c <psock_send+0x6c>
    ad26:	f04f 0300 	mov.w	r3, #0
    ad2a:	e00e      	b.n	ad4a <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    ad2c:	8a23      	ldrh	r3, [r4, #16]
    ad2e:	2b00      	cmp	r3, #0
    ad30:	d1e8      	bne.n	ad04 <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    ad32:	f04f 0300 	mov.w	r3, #0
    ad36:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    ad3a:	f04f 0300 	mov.w	r3, #0
    ad3e:	73fb      	strb	r3, [r7, #15]
    ad40:	f04f 0300 	mov.w	r3, #0
    ad44:	8063      	strh	r3, [r4, #2]
    ad46:	f04f 0302 	mov.w	r3, #2
}
    ad4a:	4618      	mov	r0, r3
    ad4c:	f107 0710 	add.w	r7, r7, #16
    ad50:	46bd      	mov	sp, r7
    ad52:	bdb0      	pop	{r4, r5, r7, pc}

0000ad54 <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    ad54:	b5b0      	push	{r4, r5, r7, lr}
    ad56:	b084      	sub	sp, #16
    ad58:	af00      	add	r7, sp, #0
    ad5a:	4604      	mov	r4, r0
    ad5c:	6079      	str	r1, [r7, #4]
    ad5e:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    ad60:	f04f 0301 	mov.w	r3, #1
    ad64:	73fb      	strb	r3, [r7, #15]
    ad66:	8863      	ldrh	r3, [r4, #2]
    ad68:	2b00      	cmp	r3, #0
    ad6a:	d002      	beq.n	ad72 <psock_generator_send+0x1e>
    ad6c:	2bef      	cmp	r3, #239	; 0xef
    ad6e:	d027      	beq.n	adc0 <psock_generator_send+0x6c>
    ad70:	e03e      	b.n	adf0 <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    ad72:	687b      	ldr	r3, [r7, #4]
    ad74:	2b00      	cmp	r3, #0
    ad76:	d105      	bne.n	ad84 <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    ad78:	f04f 0300 	mov.w	r3, #0
    ad7c:	8063      	strh	r3, [r4, #2]
    ad7e:	f04f 0301 	mov.w	r3, #1
    ad82:	e03d      	b.n	ae00 <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    ad84:	687b      	ldr	r3, [r7, #4]
    ad86:	6838      	ldr	r0, [r7, #0]
    ad88:	4798      	blx	r3
    ad8a:	4603      	mov	r3, r0
    ad8c:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    ad8e:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    ad92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad96:	681b      	ldr	r3, [r3, #0]
    ad98:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    ad9a:	f04f 0300 	mov.w	r3, #0
    ad9e:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    ada2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ada6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adaa:	781b      	ldrb	r3, [r3, #0]
    adac:	f003 0304 	and.w	r3, r3, #4
    adb0:	2b00      	cmp	r3, #0
    adb2:	d002      	beq.n	adba <psock_generator_send+0x66>
      generate(arg);
    adb4:	687b      	ldr	r3, [r7, #4]
    adb6:	6838      	ldr	r0, [r7, #0]
    adb8:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    adba:	f04f 03ef 	mov.w	r3, #239	; 0xef
    adbe:	8063      	strh	r3, [r4, #2]
    adc0:	4620      	mov	r0, r4
    adc2:	f7ff ff39 	bl	ac38 <data_acked>
    adc6:	4603      	mov	r3, r0
    adc8:	461d      	mov	r5, r3
    adca:	4620      	mov	r0, r4
    adcc:	f7ff fefe 	bl	abcc <send_data>
    add0:	4603      	mov	r3, r0
    add2:	ea05 0303 	and.w	r3, r5, r3
    add6:	b2db      	uxtb	r3, r3
    add8:	2b00      	cmp	r3, #0
    adda:	d102      	bne.n	ade2 <psock_generator_send+0x8e>
    addc:	f04f 0300 	mov.w	r3, #0
    ade0:	e00e      	b.n	ae00 <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    ade2:	8a23      	ldrh	r3, [r4, #16]
    ade4:	2b00      	cmp	r3, #0
    ade6:	d1dc      	bne.n	ada2 <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    ade8:	f04f 0300 	mov.w	r3, #0
    adec:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    adf0:	f04f 0300 	mov.w	r3, #0
    adf4:	73fb      	strb	r3, [r7, #15]
    adf6:	f04f 0300 	mov.w	r3, #0
    adfa:	8063      	strh	r3, [r4, #2]
    adfc:	f04f 0302 	mov.w	r3, #2
}
    ae00:	4618      	mov	r0, r3
    ae02:	f107 0710 	add.w	r7, r7, #16
    ae06:	46bd      	mov	sp, r7
    ae08:	bdb0      	pop	{r4, r5, r7, pc}
    ae0a:	bf00      	nop

0000ae0c <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    ae0c:	b480      	push	{r7}
    ae0e:	b083      	sub	sp, #12
    ae10:	af00      	add	r7, sp, #0
    ae12:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    ae14:	687b      	ldr	r3, [r7, #4]
    ae16:	69db      	ldr	r3, [r3, #28]
    ae18:	b29a      	uxth	r2, r3
    ae1a:	687b      	ldr	r3, [r7, #4]
    ae1c:	8b1b      	ldrh	r3, [r3, #24]
    ae1e:	ebc3 0302 	rsb	r3, r3, r2
    ae22:	b29b      	uxth	r3, r3
}
    ae24:	4618      	mov	r0, r3
    ae26:	f107 070c 	add.w	r7, r7, #12
    ae2a:	46bd      	mov	sp, r7
    ae2c:	bc80      	pop	{r7}
    ae2e:	4770      	bx	lr

0000ae30 <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    ae30:	b480      	push	{r7}
    ae32:	b083      	sub	sp, #12
    ae34:	af00      	add	r7, sp, #0
    ae36:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    ae38:	687b      	ldr	r3, [r7, #4]
    ae3a:	8a5b      	ldrh	r3, [r3, #18]
    ae3c:	2b00      	cmp	r3, #0
    ae3e:	d002      	beq.n	ae46 <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    ae40:	f04f 0301 	mov.w	r3, #1
    ae44:	e01a      	b.n	ae7c <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    ae46:	687b      	ldr	r3, [r7, #4]
    ae48:	f893 3020 	ldrb.w	r3, [r3, #32]
    ae4c:	2b02      	cmp	r3, #2
    ae4e:	d107      	bne.n	ae60 <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    ae50:	687b      	ldr	r3, [r7, #4]
    ae52:	f04f 0203 	mov.w	r2, #3
    ae56:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    ae5a:	f04f 0300 	mov.w	r3, #0
    ae5e:	e00d      	b.n	ae7c <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    ae60:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ae64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae68:	781b      	ldrb	r3, [r3, #0]
    ae6a:	f003 0302 	and.w	r3, r3, #2
    ae6e:	2b00      	cmp	r3, #0
    ae70:	d002      	beq.n	ae78 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    ae72:	f04f 0301 	mov.w	r3, #1
    ae76:	e001      	b.n	ae7c <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    ae78:	f04f 0300 	mov.w	r3, #0
  }
}
    ae7c:	4618      	mov	r0, r3
    ae7e:	f107 070c 	add.w	r7, r7, #12
    ae82:	46bd      	mov	sp, r7
    ae84:	bc80      	pop	{r7}
    ae86:	4770      	bx	lr

0000ae88 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    ae88:	b590      	push	{r4, r7, lr}
    ae8a:	b085      	sub	sp, #20
    ae8c:	af00      	add	r7, sp, #0
    ae8e:	4604      	mov	r4, r0
    ae90:	460b      	mov	r3, r1
    ae92:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    ae94:	f04f 0301 	mov.w	r3, #1
    ae98:	73fb      	strb	r3, [r7, #15]
    ae9a:	8863      	ldrh	r3, [r4, #2]
    ae9c:	2b00      	cmp	r3, #0
    ae9e:	d003      	beq.n	aea8 <psock_readto+0x20>
    aea0:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    aea4:	d010      	beq.n	aec8 <psock_readto+0x40>
    aea6:	e046      	b.n	af36 <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    aea8:	f104 0114 	add.w	r1, r4, #20
    aeac:	68e2      	ldr	r2, [r4, #12]
    aeae:	69e3      	ldr	r3, [r4, #28]
    aeb0:	b29b      	uxth	r3, r3
    aeb2:	4608      	mov	r0, r1
    aeb4:	4611      	mov	r1, r2
    aeb6:	461a      	mov	r2, r3
    aeb8:	f7ff fd94 	bl	a9e4 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    aebc:	8a63      	ldrh	r3, [r4, #18]
    aebe:	2b00      	cmp	r3, #0
    aec0:	d11b      	bne.n	aefa <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    aec2:	f44f 738e 	mov.w	r3, #284	; 0x11c
    aec6:	8063      	strh	r3, [r4, #2]
    aec8:	4620      	mov	r0, r4
    aeca:	f7ff ffb1 	bl	ae30 <psock_newdata>
    aece:	4603      	mov	r3, r0
    aed0:	2b00      	cmp	r3, #0
    aed2:	d102      	bne.n	aeda <psock_readto+0x52>
    aed4:	f04f 0300 	mov.w	r3, #0
    aed8:	e035      	b.n	af46 <psock_readto+0xbe>
      psock->state = STATE_READ;
    aeda:	f04f 0302 	mov.w	r3, #2
    aede:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    aee2:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    aee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aeea:	681b      	ldr	r3, [r3, #0]
    aeec:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    aeee:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    aef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aef6:	881b      	ldrh	r3, [r3, #0]
    aef8:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    aefa:	f104 0014 	add.w	r0, r4, #20
    aefe:	f104 0208 	add.w	r2, r4, #8
    af02:	f104 0312 	add.w	r3, r4, #18
    af06:	79f9      	ldrb	r1, [r7, #7]
    af08:	f7ff fe0c 	bl	ab24 <buf_bufto>
    af0c:	4603      	mov	r3, r0
    af0e:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    af12:	2b00      	cmp	r3, #0
    af14:	d0d2      	beq.n	aebc <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    af16:	4620      	mov	r0, r4
    af18:	f7ff ff78 	bl	ae0c <psock_datalen>
    af1c:	4603      	mov	r3, r0
    af1e:	2b00      	cmp	r3, #0
    af20:	d109      	bne.n	af36 <psock_readto+0xae>
    psock->state = STATE_NONE;
    af22:	f04f 0300 	mov.w	r3, #0
    af26:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    af2a:	f04f 0300 	mov.w	r3, #0
    af2e:	8063      	strh	r3, [r4, #2]
    af30:	f04f 0300 	mov.w	r3, #0
    af34:	e007      	b.n	af46 <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    af36:	f04f 0300 	mov.w	r3, #0
    af3a:	73fb      	strb	r3, [r7, #15]
    af3c:	f04f 0300 	mov.w	r3, #0
    af40:	8063      	strh	r3, [r4, #2]
    af42:	f04f 0302 	mov.w	r3, #2
}
    af46:	4618      	mov	r0, r3
    af48:	f107 0714 	add.w	r7, r7, #20
    af4c:	46bd      	mov	sp, r7
    af4e:	bd90      	pop	{r4, r7, pc}

0000af50 <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    af50:	b590      	push	{r4, r7, lr}
    af52:	b083      	sub	sp, #12
    af54:	af00      	add	r7, sp, #0
    af56:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    af58:	f04f 0301 	mov.w	r3, #1
    af5c:	71fb      	strb	r3, [r7, #7]
    af5e:	8863      	ldrh	r3, [r4, #2]
    af60:	2b00      	cmp	r3, #0
    af62:	d004      	beq.n	af6e <psock_readbuf+0x1e>
    af64:	f240 1237 	movw	r2, #311	; 0x137
    af68:	4293      	cmp	r3, r2
    af6a:	d010      	beq.n	af8e <psock_readbuf+0x3e>
    af6c:	e045      	b.n	affa <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    af6e:	f104 0114 	add.w	r1, r4, #20
    af72:	68e2      	ldr	r2, [r4, #12]
    af74:	69e3      	ldr	r3, [r4, #28]
    af76:	b29b      	uxth	r3, r3
    af78:	4608      	mov	r0, r1
    af7a:	4611      	mov	r1, r2
    af7c:	461a      	mov	r2, r3
    af7e:	f7ff fd31 	bl	a9e4 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    af82:	8a63      	ldrh	r3, [r4, #18]
    af84:	2b00      	cmp	r3, #0
    af86:	d11b      	bne.n	afc0 <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    af88:	f240 1337 	movw	r3, #311	; 0x137
    af8c:	8063      	strh	r3, [r4, #2]
    af8e:	4620      	mov	r0, r4
    af90:	f7ff ff4e 	bl	ae30 <psock_newdata>
    af94:	4603      	mov	r3, r0
    af96:	2b00      	cmp	r3, #0
    af98:	d102      	bne.n	afa0 <psock_readbuf+0x50>
    af9a:	f04f 0300 	mov.w	r3, #0
    af9e:	e034      	b.n	b00a <psock_readbuf+0xba>
      psock->state = STATE_READ;
    afa0:	f04f 0302 	mov.w	r3, #2
    afa4:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    afa8:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    afac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afb0:	681b      	ldr	r3, [r3, #0]
    afb2:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    afb4:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    afb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afbc:	881b      	ldrh	r3, [r3, #0]
    afbe:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    afc0:	f104 0014 	add.w	r0, r4, #20
    afc4:	69e3      	ldr	r3, [r4, #28]
    afc6:	b299      	uxth	r1, r3
    afc8:	f104 0208 	add.w	r2, r4, #8
    afcc:	f104 0312 	add.w	r3, r4, #18
    afd0:	f7ff fd1a 	bl	aa08 <buf_bufdata>
    afd4:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    afd6:	2b01      	cmp	r3, #1
    afd8:	d1d3      	bne.n	af82 <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    afda:	4620      	mov	r0, r4
    afdc:	f7ff ff16 	bl	ae0c <psock_datalen>
    afe0:	4603      	mov	r3, r0
    afe2:	2b00      	cmp	r3, #0
    afe4:	d109      	bne.n	affa <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    afe6:	f04f 0300 	mov.w	r3, #0
    afea:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    afee:	f04f 0300 	mov.w	r3, #0
    aff2:	8063      	strh	r3, [r4, #2]
    aff4:	f04f 0300 	mov.w	r3, #0
    aff8:	e007      	b.n	b00a <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    affa:	f04f 0300 	mov.w	r3, #0
    affe:	71fb      	strb	r3, [r7, #7]
    b000:	f04f 0300 	mov.w	r3, #0
    b004:	8063      	strh	r3, [r4, #2]
    b006:	f04f 0302 	mov.w	r3, #2
}
    b00a:	4618      	mov	r0, r3
    b00c:	f107 070c 	add.w	r7, r7, #12
    b010:	46bd      	mov	sp, r7
    b012:	bd90      	pop	{r4, r7, pc}

0000b014 <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    b014:	b590      	push	{r4, r7, lr}
    b016:	b083      	sub	sp, #12
    b018:	af00      	add	r7, sp, #0
    b01a:	4604      	mov	r4, r0
    b01c:	6079      	str	r1, [r7, #4]
    b01e:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    b020:	f04f 0300 	mov.w	r3, #0
    b024:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    b028:	f04f 0300 	mov.w	r3, #0
    b02c:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    b02e:	687b      	ldr	r3, [r7, #4]
    b030:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    b032:	683b      	ldr	r3, [r7, #0]
    b034:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    b036:	f104 0214 	add.w	r2, r4, #20
    b03a:	683b      	ldr	r3, [r7, #0]
    b03c:	b29b      	uxth	r3, r3
    b03e:	4610      	mov	r0, r2
    b040:	6879      	ldr	r1, [r7, #4]
    b042:	461a      	mov	r2, r3
    b044:	f7ff fcce 	bl	a9e4 <buf_setup>
  PT_INIT(&psock->pt);
    b048:	f04f 0300 	mov.w	r3, #0
    b04c:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    b04e:	f04f 0300 	mov.w	r3, #0
    b052:	8063      	strh	r3, [r4, #2]
}
    b054:	f107 070c 	add.w	r7, r7, #12
    b058:	46bd      	mov	sp, r7
    b05a:	bd90      	pop	{r4, r7, pc}

0000b05c <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    b05c:	b580      	push	{r7, lr}
    b05e:	b082      	sub	sp, #8
    b060:	af00      	add	r7, sp, #0
    b062:	6078      	str	r0, [r7, #4]
    b064:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    b066:	687b      	ldr	r3, [r7, #4]
    b068:	683a      	ldr	r2, [r7, #0]
    b06a:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    b06c:	f7f6 f8ae 	bl	11cc <clock_time>
    b070:	4602      	mov	r2, r0
    b072:	687b      	ldr	r3, [r7, #4]
    b074:	601a      	str	r2, [r3, #0]
}
    b076:	f107 0708 	add.w	r7, r7, #8
    b07a:	46bd      	mov	sp, r7
    b07c:	bd80      	pop	{r7, pc}
    b07e:	bf00      	nop

0000b080 <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    b080:	b480      	push	{r7}
    b082:	b083      	sub	sp, #12
    b084:	af00      	add	r7, sp, #0
    b086:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    b088:	687b      	ldr	r3, [r7, #4]
    b08a:	681a      	ldr	r2, [r3, #0]
    b08c:	687b      	ldr	r3, [r7, #4]
    b08e:	685b      	ldr	r3, [r3, #4]
    b090:	441a      	add	r2, r3
    b092:	687b      	ldr	r3, [r7, #4]
    b094:	601a      	str	r2, [r3, #0]
}
    b096:	f107 070c 	add.w	r7, r7, #12
    b09a:	46bd      	mov	sp, r7
    b09c:	bc80      	pop	{r7}
    b09e:	4770      	bx	lr

0000b0a0 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    b0a0:	b580      	push	{r7, lr}
    b0a2:	b082      	sub	sp, #8
    b0a4:	af00      	add	r7, sp, #0
    b0a6:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    b0a8:	f7f6 f890 	bl	11cc <clock_time>
    b0ac:	4602      	mov	r2, r0
    b0ae:	687b      	ldr	r3, [r7, #4]
    b0b0:	601a      	str	r2, [r3, #0]
}
    b0b2:	f107 0708 	add.w	r7, r7, #8
    b0b6:	46bd      	mov	sp, r7
    b0b8:	bd80      	pop	{r7, pc}
    b0ba:	bf00      	nop

0000b0bc <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    b0bc:	b580      	push	{r7, lr}
    b0be:	b082      	sub	sp, #8
    b0c0:	af00      	add	r7, sp, #0
    b0c2:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    b0c4:	f7f6 f882 	bl	11cc <clock_time>
    b0c8:	4602      	mov	r2, r0
    b0ca:	687b      	ldr	r3, [r7, #4]
    b0cc:	681b      	ldr	r3, [r3, #0]
    b0ce:	ebc3 0202 	rsb	r2, r3, r2
    b0d2:	687b      	ldr	r3, [r7, #4]
    b0d4:	685b      	ldr	r3, [r3, #4]
    b0d6:	429a      	cmp	r2, r3
    b0d8:	bf34      	ite	cc
    b0da:	2300      	movcc	r3, #0
    b0dc:	2301      	movcs	r3, #1
}
    b0de:	4618      	mov	r0, r3
    b0e0:	f107 0708 	add.w	r7, r7, #8
    b0e4:	46bd      	mov	sp, r7
    b0e6:	bd80      	pop	{r7, pc}

0000b0e8 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    b0e8:	b590      	push	{r4, r7, lr}
    b0ea:	b083      	sub	sp, #12
    b0ec:	af00      	add	r7, sp, #0
    b0ee:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    b0f0:	687b      	ldr	r3, [r7, #4]
    b0f2:	681a      	ldr	r2, [r3, #0]
    b0f4:	687b      	ldr	r3, [r7, #4]
    b0f6:	685b      	ldr	r3, [r3, #4]
    b0f8:	eb02 0403 	add.w	r4, r2, r3
    b0fc:	f7f6 f866 	bl	11cc <clock_time>
    b100:	4603      	mov	r3, r0
    b102:	ebc3 0304 	rsb	r3, r3, r4
}
    b106:	4618      	mov	r0, r3
    b108:	f107 070c 	add.w	r7, r7, #12
    b10c:	46bd      	mov	sp, r7
    b10e:	bd90      	pop	{r4, r7, pc}

0000b110 <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    b110:	b480      	push	{r7}
    b112:	b083      	sub	sp, #12
    b114:	af00      	add	r7, sp, #0
    b116:	4603      	mov	r3, r0
    b118:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    b11a:	f642 334c 	movw	r3, #11084	; 0x2b4c
    b11e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b122:	88fa      	ldrh	r2, [r7, #6]
    b124:	801a      	strh	r2, [r3, #0]
}
    b126:	f107 070c 	add.w	r7, r7, #12
    b12a:	46bd      	mov	sp, r7
    b12c:	bc80      	pop	{r7}
    b12e:	4770      	bx	lr

0000b130 <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    b130:	b480      	push	{r7}
    b132:	b083      	sub	sp, #12
    b134:	af00      	add	r7, sp, #0
    b136:	6078      	str	r0, [r7, #4]
    b138:	460b      	mov	r3, r1
    b13a:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    b13c:	687b      	ldr	r3, [r7, #4]
    b13e:	f103 0303 	add.w	r3, r3, #3
    b142:	781a      	ldrb	r2, [r3, #0]
    b144:	887b      	ldrh	r3, [r7, #2]
    b146:	b2db      	uxtb	r3, r3
    b148:	4413      	add	r3, r2
    b14a:	b2da      	uxtb	r2, r3
    b14c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b150:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b154:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    b156:	687b      	ldr	r3, [r7, #4]
    b158:	f103 0302 	add.w	r3, r3, #2
    b15c:	781a      	ldrb	r2, [r3, #0]
    b15e:	887b      	ldrh	r3, [r7, #2]
    b160:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b164:	b29b      	uxth	r3, r3
    b166:	b2db      	uxtb	r3, r3
    b168:	4413      	add	r3, r2
    b16a:	b2da      	uxtb	r2, r3
    b16c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b174:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    b176:	687b      	ldr	r3, [r7, #4]
    b178:	f103 0301 	add.w	r3, r3, #1
    b17c:	781a      	ldrb	r2, [r3, #0]
    b17e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b182:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b186:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    b188:	687b      	ldr	r3, [r7, #4]
    b18a:	781a      	ldrb	r2, [r3, #0]
    b18c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b194:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    b196:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b19a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b19e:	789b      	ldrb	r3, [r3, #2]
    b1a0:	461a      	mov	r2, r3
    b1a2:	887b      	ldrh	r3, [r7, #2]
    b1a4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b1a8:	b29b      	uxth	r3, r3
    b1aa:	429a      	cmp	r2, r3
    b1ac:	d220      	bcs.n	b1f0 <uip_add32+0xc0>
		{
			++uip_acc32[1];
    b1ae:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1b6:	785b      	ldrb	r3, [r3, #1]
    b1b8:	f103 0301 	add.w	r3, r3, #1
    b1bc:	b2da      	uxtb	r2, r3
    b1be:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1c6:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    b1c8:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1d0:	785b      	ldrb	r3, [r3, #1]
    b1d2:	2b00      	cmp	r3, #0
    b1d4:	d10c      	bne.n	b1f0 <uip_add32+0xc0>
			{
				++uip_acc32[0];
    b1d6:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1de:	781b      	ldrb	r3, [r3, #0]
    b1e0:	f103 0301 	add.w	r3, r3, #1
    b1e4:	b2da      	uxtb	r2, r3
    b1e6:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ee:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    b1f0:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b1f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1f8:	78db      	ldrb	r3, [r3, #3]
    b1fa:	461a      	mov	r2, r3
    b1fc:	887b      	ldrh	r3, [r7, #2]
    b1fe:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    b202:	429a      	cmp	r2, r3
    b204:	da34      	bge.n	b270 <uip_add32+0x140>
		{
			++uip_acc32[2];
    b206:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b20a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b20e:	789b      	ldrb	r3, [r3, #2]
    b210:	f103 0301 	add.w	r3, r3, #1
    b214:	b2da      	uxtb	r2, r3
    b216:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b21a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b21e:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    b220:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b228:	789b      	ldrb	r3, [r3, #2]
    b22a:	2b00      	cmp	r3, #0
    b22c:	d120      	bne.n	b270 <uip_add32+0x140>
			{
				++uip_acc32[1];
    b22e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b236:	785b      	ldrb	r3, [r3, #1]
    b238:	f103 0301 	add.w	r3, r3, #1
    b23c:	b2da      	uxtb	r2, r3
    b23e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b246:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    b248:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b24c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b250:	785b      	ldrb	r3, [r3, #1]
    b252:	2b00      	cmp	r3, #0
    b254:	d10c      	bne.n	b270 <uip_add32+0x140>
				{
					++uip_acc32[0];
    b256:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b25e:	781b      	ldrb	r3, [r3, #0]
    b260:	f103 0301 	add.w	r3, r3, #1
    b264:	b2da      	uxtb	r2, r3
    b266:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b26a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b26e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    b270:	f107 070c 	add.w	r7, r7, #12
    b274:	46bd      	mov	sp, r7
    b276:	bc80      	pop	{r7}
    b278:	4770      	bx	lr
    b27a:	bf00      	nop

0000b27c <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    b27c:	b480      	push	{r7}
    b27e:	b089      	sub	sp, #36	; 0x24
    b280:	af00      	add	r7, sp, #0
    b282:	60b9      	str	r1, [r7, #8]
    b284:	4613      	mov	r3, r2
    b286:	4602      	mov	r2, r0
    b288:	81fa      	strh	r2, [r7, #14]
    b28a:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    b28c:	68bb      	ldr	r3, [r7, #8]
    b28e:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    b290:	88fb      	ldrh	r3, [r7, #6]
    b292:	f103 33ff 	add.w	r3, r3, #4294967295
    b296:	68ba      	ldr	r2, [r7, #8]
    b298:	4413      	add	r3, r2
    b29a:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    b29c:	e01a      	b.n	b2d4 <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    b29e:	69bb      	ldr	r3, [r7, #24]
    b2a0:	781b      	ldrb	r3, [r3, #0]
    b2a2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b2a6:	b29a      	uxth	r2, r3
    b2a8:	69bb      	ldr	r3, [r7, #24]
    b2aa:	f103 0301 	add.w	r3, r3, #1
    b2ae:	781b      	ldrb	r3, [r3, #0]
    b2b0:	4413      	add	r3, r2
    b2b2:	82fb      	strh	r3, [r7, #22]
			sum += t;
    b2b4:	89fa      	ldrh	r2, [r7, #14]
    b2b6:	8afb      	ldrh	r3, [r7, #22]
    b2b8:	4413      	add	r3, r2
    b2ba:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    b2bc:	89fa      	ldrh	r2, [r7, #14]
    b2be:	8afb      	ldrh	r3, [r7, #22]
    b2c0:	429a      	cmp	r2, r3
    b2c2:	d203      	bcs.n	b2cc <chksum+0x50>
			{
				sum++;	/* carry */
    b2c4:	89fb      	ldrh	r3, [r7, #14]
    b2c6:	f103 0301 	add.w	r3, r3, #1
    b2ca:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    b2cc:	69bb      	ldr	r3, [r7, #24]
    b2ce:	f103 0302 	add.w	r3, r3, #2
    b2d2:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    b2d4:	69ba      	ldr	r2, [r7, #24]
    b2d6:	69fb      	ldr	r3, [r7, #28]
    b2d8:	429a      	cmp	r2, r3
    b2da:	d3e0      	bcc.n	b29e <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    b2dc:	69ba      	ldr	r2, [r7, #24]
    b2de:	69fb      	ldr	r3, [r7, #28]
    b2e0:	429a      	cmp	r2, r3
    b2e2:	d110      	bne.n	b306 <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    b2e4:	69bb      	ldr	r3, [r7, #24]
    b2e6:	781b      	ldrb	r3, [r3, #0]
    b2e8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b2ec:	82fb      	strh	r3, [r7, #22]
			sum += t;
    b2ee:	89fa      	ldrh	r2, [r7, #14]
    b2f0:	8afb      	ldrh	r3, [r7, #22]
    b2f2:	4413      	add	r3, r2
    b2f4:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    b2f6:	89fa      	ldrh	r2, [r7, #14]
    b2f8:	8afb      	ldrh	r3, [r7, #22]
    b2fa:	429a      	cmp	r2, r3
    b2fc:	d203      	bcs.n	b306 <chksum+0x8a>
			{
				sum++;	/* carry */
    b2fe:	89fb      	ldrh	r3, [r7, #14]
    b300:	f103 0301 	add.w	r3, r3, #1
    b304:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    b306:	89fb      	ldrh	r3, [r7, #14]
	}
    b308:	4618      	mov	r0, r3
    b30a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    b30e:	46bd      	mov	sp, r7
    b310:	bc80      	pop	{r7}
    b312:	4770      	bx	lr

0000b314 <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    b314:	b580      	push	{r7, lr}
    b316:	b082      	sub	sp, #8
    b318:	af00      	add	r7, sp, #0
    b31a:	6078      	str	r0, [r7, #4]
    b31c:	460b      	mov	r3, r1
    b31e:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    b320:	687a      	ldr	r2, [r7, #4]
    b322:	887b      	ldrh	r3, [r7, #2]
    b324:	f04f 0000 	mov.w	r0, #0
    b328:	4611      	mov	r1, r2
    b32a:	461a      	mov	r2, r3
    b32c:	f7ff ffa6 	bl	b27c <chksum>
    b330:	4603      	mov	r3, r0
    b332:	4618      	mov	r0, r3
    b334:	f002 fb88 	bl	da48 <htons>
    b338:	4603      	mov	r3, r0
	}
    b33a:	4618      	mov	r0, r3
    b33c:	f107 0708 	add.w	r7, r7, #8
    b340:	46bd      	mov	sp, r7
    b342:	bd80      	pop	{r7, pc}

0000b344 <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    b344:	b580      	push	{r7, lr}
    b346:	b082      	sub	sp, #8
    b348:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    b34a:	f240 236c 	movw	r3, #620	; 0x26c
    b34e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b352:	681b      	ldr	r3, [r3, #0]
    b354:	f103 030e 	add.w	r3, r3, #14
    b358:	f04f 0000 	mov.w	r0, #0
    b35c:	4619      	mov	r1, r3
    b35e:	f04f 0214 	mov.w	r2, #20
    b362:	f7ff ff8b 	bl	b27c <chksum>
    b366:	4603      	mov	r3, r0
    b368:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    b36a:	88fb      	ldrh	r3, [r7, #6]
    b36c:	2b00      	cmp	r3, #0
    b36e:	d005      	beq.n	b37c <uip_ipchksum+0x38>
    b370:	88fb      	ldrh	r3, [r7, #6]
    b372:	4618      	mov	r0, r3
    b374:	f002 fb68 	bl	da48 <htons>
    b378:	4603      	mov	r3, r0
    b37a:	e001      	b.n	b380 <uip_ipchksum+0x3c>
    b37c:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    b380:	4618      	mov	r0, r3
    b382:	f107 0708 	add.w	r7, r7, #8
    b386:	46bd      	mov	sp, r7
    b388:	bd80      	pop	{r7, pc}
    b38a:	bf00      	nop

0000b38c <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    b38c:	b580      	push	{r7, lr}
    b38e:	b084      	sub	sp, #16
    b390:	af00      	add	r7, sp, #0
    b392:	4603      	mov	r3, r0
    b394:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    b396:	f240 236c 	movw	r3, #620	; 0x26c
    b39a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b39e:	681b      	ldr	r3, [r3, #0]
    b3a0:	f103 030e 	add.w	r3, r3, #14
    b3a4:	789b      	ldrb	r3, [r3, #2]
    b3a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b3aa:	b29a      	uxth	r2, r3
    b3ac:	f240 236c 	movw	r3, #620	; 0x26c
    b3b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3b4:	681b      	ldr	r3, [r3, #0]
    b3b6:	f103 030e 	add.w	r3, r3, #14
    b3ba:	78db      	ldrb	r3, [r3, #3]
    b3bc:	4413      	add	r3, r2
    b3be:	b29b      	uxth	r3, r3
    b3c0:	f1a3 0314 	sub.w	r3, r3, #20
    b3c4:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    b3c6:	79fa      	ldrb	r2, [r7, #7]
    b3c8:	89bb      	ldrh	r3, [r7, #12]
    b3ca:	4413      	add	r3, r2
    b3cc:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    b3ce:	f240 236c 	movw	r3, #620	; 0x26c
    b3d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3d6:	681b      	ldr	r3, [r3, #0]
    b3d8:	f103 030e 	add.w	r3, r3, #14
    b3dc:	f103 030c 	add.w	r3, r3, #12
    b3e0:	89fa      	ldrh	r2, [r7, #14]
    b3e2:	4610      	mov	r0, r2
    b3e4:	4619      	mov	r1, r3
    b3e6:	f04f 0208 	mov.w	r2, #8
    b3ea:	f7ff ff47 	bl	b27c <chksum>
    b3ee:	4603      	mov	r3, r0
    b3f0:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    b3f2:	f240 236c 	movw	r3, #620	; 0x26c
    b3f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3fa:	681b      	ldr	r3, [r3, #0]
    b3fc:	f103 0222 	add.w	r2, r3, #34	; 0x22
    b400:	89f9      	ldrh	r1, [r7, #14]
    b402:	89bb      	ldrh	r3, [r7, #12]
    b404:	4608      	mov	r0, r1
    b406:	4611      	mov	r1, r2
    b408:	461a      	mov	r2, r3
    b40a:	f7ff ff37 	bl	b27c <chksum>
    b40e:	4603      	mov	r3, r0
    b410:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    b412:	89fb      	ldrh	r3, [r7, #14]
    b414:	2b00      	cmp	r3, #0
    b416:	d005      	beq.n	b424 <upper_layer_chksum+0x98>
    b418:	89fb      	ldrh	r3, [r7, #14]
    b41a:	4618      	mov	r0, r3
    b41c:	f002 fb14 	bl	da48 <htons>
    b420:	4603      	mov	r3, r0
    b422:	e001      	b.n	b428 <upper_layer_chksum+0x9c>
    b424:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    b428:	4618      	mov	r0, r3
    b42a:	f107 0710 	add.w	r7, r7, #16
    b42e:	46bd      	mov	sp, r7
    b430:	bd80      	pop	{r7, pc}
    b432:	bf00      	nop

0000b434 <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    b434:	b580      	push	{r7, lr}
    b436:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    b438:	f04f 0006 	mov.w	r0, #6
    b43c:	f7ff ffa6 	bl	b38c <upper_layer_chksum>
    b440:	4603      	mov	r3, r0
	}
    b442:	4618      	mov	r0, r3
    b444:	bd80      	pop	{r7, pc}
    b446:	bf00      	nop

0000b448 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    b448:	b580      	push	{r7, lr}
    b44a:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    b44c:	f04f 0011 	mov.w	r0, #17
    b450:	f7ff ff9c 	bl	b38c <upper_layer_chksum>
    b454:	4603      	mov	r3, r0
		}
    b456:	4618      	mov	r0, r3
    b458:	bd80      	pop	{r7, pc}
    b45a:	bf00      	nop

0000b45c <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    b45c:	b480      	push	{r7}
    b45e:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b460:	f642 3356 	movw	r3, #11094	; 0x2b56
    b464:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b468:	f04f 0200 	mov.w	r2, #0
    b46c:	701a      	strb	r2, [r3, #0]
    b46e:	e01a      	b.n	b4a6 <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    b470:	f642 3356 	movw	r3, #11094	; 0x2b56
    b474:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b478:	781b      	ldrb	r3, [r3, #0]
    b47a:	461a      	mov	r2, r3
    b47c:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b480:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b484:	f04f 0100 	mov.w	r1, #0
    b488:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b48c:	f642 3356 	movw	r3, #11094	; 0x2b56
    b490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b494:	781b      	ldrb	r3, [r3, #0]
    b496:	f103 0301 	add.w	r3, r3, #1
    b49a:	b2da      	uxtb	r2, r3
    b49c:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4a4:	701a      	strb	r2, [r3, #0]
    b4a6:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4ae:	781b      	ldrb	r3, [r3, #0]
    b4b0:	2b27      	cmp	r3, #39	; 0x27
    b4b2:	d9dd      	bls.n	b470 <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b4b4:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4bc:	f04f 0200 	mov.w	r2, #0
    b4c0:	701a      	strb	r2, [r3, #0]
    b4c2:	e020      	b.n	b506 <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    b4c4:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4cc:	781b      	ldrb	r3, [r3, #0]
    b4ce:	461a      	mov	r2, r3
    b4d0:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    b4d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4d8:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    b4dc:	fb01 f202 	mul.w	r2, r1, r2
    b4e0:	4413      	add	r3, r2
    b4e2:	f103 0318 	add.w	r3, r3, #24
    b4e6:	f04f 0200 	mov.w	r2, #0
    b4ea:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b4ec:	f642 3356 	movw	r3, #11094	; 0x2b56
    b4f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4f4:	781b      	ldrb	r3, [r3, #0]
    b4f6:	f103 0301 	add.w	r3, r3, #1
    b4fa:	b2da      	uxtb	r2, r3
    b4fc:	f642 3356 	movw	r3, #11094	; 0x2b56
    b500:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b504:	701a      	strb	r2, [r3, #0]
    b506:	f642 3356 	movw	r3, #11094	; 0x2b56
    b50a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b50e:	781b      	ldrb	r3, [r3, #0]
    b510:	2b27      	cmp	r3, #39	; 0x27
    b512:	d9d7      	bls.n	b4c4 <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    b514:	f642 3354 	movw	r3, #11092	; 0x2b54
    b518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b51c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b520:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    b522:	46bd      	mov	sp, r7
    b524:	bc80      	pop	{r7}
    b526:	4770      	bx	lr

0000b528 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    b528:	b5b0      	push	{r4, r5, r7, lr}
    b52a:	b082      	sub	sp, #8
    b52c:	af00      	add	r7, sp, #0
    b52e:	6078      	str	r0, [r7, #4]
    b530:	460b      	mov	r3, r1
    b532:	807b      	strh	r3, [r7, #2]
    b534:	e000      	b.n	b538 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    b536:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    b538:	f642 3354 	movw	r3, #11092	; 0x2b54
    b53c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b540:	881b      	ldrh	r3, [r3, #0]
    b542:	f103 0301 	add.w	r3, r3, #1
    b546:	b29a      	uxth	r2, r3
    b548:	f642 3354 	movw	r3, #11092	; 0x2b54
    b54c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b550:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    b552:	f642 3354 	movw	r3, #11092	; 0x2b54
    b556:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b55a:	881a      	ldrh	r2, [r3, #0]
    b55c:	f647 43ff 	movw	r3, #31999	; 0x7cff
    b560:	429a      	cmp	r2, r3
    b562:	d906      	bls.n	b572 <uip_connect+0x4a>
		{
			lastport = 4096;
    b564:	f642 3354 	movw	r3, #11092	; 0x2b54
    b568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b56c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    b570:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b572:	f642 3356 	movw	r3, #11094	; 0x2b56
    b576:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b57a:	f04f 0200 	mov.w	r2, #0
    b57e:	701a      	strb	r2, [r3, #0]
    b580:	e02a      	b.n	b5d8 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    b582:	f642 3356 	movw	r3, #11094	; 0x2b56
    b586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b58a:	781b      	ldrb	r3, [r3, #0]
    b58c:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b590:	fb02 f203 	mul.w	r2, r2, r3
    b594:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    b598:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b59c:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    b5a0:	7e63      	ldrb	r3, [r4, #25]
    b5a2:	2b00      	cmp	r3, #0
    b5a4:	d00b      	beq.n	b5be <uip_connect+0x96>
    b5a6:	88a4      	ldrh	r4, [r4, #4]
    b5a8:	f642 3354 	movw	r3, #11092	; 0x2b54
    b5ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5b0:	881b      	ldrh	r3, [r3, #0]
    b5b2:	4618      	mov	r0, r3
    b5b4:	f002 fa48 	bl	da48 <htons>
    b5b8:	4603      	mov	r3, r0
    b5ba:	429c      	cmp	r4, r3
    b5bc:	d0bb      	beq.n	b536 <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b5be:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5c6:	781b      	ldrb	r3, [r3, #0]
    b5c8:	f103 0301 	add.w	r3, r3, #1
    b5cc:	b2da      	uxtb	r2, r3
    b5ce:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5d6:	701a      	strb	r2, [r3, #0]
    b5d8:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5e0:	781b      	ldrb	r3, [r3, #0]
    b5e2:	2b27      	cmp	r3, #39	; 0x27
    b5e4:	d9cd      	bls.n	b582 <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b5e6:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b5ea:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5f2:	f04f 0200 	mov.w	r2, #0
    b5f6:	701a      	strb	r2, [r3, #0]
    b5f8:	e02a      	b.n	b650 <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b5fa:	f642 3356 	movw	r3, #11094	; 0x2b56
    b5fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b602:	781b      	ldrb	r3, [r3, #0]
    b604:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b608:	fb02 f203 	mul.w	r2, r2, r3
    b60c:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    b610:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b614:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b618:	7e6b      	ldrb	r3, [r5, #25]
    b61a:	2b00      	cmp	r3, #0
    b61c:	d101      	bne.n	b622 <uip_connect+0xfa>
			{
				conn = cconn;
    b61e:	462c      	mov	r4, r5
				break;
    b620:	e01d      	b.n	b65e <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b622:	7e6b      	ldrb	r3, [r5, #25]
    b624:	2b07      	cmp	r3, #7
    b626:	d106      	bne.n	b636 <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b628:	2c00      	cmp	r4, #0
    b62a:	d003      	beq.n	b634 <uip_connect+0x10c>
    b62c:	7eaa      	ldrb	r2, [r5, #26]
    b62e:	7ea3      	ldrb	r3, [r4, #26]
    b630:	429a      	cmp	r2, r3
    b632:	d900      	bls.n	b636 <uip_connect+0x10e>
				{
					conn = cconn;
    b634:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b636:	f642 3356 	movw	r3, #11094	; 0x2b56
    b63a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b63e:	781b      	ldrb	r3, [r3, #0]
    b640:	f103 0301 	add.w	r3, r3, #1
    b644:	b2da      	uxtb	r2, r3
    b646:	f642 3356 	movw	r3, #11094	; 0x2b56
    b64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b64e:	701a      	strb	r2, [r3, #0]
    b650:	f642 3356 	movw	r3, #11094	; 0x2b56
    b654:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b658:	781b      	ldrb	r3, [r3, #0]
    b65a:	2b27      	cmp	r3, #39	; 0x27
    b65c:	d9cd      	bls.n	b5fa <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b65e:	2c00      	cmp	r4, #0
    b660:	d102      	bne.n	b668 <uip_connect+0x140>
		{
			return 0;
    b662:	f04f 0300 	mov.w	r3, #0
    b666:	e04a      	b.n	b6fe <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b668:	f04f 0302 	mov.w	r3, #2
    b66c:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b66e:	f642 3350 	movw	r3, #11088	; 0x2b50
    b672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b676:	781b      	ldrb	r3, [r3, #0]
    b678:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b67a:	f642 3350 	movw	r3, #11088	; 0x2b50
    b67e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b682:	785b      	ldrb	r3, [r3, #1]
    b684:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b686:	f642 3350 	movw	r3, #11088	; 0x2b50
    b68a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b68e:	789b      	ldrb	r3, [r3, #2]
    b690:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b692:	f642 3350 	movw	r3, #11088	; 0x2b50
    b696:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b69a:	78db      	ldrb	r3, [r3, #3]
    b69c:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b69e:	f240 5392 	movw	r3, #1426	; 0x592
    b6a2:	8263      	strh	r3, [r4, #18]
    b6a4:	8a63      	ldrh	r3, [r4, #18]
    b6a6:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b6a8:	f04f 0301 	mov.w	r3, #1
    b6ac:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b6ae:	f04f 0300 	mov.w	r3, #0
    b6b2:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b6b4:	f04f 0301 	mov.w	r3, #1
    b6b8:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b6ba:	f04f 0303 	mov.w	r3, #3
    b6be:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b6c0:	f04f 0300 	mov.w	r3, #0
    b6c4:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b6c6:	f04f 0310 	mov.w	r3, #16
    b6ca:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b6cc:	f642 3354 	movw	r3, #11092	; 0x2b54
    b6d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6d4:	881b      	ldrh	r3, [r3, #0]
    b6d6:	4618      	mov	r0, r3
    b6d8:	f002 f9b6 	bl	da48 <htons>
    b6dc:	4603      	mov	r3, r0
    b6de:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b6e0:	887b      	ldrh	r3, [r7, #2]
    b6e2:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b6e4:	687b      	ldr	r3, [r7, #4]
    b6e6:	781b      	ldrb	r3, [r3, #0]
    b6e8:	7023      	strb	r3, [r4, #0]
    b6ea:	687b      	ldr	r3, [r7, #4]
    b6ec:	785b      	ldrb	r3, [r3, #1]
    b6ee:	7063      	strb	r3, [r4, #1]
    b6f0:	687b      	ldr	r3, [r7, #4]
    b6f2:	789b      	ldrb	r3, [r3, #2]
    b6f4:	70a3      	strb	r3, [r4, #2]
    b6f6:	687b      	ldr	r3, [r7, #4]
    b6f8:	78db      	ldrb	r3, [r3, #3]
    b6fa:	70e3      	strb	r3, [r4, #3]

		return conn;
    b6fc:	4623      	mov	r3, r4
	}
    b6fe:	4618      	mov	r0, r3
    b700:	f107 0708 	add.w	r7, r7, #8
    b704:	46bd      	mov	sp, r7
    b706:	bdb0      	pop	{r4, r5, r7, pc}

0000b708 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b708:	b480      	push	{r7}
    b70a:	b083      	sub	sp, #12
    b70c:	af00      	add	r7, sp, #0
    b70e:	4603      	mov	r3, r0
    b710:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b712:	f642 3356 	movw	r3, #11094	; 0x2b56
    b716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b71a:	f04f 0200 	mov.w	r2, #0
    b71e:	701a      	strb	r2, [r3, #0]
    b720:	e02a      	b.n	b778 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b722:	f642 3356 	movw	r3, #11094	; 0x2b56
    b726:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b72a:	781b      	ldrb	r3, [r3, #0]
    b72c:	461a      	mov	r2, r3
    b72e:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b732:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b736:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b73a:	88fa      	ldrh	r2, [r7, #6]
    b73c:	429a      	cmp	r2, r3
    b73e:	d10e      	bne.n	b75e <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b740:	f642 3356 	movw	r3, #11094	; 0x2b56
    b744:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b748:	781b      	ldrb	r3, [r3, #0]
    b74a:	461a      	mov	r2, r3
    b74c:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b754:	f04f 0100 	mov.w	r1, #0
    b758:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b75c:	e013      	b.n	b786 <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b75e:	f642 3356 	movw	r3, #11094	; 0x2b56
    b762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b766:	781b      	ldrb	r3, [r3, #0]
    b768:	f103 0301 	add.w	r3, r3, #1
    b76c:	b2da      	uxtb	r2, r3
    b76e:	f642 3356 	movw	r3, #11094	; 0x2b56
    b772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b776:	701a      	strb	r2, [r3, #0]
    b778:	f642 3356 	movw	r3, #11094	; 0x2b56
    b77c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b780:	781b      	ldrb	r3, [r3, #0]
    b782:	2b27      	cmp	r3, #39	; 0x27
    b784:	d9cd      	bls.n	b722 <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b786:	f107 070c 	add.w	r7, r7, #12
    b78a:	46bd      	mov	sp, r7
    b78c:	bc80      	pop	{r7}
    b78e:	4770      	bx	lr

0000b790 <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b790:	b480      	push	{r7}
    b792:	b083      	sub	sp, #12
    b794:	af00      	add	r7, sp, #0
    b796:	4603      	mov	r3, r0
    b798:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b79a:	f642 3356 	movw	r3, #11094	; 0x2b56
    b79e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7a2:	f04f 0200 	mov.w	r2, #0
    b7a6:	701a      	strb	r2, [r3, #0]
    b7a8:	e028      	b.n	b7fc <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b7aa:	f642 3356 	movw	r3, #11094	; 0x2b56
    b7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7b2:	781b      	ldrb	r3, [r3, #0]
    b7b4:	461a      	mov	r2, r3
    b7b6:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b7ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b7c2:	2b00      	cmp	r3, #0
    b7c4:	d10d      	bne.n	b7e2 <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b7c6:	f642 3356 	movw	r3, #11094	; 0x2b56
    b7ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ce:	781b      	ldrb	r3, [r3, #0]
    b7d0:	461a      	mov	r2, r3
    b7d2:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    b7d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7da:	88f9      	ldrh	r1, [r7, #6]
    b7dc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b7e0:	e013      	b.n	b80a <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b7e2:	f642 3356 	movw	r3, #11094	; 0x2b56
    b7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ea:	781b      	ldrb	r3, [r3, #0]
    b7ec:	f103 0301 	add.w	r3, r3, #1
    b7f0:	b2da      	uxtb	r2, r3
    b7f2:	f642 3356 	movw	r3, #11094	; 0x2b56
    b7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7fa:	701a      	strb	r2, [r3, #0]
    b7fc:	f642 3356 	movw	r3, #11094	; 0x2b56
    b800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b804:	781b      	ldrb	r3, [r3, #0]
    b806:	2b27      	cmp	r3, #39	; 0x27
    b808:	d9cf      	bls.n	b7aa <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b80a:	f107 070c 	add.w	r7, r7, #12
    b80e:	46bd      	mov	sp, r7
    b810:	bc80      	pop	{r7}
    b812:	4770      	bx	lr

0000b814 <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b814:	b580      	push	{r7, lr}
    b816:	b082      	sub	sp, #8
    b818:	af00      	add	r7, sp, #0
    b81a:	4603      	mov	r3, r0
    b81c:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b81e:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b826:	681b      	ldr	r3, [r3, #0]
    b828:	f103 0208 	add.w	r2, r3, #8
    b82c:	88fb      	ldrh	r3, [r7, #6]
    b82e:	4610      	mov	r0, r2
    b830:	4619      	mov	r1, r3
    b832:	f7ff fc7d 	bl	b130 <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b836:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b83e:	681a      	ldr	r2, [r3, #0]
    b840:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b844:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b848:	781b      	ldrb	r3, [r3, #0]
    b84a:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b84c:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b854:	681a      	ldr	r2, [r3, #0]
    b856:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b85a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b85e:	785b      	ldrb	r3, [r3, #1]
    b860:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b862:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b866:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b86a:	681a      	ldr	r2, [r3, #0]
    b86c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b874:	789b      	ldrb	r3, [r3, #2]
    b876:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b878:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b87c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b880:	681a      	ldr	r2, [r3, #0]
    b882:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    b886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b88a:	78db      	ldrb	r3, [r3, #3]
    b88c:	72d3      	strb	r3, [r2, #11]
}
    b88e:	f107 0708 	add.w	r7, r7, #8
    b892:	46bd      	mov	sp, r7
    b894:	bd80      	pop	{r7, pc}
    b896:	bf00      	nop

0000b898 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b898:	b590      	push	{r4, r7, lr}
    b89a:	b085      	sub	sp, #20
    b89c:	af00      	add	r7, sp, #0
    b89e:	4603      	mov	r3, r0
    b8a0:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b8a2:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    b8a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8aa:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b8ac:	f240 236c 	movw	r3, #620	; 0x26c
    b8b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8b4:	681b      	ldr	r3, [r3, #0]
    b8b6:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b8ba:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    b8be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8c2:	601a      	str	r2, [r3, #0]
    b8c4:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    b8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8cc:	681a      	ldr	r2, [r3, #0]
    b8ce:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    b8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8d6:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b8d8:	79fb      	ldrb	r3, [r7, #7]
    b8da:	2b03      	cmp	r3, #3
    b8dc:	d114      	bne.n	b908 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b8de:	7e63      	ldrb	r3, [r4, #25]
    b8e0:	f003 030f 	and.w	r3, r3, #15
    b8e4:	2b03      	cmp	r3, #3
    b8e6:	f042 807c 	bne.w	d9e2 <uip_process+0x214a>
    b8ea:	8a23      	ldrh	r3, [r4, #16]
    b8ec:	2b00      	cmp	r3, #0
    b8ee:	f042 807a 	bne.w	d9e6 <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b8f2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    b8f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8fa:	f04f 0208 	mov.w	r2, #8
    b8fe:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b900:	f003 fcd0 	bl	f2a4 <httpd_appcall>
			goto appsend;
    b904:	f001 bcbc 	b.w	d280 <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b908:	79fb      	ldrb	r3, [r7, #7]
    b90a:	2b02      	cmp	r3, #2
    b90c:	f040 8109 	bne.w	bb22 <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b910:	f642 3350 	movw	r3, #11088	; 0x2b50
    b914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b918:	78db      	ldrb	r3, [r3, #3]
    b91a:	f103 0301 	add.w	r3, r3, #1
    b91e:	b2da      	uxtb	r2, r3
    b920:	f642 3350 	movw	r3, #11088	; 0x2b50
    b924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b928:	70da      	strb	r2, [r3, #3]
    b92a:	f642 3350 	movw	r3, #11088	; 0x2b50
    b92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b932:	78db      	ldrb	r3, [r3, #3]
    b934:	2b00      	cmp	r3, #0
    b936:	d134      	bne.n	b9a2 <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b938:	f642 3350 	movw	r3, #11088	; 0x2b50
    b93c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b940:	789b      	ldrb	r3, [r3, #2]
    b942:	f103 0301 	add.w	r3, r3, #1
    b946:	b2da      	uxtb	r2, r3
    b948:	f642 3350 	movw	r3, #11088	; 0x2b50
    b94c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b950:	709a      	strb	r2, [r3, #2]
    b952:	f642 3350 	movw	r3, #11088	; 0x2b50
    b956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b95a:	789b      	ldrb	r3, [r3, #2]
    b95c:	2b00      	cmp	r3, #0
    b95e:	d120      	bne.n	b9a2 <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b960:	f642 3350 	movw	r3, #11088	; 0x2b50
    b964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b968:	785b      	ldrb	r3, [r3, #1]
    b96a:	f103 0301 	add.w	r3, r3, #1
    b96e:	b2da      	uxtb	r2, r3
    b970:	f642 3350 	movw	r3, #11088	; 0x2b50
    b974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b978:	705a      	strb	r2, [r3, #1]
    b97a:	f642 3350 	movw	r3, #11088	; 0x2b50
    b97e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b982:	785b      	ldrb	r3, [r3, #1]
    b984:	2b00      	cmp	r3, #0
    b986:	d10c      	bne.n	b9a2 <uip_process+0x10a>
				{
					++iss[ 0 ];
    b988:	f642 3350 	movw	r3, #11088	; 0x2b50
    b98c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b990:	781b      	ldrb	r3, [r3, #0]
    b992:	f103 0301 	add.w	r3, r3, #1
    b996:	b2da      	uxtb	r2, r3
    b998:	f642 3350 	movw	r3, #11088	; 0x2b50
    b99c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9a0:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b9a2:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    b9a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9aa:	f04f 0200 	mov.w	r2, #0
    b9ae:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b9b0:	f64c 0338 	movw	r3, #51256	; 0xc838
    b9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9b8:	f04f 0200 	mov.w	r2, #0
    b9bc:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b9be:	7e63      	ldrb	r3, [r4, #25]
    b9c0:	2b07      	cmp	r3, #7
    b9c2:	d002      	beq.n	b9ca <uip_process+0x132>
    b9c4:	7e63      	ldrb	r3, [r4, #25]
    b9c6:	2b05      	cmp	r3, #5
    b9c8:	d10d      	bne.n	b9e6 <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b9ca:	7ea3      	ldrb	r3, [r4, #26]
    b9cc:	f103 0301 	add.w	r3, r3, #1
    b9d0:	b2db      	uxtb	r3, r3
    b9d2:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b9d4:	7ea3      	ldrb	r3, [r4, #26]
    b9d6:	2b78      	cmp	r3, #120	; 0x78
    b9d8:	d102      	bne.n	b9e0 <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b9da:	f04f 0300 	mov.w	r3, #0
    b9de:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b9e0:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b9e2:	f002 b81d 	b.w	da20 <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b9e6:	7e63      	ldrb	r3, [r4, #25]
    b9e8:	2b00      	cmp	r3, #0
    b9ea:	f001 87fe 	beq.w	d9ea <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b9ee:	8a23      	ldrh	r3, [r4, #16]
    b9f0:	2b00      	cmp	r3, #0
    b9f2:	f000 8085 	beq.w	bb00 <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b9f6:	7ea3      	ldrb	r3, [r4, #26]
    b9f8:	2b00      	cmp	r3, #0
    b9fa:	bf14      	ite	ne
    b9fc:	2200      	movne	r2, #0
    b9fe:	2201      	moveq	r2, #1
    ba00:	b2d2      	uxtb	r2, r2
    ba02:	f103 33ff 	add.w	r3, r3, #4294967295
    ba06:	b2db      	uxtb	r3, r3
    ba08:	76a3      	strb	r3, [r4, #26]
    ba0a:	2a00      	cmp	r2, #0
    ba0c:	f001 87ef 	beq.w	d9ee <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    ba10:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    ba12:	2b08      	cmp	r3, #8
    ba14:	d008      	beq.n	ba28 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    ba16:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    ba18:	2b02      	cmp	r3, #2
    ba1a:	d002      	beq.n	ba22 <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    ba1c:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    ba1e:	2b01      	cmp	r3, #1
    ba20:	d11b      	bne.n	ba5a <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    ba22:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    ba24:	2b05      	cmp	r3, #5
    ba26:	d118      	bne.n	ba5a <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    ba28:	f04f 0300 	mov.w	r3, #0
    ba2c:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    ba2e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ba32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba36:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    ba3a:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    ba3c:	f003 fc32 	bl	f2a4 <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    ba40:	f240 236c 	movw	r3, #620	; 0x26c
    ba44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba48:	681b      	ldr	r3, [r3, #0]
    ba4a:	f103 030e 	add.w	r3, r3, #14
    ba4e:	f04f 0214 	mov.w	r2, #20
    ba52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    ba56:	f001 bd9e 	b.w	d596 <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    ba5a:	7ee3      	ldrb	r3, [r4, #27]
    ba5c:	2b04      	cmp	r3, #4
    ba5e:	d806      	bhi.n	ba6e <uip_process+0x1d6>
    ba60:	7ee3      	ldrb	r3, [r4, #27]
    ba62:	f04f 0203 	mov.w	r2, #3
    ba66:	fa02 f303 	lsl.w	r3, r2, r3
    ba6a:	b2db      	uxtb	r3, r3
    ba6c:	e001      	b.n	ba72 <uip_process+0x1da>
    ba6e:	f04f 0330 	mov.w	r3, #48	; 0x30
    ba72:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    ba74:	7ee3      	ldrb	r3, [r4, #27]
    ba76:	f103 0301 	add.w	r3, r3, #1
    ba7a:	b2db      	uxtb	r3, r3
    ba7c:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    ba7e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    ba82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    ba88:	f103 0301 	add.w	r3, r3, #1
    ba8c:	b29a      	uxth	r2, r3
    ba8e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    ba92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba96:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    ba98:	7e63      	ldrb	r3, [r4, #25]
    ba9a:	f003 030f 	and.w	r3, r3, #15
    ba9e:	f103 33ff 	add.w	r3, r3, #4294967295
    baa2:	2b07      	cmp	r3, #7
    baa4:	f201 87a5 	bhi.w	d9f2 <uip_process+0x215a>
    baa8:	a201      	add	r2, pc, #4	; (adr r2, bab0 <uip_process+0x218>)
    baaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    baae:	bf00      	nop
    bab0:	0000c987 	.word	0x0000c987
    bab4:	0000bad1 	.word	0x0000bad1
    bab8:	0000baeb 	.word	0x0000baeb
    babc:	0000d0e9 	.word	0x0000d0e9
    bac0:	0000d9f3 	.word	0x0000d9f3
    bac4:	0000d0e9 	.word	0x0000d0e9
    bac8:	0000d9f3 	.word	0x0000d9f3
    bacc:	0000d0e9 	.word	0x0000d0e9
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    bad0:	f240 236c 	movw	r3, #620	; 0x26c
    bad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bad8:	681b      	ldr	r3, [r3, #0]
    bada:	f103 030e 	add.w	r3, r3, #14
    bade:	f04f 0200 	mov.w	r2, #0
    bae2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    bae6:	f000 bf5e 	b.w	c9a6 <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    baea:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    baee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baf2:	f04f 0204 	mov.w	r2, #4
    baf6:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    baf8:	f003 fbd4 	bl	f2a4 <httpd_appcall>
							goto apprexmit;
    bafc:	f001 bc39 	b.w	d372 <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    bb00:	7e63      	ldrb	r3, [r4, #25]
    bb02:	f003 030f 	and.w	r3, r3, #15
    bb06:	2b03      	cmp	r3, #3
    bb08:	f041 8775 	bne.w	d9f6 <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    bb0c:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    bb10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb14:	f04f 0208 	mov.w	r2, #8
    bb18:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    bb1a:	f003 fbc3 	bl	f2a4 <httpd_appcall>
				goto appsend;
    bb1e:	f001 bbaf 	b.w	d280 <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    bb22:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb2a:	881b      	ldrh	r3, [r3, #0]
    bb2c:	f103 0301 	add.w	r3, r3, #1
    bb30:	b29a      	uxth	r2, r3
    bb32:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb3a:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    bb3c:	f240 236c 	movw	r3, #620	; 0x26c
    bb40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb44:	681b      	ldr	r3, [r3, #0]
    bb46:	f103 030e 	add.w	r3, r3, #14
    bb4a:	781b      	ldrb	r3, [r3, #0]
    bb4c:	2b45      	cmp	r3, #69	; 0x45
    bb4e:	d01b      	beq.n	bb88 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    bb50:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb58:	88db      	ldrh	r3, [r3, #6]
    bb5a:	f103 0301 	add.w	r3, r3, #1
    bb5e:	b29a      	uxth	r2, r3
    bb60:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb68:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    bb6a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb72:	891b      	ldrh	r3, [r3, #8]
    bb74:	f103 0301 	add.w	r3, r3, #1
    bb78:	b29a      	uxth	r2, r3
    bb7a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bb7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb82:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    bb84:	f001 bf4c 	b.w	da20 <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    bb88:	f240 236c 	movw	r3, #620	; 0x26c
    bb8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb90:	681b      	ldr	r3, [r3, #0]
    bb92:	f103 030e 	add.w	r3, r3, #14
    bb96:	789b      	ldrb	r3, [r3, #2]
    bb98:	ea4f 2203 	mov.w	r2, r3, lsl #8
    bb9c:	f240 236c 	movw	r3, #620	; 0x26c
    bba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bba4:	681b      	ldr	r3, [r3, #0]
    bba6:	f103 030e 	add.w	r3, r3, #14
    bbaa:	78db      	ldrb	r3, [r3, #3]
    bbac:	441a      	add	r2, r3
    bbae:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    bbb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbb6:	881b      	ldrh	r3, [r3, #0]
    bbb8:	429a      	cmp	r2, r3
    bbba:	f301 871e 	bgt.w	d9fa <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    bbbe:	f240 236c 	movw	r3, #620	; 0x26c
    bbc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbc6:	681b      	ldr	r3, [r3, #0]
    bbc8:	f103 030e 	add.w	r3, r3, #14
    bbcc:	789b      	ldrb	r3, [r3, #2]
    bbce:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bbd2:	b29a      	uxth	r2, r3
    bbd4:	f240 236c 	movw	r3, #620	; 0x26c
    bbd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbdc:	681b      	ldr	r3, [r3, #0]
    bbde:	f103 030e 	add.w	r3, r3, #14
    bbe2:	78db      	ldrb	r3, [r3, #3]
    bbe4:	4413      	add	r3, r2
    bbe6:	b29a      	uxth	r2, r3
    bbe8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    bbec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbf0:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    bbf2:	f240 236c 	movw	r3, #620	; 0x26c
    bbf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbfa:	681b      	ldr	r3, [r3, #0]
    bbfc:	f103 030e 	add.w	r3, r3, #14
    bc00:	799b      	ldrb	r3, [r3, #6]
    bc02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bc06:	2b00      	cmp	r3, #0
    bc08:	d109      	bne.n	bc1e <uip_process+0x386>
    bc0a:	f240 236c 	movw	r3, #620	; 0x26c
    bc0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc12:	681b      	ldr	r3, [r3, #0]
    bc14:	f103 030e 	add.w	r3, r3, #14
    bc18:	79db      	ldrb	r3, [r3, #7]
    bc1a:	2b00      	cmp	r3, #0
    bc1c:	d01b      	beq.n	bc56 <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    bc1e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bc22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc26:	88db      	ldrh	r3, [r3, #6]
    bc28:	f103 0301 	add.w	r3, r3, #1
    bc2c:	b29a      	uxth	r2, r3
    bc2e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bc32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc36:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    bc38:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bc3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc40:	89db      	ldrh	r3, [r3, #14]
    bc42:	f103 0301 	add.w	r3, r3, #1
    bc46:	b29a      	uxth	r2, r3
    bc48:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bc4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc50:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    bc52:	f001 bee5 	b.w	da20 <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    bc56:	f64c 0334 	movw	r3, #51252	; 0xc834
    bc5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc5e:	881a      	ldrh	r2, [r3, #0]
    bc60:	f246 23b4 	movw	r3, #25268	; 0x62b4
    bc64:	f2c0 0301 	movt	r3, #1
    bc68:	881b      	ldrh	r3, [r3, #0]
    bc6a:	429a      	cmp	r2, r3
    bc6c:	d10b      	bne.n	bc86 <uip_process+0x3ee>
    bc6e:	f64c 0334 	movw	r3, #51252	; 0xc834
    bc72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc76:	885a      	ldrh	r2, [r3, #2]
    bc78:	f246 23b4 	movw	r3, #25268	; 0x62b4
    bc7c:	f2c0 0301 	movt	r3, #1
    bc80:	885b      	ldrh	r3, [r3, #2]
    bc82:	429a      	cmp	r2, r3
    bc84:	d038      	beq.n	bcf8 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    bc86:	f240 236c 	movw	r3, #620	; 0x26c
    bc8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc8e:	681b      	ldr	r3, [r3, #0]
    bc90:	f103 030e 	add.w	r3, r3, #14
    bc94:	7c1a      	ldrb	r2, [r3, #16]
    bc96:	7c5b      	ldrb	r3, [r3, #17]
    bc98:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc9c:	ea43 0302 	orr.w	r3, r3, r2
    bca0:	b29a      	uxth	r2, r3
    bca2:	f64c 0334 	movw	r3, #51252	; 0xc834
    bca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcaa:	881b      	ldrh	r3, [r3, #0]
    bcac:	429a      	cmp	r2, r3
    bcae:	d114      	bne.n	bcda <uip_process+0x442>
    bcb0:	f240 236c 	movw	r3, #620	; 0x26c
    bcb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcb8:	681b      	ldr	r3, [r3, #0]
    bcba:	f103 030e 	add.w	r3, r3, #14
    bcbe:	7c9a      	ldrb	r2, [r3, #18]
    bcc0:	7cdb      	ldrb	r3, [r3, #19]
    bcc2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bcc6:	ea43 0302 	orr.w	r3, r3, r2
    bcca:	b29a      	uxth	r2, r3
    bccc:	f64c 0334 	movw	r3, #51252	; 0xc834
    bcd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcd4:	885b      	ldrh	r3, [r3, #2]
    bcd6:	429a      	cmp	r2, r3
    bcd8:	d00e      	beq.n	bcf8 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    bcda:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bcde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bce2:	88db      	ldrh	r3, [r3, #6]
    bce4:	f103 0301 	add.w	r3, r3, #1
    bce8:	b29a      	uxth	r2, r3
    bcea:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bcee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcf2:	80da      	strh	r2, [r3, #6]
				goto drop;
    bcf4:	f001 be94 	b.w	da20 <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    bcf8:	f7ff fb24 	bl	b344 <uip_ipchksum>
    bcfc:	4603      	mov	r3, r0
    bcfe:	461a      	mov	r2, r3
    bd00:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bd04:	429a      	cmp	r2, r3
    bd06:	d01b      	beq.n	bd40 <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    bd08:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd10:	88db      	ldrh	r3, [r3, #6]
    bd12:	f103 0301 	add.w	r3, r3, #1
    bd16:	b29a      	uxth	r2, r3
    bd18:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd20:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    bd22:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd2a:	8a1b      	ldrh	r3, [r3, #16]
    bd2c:	f103 0301 	add.w	r3, r3, #1
    bd30:	b29a      	uxth	r2, r3
    bd32:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd3a:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    bd3c:	f001 be70 	b.w	da20 <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    bd40:	f240 236c 	movw	r3, #620	; 0x26c
    bd44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd48:	681b      	ldr	r3, [r3, #0]
    bd4a:	f103 030e 	add.w	r3, r3, #14
    bd4e:	7a5b      	ldrb	r3, [r3, #9]
    bd50:	2b06      	cmp	r3, #6
    bd52:	f000 8151 	beq.w	bff8 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    bd56:	f240 236c 	movw	r3, #620	; 0x26c
    bd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd5e:	681b      	ldr	r3, [r3, #0]
    bd60:	f103 030e 	add.w	r3, r3, #14
    bd64:	7a5b      	ldrb	r3, [r3, #9]
    bd66:	2b01      	cmp	r3, #1
    bd68:	d01b      	beq.n	bda2 <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    bd6a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd72:	88db      	ldrh	r3, [r3, #6]
    bd74:	f103 0301 	add.w	r3, r3, #1
    bd78:	b29a      	uxth	r2, r3
    bd7a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd82:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    bd84:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd8c:	8a5b      	ldrh	r3, [r3, #18]
    bd8e:	f103 0301 	add.w	r3, r3, #1
    bd92:	b29a      	uxth	r2, r3
    bd94:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bd98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd9c:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    bd9e:	f001 be3f 	b.w	da20 <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    bda2:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bda6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdaa:	8a9b      	ldrh	r3, [r3, #20]
    bdac:	f103 0301 	add.w	r3, r3, #1
    bdb0:	b29a      	uxth	r2, r3
    bdb2:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bdb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdba:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    bdbc:	f240 236c 	movw	r3, #620	; 0x26c
    bdc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdc4:	681b      	ldr	r3, [r3, #0]
    bdc6:	f103 030e 	add.w	r3, r3, #14
    bdca:	7d1b      	ldrb	r3, [r3, #20]
    bdcc:	2b08      	cmp	r3, #8
    bdce:	d01b      	beq.n	be08 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    bdd0:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bdd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd8:	8b1b      	ldrh	r3, [r3, #24]
    bdda:	f103 0301 	add.w	r3, r3, #1
    bdde:	b29a      	uxth	r2, r3
    bde0:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bde4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bde8:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    bdea:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bdee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdf2:	8b5b      	ldrh	r3, [r3, #26]
    bdf4:	f103 0301 	add.w	r3, r3, #1
    bdf8:	b29a      	uxth	r2, r3
    bdfa:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bdfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be02:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    be04:	f001 be0c 	b.w	da20 <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    be08:	f240 236c 	movw	r3, #620	; 0x26c
    be0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be10:	681b      	ldr	r3, [r3, #0]
    be12:	f103 030e 	add.w	r3, r3, #14
    be16:	f04f 0200 	mov.w	r2, #0
    be1a:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    be1c:	f240 236c 	movw	r3, #620	; 0x26c
    be20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be24:	681b      	ldr	r3, [r3, #0]
    be26:	f103 030e 	add.w	r3, r3, #14
    be2a:	7d9a      	ldrb	r2, [r3, #22]
    be2c:	7ddb      	ldrb	r3, [r3, #23]
    be2e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    be32:	ea43 0302 	orr.w	r3, r3, r2
    be36:	b29a      	uxth	r2, r3
    be38:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    be3c:	429a      	cmp	r2, r3
    be3e:	d927      	bls.n	be90 <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    be40:	f240 236c 	movw	r3, #620	; 0x26c
    be44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be48:	681b      	ldr	r3, [r3, #0]
    be4a:	f103 020e 	add.w	r2, r3, #14
    be4e:	f240 236c 	movw	r3, #620	; 0x26c
    be52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be56:	681b      	ldr	r3, [r3, #0]
    be58:	f103 030e 	add.w	r3, r3, #14
    be5c:	7d99      	ldrb	r1, [r3, #22]
    be5e:	7ddb      	ldrb	r3, [r3, #23]
    be60:	ea4f 2303 	mov.w	r3, r3, lsl #8
    be64:	ea43 0301 	orr.w	r3, r3, r1
    be68:	b29b      	uxth	r3, r3
    be6a:	f103 0309 	add.w	r3, r3, #9
    be6e:	b29b      	uxth	r3, r3
    be70:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    be74:	f04f 0000 	mov.w	r0, #0
    be78:	ea40 0101 	orr.w	r1, r0, r1
    be7c:	7591      	strb	r1, [r2, #22]
    be7e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    be82:	b29b      	uxth	r3, r3
    be84:	f04f 0100 	mov.w	r1, #0
    be88:	ea41 0303 	orr.w	r3, r1, r3
    be8c:	75d3      	strb	r3, [r2, #23]
    be8e:	e026      	b.n	bede <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    be90:	f240 236c 	movw	r3, #620	; 0x26c
    be94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be98:	681b      	ldr	r3, [r3, #0]
    be9a:	f103 020e 	add.w	r2, r3, #14
    be9e:	f240 236c 	movw	r3, #620	; 0x26c
    bea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bea6:	681b      	ldr	r3, [r3, #0]
    bea8:	f103 030e 	add.w	r3, r3, #14
    beac:	7d99      	ldrb	r1, [r3, #22]
    beae:	7ddb      	ldrb	r3, [r3, #23]
    beb0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    beb4:	ea43 0301 	orr.w	r3, r3, r1
    beb8:	b29b      	uxth	r3, r3
    beba:	f103 0308 	add.w	r3, r3, #8
    bebe:	b29b      	uxth	r3, r3
    bec0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bec4:	f04f 0000 	mov.w	r0, #0
    bec8:	ea40 0101 	orr.w	r1, r0, r1
    becc:	7591      	strb	r1, [r2, #22]
    bece:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bed2:	b29b      	uxth	r3, r3
    bed4:	f04f 0100 	mov.w	r1, #0
    bed8:	ea41 0303 	orr.w	r3, r1, r3
    bedc:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    bede:	f240 236c 	movw	r3, #620	; 0x26c
    bee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bee6:	681b      	ldr	r3, [r3, #0]
    bee8:	f103 020e 	add.w	r2, r3, #14
    beec:	f240 236c 	movw	r3, #620	; 0x26c
    bef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bef4:	681b      	ldr	r3, [r3, #0]
    bef6:	f103 030e 	add.w	r3, r3, #14
    befa:	7b1b      	ldrb	r3, [r3, #12]
    befc:	7413      	strb	r3, [r2, #16]
    befe:	f240 236c 	movw	r3, #620	; 0x26c
    bf02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf06:	681b      	ldr	r3, [r3, #0]
    bf08:	f103 020e 	add.w	r2, r3, #14
    bf0c:	f240 236c 	movw	r3, #620	; 0x26c
    bf10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf14:	681b      	ldr	r3, [r3, #0]
    bf16:	f103 030e 	add.w	r3, r3, #14
    bf1a:	7b5b      	ldrb	r3, [r3, #13]
    bf1c:	7453      	strb	r3, [r2, #17]
    bf1e:	f240 236c 	movw	r3, #620	; 0x26c
    bf22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf26:	681b      	ldr	r3, [r3, #0]
    bf28:	f103 020e 	add.w	r2, r3, #14
    bf2c:	f240 236c 	movw	r3, #620	; 0x26c
    bf30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf34:	681b      	ldr	r3, [r3, #0]
    bf36:	f103 030e 	add.w	r3, r3, #14
    bf3a:	7b9b      	ldrb	r3, [r3, #14]
    bf3c:	7493      	strb	r3, [r2, #18]
    bf3e:	f240 236c 	movw	r3, #620	; 0x26c
    bf42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf46:	681b      	ldr	r3, [r3, #0]
    bf48:	f103 020e 	add.w	r2, r3, #14
    bf4c:	f240 236c 	movw	r3, #620	; 0x26c
    bf50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf54:	681b      	ldr	r3, [r3, #0]
    bf56:	f103 030e 	add.w	r3, r3, #14
    bf5a:	7bdb      	ldrb	r3, [r3, #15]
    bf5c:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bf5e:	f240 236c 	movw	r3, #620	; 0x26c
    bf62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf66:	681b      	ldr	r3, [r3, #0]
    bf68:	f103 020e 	add.w	r2, r3, #14
    bf6c:	f64c 0334 	movw	r3, #51252	; 0xc834
    bf70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf74:	781b      	ldrb	r3, [r3, #0]
    bf76:	7313      	strb	r3, [r2, #12]
    bf78:	f240 236c 	movw	r3, #620	; 0x26c
    bf7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf80:	681b      	ldr	r3, [r3, #0]
    bf82:	f103 020e 	add.w	r2, r3, #14
    bf86:	f64c 0334 	movw	r3, #51252	; 0xc834
    bf8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf8e:	785b      	ldrb	r3, [r3, #1]
    bf90:	7353      	strb	r3, [r2, #13]
    bf92:	f240 236c 	movw	r3, #620	; 0x26c
    bf96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf9a:	681b      	ldr	r3, [r3, #0]
    bf9c:	f103 020e 	add.w	r2, r3, #14
    bfa0:	f64c 0334 	movw	r3, #51252	; 0xc834
    bfa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfa8:	789b      	ldrb	r3, [r3, #2]
    bfaa:	7393      	strb	r3, [r2, #14]
    bfac:	f240 236c 	movw	r3, #620	; 0x26c
    bfb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfb4:	681b      	ldr	r3, [r3, #0]
    bfb6:	f103 020e 	add.w	r2, r3, #14
    bfba:	f64c 0334 	movw	r3, #51252	; 0xc834
    bfbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfc2:	78db      	ldrb	r3, [r3, #3]
    bfc4:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    bfc6:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bfca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfce:	8adb      	ldrh	r3, [r3, #22]
    bfd0:	f103 0301 	add.w	r3, r3, #1
    bfd4:	b29a      	uxth	r2, r3
    bfd6:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bfda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfde:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    bfe0:	f240 236c 	movw	r3, #620	; 0x26c
    bfe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfe8:	681b      	ldr	r3, [r3, #0]
    bfea:	f103 030e 	add.w	r3, r3, #14
    bfee:	f04f 0240 	mov.w	r2, #64	; 0x40
    bff2:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    bff4:	f001 bc57 	b.w	d8a6 <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    bff8:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    bffa:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    bffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c002:	8bdb      	ldrh	r3, [r3, #30]
    c004:	f103 0301 	add.w	r3, r3, #1
    c008:	b29a      	uxth	r2, r3
    c00a:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c00e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c012:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    c014:	f7ff fa0e 	bl	b434 <uip_tcpchksum>
    c018:	4603      	mov	r3, r0
    c01a:	461a      	mov	r2, r3
    c01c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    c020:	429a      	cmp	r2, r3
    c022:	d01b      	beq.n	c05c <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    c024:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c02c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    c02e:	f103 0301 	add.w	r3, r3, #1
    c032:	b29a      	uxth	r2, r3
    c034:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c03c:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    c03e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c042:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c046:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    c048:	f103 0301 	add.w	r3, r3, #1
    c04c:	b29a      	uxth	r2, r3
    c04e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c056:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    c058:	f001 bce2 	b.w	da20 <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    c05c:	f24a 74c4 	movw	r4, #42948	; 0xa7c4
    c060:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c064:	e049      	b.n	c0fa <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    c066:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c068:	2b00      	cmp	r3, #0
    c06a:	d044      	beq.n	c0f6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    c06c:	f240 236c 	movw	r3, #620	; 0x26c
    c070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c074:	681b      	ldr	r3, [r3, #0]
    c076:	f103 030e 	add.w	r3, r3, #14
    c07a:	7d9a      	ldrb	r2, [r3, #22]
    c07c:	7ddb      	ldrb	r3, [r3, #23]
    c07e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c082:	ea43 0302 	orr.w	r3, r3, r2
    c086:	b29a      	uxth	r2, r3
    c088:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c08a:	429a      	cmp	r2, r3
    c08c:	d133      	bne.n	c0f6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    c08e:	f240 236c 	movw	r3, #620	; 0x26c
    c092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c096:	681b      	ldr	r3, [r3, #0]
    c098:	f103 030e 	add.w	r3, r3, #14
    c09c:	7d1a      	ldrb	r2, [r3, #20]
    c09e:	7d5b      	ldrb	r3, [r3, #21]
    c0a0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c0a4:	ea43 0302 	orr.w	r3, r3, r2
    c0a8:	b29a      	uxth	r2, r3
    c0aa:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c0ac:	429a      	cmp	r2, r3
    c0ae:	d122      	bne.n	c0f6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    c0b0:	f240 236c 	movw	r3, #620	; 0x26c
    c0b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0b8:	681b      	ldr	r3, [r3, #0]
    c0ba:	f103 030e 	add.w	r3, r3, #14
    c0be:	7b1a      	ldrb	r2, [r3, #12]
    c0c0:	7b5b      	ldrb	r3, [r3, #13]
    c0c2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c0c6:	ea43 0302 	orr.w	r3, r3, r2
    c0ca:	b29a      	uxth	r2, r3
    c0cc:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c0ce:	429a      	cmp	r2, r3
    c0d0:	d111      	bne.n	c0f6 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    c0d2:	f240 236c 	movw	r3, #620	; 0x26c
    c0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0da:	681b      	ldr	r3, [r3, #0]
    c0dc:	f103 030e 	add.w	r3, r3, #14
    c0e0:	7b9a      	ldrb	r2, [r3, #14]
    c0e2:	7bdb      	ldrb	r3, [r3, #15]
    c0e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c0e8:	ea43 0302 	orr.w	r3, r3, r2
    c0ec:	b29a      	uxth	r2, r3
    c0ee:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    c0f0:	429a      	cmp	r2, r3
    c0f2:	f000 84ad 	beq.w	ca50 <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    c0f6:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    c0fa:	4b30      	ldr	r3, [pc, #192]	; (c1bc <uip_process+0x924>)
    c0fc:	429c      	cmp	r4, r3
    c0fe:	d9b2      	bls.n	c066 <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    c100:	f240 236c 	movw	r3, #620	; 0x26c
    c104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c108:	681b      	ldr	r3, [r3, #0]
    c10a:	f103 030e 	add.w	r3, r3, #14
    c10e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c112:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c116:	2b02      	cmp	r3, #2
    c118:	d152      	bne.n	c1c0 <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    c11a:	f240 236c 	movw	r3, #620	; 0x26c
    c11e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c122:	681b      	ldr	r3, [r3, #0]
    c124:	f103 030e 	add.w	r3, r3, #14
    c128:	7d9a      	ldrb	r2, [r3, #22]
    c12a:	7ddb      	ldrb	r3, [r3, #23]
    c12c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c130:	ea43 0302 	orr.w	r3, r3, r2
    c134:	b29a      	uxth	r2, r3
    c136:	f642 3358 	movw	r3, #11096	; 0x2b58
    c13a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c13e:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    c140:	f642 3356 	movw	r3, #11094	; 0x2b56
    c144:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c148:	f04f 0200 	mov.w	r2, #0
    c14c:	701a      	strb	r2, [r3, #0]
    c14e:	e020      	b.n	c192 <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    c150:	f642 3356 	movw	r3, #11094	; 0x2b56
    c154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c158:	781b      	ldrb	r3, [r3, #0]
    c15a:	461a      	mov	r2, r3
    c15c:	f24c 73a4 	movw	r3, #51108	; 0xc7a4
    c160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c164:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    c168:	f642 3358 	movw	r3, #11096	; 0x2b58
    c16c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c170:	881b      	ldrh	r3, [r3, #0]
    c172:	429a      	cmp	r2, r3
    c174:	f000 8206 	beq.w	c584 <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    c178:	f642 3356 	movw	r3, #11094	; 0x2b56
    c17c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c180:	781b      	ldrb	r3, [r3, #0]
    c182:	f103 0301 	add.w	r3, r3, #1
    c186:	b2da      	uxtb	r2, r3
    c188:	f642 3356 	movw	r3, #11094	; 0x2b56
    c18c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c190:	701a      	strb	r2, [r3, #0]
    c192:	f642 3356 	movw	r3, #11094	; 0x2b56
    c196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c19a:	781b      	ldrb	r3, [r3, #0]
    c19c:	2b27      	cmp	r3, #39	; 0x27
    c19e:	d9d7      	bls.n	c150 <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    c1a0:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    c1aa:	f103 0301 	add.w	r3, r3, #1
    c1ae:	b29a      	uxth	r2, r3
    c1b0:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c1b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1b8:	85da      	strh	r2, [r3, #46]	; 0x2e
    c1ba:	e002      	b.n	c1c2 <uip_process+0x92a>
    c1bc:	2000c6d8 	.word	0x2000c6d8
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    c1c0:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    c1c2:	f240 236c 	movw	r3, #620	; 0x26c
    c1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1ca:	681b      	ldr	r3, [r3, #0]
    c1cc:	f103 030e 	add.w	r3, r3, #14
    c1d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c1d4:	f003 0304 	and.w	r3, r3, #4
    c1d8:	2b00      	cmp	r3, #0
    c1da:	f041 8410 	bne.w	d9fe <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    c1de:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c1e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    c1e8:	f103 0301 	add.w	r3, r3, #1
    c1ec:	b29a      	uxth	r2, r3
    c1ee:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1f6:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    c1f8:	f240 236c 	movw	r3, #620	; 0x26c
    c1fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c200:	681b      	ldr	r3, [r3, #0]
    c202:	f103 030e 	add.w	r3, r3, #14
    c206:	f04f 0214 	mov.w	r2, #20
    c20a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    c20e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    c212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c216:	f04f 0228 	mov.w	r2, #40	; 0x28
    c21a:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    c21c:	f240 236c 	movw	r3, #620	; 0x26c
    c220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c224:	681b      	ldr	r3, [r3, #0]
    c226:	f103 030e 	add.w	r3, r3, #14
    c22a:	f04f 0250 	mov.w	r2, #80	; 0x50
    c22e:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    c232:	f240 236c 	movw	r3, #620	; 0x26c
    c236:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c23a:	681b      	ldr	r3, [r3, #0]
    c23c:	f103 030e 	add.w	r3, r3, #14
    c240:	7eda      	ldrb	r2, [r3, #27]
    c242:	f642 3356 	movw	r3, #11094	; 0x2b56
    c246:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c24a:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    c24c:	f240 236c 	movw	r3, #620	; 0x26c
    c250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c254:	681b      	ldr	r3, [r3, #0]
    c256:	f103 020e 	add.w	r2, r3, #14
    c25a:	f240 236c 	movw	r3, #620	; 0x26c
    c25e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c262:	681b      	ldr	r3, [r3, #0]
    c264:	f103 030e 	add.w	r3, r3, #14
    c268:	7fdb      	ldrb	r3, [r3, #31]
    c26a:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    c26c:	f240 236c 	movw	r3, #620	; 0x26c
    c270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c274:	681b      	ldr	r3, [r3, #0]
    c276:	f103 020e 	add.w	r2, r3, #14
    c27a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c27e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c282:	781b      	ldrb	r3, [r3, #0]
    c284:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    c286:	f240 236c 	movw	r3, #620	; 0x26c
    c28a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c28e:	681b      	ldr	r3, [r3, #0]
    c290:	f103 030e 	add.w	r3, r3, #14
    c294:	7e9a      	ldrb	r2, [r3, #26]
    c296:	f642 3356 	movw	r3, #11094	; 0x2b56
    c29a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c29e:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    c2a0:	f240 236c 	movw	r3, #620	; 0x26c
    c2a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2a8:	681b      	ldr	r3, [r3, #0]
    c2aa:	f103 020e 	add.w	r2, r3, #14
    c2ae:	f240 236c 	movw	r3, #620	; 0x26c
    c2b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2b6:	681b      	ldr	r3, [r3, #0]
    c2b8:	f103 030e 	add.w	r3, r3, #14
    c2bc:	7f9b      	ldrb	r3, [r3, #30]
    c2be:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    c2c0:	f240 236c 	movw	r3, #620	; 0x26c
    c2c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2c8:	681b      	ldr	r3, [r3, #0]
    c2ca:	f103 020e 	add.w	r2, r3, #14
    c2ce:	f642 3356 	movw	r3, #11094	; 0x2b56
    c2d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2d6:	781b      	ldrb	r3, [r3, #0]
    c2d8:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    c2da:	f240 236c 	movw	r3, #620	; 0x26c
    c2de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2e2:	681b      	ldr	r3, [r3, #0]
    c2e4:	f103 030e 	add.w	r3, r3, #14
    c2e8:	7e5a      	ldrb	r2, [r3, #25]
    c2ea:	f642 3356 	movw	r3, #11094	; 0x2b56
    c2ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2f2:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    c2f4:	f240 236c 	movw	r3, #620	; 0x26c
    c2f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2fc:	681b      	ldr	r3, [r3, #0]
    c2fe:	f103 020e 	add.w	r2, r3, #14
    c302:	f240 236c 	movw	r3, #620	; 0x26c
    c306:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c30a:	681b      	ldr	r3, [r3, #0]
    c30c:	f103 030e 	add.w	r3, r3, #14
    c310:	7f5b      	ldrb	r3, [r3, #29]
    c312:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    c314:	f240 236c 	movw	r3, #620	; 0x26c
    c318:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c31c:	681b      	ldr	r3, [r3, #0]
    c31e:	f103 020e 	add.w	r2, r3, #14
    c322:	f642 3356 	movw	r3, #11094	; 0x2b56
    c326:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c32a:	781b      	ldrb	r3, [r3, #0]
    c32c:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    c32e:	f240 236c 	movw	r3, #620	; 0x26c
    c332:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c336:	681b      	ldr	r3, [r3, #0]
    c338:	f103 030e 	add.w	r3, r3, #14
    c33c:	7e1a      	ldrb	r2, [r3, #24]
    c33e:	f642 3356 	movw	r3, #11094	; 0x2b56
    c342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c346:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    c348:	f240 236c 	movw	r3, #620	; 0x26c
    c34c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c350:	681b      	ldr	r3, [r3, #0]
    c352:	f103 020e 	add.w	r2, r3, #14
    c356:	f240 236c 	movw	r3, #620	; 0x26c
    c35a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c35e:	681b      	ldr	r3, [r3, #0]
    c360:	f103 030e 	add.w	r3, r3, #14
    c364:	7f1b      	ldrb	r3, [r3, #28]
    c366:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    c368:	f240 236c 	movw	r3, #620	; 0x26c
    c36c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c370:	681b      	ldr	r3, [r3, #0]
    c372:	f103 020e 	add.w	r2, r3, #14
    c376:	f642 3356 	movw	r3, #11094	; 0x2b56
    c37a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c37e:	781b      	ldrb	r3, [r3, #0]
    c380:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    c382:	f240 236c 	movw	r3, #620	; 0x26c
    c386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c38a:	681b      	ldr	r3, [r3, #0]
    c38c:	f103 030e 	add.w	r3, r3, #14
    c390:	7fda      	ldrb	r2, [r3, #31]
    c392:	f102 0201 	add.w	r2, r2, #1
    c396:	b2d2      	uxtb	r2, r2
    c398:	77da      	strb	r2, [r3, #31]
    c39a:	7fdb      	ldrb	r3, [r3, #31]
    c39c:	2b00      	cmp	r3, #0
    c39e:	d129      	bne.n	c3f4 <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    c3a0:	f240 236c 	movw	r3, #620	; 0x26c
    c3a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3a8:	681b      	ldr	r3, [r3, #0]
    c3aa:	f103 030e 	add.w	r3, r3, #14
    c3ae:	7f9a      	ldrb	r2, [r3, #30]
    c3b0:	f102 0201 	add.w	r2, r2, #1
    c3b4:	b2d2      	uxtb	r2, r2
    c3b6:	779a      	strb	r2, [r3, #30]
    c3b8:	7f9b      	ldrb	r3, [r3, #30]
    c3ba:	2b00      	cmp	r3, #0
    c3bc:	d11a      	bne.n	c3f4 <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    c3be:	f240 236c 	movw	r3, #620	; 0x26c
    c3c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3c6:	681b      	ldr	r3, [r3, #0]
    c3c8:	f103 030e 	add.w	r3, r3, #14
    c3cc:	7f5a      	ldrb	r2, [r3, #29]
    c3ce:	f102 0201 	add.w	r2, r2, #1
    c3d2:	b2d2      	uxtb	r2, r2
    c3d4:	775a      	strb	r2, [r3, #29]
    c3d6:	7f5b      	ldrb	r3, [r3, #29]
    c3d8:	2b00      	cmp	r3, #0
    c3da:	d10b      	bne.n	c3f4 <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    c3dc:	f240 236c 	movw	r3, #620	; 0x26c
    c3e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3e4:	681b      	ldr	r3, [r3, #0]
    c3e6:	f103 030e 	add.w	r3, r3, #14
    c3ea:	7f1a      	ldrb	r2, [r3, #28]
    c3ec:	f102 0201 	add.w	r2, r2, #1
    c3f0:	b2d2      	uxtb	r2, r2
    c3f2:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    c3f4:	f240 236c 	movw	r3, #620	; 0x26c
    c3f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3fc:	681b      	ldr	r3, [r3, #0]
    c3fe:	f103 030e 	add.w	r3, r3, #14
    c402:	7d1a      	ldrb	r2, [r3, #20]
    c404:	7d5b      	ldrb	r3, [r3, #21]
    c406:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c40a:	ea43 0302 	orr.w	r3, r3, r2
    c40e:	b29a      	uxth	r2, r3
    c410:	f642 3358 	movw	r3, #11096	; 0x2b58
    c414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c418:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    c41a:	f240 236c 	movw	r3, #620	; 0x26c
    c41e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c422:	681b      	ldr	r3, [r3, #0]
    c424:	f103 020e 	add.w	r2, r3, #14
    c428:	f240 236c 	movw	r3, #620	; 0x26c
    c42c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c430:	681b      	ldr	r3, [r3, #0]
    c432:	f103 030e 	add.w	r3, r3, #14
    c436:	7d99      	ldrb	r1, [r3, #22]
    c438:	7ddb      	ldrb	r3, [r3, #23]
    c43a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c43e:	ea43 0301 	orr.w	r3, r3, r1
    c442:	b29b      	uxth	r3, r3
    c444:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c448:	f04f 0000 	mov.w	r0, #0
    c44c:	ea40 0101 	orr.w	r1, r0, r1
    c450:	7511      	strb	r1, [r2, #20]
    c452:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c456:	b29b      	uxth	r3, r3
    c458:	f04f 0100 	mov.w	r1, #0
    c45c:	ea41 0303 	orr.w	r3, r1, r3
    c460:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    c462:	f240 236c 	movw	r3, #620	; 0x26c
    c466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c46a:	681b      	ldr	r3, [r3, #0]
    c46c:	f103 020e 	add.w	r2, r3, #14
    c470:	f642 3358 	movw	r3, #11096	; 0x2b58
    c474:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c478:	881b      	ldrh	r3, [r3, #0]
    c47a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c47e:	f04f 0000 	mov.w	r0, #0
    c482:	ea40 0101 	orr.w	r1, r0, r1
    c486:	7591      	strb	r1, [r2, #22]
    c488:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c48c:	b29b      	uxth	r3, r3
    c48e:	f04f 0100 	mov.w	r1, #0
    c492:	ea41 0303 	orr.w	r3, r1, r3
    c496:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    c498:	f240 236c 	movw	r3, #620	; 0x26c
    c49c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4a0:	681b      	ldr	r3, [r3, #0]
    c4a2:	f103 020e 	add.w	r2, r3, #14
    c4a6:	f240 236c 	movw	r3, #620	; 0x26c
    c4aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ae:	681b      	ldr	r3, [r3, #0]
    c4b0:	f103 030e 	add.w	r3, r3, #14
    c4b4:	7b1b      	ldrb	r3, [r3, #12]
    c4b6:	7413      	strb	r3, [r2, #16]
    c4b8:	f240 236c 	movw	r3, #620	; 0x26c
    c4bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4c0:	681b      	ldr	r3, [r3, #0]
    c4c2:	f103 020e 	add.w	r2, r3, #14
    c4c6:	f240 236c 	movw	r3, #620	; 0x26c
    c4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ce:	681b      	ldr	r3, [r3, #0]
    c4d0:	f103 030e 	add.w	r3, r3, #14
    c4d4:	7b5b      	ldrb	r3, [r3, #13]
    c4d6:	7453      	strb	r3, [r2, #17]
    c4d8:	f240 236c 	movw	r3, #620	; 0x26c
    c4dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4e0:	681b      	ldr	r3, [r3, #0]
    c4e2:	f103 020e 	add.w	r2, r3, #14
    c4e6:	f240 236c 	movw	r3, #620	; 0x26c
    c4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ee:	681b      	ldr	r3, [r3, #0]
    c4f0:	f103 030e 	add.w	r3, r3, #14
    c4f4:	7b9b      	ldrb	r3, [r3, #14]
    c4f6:	7493      	strb	r3, [r2, #18]
    c4f8:	f240 236c 	movw	r3, #620	; 0x26c
    c4fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c500:	681b      	ldr	r3, [r3, #0]
    c502:	f103 020e 	add.w	r2, r3, #14
    c506:	f240 236c 	movw	r3, #620	; 0x26c
    c50a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c50e:	681b      	ldr	r3, [r3, #0]
    c510:	f103 030e 	add.w	r3, r3, #14
    c514:	7bdb      	ldrb	r3, [r3, #15]
    c516:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    c518:	f240 236c 	movw	r3, #620	; 0x26c
    c51c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c520:	681b      	ldr	r3, [r3, #0]
    c522:	f103 020e 	add.w	r2, r3, #14
    c526:	f64c 0334 	movw	r3, #51252	; 0xc834
    c52a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c52e:	781b      	ldrb	r3, [r3, #0]
    c530:	7313      	strb	r3, [r2, #12]
    c532:	f240 236c 	movw	r3, #620	; 0x26c
    c536:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c53a:	681b      	ldr	r3, [r3, #0]
    c53c:	f103 020e 	add.w	r2, r3, #14
    c540:	f64c 0334 	movw	r3, #51252	; 0xc834
    c544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c548:	785b      	ldrb	r3, [r3, #1]
    c54a:	7353      	strb	r3, [r2, #13]
    c54c:	f240 236c 	movw	r3, #620	; 0x26c
    c550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c554:	681b      	ldr	r3, [r3, #0]
    c556:	f103 020e 	add.w	r2, r3, #14
    c55a:	f64c 0334 	movw	r3, #51252	; 0xc834
    c55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c562:	789b      	ldrb	r3, [r3, #2]
    c564:	7393      	strb	r3, [r2, #14]
    c566:	f240 236c 	movw	r3, #620	; 0x26c
    c56a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c56e:	681b      	ldr	r3, [r3, #0]
    c570:	f103 020e 	add.w	r2, r3, #14
    c574:	f64c 0334 	movw	r3, #51252	; 0xc834
    c578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c57c:	78db      	ldrb	r3, [r3, #3]
    c57e:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    c580:	f001 b925 	b.w	d7ce <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    c584:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    c586:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    c58a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c58e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c592:	f04f 0200 	mov.w	r2, #0
    c596:	701a      	strb	r2, [r3, #0]
    c598:	e06a      	b.n	c670 <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    c59a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c59e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5a2:	781b      	ldrb	r3, [r3, #0]
    c5a4:	461a      	mov	r2, r3
    c5a6:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c5aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ae:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c5b2:	fb01 f202 	mul.w	r2, r1, r2
    c5b6:	4413      	add	r3, r2
    c5b8:	f103 0318 	add.w	r3, r3, #24
    c5bc:	785b      	ldrb	r3, [r3, #1]
    c5be:	2b00      	cmp	r3, #0
    c5c0:	d10f      	bne.n	c5e2 <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    c5c2:	f642 3356 	movw	r3, #11094	; 0x2b56
    c5c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ca:	781b      	ldrb	r3, [r3, #0]
    c5cc:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c5d0:	fb02 f203 	mul.w	r2, r2, r3
    c5d4:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5dc:	eb02 0403 	add.w	r4, r2, r3
			break;
    c5e0:	e04d      	b.n	c67e <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c5e2:	f642 3356 	movw	r3, #11094	; 0x2b56
    c5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ea:	781b      	ldrb	r3, [r3, #0]
    c5ec:	461a      	mov	r2, r3
    c5ee:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c5f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5f6:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c5fa:	fb01 f202 	mul.w	r2, r1, r2
    c5fe:	4413      	add	r3, r2
    c600:	f103 0318 	add.w	r3, r3, #24
    c604:	785b      	ldrb	r3, [r3, #1]
    c606:	2b07      	cmp	r3, #7
    c608:	d125      	bne.n	c656 <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c60a:	2c00      	cmp	r4, #0
    c60c:	d014      	beq.n	c638 <uip_process+0xda0>
    c60e:	f642 3356 	movw	r3, #11094	; 0x2b56
    c612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c616:	781b      	ldrb	r3, [r3, #0]
    c618:	461a      	mov	r2, r3
    c61a:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c622:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c626:	fb01 f202 	mul.w	r2, r1, r2
    c62a:	4413      	add	r3, r2
    c62c:	f103 0318 	add.w	r3, r3, #24
    c630:	789a      	ldrb	r2, [r3, #2]
    c632:	7ea3      	ldrb	r3, [r4, #26]
    c634:	429a      	cmp	r2, r3
    c636:	d90e      	bls.n	c656 <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c638:	f642 3356 	movw	r3, #11094	; 0x2b56
    c63c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c640:	781b      	ldrb	r3, [r3, #0]
    c642:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c646:	fb02 f203 	mul.w	r2, r2, r3
    c64a:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
    c64e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c652:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c656:	f642 3356 	movw	r3, #11094	; 0x2b56
    c65a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c65e:	781b      	ldrb	r3, [r3, #0]
    c660:	f103 0301 	add.w	r3, r3, #1
    c664:	b2da      	uxtb	r2, r3
    c666:	f642 3356 	movw	r3, #11094	; 0x2b56
    c66a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c66e:	701a      	strb	r2, [r3, #0]
    c670:	f642 3356 	movw	r3, #11094	; 0x2b56
    c674:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c678:	781b      	ldrb	r3, [r3, #0]
    c67a:	2b27      	cmp	r3, #39	; 0x27
    c67c:	d98d      	bls.n	c59a <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c67e:	2c00      	cmp	r4, #0
    c680:	d10e      	bne.n	c6a0 <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c682:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c686:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c68a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c68c:	f103 0301 	add.w	r3, r3, #1
    c690:	b29a      	uxth	r2, r3
    c692:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    c696:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c69a:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c69c:	f001 b9c0 	b.w	da20 <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c6a0:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    c6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6a8:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c6aa:	f04f 0303 	mov.w	r3, #3
    c6ae:	76a3      	strb	r3, [r4, #26]
    c6b0:	7ea3      	ldrb	r3, [r4, #26]
    c6b2:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c6b4:	f04f 0300 	mov.w	r3, #0
    c6b8:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c6ba:	f04f 0304 	mov.w	r3, #4
    c6be:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c6c0:	f04f 0300 	mov.w	r3, #0
    c6c4:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c6c6:	f240 236c 	movw	r3, #620	; 0x26c
    c6ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6ce:	681b      	ldr	r3, [r3, #0]
    c6d0:	f103 030e 	add.w	r3, r3, #14
    c6d4:	7d9a      	ldrb	r2, [r3, #22]
    c6d6:	7ddb      	ldrb	r3, [r3, #23]
    c6d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c6dc:	ea43 0302 	orr.w	r3, r3, r2
    c6e0:	b29b      	uxth	r3, r3
    c6e2:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c6e4:	f240 236c 	movw	r3, #620	; 0x26c
    c6e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6ec:	681b      	ldr	r3, [r3, #0]
    c6ee:	f103 030e 	add.w	r3, r3, #14
    c6f2:	7d1a      	ldrb	r2, [r3, #20]
    c6f4:	7d5b      	ldrb	r3, [r3, #21]
    c6f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c6fa:	ea43 0302 	orr.w	r3, r3, r2
    c6fe:	b29b      	uxth	r3, r3
    c700:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c702:	f240 236c 	movw	r3, #620	; 0x26c
    c706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c70a:	681b      	ldr	r3, [r3, #0]
    c70c:	f103 030e 	add.w	r3, r3, #14
    c710:	7b1b      	ldrb	r3, [r3, #12]
    c712:	7023      	strb	r3, [r4, #0]
    c714:	f240 236c 	movw	r3, #620	; 0x26c
    c718:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c71c:	681b      	ldr	r3, [r3, #0]
    c71e:	f103 030e 	add.w	r3, r3, #14
    c722:	7b5b      	ldrb	r3, [r3, #13]
    c724:	7063      	strb	r3, [r4, #1]
    c726:	f240 236c 	movw	r3, #620	; 0x26c
    c72a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c72e:	681b      	ldr	r3, [r3, #0]
    c730:	f103 030e 	add.w	r3, r3, #14
    c734:	7b9b      	ldrb	r3, [r3, #14]
    c736:	70a3      	strb	r3, [r4, #2]
    c738:	f240 236c 	movw	r3, #620	; 0x26c
    c73c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c740:	681b      	ldr	r3, [r3, #0]
    c742:	f103 030e 	add.w	r3, r3, #14
    c746:	7bdb      	ldrb	r3, [r3, #15]
    c748:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c74a:	f04f 0301 	mov.w	r3, #1
    c74e:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c750:	f642 3350 	movw	r3, #11088	; 0x2b50
    c754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c758:	781b      	ldrb	r3, [r3, #0]
    c75a:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c75c:	f642 3350 	movw	r3, #11088	; 0x2b50
    c760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c764:	785b      	ldrb	r3, [r3, #1]
    c766:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c768:	f642 3350 	movw	r3, #11088	; 0x2b50
    c76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c770:	789b      	ldrb	r3, [r3, #2]
    c772:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c774:	f642 3350 	movw	r3, #11088	; 0x2b50
    c778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c77c:	78db      	ldrb	r3, [r3, #3]
    c77e:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c780:	f04f 0301 	mov.w	r3, #1
    c784:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c786:	f240 236c 	movw	r3, #620	; 0x26c
    c78a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c78e:	681b      	ldr	r3, [r3, #0]
    c790:	f103 030e 	add.w	r3, r3, #14
    c794:	7edb      	ldrb	r3, [r3, #27]
    c796:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c798:	f240 236c 	movw	r3, #620	; 0x26c
    c79c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7a0:	681b      	ldr	r3, [r3, #0]
    c7a2:	f103 030e 	add.w	r3, r3, #14
    c7a6:	7e9b      	ldrb	r3, [r3, #26]
    c7a8:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c7aa:	f240 236c 	movw	r3, #620	; 0x26c
    c7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7b2:	681b      	ldr	r3, [r3, #0]
    c7b4:	f103 030e 	add.w	r3, r3, #14
    c7b8:	7e5b      	ldrb	r3, [r3, #25]
    c7ba:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c7bc:	f240 236c 	movw	r3, #620	; 0x26c
    c7c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7c4:	681b      	ldr	r3, [r3, #0]
    c7c6:	f103 030e 	add.w	r3, r3, #14
    c7ca:	7e1b      	ldrb	r3, [r3, #24]
    c7cc:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c7ce:	f04f 0001 	mov.w	r0, #1
    c7d2:	f7ff f81f 	bl	b814 <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c7d6:	f240 236c 	movw	r3, #620	; 0x26c
    c7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7de:	681b      	ldr	r3, [r3, #0]
    c7e0:	f103 030e 	add.w	r3, r3, #14
    c7e4:	f893 3020 	ldrb.w	r3, [r3, #32]
    c7e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c7ec:	2b50      	cmp	r3, #80	; 0x50
    c7ee:	f340 80cf 	ble.w	c990 <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c7f2:	f642 3356 	movw	r3, #11094	; 0x2b56
    c7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7fa:	f04f 0200 	mov.w	r2, #0
    c7fe:	701a      	strb	r2, [r3, #0]
    c800:	e0a7      	b.n	c952 <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c802:	f240 236c 	movw	r3, #620	; 0x26c
    c806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c80a:	681a      	ldr	r2, [r3, #0]
    c80c:	f642 3356 	movw	r3, #11094	; 0x2b56
    c810:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c814:	781b      	ldrb	r3, [r3, #0]
    c816:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c81a:	4413      	add	r3, r2
    c81c:	781a      	ldrb	r2, [r3, #0]
    c81e:	f642 3357 	movw	r3, #11095	; 0x2b57
    c822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c826:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c828:	f642 3357 	movw	r3, #11095	; 0x2b57
    c82c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c830:	781b      	ldrb	r3, [r3, #0]
    c832:	2b00      	cmp	r3, #0
    c834:	f000 80a9 	beq.w	c98a <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c838:	f642 3357 	movw	r3, #11095	; 0x2b57
    c83c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c840:	781b      	ldrb	r3, [r3, #0]
    c842:	2b01      	cmp	r3, #1
    c844:	d10d      	bne.n	c862 <uip_process+0xfca>
			{
				++c;
    c846:	f642 3356 	movw	r3, #11094	; 0x2b56
    c84a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c84e:	781b      	ldrb	r3, [r3, #0]
    c850:	f103 0301 	add.w	r3, r3, #1
    c854:	b2da      	uxtb	r2, r3
    c856:	f642 3356 	movw	r3, #11094	; 0x2b56
    c85a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c85e:	701a      	strb	r2, [r3, #0]
    c860:	e077      	b.n	c952 <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c862:	f642 3357 	movw	r3, #11095	; 0x2b57
    c866:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c86a:	781b      	ldrb	r3, [r3, #0]
    c86c:	2b02      	cmp	r3, #2
    c86e:	d146      	bne.n	c8fe <uip_process+0x1066>
    c870:	f240 236c 	movw	r3, #620	; 0x26c
    c874:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c878:	681a      	ldr	r2, [r3, #0]
    c87a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c87e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c882:	781b      	ldrb	r3, [r3, #0]
    c884:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c888:	4413      	add	r3, r2
    c88a:	781b      	ldrb	r3, [r3, #0]
    c88c:	2b04      	cmp	r3, #4
    c88e:	d136      	bne.n	c8fe <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c890:	f240 236c 	movw	r3, #620	; 0x26c
    c894:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c898:	681a      	ldr	r2, [r3, #0]
    c89a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c89e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8a2:	781b      	ldrb	r3, [r3, #0]
    c8a4:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c8a8:	4413      	add	r3, r2
    c8aa:	781b      	ldrb	r3, [r3, #0]
    c8ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c8b0:	b29a      	uxth	r2, r3
    c8b2:	f240 236c 	movw	r3, #620	; 0x26c
    c8b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ba:	6819      	ldr	r1, [r3, #0]
    c8bc:	f642 3356 	movw	r3, #11094	; 0x2b56
    c8c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8c4:	781b      	ldrb	r3, [r3, #0]
    c8c6:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c8ca:	440b      	add	r3, r1
    c8cc:	781b      	ldrb	r3, [r3, #0]
    c8ce:	ea42 0303 	orr.w	r3, r2, r3
    c8d2:	b29b      	uxth	r3, r3
    c8d4:	b29a      	uxth	r2, r3
    c8d6:	f642 3358 	movw	r3, #11096	; 0x2b58
    c8da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8de:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c8e0:	f642 3358 	movw	r3, #11096	; 0x2b58
    c8e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8e8:	881a      	ldrh	r2, [r3, #0]
    c8ea:	f240 5392 	movw	r3, #1426	; 0x592
    c8ee:	429a      	cmp	r2, r3
    c8f0:	bf38      	it	cc
    c8f2:	4613      	movcc	r3, r2
    c8f4:	b29b      	uxth	r3, r3
    c8f6:	8263      	strh	r3, [r4, #18]
    c8f8:	8a63      	ldrh	r3, [r4, #18]
    c8fa:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c8fc:	e048      	b.n	c990 <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c8fe:	f240 236c 	movw	r3, #620	; 0x26c
    c902:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c906:	681a      	ldr	r2, [r3, #0]
    c908:	f642 3356 	movw	r3, #11094	; 0x2b56
    c90c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c910:	781b      	ldrb	r3, [r3, #0]
    c912:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c916:	4413      	add	r3, r2
    c918:	781b      	ldrb	r3, [r3, #0]
    c91a:	2b00      	cmp	r3, #0
    c91c:	d037      	beq.n	c98e <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c91e:	f240 236c 	movw	r3, #620	; 0x26c
    c922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c926:	681a      	ldr	r2, [r3, #0]
    c928:	f642 3356 	movw	r3, #11094	; 0x2b56
    c92c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c930:	781b      	ldrb	r3, [r3, #0]
    c932:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c936:	4413      	add	r3, r2
    c938:	781a      	ldrb	r2, [r3, #0]
    c93a:	f642 3356 	movw	r3, #11094	; 0x2b56
    c93e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c942:	781b      	ldrb	r3, [r3, #0]
    c944:	4413      	add	r3, r2
    c946:	b2da      	uxtb	r2, r3
    c948:	f642 3356 	movw	r3, #11094	; 0x2b56
    c94c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c950:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c952:	f642 3356 	movw	r3, #11094	; 0x2b56
    c956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c95a:	781b      	ldrb	r3, [r3, #0]
    c95c:	461a      	mov	r2, r3
    c95e:	f240 236c 	movw	r3, #620	; 0x26c
    c962:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c966:	681b      	ldr	r3, [r3, #0]
    c968:	f103 030e 	add.w	r3, r3, #14
    c96c:	f893 3020 	ldrb.w	r3, [r3, #32]
    c970:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c974:	b2db      	uxtb	r3, r3
    c976:	f1a3 0305 	sub.w	r3, r3, #5
    c97a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c97e:	429a      	cmp	r2, r3
    c980:	f6ff af3f 	blt.w	c802 <uip_process+0xf6a>
    c984:	e004      	b.n	c990 <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c986:	bf00      	nop
    c988:	e002      	b.n	c990 <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c98a:	bf00      	nop
    c98c:	e000      	b.n	c990 <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c98e:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c990:	f240 236c 	movw	r3, #620	; 0x26c
    c994:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c998:	681b      	ldr	r3, [r3, #0]
    c99a:	f103 030e 	add.w	r3, r3, #14
    c99e:	f04f 0210 	mov.w	r2, #16
    c9a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c9a6:	f240 236c 	movw	r3, #620	; 0x26c
    c9aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9ae:	681b      	ldr	r3, [r3, #0]
    c9b0:	f103 020e 	add.w	r2, r3, #14
    c9b4:	f240 236c 	movw	r3, #620	; 0x26c
    c9b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9bc:	681b      	ldr	r3, [r3, #0]
    c9be:	f103 030e 	add.w	r3, r3, #14
    c9c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c9c6:	f043 0302 	orr.w	r3, r3, #2
    c9ca:	b2db      	uxtb	r3, r3
    c9cc:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c9d0:	f240 236c 	movw	r3, #620	; 0x26c
    c9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9d8:	681b      	ldr	r3, [r3, #0]
    c9da:	f103 030e 	add.w	r3, r3, #14
    c9de:	f04f 0202 	mov.w	r2, #2
    c9e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c9e6:	f240 236c 	movw	r3, #620	; 0x26c
    c9ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9ee:	681b      	ldr	r3, [r3, #0]
    c9f0:	f103 030e 	add.w	r3, r3, #14
    c9f4:	f04f 0204 	mov.w	r2, #4
    c9f8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c9fc:	f240 236c 	movw	r3, #620	; 0x26c
    ca00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca04:	681b      	ldr	r3, [r3, #0]
    ca06:	f103 030e 	add.w	r3, r3, #14
    ca0a:	f04f 0205 	mov.w	r2, #5
    ca0e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    ca12:	f240 236c 	movw	r3, #620	; 0x26c
    ca16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca1a:	681b      	ldr	r3, [r3, #0]
    ca1c:	f103 030e 	add.w	r3, r3, #14
    ca20:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    ca24:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    ca28:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    ca2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca30:	f04f 022c 	mov.w	r2, #44	; 0x2c
    ca34:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    ca36:	f240 236c 	movw	r3, #620	; 0x26c
    ca3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca3e:	681b      	ldr	r3, [r3, #0]
    ca40:	f103 030e 	add.w	r3, r3, #14
    ca44:	f04f 0260 	mov.w	r2, #96	; 0x60
    ca48:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    ca4c:	f000 bdb5 	b.w	d5ba <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    ca50:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    ca52:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    ca56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca5a:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    ca5c:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ca60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca64:	f04f 0200 	mov.w	r2, #0
    ca68:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    ca6a:	f240 236c 	movw	r3, #620	; 0x26c
    ca6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca72:	681b      	ldr	r3, [r3, #0]
    ca74:	f103 030e 	add.w	r3, r3, #14
    ca78:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ca7c:	f003 0304 	and.w	r3, r3, #4
    ca80:	2b00      	cmp	r3, #0
    ca82:	d00d      	beq.n	caa0 <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    ca84:	f04f 0300 	mov.w	r3, #0
    ca88:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    ca8a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    ca8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca92:	f04f 0220 	mov.w	r2, #32
    ca96:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    ca98:	f002 fc04 	bl	f2a4 <httpd_appcall>
		goto drop;
    ca9c:	f000 bfc0 	b.w	da20 <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    caa0:	f240 236c 	movw	r3, #620	; 0x26c
    caa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caa8:	681b      	ldr	r3, [r3, #0]
    caaa:	f103 030e 	add.w	r3, r3, #14
    caae:	f893 3020 	ldrb.w	r3, [r3, #32]
    cab2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    cab6:	b2db      	uxtb	r3, r3
    cab8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    cabc:	b2da      	uxtb	r2, r3
    cabe:	f642 3356 	movw	r3, #11094	; 0x2b56
    cac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cac6:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    cac8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cacc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cad0:	881a      	ldrh	r2, [r3, #0]
    cad2:	f642 3356 	movw	r3, #11094	; 0x2b56
    cad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cada:	781b      	ldrb	r3, [r3, #0]
    cadc:	ebc3 0302 	rsb	r3, r3, r2
    cae0:	b29b      	uxth	r3, r3
    cae2:	f1a3 0314 	sub.w	r3, r3, #20
    cae6:	b29a      	uxth	r2, r3
    cae8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    caec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caf0:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    caf2:	7e63      	ldrb	r3, [r4, #25]
    caf4:	f003 030f 	and.w	r3, r3, #15
    caf8:	2b02      	cmp	r3, #2
    cafa:	d10c      	bne.n	cb16 <uip_process+0x127e>
    cafc:	f240 236c 	movw	r3, #620	; 0x26c
    cb00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb04:	681b      	ldr	r3, [r3, #0]
    cb06:	f103 030e 	add.w	r3, r3, #14
    cb0a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cb0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    cb12:	2b12      	cmp	r3, #18
    cb14:	d043      	beq.n	cb9e <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    cb16:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cb1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb1e:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb20:	2b00      	cmp	r3, #0
    cb22:	d10c      	bne.n	cb3e <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    cb24:	f240 236c 	movw	r3, #620	; 0x26c
    cb28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb2c:	681b      	ldr	r3, [r3, #0]
    cb2e:	f103 030e 	add.w	r3, r3, #14
    cb32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cb36:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb3a:	2b00      	cmp	r3, #0
    cb3c:	d02f      	beq.n	cb9e <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    cb3e:	f240 236c 	movw	r3, #620	; 0x26c
    cb42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb46:	681b      	ldr	r3, [r3, #0]
    cb48:	f103 030e 	add.w	r3, r3, #14
    cb4c:	7e1a      	ldrb	r2, [r3, #24]
    cb4e:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb50:	429a      	cmp	r2, r3
    cb52:	f040 8515 	bne.w	d580 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    cb56:	f240 236c 	movw	r3, #620	; 0x26c
    cb5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb5e:	681b      	ldr	r3, [r3, #0]
    cb60:	f103 030e 	add.w	r3, r3, #14
    cb64:	7e5a      	ldrb	r2, [r3, #25]
    cb66:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb68:	429a      	cmp	r2, r3
    cb6a:	f040 8509 	bne.w	d580 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    cb6e:	f240 236c 	movw	r3, #620	; 0x26c
    cb72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb76:	681b      	ldr	r3, [r3, #0]
    cb78:	f103 030e 	add.w	r3, r3, #14
    cb7c:	7e9a      	ldrb	r2, [r3, #26]
    cb7e:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb80:	429a      	cmp	r2, r3
    cb82:	f040 84fd 	bne.w	d580 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    cb86:	f240 236c 	movw	r3, #620	; 0x26c
    cb8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb8e:	681b      	ldr	r3, [r3, #0]
    cb90:	f103 030e 	add.w	r3, r3, #14
    cb94:	7eda      	ldrb	r2, [r3, #27]
    cb96:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    cb98:	429a      	cmp	r2, r3
    cb9a:	f040 84f1 	bne.w	d580 <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    cb9e:	f240 236c 	movw	r3, #620	; 0x26c
    cba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cba6:	681b      	ldr	r3, [r3, #0]
    cba8:	f103 030e 	add.w	r3, r3, #14
    cbac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cbb0:	f003 0310 	and.w	r3, r3, #16
    cbb4:	2b00      	cmp	r3, #0
    cbb6:	f000 80a1 	beq.w	ccfc <uip_process+0x1464>
    cbba:	8a23      	ldrh	r3, [r4, #16]
    cbbc:	2b00      	cmp	r3, #0
    cbbe:	f000 809d 	beq.w	ccfc <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    cbc2:	f104 020c 	add.w	r2, r4, #12
    cbc6:	8a23      	ldrh	r3, [r4, #16]
    cbc8:	4610      	mov	r0, r2
    cbca:	4619      	mov	r1, r3
    cbcc:	f7fe fab0 	bl	b130 <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    cbd0:	f240 236c 	movw	r3, #620	; 0x26c
    cbd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbd8:	681b      	ldr	r3, [r3, #0]
    cbda:	f103 030e 	add.w	r3, r3, #14
    cbde:	7f1a      	ldrb	r2, [r3, #28]
    cbe0:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cbe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbe8:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cbea:	429a      	cmp	r2, r3
    cbec:	f040 8086 	bne.w	ccfc <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    cbf0:	f240 236c 	movw	r3, #620	; 0x26c
    cbf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbf8:	681b      	ldr	r3, [r3, #0]
    cbfa:	f103 030e 	add.w	r3, r3, #14
    cbfe:	7f5a      	ldrb	r2, [r3, #29]
    cc00:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc08:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cc0a:	429a      	cmp	r2, r3
    cc0c:	d176      	bne.n	ccfc <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    cc0e:	f240 236c 	movw	r3, #620	; 0x26c
    cc12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc16:	681b      	ldr	r3, [r3, #0]
    cc18:	f103 030e 	add.w	r3, r3, #14
    cc1c:	7f9a      	ldrb	r2, [r3, #30]
    cc1e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc26:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cc28:	429a      	cmp	r2, r3
    cc2a:	d167      	bne.n	ccfc <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    cc2c:	f240 236c 	movw	r3, #620	; 0x26c
    cc30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc34:	681b      	ldr	r3, [r3, #0]
    cc36:	f103 030e 	add.w	r3, r3, #14
    cc3a:	7fda      	ldrb	r2, [r3, #31]
    cc3c:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc44:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    cc46:	429a      	cmp	r2, r3
    cc48:	d158      	bne.n	ccfc <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    cc4a:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc52:	781b      	ldrb	r3, [r3, #0]
    cc54:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    cc56:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc5e:	785b      	ldrb	r3, [r3, #1]
    cc60:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    cc62:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc6a:	789b      	ldrb	r3, [r3, #2]
    cc6c:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    cc6e:	f24a 73b4 	movw	r3, #42932	; 0xa7b4
    cc72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc76:	78db      	ldrb	r3, [r3, #3]
    cc78:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    cc7a:	7ee3      	ldrb	r3, [r4, #27]
    cc7c:	2b00      	cmp	r3, #0
    cc7e:	d131      	bne.n	cce4 <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    cc80:	7e22      	ldrb	r2, [r4, #24]
    cc82:	7ea3      	ldrb	r3, [r4, #26]
    cc84:	ebc3 0302 	rsb	r3, r3, r2
    cc88:	b2db      	uxtb	r3, r3
    cc8a:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    cc8c:	7bfa      	ldrb	r2, [r7, #15]
    cc8e:	7da3      	ldrb	r3, [r4, #22]
    cc90:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    cc94:	b2db      	uxtb	r3, r3
    cc96:	ebc3 0302 	rsb	r3, r3, r2
    cc9a:	b2db      	uxtb	r3, r3
    cc9c:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    cc9e:	7da2      	ldrb	r2, [r4, #22]
    cca0:	7bfb      	ldrb	r3, [r7, #15]
    cca2:	4413      	add	r3, r2
    cca4:	b2db      	uxtb	r3, r3
    cca6:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    cca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
    ccac:	2b00      	cmp	r3, #0
    ccae:	da03      	bge.n	ccb8 <uip_process+0x1420>
				{
					m = -m;
    ccb0:	7bfb      	ldrb	r3, [r7, #15]
    ccb2:	f1c3 0300 	rsb	r3, r3, #0
    ccb6:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    ccb8:	7bfa      	ldrb	r2, [r7, #15]
    ccba:	7de3      	ldrb	r3, [r4, #23]
    ccbc:	ea4f 0393 	mov.w	r3, r3, lsr #2
    ccc0:	b2db      	uxtb	r3, r3
    ccc2:	ebc3 0302 	rsb	r3, r3, r2
    ccc6:	b2db      	uxtb	r3, r3
    ccc8:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    ccca:	7de2      	ldrb	r2, [r4, #23]
    cccc:	7bfb      	ldrb	r3, [r7, #15]
    ccce:	4413      	add	r3, r2
    ccd0:	b2db      	uxtb	r3, r3
    ccd2:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    ccd4:	7da3      	ldrb	r3, [r4, #22]
    ccd6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    ccda:	b2da      	uxtb	r2, r3
    ccdc:	7de3      	ldrb	r3, [r4, #23]
    ccde:	4413      	add	r3, r2
    cce0:	b2db      	uxtb	r3, r3
    cce2:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    cce4:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccec:	f04f 0201 	mov.w	r2, #1
    ccf0:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    ccf2:	7e23      	ldrb	r3, [r4, #24]
    ccf4:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    ccf6:	f04f 0300 	mov.w	r3, #0
    ccfa:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    ccfc:	7e63      	ldrb	r3, [r4, #25]
    ccfe:	f003 030f 	and.w	r3, r3, #15
    cd02:	f103 33ff 	add.w	r3, r3, #4294967295
    cd06:	2b07      	cmp	r3, #7
    cd08:	f200 867b 	bhi.w	da02 <uip_process+0x216a>
    cd0c:	a201      	add	r2, pc, #4	; (adr r2, cd14 <uip_process+0x147c>)
    cd0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cd12:	bf00      	nop
    cd14:	0000cd35 	.word	0x0000cd35
    cd18:	0000cdb1 	.word	0x0000cdb1
    cd1c:	0000d04b 	.word	0x0000d04b
    cd20:	0000d42f 	.word	0x0000d42f
    cd24:	0000d4e7 	.word	0x0000d4e7
    cd28:	0000d55b 	.word	0x0000d55b
    cd2c:	0000d57f 	.word	0x0000d57f
    cd30:	0000d3ff 	.word	0x0000d3ff
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    cd34:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd3c:	781b      	ldrb	r3, [r3, #0]
    cd3e:	f003 0301 	and.w	r3, r3, #1
    cd42:	b2db      	uxtb	r3, r3
    cd44:	2b00      	cmp	r3, #0
    cd46:	f000 865e 	beq.w	da06 <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cd4a:	f04f 0303 	mov.w	r3, #3
    cd4e:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    cd50:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd58:	f04f 0240 	mov.w	r2, #64	; 0x40
    cd5c:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    cd5e:	f04f 0300 	mov.w	r3, #0
    cd62:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    cd64:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cd68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd6c:	881b      	ldrh	r3, [r3, #0]
    cd6e:	2b00      	cmp	r3, #0
    cd70:	d014      	beq.n	cd9c <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    cd72:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd7a:	781b      	ldrb	r3, [r3, #0]
    cd7c:	f043 0302 	orr.w	r3, r3, #2
    cd80:	b2da      	uxtb	r2, r3
    cd82:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cd86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd8a:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    cd8c:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    cd90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd94:	881b      	ldrh	r3, [r3, #0]
    cd96:	4618      	mov	r0, r3
    cd98:	f7fe fd3c 	bl	b814 <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    cd9c:	f64c 0338 	movw	r3, #51256	; 0xc838
    cda0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cda4:	f04f 0200 	mov.w	r2, #0
    cda8:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cdaa:	f002 fa7b 	bl	f2a4 <httpd_appcall>
				goto appsend;
    cdae:	e267      	b.n	d280 <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    cdb0:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cdb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdb8:	781b      	ldrb	r3, [r3, #0]
    cdba:	f003 0301 	and.w	r3, r3, #1
    cdbe:	b2db      	uxtb	r3, r3
    cdc0:	2b00      	cmp	r3, #0
    cdc2:	f000 812f 	beq.w	d024 <uip_process+0x178c>
    cdc6:	f240 236c 	movw	r3, #620	; 0x26c
    cdca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdce:	681b      	ldr	r3, [r3, #0]
    cdd0:	f103 030e 	add.w	r3, r3, #14
    cdd4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cdd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    cddc:	2b12      	cmp	r3, #18
    cdde:	f040 8121 	bne.w	d024 <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    cde2:	f240 236c 	movw	r3, #620	; 0x26c
    cde6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdea:	681b      	ldr	r3, [r3, #0]
    cdec:	f103 030e 	add.w	r3, r3, #14
    cdf0:	f893 3020 	ldrb.w	r3, [r3, #32]
    cdf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    cdf8:	2b50      	cmp	r3, #80	; 0x50
    cdfa:	f340 80cd 	ble.w	cf98 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cdfe:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce06:	f04f 0200 	mov.w	r2, #0
    ce0a:	701a      	strb	r2, [r3, #0]
    ce0c:	e0a7      	b.n	cf5e <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    ce0e:	f240 236c 	movw	r3, #620	; 0x26c
    ce12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce16:	681a      	ldr	r2, [r3, #0]
    ce18:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce20:	781b      	ldrb	r3, [r3, #0]
    ce22:	f103 0336 	add.w	r3, r3, #54	; 0x36
    ce26:	4413      	add	r3, r2
    ce28:	781a      	ldrb	r2, [r3, #0]
    ce2a:	f642 3357 	movw	r3, #11095	; 0x2b57
    ce2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce32:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    ce34:	f642 3357 	movw	r3, #11095	; 0x2b57
    ce38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce3c:	781b      	ldrb	r3, [r3, #0]
    ce3e:	2b00      	cmp	r3, #0
    ce40:	f000 80a7 	beq.w	cf92 <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    ce44:	f642 3357 	movw	r3, #11095	; 0x2b57
    ce48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce4c:	781b      	ldrb	r3, [r3, #0]
    ce4e:	2b01      	cmp	r3, #1
    ce50:	d10d      	bne.n	ce6e <uip_process+0x15d6>
							{
								++c;
    ce52:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce5a:	781b      	ldrb	r3, [r3, #0]
    ce5c:	f103 0301 	add.w	r3, r3, #1
    ce60:	b2da      	uxtb	r2, r3
    ce62:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce6a:	701a      	strb	r2, [r3, #0]
    ce6c:	e077      	b.n	cf5e <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    ce6e:	f642 3357 	movw	r3, #11095	; 0x2b57
    ce72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce76:	781b      	ldrb	r3, [r3, #0]
    ce78:	2b02      	cmp	r3, #2
    ce7a:	d146      	bne.n	cf0a <uip_process+0x1672>
    ce7c:	f240 236c 	movw	r3, #620	; 0x26c
    ce80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce84:	681a      	ldr	r2, [r3, #0]
    ce86:	f642 3356 	movw	r3, #11094	; 0x2b56
    ce8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce8e:	781b      	ldrb	r3, [r3, #0]
    ce90:	f103 0337 	add.w	r3, r3, #55	; 0x37
    ce94:	4413      	add	r3, r2
    ce96:	781b      	ldrb	r3, [r3, #0]
    ce98:	2b04      	cmp	r3, #4
    ce9a:	d136      	bne.n	cf0a <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    ce9c:	f240 236c 	movw	r3, #620	; 0x26c
    cea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cea4:	681a      	ldr	r2, [r3, #0]
    cea6:	f642 3356 	movw	r3, #11094	; 0x2b56
    ceaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceae:	781b      	ldrb	r3, [r3, #0]
    ceb0:	f103 0338 	add.w	r3, r3, #56	; 0x38
    ceb4:	4413      	add	r3, r2
    ceb6:	781b      	ldrb	r3, [r3, #0]
    ceb8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cebc:	b29a      	uxth	r2, r3
    cebe:	f240 236c 	movw	r3, #620	; 0x26c
    cec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cec6:	6819      	ldr	r1, [r3, #0]
    cec8:	f642 3356 	movw	r3, #11094	; 0x2b56
    cecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ced0:	781b      	ldrb	r3, [r3, #0]
    ced2:	f103 0339 	add.w	r3, r3, #57	; 0x39
    ced6:	440b      	add	r3, r1
    ced8:	781b      	ldrb	r3, [r3, #0]
    ceda:	ea42 0303 	orr.w	r3, r2, r3
    cede:	b29b      	uxth	r3, r3
    cee0:	b29a      	uxth	r2, r3
    cee2:	f642 3358 	movw	r3, #11096	; 0x2b58
    cee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceea:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    ceec:	f642 3358 	movw	r3, #11096	; 0x2b58
    cef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cef4:	881a      	ldrh	r2, [r3, #0]
    cef6:	f240 5392 	movw	r3, #1426	; 0x592
    cefa:	429a      	cmp	r2, r3
    cefc:	bf38      	it	cc
    cefe:	4613      	movcc	r3, r2
    cf00:	b29b      	uxth	r3, r3
    cf02:	8263      	strh	r3, [r4, #18]
    cf04:	8a63      	ldrh	r3, [r4, #18]
    cf06:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    cf08:	e046      	b.n	cf98 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    cf0a:	f240 236c 	movw	r3, #620	; 0x26c
    cf0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf12:	681a      	ldr	r2, [r3, #0]
    cf14:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf1c:	781b      	ldrb	r3, [r3, #0]
    cf1e:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cf22:	4413      	add	r3, r2
    cf24:	781b      	ldrb	r3, [r3, #0]
    cf26:	2b00      	cmp	r3, #0
    cf28:	d035      	beq.n	cf96 <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    cf2a:	f240 236c 	movw	r3, #620	; 0x26c
    cf2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf32:	681a      	ldr	r2, [r3, #0]
    cf34:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf3c:	781b      	ldrb	r3, [r3, #0]
    cf3e:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cf42:	4413      	add	r3, r2
    cf44:	781a      	ldrb	r2, [r3, #0]
    cf46:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf4e:	781b      	ldrb	r3, [r3, #0]
    cf50:	4413      	add	r3, r2
    cf52:	b2da      	uxtb	r2, r3
    cf54:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf5c:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cf5e:	f642 3356 	movw	r3, #11094	; 0x2b56
    cf62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf66:	781b      	ldrb	r3, [r3, #0]
    cf68:	461a      	mov	r2, r3
    cf6a:	f240 236c 	movw	r3, #620	; 0x26c
    cf6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf72:	681b      	ldr	r3, [r3, #0]
    cf74:	f103 030e 	add.w	r3, r3, #14
    cf78:	f893 3020 	ldrb.w	r3, [r3, #32]
    cf7c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    cf80:	b2db      	uxtb	r3, r3
    cf82:	f1a3 0305 	sub.w	r3, r3, #5
    cf86:	ea4f 0383 	mov.w	r3, r3, lsl #2
    cf8a:	429a      	cmp	r2, r3
    cf8c:	f6ff af3f 	blt.w	ce0e <uip_process+0x1576>
    cf90:	e002      	b.n	cf98 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    cf92:	bf00      	nop
    cf94:	e000      	b.n	cf98 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    cf96:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cf98:	f04f 0303 	mov.w	r3, #3
    cf9c:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    cf9e:	f240 236c 	movw	r3, #620	; 0x26c
    cfa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfa6:	681b      	ldr	r3, [r3, #0]
    cfa8:	f103 030e 	add.w	r3, r3, #14
    cfac:	7e1b      	ldrb	r3, [r3, #24]
    cfae:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    cfb0:	f240 236c 	movw	r3, #620	; 0x26c
    cfb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfb8:	681b      	ldr	r3, [r3, #0]
    cfba:	f103 030e 	add.w	r3, r3, #14
    cfbe:	7e5b      	ldrb	r3, [r3, #25]
    cfc0:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    cfc2:	f240 236c 	movw	r3, #620	; 0x26c
    cfc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfca:	681b      	ldr	r3, [r3, #0]
    cfcc:	f103 030e 	add.w	r3, r3, #14
    cfd0:	7e9b      	ldrb	r3, [r3, #26]
    cfd2:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    cfd4:	f240 236c 	movw	r3, #620	; 0x26c
    cfd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfdc:	681b      	ldr	r3, [r3, #0]
    cfde:	f103 030e 	add.w	r3, r3, #14
    cfe2:	7edb      	ldrb	r3, [r3, #27]
    cfe4:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    cfe6:	f04f 0001 	mov.w	r0, #1
    cfea:	f7fe fc13 	bl	b814 <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    cfee:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    cff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cff6:	f04f 0242 	mov.w	r2, #66	; 0x42
    cffa:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    cffc:	f04f 0300 	mov.w	r3, #0
    d000:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    d002:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d00a:	f04f 0200 	mov.w	r2, #0
    d00e:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    d010:	f64c 0338 	movw	r3, #51256	; 0xc838
    d014:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d018:	f04f 0200 	mov.w	r2, #0
    d01c:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    d01e:	f002 f941 	bl	f2a4 <httpd_appcall>
					goto appsend;
    d022:	e12d      	b.n	d280 <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    d024:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d02c:	f04f 0220 	mov.w	r2, #32
    d030:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d032:	f002 f937 	bl	f2a4 <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    d036:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    d03a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d03e:	681b      	ldr	r3, [r3, #0]
    d040:	f04f 0200 	mov.w	r2, #0
    d044:	765a      	strb	r2, [r3, #25]
				goto reset;
    d046:	f7ff b8bc 	b.w	c1c2 <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    d04a:	f240 236c 	movw	r3, #620	; 0x26c
    d04e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d052:	681b      	ldr	r3, [r3, #0]
    d054:	f103 030e 	add.w	r3, r3, #14
    d058:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d05c:	f003 0301 	and.w	r3, r3, #1
    d060:	b2db      	uxtb	r3, r3
    d062:	2b00      	cmp	r3, #0
    d064:	d04d      	beq.n	d102 <uip_process+0x186a>
    d066:	7e63      	ldrb	r3, [r4, #25]
    d068:	f003 0310 	and.w	r3, r3, #16
    d06c:	2b00      	cmp	r3, #0
    d06e:	d148      	bne.n	d102 <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    d070:	8a23      	ldrh	r3, [r4, #16]
    d072:	2b00      	cmp	r3, #0
    d074:	f040 84c9 	bne.w	da0a <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    d078:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d080:	881b      	ldrh	r3, [r3, #0]
    d082:	f103 0301 	add.w	r3, r3, #1
    d086:	b29b      	uxth	r3, r3
    d088:	4618      	mov	r0, r3
    d08a:	f7fe fbc3 	bl	b814 <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    d08e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d096:	781b      	ldrb	r3, [r3, #0]
    d098:	f043 0310 	orr.w	r3, r3, #16
    d09c:	b2da      	uxtb	r2, r3
    d09e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d0a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0a6:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    d0a8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d0ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0b0:	881b      	ldrh	r3, [r3, #0]
    d0b2:	2b00      	cmp	r3, #0
    d0b4:	d00c      	beq.n	d0d0 <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    d0b6:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d0ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0be:	781b      	ldrb	r3, [r3, #0]
    d0c0:	f043 0302 	orr.w	r3, r3, #2
    d0c4:	b2da      	uxtb	r2, r3
    d0c6:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d0ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0ce:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    d0d0:	f002 f8e8 	bl	f2a4 <httpd_appcall>
				uip_connr->len = 1;
    d0d4:	f04f 0301 	mov.w	r3, #1
    d0d8:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    d0da:	f04f 0308 	mov.w	r3, #8
    d0de:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    d0e0:	f04f 0300 	mov.w	r3, #0
    d0e4:	76e3      	strb	r3, [r4, #27]
    d0e6:	e000      	b.n	d0ea <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    d0e8:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    d0ea:	f240 236c 	movw	r3, #620	; 0x26c
    d0ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0f2:	681b      	ldr	r3, [r3, #0]
    d0f4:	f103 030e 	add.w	r3, r3, #14
    d0f8:	f04f 0211 	mov.w	r2, #17
    d0fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    d100:	e249      	b.n	d596 <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    d102:	f240 236c 	movw	r3, #620	; 0x26c
    d106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d10a:	681b      	ldr	r3, [r3, #0]
    d10c:	f103 030e 	add.w	r3, r3, #14
    d110:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d114:	f003 0320 	and.w	r3, r3, #32
    d118:	2b00      	cmp	r3, #0
    d11a:	d046      	beq.n	d1aa <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    d11c:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    d120:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d124:	681a      	ldr	r2, [r3, #0]
    d126:	f240 236c 	movw	r3, #620	; 0x26c
    d12a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d12e:	681b      	ldr	r3, [r3, #0]
    d130:	f103 030e 	add.w	r3, r3, #14
    d134:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    d138:	ea4f 2103 	mov.w	r1, r3, lsl #8
    d13c:	f240 236c 	movw	r3, #620	; 0x26c
    d140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d144:	681b      	ldr	r3, [r3, #0]
    d146:	f103 030e 	add.w	r3, r3, #14
    d14a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d14e:	ea41 0303 	orr.w	r3, r1, r3
    d152:	441a      	add	r2, r3
    d154:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    d158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d15c:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    d15e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d166:	881a      	ldrh	r2, [r3, #0]
    d168:	f240 236c 	movw	r3, #620	; 0x26c
    d16c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d170:	681b      	ldr	r3, [r3, #0]
    d172:	f103 030e 	add.w	r3, r3, #14
    d176:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    d17a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d17e:	b299      	uxth	r1, r3
    d180:	f240 236c 	movw	r3, #620	; 0x26c
    d184:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d188:	681b      	ldr	r3, [r3, #0]
    d18a:	f103 030e 	add.w	r3, r3, #14
    d18e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d192:	ea41 0303 	orr.w	r3, r1, r3
    d196:	b29b      	uxth	r3, r3
    d198:	b29b      	uxth	r3, r3
    d19a:	ebc3 0302 	rsb	r3, r3, r2
    d19e:	b29a      	uxth	r2, r3
    d1a0:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1a8:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    d1aa:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d1ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1b2:	881b      	ldrh	r3, [r3, #0]
    d1b4:	2b00      	cmp	r3, #0
    d1b6:	d019      	beq.n	d1ec <uip_process+0x1954>
    d1b8:	7e63      	ldrb	r3, [r4, #25]
    d1ba:	f003 0310 	and.w	r3, r3, #16
    d1be:	2b00      	cmp	r3, #0
    d1c0:	d114      	bne.n	d1ec <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    d1c2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1ca:	781b      	ldrb	r3, [r3, #0]
    d1cc:	f043 0302 	orr.w	r3, r3, #2
    d1d0:	b2da      	uxtb	r2, r3
    d1d2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d1d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1da:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    d1dc:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d1e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1e4:	881b      	ldrh	r3, [r3, #0]
    d1e6:	4618      	mov	r0, r3
    d1e8:	f7fe fb14 	bl	b814 <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    d1ec:	f240 236c 	movw	r3, #620	; 0x26c
    d1f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1f4:	681b      	ldr	r3, [r3, #0]
    d1f6:	f103 030e 	add.w	r3, r3, #14
    d1fa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    d1fe:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d202:	b29a      	uxth	r2, r3
    d204:	f240 236c 	movw	r3, #620	; 0x26c
    d208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d20c:	681b      	ldr	r3, [r3, #0]
    d20e:	f103 030e 	add.w	r3, r3, #14
    d212:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d216:	4413      	add	r3, r2
    d218:	b29a      	uxth	r2, r3
    d21a:	f642 3358 	movw	r3, #11096	; 0x2b58
    d21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d222:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    d224:	8aa2      	ldrh	r2, [r4, #20]
    d226:	f642 3358 	movw	r3, #11096	; 0x2b58
    d22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d22e:	881b      	ldrh	r3, [r3, #0]
    d230:	429a      	cmp	r2, r3
    d232:	d306      	bcc.n	d242 <uip_process+0x19aa>
    d234:	f642 3358 	movw	r3, #11096	; 0x2b58
    d238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d23c:	881b      	ldrh	r3, [r3, #0]
    d23e:	2b00      	cmp	r3, #0
    d240:	d105      	bne.n	d24e <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    d242:	8aa2      	ldrh	r2, [r4, #20]
    d244:	f642 3358 	movw	r3, #11096	; 0x2b58
    d248:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d24c:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    d24e:	f642 3358 	movw	r3, #11096	; 0x2b58
    d252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d256:	881b      	ldrh	r3, [r3, #0]
    d258:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    d25a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d25e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d262:	781b      	ldrb	r3, [r3, #0]
    d264:	f003 0303 	and.w	r3, r3, #3
    d268:	2b00      	cmp	r3, #0
    d26a:	f000 83d0 	beq.w	da0e <uip_process+0x2176>
			{
				uip_slen = 0;
    d26e:	f64c 0338 	movw	r3, #51256	; 0xc838
    d272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d276:	f04f 0200 	mov.w	r2, #0
    d27a:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    d27c:	f002 f812 	bl	f2a4 <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    d280:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d284:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d288:	781b      	ldrb	r3, [r3, #0]
    d28a:	f003 0320 	and.w	r3, r3, #32
    d28e:	2b00      	cmp	r3, #0
    d290:	d015      	beq.n	d2be <uip_process+0x1a26>
				{
					uip_slen = 0;
    d292:	f64c 0338 	movw	r3, #51256	; 0xc838
    d296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d29a:	f04f 0200 	mov.w	r2, #0
    d29e:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    d2a0:	f04f 0300 	mov.w	r3, #0
    d2a4:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    d2a6:	f240 236c 	movw	r3, #620	; 0x26c
    d2aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2ae:	681b      	ldr	r3, [r3, #0]
    d2b0:	f103 030e 	add.w	r3, r3, #14
    d2b4:	f04f 0214 	mov.w	r2, #20
    d2b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    d2bc:	e16b      	b.n	d596 <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    d2be:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d2c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2c6:	781b      	ldrb	r3, [r3, #0]
    d2c8:	f003 0310 	and.w	r3, r3, #16
    d2cc:	2b00      	cmp	r3, #0
    d2ce:	d01b      	beq.n	d308 <uip_process+0x1a70>
				{
					uip_slen = 0;
    d2d0:	f64c 0338 	movw	r3, #51256	; 0xc838
    d2d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2d8:	f04f 0200 	mov.w	r2, #0
    d2dc:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    d2de:	f04f 0301 	mov.w	r3, #1
    d2e2:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    d2e4:	f04f 0304 	mov.w	r3, #4
    d2e8:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    d2ea:	f04f 0300 	mov.w	r3, #0
    d2ee:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    d2f0:	f240 236c 	movw	r3, #620	; 0x26c
    d2f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2f8:	681b      	ldr	r3, [r3, #0]
    d2fa:	f103 030e 	add.w	r3, r3, #14
    d2fe:	f04f 0211 	mov.w	r2, #17
    d302:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    d306:	e146      	b.n	d596 <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    d308:	f64c 0338 	movw	r3, #51256	; 0xc838
    d30c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d310:	881b      	ldrh	r3, [r3, #0]
    d312:	2b00      	cmp	r3, #0
    d314:	d02a      	beq.n	d36c <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    d316:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d31a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d31e:	781b      	ldrb	r3, [r3, #0]
    d320:	f003 0301 	and.w	r3, r3, #1
    d324:	b2db      	uxtb	r3, r3
    d326:	2b00      	cmp	r3, #0
    d328:	d002      	beq.n	d330 <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    d32a:	f04f 0300 	mov.w	r3, #0
    d32e:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    d330:	8a23      	ldrh	r3, [r4, #16]
    d332:	2b00      	cmp	r3, #0
    d334:	d114      	bne.n	d360 <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    d336:	8a62      	ldrh	r2, [r4, #18]
    d338:	f64c 0338 	movw	r3, #51256	; 0xc838
    d33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d340:	881b      	ldrh	r3, [r3, #0]
    d342:	429a      	cmp	r2, r3
    d344:	d205      	bcs.n	d352 <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    d346:	8a62      	ldrh	r2, [r4, #18]
    d348:	f64c 0338 	movw	r3, #51256	; 0xc838
    d34c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d350:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    d352:	f64c 0338 	movw	r3, #51256	; 0xc838
    d356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d35a:	881b      	ldrh	r3, [r3, #0]
    d35c:	8223      	strh	r3, [r4, #16]
    d35e:	e005      	b.n	d36c <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    d360:	8a22      	ldrh	r2, [r4, #16]
    d362:	f64c 0338 	movw	r3, #51256	; 0xc838
    d366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d36a:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    d36c:	f04f 0300 	mov.w	r3, #0
    d370:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    d372:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    d376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d37a:	681a      	ldr	r2, [r3, #0]
    d37c:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    d380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d384:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    d386:	f64c 0338 	movw	r3, #51256	; 0xc838
    d38a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d38e:	881b      	ldrh	r3, [r3, #0]
    d390:	2b00      	cmp	r3, #0
    d392:	d017      	beq.n	d3c4 <uip_process+0x1b2c>
    d394:	8a23      	ldrh	r3, [r4, #16]
    d396:	2b00      	cmp	r3, #0
    d398:	d014      	beq.n	d3c4 <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    d39a:	8a23      	ldrh	r3, [r4, #16]
    d39c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    d3a0:	b29a      	uxth	r2, r3
    d3a2:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d3a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3aa:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    d3ac:	f240 236c 	movw	r3, #620	; 0x26c
    d3b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3b4:	681b      	ldr	r3, [r3, #0]
    d3b6:	f103 030e 	add.w	r3, r3, #14
    d3ba:	f04f 0218 	mov.w	r2, #24
    d3be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    d3c2:	e0ef      	b.n	d5a4 <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    d3c4:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d3c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3cc:	781b      	ldrb	r3, [r3, #0]
    d3ce:	f003 0302 	and.w	r3, r3, #2
    d3d2:	2b00      	cmp	r3, #0
    d3d4:	f000 831d 	beq.w	da12 <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    d3d8:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d3dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3e0:	f04f 0228 	mov.w	r2, #40	; 0x28
    d3e4:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    d3e6:	f240 236c 	movw	r3, #620	; 0x26c
    d3ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3ee:	681b      	ldr	r3, [r3, #0]
    d3f0:	f103 030e 	add.w	r3, r3, #14
    d3f4:	f04f 0210 	mov.w	r2, #16
    d3f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    d3fc:	e0d2      	b.n	d5a4 <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    d3fe:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d406:	781b      	ldrb	r3, [r3, #0]
    d408:	f003 0301 	and.w	r3, r3, #1
    d40c:	b2db      	uxtb	r3, r3
    d40e:	2b00      	cmp	r3, #0
    d410:	d00b      	beq.n	d42a <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    d412:	f04f 0300 	mov.w	r3, #0
    d416:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    d418:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d41c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d420:	f04f 0210 	mov.w	r2, #16
    d424:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d426:	f001 ff3d 	bl	f2a4 <httpd_appcall>
			}

			break;
    d42a:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d42c:	e2f8      	b.n	da20 <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    d42e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d436:	881b      	ldrh	r3, [r3, #0]
    d438:	2b00      	cmp	r3, #0
    d43a:	d007      	beq.n	d44c <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    d43c:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d444:	881b      	ldrh	r3, [r3, #0]
    d446:	4618      	mov	r0, r3
    d448:	f7fe f9e4 	bl	b814 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d44c:	f240 236c 	movw	r3, #620	; 0x26c
    d450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d454:	681b      	ldr	r3, [r3, #0]
    d456:	f103 030e 	add.w	r3, r3, #14
    d45a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d45e:	f003 0301 	and.w	r3, r3, #1
    d462:	b2db      	uxtb	r3, r3
    d464:	2b00      	cmp	r3, #0
    d466:	d024      	beq.n	d4b2 <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    d468:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d46c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d470:	781b      	ldrb	r3, [r3, #0]
    d472:	f003 0301 	and.w	r3, r3, #1
    d476:	b2db      	uxtb	r3, r3
    d478:	2b00      	cmp	r3, #0
    d47a:	d009      	beq.n	d490 <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d47c:	f04f 0307 	mov.w	r3, #7
    d480:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    d482:	f04f 0300 	mov.w	r3, #0
    d486:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    d488:	f04f 0300 	mov.w	r3, #0
    d48c:	8223      	strh	r3, [r4, #16]
    d48e:	e002      	b.n	d496 <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    d490:	f04f 0306 	mov.w	r3, #6
    d494:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    d496:	f04f 0001 	mov.w	r0, #1
    d49a:	f7fe f9bb 	bl	b814 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d49e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d4a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4a6:	f04f 0210 	mov.w	r2, #16
    d4aa:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d4ac:	f001 fefa 	bl	f2a4 <httpd_appcall>
				goto tcp_send_ack;
    d4b0:	e066      	b.n	d580 <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    d4b2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d4b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4ba:	781b      	ldrb	r3, [r3, #0]
    d4bc:	f003 0301 	and.w	r3, r3, #1
    d4c0:	b2db      	uxtb	r3, r3
    d4c2:	2b00      	cmp	r3, #0
    d4c4:	d006      	beq.n	d4d4 <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    d4c6:	f04f 0305 	mov.w	r3, #5
    d4ca:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    d4cc:	f04f 0300 	mov.w	r3, #0
    d4d0:	8223      	strh	r3, [r4, #16]
				goto drop;
    d4d2:	e2a5      	b.n	da20 <uip_process+0x2188>
			}

			if( uip_len > 0 )
    d4d4:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d4d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4dc:	881b      	ldrh	r3, [r3, #0]
    d4de:	2b00      	cmp	r3, #0
    d4e0:	f000 8299 	beq.w	da16 <uip_process+0x217e>
			{
				goto tcp_send_ack;
    d4e4:	e04c      	b.n	d580 <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    d4e6:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4ee:	881b      	ldrh	r3, [r3, #0]
    d4f0:	2b00      	cmp	r3, #0
    d4f2:	d007      	beq.n	d504 <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    d4f4:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d4f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4fc:	881b      	ldrh	r3, [r3, #0]
    d4fe:	4618      	mov	r0, r3
    d500:	f7fe f988 	bl	b814 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d504:	f240 236c 	movw	r3, #620	; 0x26c
    d508:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d50c:	681b      	ldr	r3, [r3, #0]
    d50e:	f103 030e 	add.w	r3, r3, #14
    d512:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d516:	f003 0301 	and.w	r3, r3, #1
    d51a:	b2db      	uxtb	r3, r3
    d51c:	2b00      	cmp	r3, #0
    d51e:	d013      	beq.n	d548 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d520:	f04f 0307 	mov.w	r3, #7
    d524:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d526:	f04f 0300 	mov.w	r3, #0
    d52a:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    d52c:	f04f 0001 	mov.w	r0, #1
    d530:	f7fe f970 	bl	b814 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d534:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d53c:	f04f 0210 	mov.w	r2, #16
    d540:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d542:	f001 feaf 	bl	f2a4 <httpd_appcall>
				goto tcp_send_ack;
    d546:	e01b      	b.n	d580 <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    d548:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d54c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d550:	881b      	ldrh	r3, [r3, #0]
    d552:	2b00      	cmp	r3, #0
    d554:	f000 8261 	beq.w	da1a <uip_process+0x2182>
			{
				goto tcp_send_ack;
    d558:	e012      	b.n	d580 <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    d55a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d562:	781b      	ldrb	r3, [r3, #0]
    d564:	f003 0301 	and.w	r3, r3, #1
    d568:	b2db      	uxtb	r3, r3
    d56a:	2b00      	cmp	r3, #0
    d56c:	f000 8257 	beq.w	da1e <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d570:	f04f 0307 	mov.w	r3, #7
    d574:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d576:	f04f 0300 	mov.w	r3, #0
    d57a:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    d57c:	e250      	b.n	da20 <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    d57e:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    d580:	f240 236c 	movw	r3, #620	; 0x26c
    d584:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d588:	681b      	ldr	r3, [r3, #0]
    d58a:	f103 030e 	add.w	r3, r3, #14
    d58e:	f04f 0210 	mov.w	r2, #16
    d592:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    d596:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d59e:	f04f 0228 	mov.w	r2, #40	; 0x28
    d5a2:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    d5a4:	f240 236c 	movw	r3, #620	; 0x26c
    d5a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5ac:	681b      	ldr	r3, [r3, #0]
    d5ae:	f103 030e 	add.w	r3, r3, #14
    d5b2:	f04f 0250 	mov.w	r2, #80	; 0x50
    d5b6:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    d5ba:	f240 236c 	movw	r3, #620	; 0x26c
    d5be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5c2:	681b      	ldr	r3, [r3, #0]
    d5c4:	f103 030e 	add.w	r3, r3, #14
    d5c8:	7a22      	ldrb	r2, [r4, #8]
    d5ca:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    d5cc:	f240 236c 	movw	r3, #620	; 0x26c
    d5d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5d4:	681b      	ldr	r3, [r3, #0]
    d5d6:	f103 030e 	add.w	r3, r3, #14
    d5da:	7a62      	ldrb	r2, [r4, #9]
    d5dc:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d5de:	f240 236c 	movw	r3, #620	; 0x26c
    d5e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5e6:	681b      	ldr	r3, [r3, #0]
    d5e8:	f103 030e 	add.w	r3, r3, #14
    d5ec:	7aa2      	ldrb	r2, [r4, #10]
    d5ee:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d5f0:	f240 236c 	movw	r3, #620	; 0x26c
    d5f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5f8:	681b      	ldr	r3, [r3, #0]
    d5fa:	f103 030e 	add.w	r3, r3, #14
    d5fe:	7ae2      	ldrb	r2, [r4, #11]
    d600:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d602:	f240 236c 	movw	r3, #620	; 0x26c
    d606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d60a:	681b      	ldr	r3, [r3, #0]
    d60c:	f103 030e 	add.w	r3, r3, #14
    d610:	7b22      	ldrb	r2, [r4, #12]
    d612:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d614:	f240 236c 	movw	r3, #620	; 0x26c
    d618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d61c:	681b      	ldr	r3, [r3, #0]
    d61e:	f103 030e 	add.w	r3, r3, #14
    d622:	7b62      	ldrb	r2, [r4, #13]
    d624:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d626:	f240 236c 	movw	r3, #620	; 0x26c
    d62a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d62e:	681b      	ldr	r3, [r3, #0]
    d630:	f103 030e 	add.w	r3, r3, #14
    d634:	7ba2      	ldrb	r2, [r4, #14]
    d636:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d638:	f240 236c 	movw	r3, #620	; 0x26c
    d63c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d640:	681b      	ldr	r3, [r3, #0]
    d642:	f103 030e 	add.w	r3, r3, #14
    d646:	7be2      	ldrb	r2, [r4, #15]
    d648:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d64a:	f240 236c 	movw	r3, #620	; 0x26c
    d64e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d652:	681b      	ldr	r3, [r3, #0]
    d654:	f103 030e 	add.w	r3, r3, #14
    d658:	f04f 0206 	mov.w	r2, #6
    d65c:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d65e:	f240 236c 	movw	r3, #620	; 0x26c
    d662:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d666:	681b      	ldr	r3, [r3, #0]
    d668:	f103 030e 	add.w	r3, r3, #14
    d66c:	88a2      	ldrh	r2, [r4, #4]
    d66e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d672:	f04f 0000 	mov.w	r0, #0
    d676:	ea40 0101 	orr.w	r1, r0, r1
    d67a:	7519      	strb	r1, [r3, #20]
    d67c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d680:	b292      	uxth	r2, r2
    d682:	f04f 0100 	mov.w	r1, #0
    d686:	ea41 0202 	orr.w	r2, r1, r2
    d68a:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d68c:	f240 236c 	movw	r3, #620	; 0x26c
    d690:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d694:	681b      	ldr	r3, [r3, #0]
    d696:	f103 030e 	add.w	r3, r3, #14
    d69a:	88e2      	ldrh	r2, [r4, #6]
    d69c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d6a0:	f04f 0000 	mov.w	r0, #0
    d6a4:	ea40 0101 	orr.w	r1, r0, r1
    d6a8:	7599      	strb	r1, [r3, #22]
    d6aa:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d6ae:	b292      	uxth	r2, r2
    d6b0:	f04f 0100 	mov.w	r1, #0
    d6b4:	ea41 0202 	orr.w	r2, r1, r2
    d6b8:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d6ba:	f240 236c 	movw	r3, #620	; 0x26c
    d6be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6c2:	681b      	ldr	r3, [r3, #0]
    d6c4:	f103 020e 	add.w	r2, r3, #14
    d6c8:	f64c 0334 	movw	r3, #51252	; 0xc834
    d6cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6d0:	781b      	ldrb	r3, [r3, #0]
    d6d2:	7313      	strb	r3, [r2, #12]
    d6d4:	f240 236c 	movw	r3, #620	; 0x26c
    d6d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6dc:	681b      	ldr	r3, [r3, #0]
    d6de:	f103 020e 	add.w	r2, r3, #14
    d6e2:	f64c 0334 	movw	r3, #51252	; 0xc834
    d6e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6ea:	785b      	ldrb	r3, [r3, #1]
    d6ec:	7353      	strb	r3, [r2, #13]
    d6ee:	f240 236c 	movw	r3, #620	; 0x26c
    d6f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6f6:	681b      	ldr	r3, [r3, #0]
    d6f8:	f103 020e 	add.w	r2, r3, #14
    d6fc:	f64c 0334 	movw	r3, #51252	; 0xc834
    d700:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d704:	789b      	ldrb	r3, [r3, #2]
    d706:	7393      	strb	r3, [r2, #14]
    d708:	f240 236c 	movw	r3, #620	; 0x26c
    d70c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d710:	681b      	ldr	r3, [r3, #0]
    d712:	f103 020e 	add.w	r2, r3, #14
    d716:	f64c 0334 	movw	r3, #51252	; 0xc834
    d71a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d71e:	78db      	ldrb	r3, [r3, #3]
    d720:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d722:	f240 236c 	movw	r3, #620	; 0x26c
    d726:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d72a:	681b      	ldr	r3, [r3, #0]
    d72c:	f103 030e 	add.w	r3, r3, #14
    d730:	7822      	ldrb	r2, [r4, #0]
    d732:	741a      	strb	r2, [r3, #16]
    d734:	f240 236c 	movw	r3, #620	; 0x26c
    d738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d73c:	681b      	ldr	r3, [r3, #0]
    d73e:	f103 030e 	add.w	r3, r3, #14
    d742:	7862      	ldrb	r2, [r4, #1]
    d744:	745a      	strb	r2, [r3, #17]
    d746:	f240 236c 	movw	r3, #620	; 0x26c
    d74a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d74e:	681b      	ldr	r3, [r3, #0]
    d750:	f103 030e 	add.w	r3, r3, #14
    d754:	78a2      	ldrb	r2, [r4, #2]
    d756:	749a      	strb	r2, [r3, #18]
    d758:	f240 236c 	movw	r3, #620	; 0x26c
    d75c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d760:	681b      	ldr	r3, [r3, #0]
    d762:	f103 030e 	add.w	r3, r3, #14
    d766:	78e2      	ldrb	r2, [r4, #3]
    d768:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d76a:	7e63      	ldrb	r3, [r4, #25]
    d76c:	f003 0310 	and.w	r3, r3, #16
    d770:	2b00      	cmp	r3, #0
    d772:	d016      	beq.n	d7a2 <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d774:	f240 236c 	movw	r3, #620	; 0x26c
    d778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d77c:	681b      	ldr	r3, [r3, #0]
    d77e:	f103 020e 	add.w	r2, r3, #14
    d782:	f240 236c 	movw	r3, #620	; 0x26c
    d786:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d78a:	681b      	ldr	r3, [r3, #0]
    d78c:	f103 030e 	add.w	r3, r3, #14
    d790:	f04f 0100 	mov.w	r1, #0
    d794:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d798:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d79c:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d7a0:	e015      	b.n	d7ce <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d7a2:	f240 236c 	movw	r3, #620	; 0x26c
    d7a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7aa:	681b      	ldr	r3, [r3, #0]
    d7ac:	f103 030e 	add.w	r3, r3, #14
    d7b0:	f04f 0205 	mov.w	r2, #5
    d7b4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d7b8:	f240 236c 	movw	r3, #620	; 0x26c
    d7bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7c0:	681b      	ldr	r3, [r3, #0]
    d7c2:	f103 030e 	add.w	r3, r3, #14
    d7c6:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d7ca:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d7ce:	f240 236c 	movw	r3, #620	; 0x26c
    d7d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7d6:	681b      	ldr	r3, [r3, #0]
    d7d8:	f103 030e 	add.w	r3, r3, #14
    d7dc:	f04f 0240 	mov.w	r2, #64	; 0x40
    d7e0:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d7e2:	f240 236c 	movw	r3, #620	; 0x26c
    d7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ea:	681b      	ldr	r3, [r3, #0]
    d7ec:	f103 020e 	add.w	r2, r3, #14
    d7f0:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d7f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7f8:	881b      	ldrh	r3, [r3, #0]
    d7fa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d7fe:	b29b      	uxth	r3, r3
    d800:	b2db      	uxtb	r3, r3
    d802:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d804:	f240 236c 	movw	r3, #620	; 0x26c
    d808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d80c:	681b      	ldr	r3, [r3, #0]
    d80e:	f103 020e 	add.w	r2, r3, #14
    d812:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    d816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d81a:	881b      	ldrh	r3, [r3, #0]
    d81c:	b2db      	uxtb	r3, r3
    d81e:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d820:	f240 236c 	movw	r3, #620	; 0x26c
    d824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d828:	681b      	ldr	r3, [r3, #0]
    d82a:	f103 020e 	add.w	r2, r3, #14
    d82e:	f240 236c 	movw	r3, #620	; 0x26c
    d832:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d836:	681b      	ldr	r3, [r3, #0]
    d838:	f103 030e 	add.w	r3, r3, #14
    d83c:	f04f 0100 	mov.w	r1, #0
    d840:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d844:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d848:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d84c:	f240 236c 	movw	r3, #620	; 0x26c
    d850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d854:	681b      	ldr	r3, [r3, #0]
    d856:	f103 030e 	add.w	r3, r3, #14
    d85a:	f04f 0200 	mov.w	r2, #0
    d85e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d862:	f04f 0200 	mov.w	r2, #0
    d866:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d86a:	f240 236c 	movw	r3, #620	; 0x26c
    d86e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d872:	681b      	ldr	r3, [r3, #0]
    d874:	f103 040e 	add.w	r4, r3, #14
    d878:	f7fd fddc 	bl	b434 <uip_tcpchksum>
    d87c:	4603      	mov	r3, r0
    d87e:	ea6f 0303 	mvn.w	r3, r3
    d882:	b29b      	uxth	r3, r3
    d884:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d888:	f04f 0100 	mov.w	r1, #0
    d88c:	ea41 0202 	orr.w	r2, r1, r2
    d890:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d894:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d898:	b29b      	uxth	r3, r3
    d89a:	f04f 0200 	mov.w	r2, #0
    d89e:	ea42 0303 	orr.w	r3, r2, r3
    d8a2:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d8a6:	f240 236c 	movw	r3, #620	; 0x26c
    d8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8ae:	681b      	ldr	r3, [r3, #0]
    d8b0:	f103 030e 	add.w	r3, r3, #14
    d8b4:	f04f 0245 	mov.w	r2, #69	; 0x45
    d8b8:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d8ba:	f240 236c 	movw	r3, #620	; 0x26c
    d8be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8c2:	681b      	ldr	r3, [r3, #0]
    d8c4:	f103 030e 	add.w	r3, r3, #14
    d8c8:	f04f 0200 	mov.w	r2, #0
    d8cc:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d8ce:	f240 236c 	movw	r3, #620	; 0x26c
    d8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8d6:	681b      	ldr	r3, [r3, #0]
    d8d8:	f103 020e 	add.w	r2, r3, #14
    d8dc:	f240 236c 	movw	r3, #620	; 0x26c
    d8e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8e4:	681b      	ldr	r3, [r3, #0]
    d8e6:	f103 030e 	add.w	r3, r3, #14
    d8ea:	f04f 0100 	mov.w	r1, #0
    d8ee:	71d9      	strb	r1, [r3, #7]
    d8f0:	79db      	ldrb	r3, [r3, #7]
    d8f2:	7193      	strb	r3, [r2, #6]
		++ipid;
    d8f4:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8fc:	881b      	ldrh	r3, [r3, #0]
    d8fe:	f103 0301 	add.w	r3, r3, #1
    d902:	b29a      	uxth	r2, r3
    d904:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d908:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d90c:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d90e:	f240 236c 	movw	r3, #620	; 0x26c
    d912:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d916:	681b      	ldr	r3, [r3, #0]
    d918:	f103 020e 	add.w	r2, r3, #14
    d91c:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d920:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d924:	881b      	ldrh	r3, [r3, #0]
    d926:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d92a:	b29b      	uxth	r3, r3
    d92c:	b2db      	uxtb	r3, r3
    d92e:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d930:	f240 236c 	movw	r3, #620	; 0x26c
    d934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d938:	681b      	ldr	r3, [r3, #0]
    d93a:	f103 020e 	add.w	r2, r3, #14
    d93e:	f642 334c 	movw	r3, #11084	; 0x2b4c
    d942:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d946:	881b      	ldrh	r3, [r3, #0]
    d948:	b2db      	uxtb	r3, r3
    d94a:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d94c:	f240 236c 	movw	r3, #620	; 0x26c
    d950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d954:	681b      	ldr	r3, [r3, #0]
    d956:	f103 030e 	add.w	r3, r3, #14
    d95a:	f04f 0200 	mov.w	r2, #0
    d95e:	729a      	strb	r2, [r3, #10]
    d960:	f04f 0200 	mov.w	r2, #0
    d964:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d966:	f240 236c 	movw	r3, #620	; 0x26c
    d96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d96e:	681b      	ldr	r3, [r3, #0]
    d970:	f103 040e 	add.w	r4, r3, #14
    d974:	f7fd fce6 	bl	b344 <uip_ipchksum>
    d978:	4603      	mov	r3, r0
    d97a:	ea6f 0303 	mvn.w	r3, r3
    d97e:	b29b      	uxth	r3, r3
    d980:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d984:	f04f 0100 	mov.w	r1, #0
    d988:	ea41 0202 	orr.w	r2, r1, r2
    d98c:	72a2      	strb	r2, [r4, #10]
    d98e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d992:	b29b      	uxth	r3, r3
    d994:	f04f 0200 	mov.w	r2, #0
    d998:	ea42 0303 	orr.w	r3, r2, r3
    d99c:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d99e:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d9a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9a6:	8c1b      	ldrh	r3, [r3, #32]
    d9a8:	f103 0301 	add.w	r3, r3, #1
    d9ac:	b29a      	uxth	r2, r3
    d9ae:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d9b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9b6:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d9b8:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d9bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9c0:	885b      	ldrh	r3, [r3, #2]
    d9c2:	f103 0301 	add.w	r3, r3, #1
    d9c6:	b29a      	uxth	r2, r3
    d9c8:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    d9cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9d0:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d9d2:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    d9d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9da:	f04f 0200 	mov.w	r2, #0
    d9de:	701a      	strb	r2, [r3, #0]
	return;
    d9e0:	e02d      	b.n	da3e <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d9e2:	bf00      	nop
    d9e4:	e01c      	b.n	da20 <uip_process+0x2188>
    d9e6:	bf00      	nop
    d9e8:	e01a      	b.n	da20 <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d9ea:	bf00      	nop
    d9ec:	e018      	b.n	da20 <uip_process+0x2188>
    d9ee:	bf00      	nop
    d9f0:	e016      	b.n	da20 <uip_process+0x2188>
    d9f2:	bf00      	nop
    d9f4:	e014      	b.n	da20 <uip_process+0x2188>
    d9f6:	bf00      	nop
    d9f8:	e012      	b.n	da20 <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d9fa:	bf00      	nop
    d9fc:	e010      	b.n	da20 <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d9fe:	bf00      	nop
    da00:	e00e      	b.n	da20 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    da02:	bf00      	nop
    da04:	e00c      	b.n	da20 <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    da06:	bf00      	nop
    da08:	e00a      	b.n	da20 <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    da0a:	bf00      	nop
    da0c:	e008      	b.n	da20 <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    da0e:	bf00      	nop
    da10:	e006      	b.n	da20 <uip_process+0x2188>
    da12:	bf00      	nop
    da14:	e004      	b.n	da20 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    da16:	bf00      	nop
    da18:	e002      	b.n	da20 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    da1a:	bf00      	nop
    da1c:	e000      	b.n	da20 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    da1e:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    da20:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    da24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da28:	f04f 0200 	mov.w	r2, #0
    da2c:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    da2e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    da32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da36:	f04f 0200 	mov.w	r2, #0
    da3a:	701a      	strb	r2, [r3, #0]
	return;
    da3c:	bf00      	nop
}
    da3e:	f107 0714 	add.w	r7, r7, #20
    da42:	46bd      	mov	sp, r7
    da44:	bd90      	pop	{r4, r7, pc}
    da46:	bf00      	nop

0000da48 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    da48:	b480      	push	{r7}
    da4a:	b083      	sub	sp, #12
    da4c:	af00      	add	r7, sp, #0
    da4e:	4603      	mov	r3, r0
    da50:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    da52:	88fb      	ldrh	r3, [r7, #6]
    da54:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da58:	b29a      	uxth	r2, r3
    da5a:	88fb      	ldrh	r3, [r7, #6]
    da5c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    da60:	b29b      	uxth	r3, r3
    da62:	ea42 0303 	orr.w	r3, r2, r3
    da66:	b29b      	uxth	r3, r3
    da68:	b29b      	uxth	r3, r3
}
    da6a:	4618      	mov	r0, r3
    da6c:	f107 070c 	add.w	r7, r7, #12
    da70:	46bd      	mov	sp, r7
    da72:	bc80      	pop	{r7}
    da74:	4770      	bx	lr
    da76:	bf00      	nop

0000da78 <htonl>:

u32_t htonl( u32_t val )
{
    da78:	b480      	push	{r7}
    da7a:	b083      	sub	sp, #12
    da7c:	af00      	add	r7, sp, #0
    da7e:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    da80:	687b      	ldr	r3, [r7, #4]
    da82:	b29b      	uxth	r3, r3
    da84:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da88:	b29a      	uxth	r2, r3
    da8a:	687b      	ldr	r3, [r7, #4]
    da8c:	b29b      	uxth	r3, r3
    da8e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    da92:	b29b      	uxth	r3, r3
    da94:	ea42 0303 	orr.w	r3, r2, r3
    da98:	b29b      	uxth	r3, r3
    da9a:	b29b      	uxth	r3, r3
    da9c:	ea4f 4203 	mov.w	r2, r3, lsl #16
    daa0:	687b      	ldr	r3, [r7, #4]
    daa2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    daa6:	b29b      	uxth	r3, r3
    daa8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    daac:	b299      	uxth	r1, r3
    daae:	687b      	ldr	r3, [r7, #4]
    dab0:	ea4f 4313 	mov.w	r3, r3, lsr #16
    dab4:	b29b      	uxth	r3, r3
    dab6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    daba:	b29b      	uxth	r3, r3
    dabc:	ea41 0303 	orr.w	r3, r1, r3
    dac0:	b29b      	uxth	r3, r3
    dac2:	b29b      	uxth	r3, r3
    dac4:	ea42 0303 	orr.w	r3, r2, r3
}
    dac8:	4618      	mov	r0, r3
    daca:	f107 070c 	add.w	r7, r7, #12
    dace:	46bd      	mov	sp, r7
    dad0:	bc80      	pop	{r7}
    dad2:	4770      	bx	lr

0000dad4 <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    dad4:	b580      	push	{r7, lr}
    dad6:	b084      	sub	sp, #16
    dad8:	af00      	add	r7, sp, #0
    dada:	6078      	str	r0, [r7, #4]
    dadc:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    dade:	f240 236c 	movw	r3, #620	; 0x26c
    dae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dae6:	681b      	ldr	r3, [r3, #0]
    dae8:	f103 0336 	add.w	r3, r3, #54	; 0x36
    daec:	461a      	mov	r2, r3
    daee:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    daf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daf6:	681b      	ldr	r3, [r3, #0]
    daf8:	ebc3 0302 	rsb	r3, r3, r2
    dafc:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    db00:	f103 0302 	add.w	r3, r3, #2
    db04:	683a      	ldr	r2, [r7, #0]
    db06:	4293      	cmp	r3, r2
    db08:	bfa8      	it	ge
    db0a:	4613      	movge	r3, r2
    db0c:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    db0e:	68fb      	ldr	r3, [r7, #12]
    db10:	2b00      	cmp	r3, #0
    db12:	dd1d      	ble.n	db50 <uip_send+0x7c>
	{
		uip_slen = copylen;
    db14:	68fb      	ldr	r3, [r7, #12]
    db16:	b29a      	uxth	r2, r3
    db18:	f64c 0338 	movw	r3, #51256	; 0xc838
    db1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db20:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    db22:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    db26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db2a:	681b      	ldr	r3, [r3, #0]
    db2c:	687a      	ldr	r2, [r7, #4]
    db2e:	429a      	cmp	r2, r3
    db30:	d00e      	beq.n	db50 <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    db32:	f24a 73b0 	movw	r3, #42928	; 0xa7b0
    db36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db3a:	681a      	ldr	r2, [r3, #0]
    db3c:	f64c 0338 	movw	r3, #51256	; 0xc838
    db40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db44:	881b      	ldrh	r3, [r3, #0]
    db46:	4610      	mov	r0, r2
    db48:	6879      	ldr	r1, [r7, #4]
    db4a:	461a      	mov	r2, r3
    db4c:	f006 fe60 	bl	14810 <memcpy>
		}
	}
}
    db50:	f107 0710 	add.w	r7, r7, #16
    db54:	46bd      	mov	sp, r7
    db56:	bd80      	pop	{r7, pc}

0000db58 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    db58:	b580      	push	{r7, lr}
    db5a:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    db5c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    db60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db64:	f04f 0200 	mov.w	r2, #0
    db68:	701a      	strb	r2, [r3, #0]
    db6a:	e024      	b.n	dbb6 <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    db6c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    db70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db74:	781b      	ldrb	r3, [r3, #0]
    db76:	461a      	mov	r2, r3
    db78:	4613      	mov	r3, r2
    db7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    db7e:	4413      	add	r3, r2
    db80:	ea4f 0283 	mov.w	r2, r3, lsl #2
    db84:	f642 335c 	movw	r3, #11100	; 0x2b5c
    db88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db8c:	4413      	add	r3, r2
    db8e:	4618      	mov	r0, r3
    db90:	f04f 0100 	mov.w	r1, #0
    db94:	f04f 0204 	mov.w	r2, #4
    db98:	f006 ff02 	bl	149a0 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    db9c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dba4:	781b      	ldrb	r3, [r3, #0]
    dba6:	f103 0301 	add.w	r3, r3, #1
    dbaa:	b2da      	uxtb	r2, r3
    dbac:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dbb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbb4:	701a      	strb	r2, [r3, #0]
    dbb6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dbba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbbe:	781b      	ldrb	r3, [r3, #0]
    dbc0:	2b07      	cmp	r3, #7
    dbc2:	d9d3      	bls.n	db6c <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    dbc4:	bd80      	pop	{r7, pc}
    dbc6:	bf00      	nop

0000dbc8 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    dbc8:	b580      	push	{r7, lr}
    dbca:	b082      	sub	sp, #8
    dbcc:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    dbce:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dbd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbd6:	781b      	ldrb	r3, [r3, #0]
    dbd8:	f103 0301 	add.w	r3, r3, #1
    dbdc:	b2da      	uxtb	r2, r3
    dbde:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dbe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbe6:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dbe8:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dbec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbf0:	f04f 0200 	mov.w	r2, #0
    dbf4:	701a      	strb	r2, [r3, #0]
    dbf6:	e045      	b.n	dc84 <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    dbf8:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dbfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc00:	781b      	ldrb	r3, [r3, #0]
    dc02:	461a      	mov	r2, r3
    dc04:	4613      	mov	r3, r2
    dc06:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dc0a:	4413      	add	r3, r2
    dc0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dc10:	461a      	mov	r2, r3
    dc12:	f642 335c 	movw	r3, #11100	; 0x2b5c
    dc16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc1a:	4413      	add	r3, r2
    dc1c:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    dc1e:	687b      	ldr	r3, [r7, #4]
    dc20:	881a      	ldrh	r2, [r3, #0]
    dc22:	f246 23b4 	movw	r3, #25268	; 0x62b4
    dc26:	f2c0 0301 	movt	r3, #1
    dc2a:	881b      	ldrh	r3, [r3, #0]
    dc2c:	429a      	cmp	r2, r3
    dc2e:	d11c      	bne.n	dc6a <uip_arp_timer+0xa2>
    dc30:	687b      	ldr	r3, [r7, #4]
    dc32:	885a      	ldrh	r2, [r3, #2]
    dc34:	f246 23b4 	movw	r3, #25268	; 0x62b4
    dc38:	f2c0 0301 	movt	r3, #1
    dc3c:	885b      	ldrh	r3, [r3, #2]
    dc3e:	429a      	cmp	r2, r3
    dc40:	d113      	bne.n	dc6a <uip_arp_timer+0xa2>
    dc42:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dc46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc4a:	781b      	ldrb	r3, [r3, #0]
    dc4c:	461a      	mov	r2, r3
    dc4e:	687b      	ldr	r3, [r7, #4]
    dc50:	7a9b      	ldrb	r3, [r3, #10]
    dc52:	ebc3 0302 	rsb	r3, r3, r2
    dc56:	2b77      	cmp	r3, #119	; 0x77
    dc58:	dd07      	ble.n	dc6a <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    dc5a:	687b      	ldr	r3, [r7, #4]
    dc5c:	4618      	mov	r0, r3
    dc5e:	f04f 0100 	mov.w	r1, #0
    dc62:	f04f 0204 	mov.w	r2, #4
    dc66:	f006 fe9b 	bl	149a0 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dc6a:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc72:	781b      	ldrb	r3, [r3, #0]
    dc74:	f103 0301 	add.w	r3, r3, #1
    dc78:	b2da      	uxtb	r2, r3
    dc7a:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc82:	701a      	strb	r2, [r3, #0]
    dc84:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dc88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc8c:	781b      	ldrb	r3, [r3, #0]
    dc8e:	2b07      	cmp	r3, #7
    dc90:	d9b2      	bls.n	dbf8 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    dc92:	f107 0708 	add.w	r7, r7, #8
    dc96:	46bd      	mov	sp, r7
    dc98:	bd80      	pop	{r7, pc}
    dc9a:	bf00      	nop

0000dc9c <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    dc9c:	b590      	push	{r4, r7, lr}
    dc9e:	b083      	sub	sp, #12
    dca0:	af00      	add	r7, sp, #0
    dca2:	6078      	str	r0, [r7, #4]
    dca4:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dca6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dcaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcae:	f04f 0200 	mov.w	r2, #0
    dcb2:	701a      	strb	r2, [r3, #0]
    dcb4:	e049      	b.n	dd4a <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    dcb6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dcba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcbe:	781b      	ldrb	r3, [r3, #0]
    dcc0:	461a      	mov	r2, r3
    dcc2:	4613      	mov	r3, r2
    dcc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dcc8:	4413      	add	r3, r2
    dcca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dcce:	461a      	mov	r2, r3
    dcd0:	f642 335c 	movw	r3, #11100	; 0x2b5c
    dcd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcd8:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    dcdc:	8822      	ldrh	r2, [r4, #0]
    dcde:	f246 23b4 	movw	r3, #25268	; 0x62b4
    dce2:	f2c0 0301 	movt	r3, #1
    dce6:	881b      	ldrh	r3, [r3, #0]
    dce8:	429a      	cmp	r2, r3
    dcea:	d107      	bne.n	dcfc <uip_arp_update+0x60>
    dcec:	8862      	ldrh	r2, [r4, #2]
    dcee:	f246 23b4 	movw	r3, #25268	; 0x62b4
    dcf2:	f2c0 0301 	movt	r3, #1
    dcf6:	885b      	ldrh	r3, [r3, #2]
    dcf8:	429a      	cmp	r2, r3
    dcfa:	d019      	beq.n	dd30 <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    dcfc:	687b      	ldr	r3, [r7, #4]
    dcfe:	881a      	ldrh	r2, [r3, #0]
    dd00:	8823      	ldrh	r3, [r4, #0]
    dd02:	429a      	cmp	r2, r3
    dd04:	d114      	bne.n	dd30 <uip_arp_update+0x94>
    dd06:	687b      	ldr	r3, [r7, #4]
    dd08:	885a      	ldrh	r2, [r3, #2]
    dd0a:	8863      	ldrh	r3, [r4, #2]
    dd0c:	429a      	cmp	r2, r3
    dd0e:	d10f      	bne.n	dd30 <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    dd10:	f104 0204 	add.w	r2, r4, #4
    dd14:	683b      	ldr	r3, [r7, #0]
    dd16:	4610      	mov	r0, r2
    dd18:	4619      	mov	r1, r3
    dd1a:	f04f 0206 	mov.w	r2, #6
    dd1e:	f006 fd77 	bl	14810 <memcpy>
				tabptr->time = arptime;
    dd22:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    dd26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd2a:	781b      	ldrb	r3, [r3, #0]
    dd2c:	72a3      	strb	r3, [r4, #10]

				return;
    dd2e:	e0f9      	b.n	df24 <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dd30:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd38:	781b      	ldrb	r3, [r3, #0]
    dd3a:	f103 0301 	add.w	r3, r3, #1
    dd3e:	b2da      	uxtb	r2, r3
    dd40:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd48:	701a      	strb	r2, [r3, #0]
    dd4a:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd52:	781b      	ldrb	r3, [r3, #0]
    dd54:	2b07      	cmp	r3, #7
    dd56:	d9ae      	bls.n	dcb6 <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dd58:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd60:	f04f 0200 	mov.w	r2, #0
    dd64:	701a      	strb	r2, [r3, #0]
    dd66:	e02f      	b.n	ddc8 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    dd68:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dd6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd70:	781b      	ldrb	r3, [r3, #0]
    dd72:	461a      	mov	r2, r3
    dd74:	4613      	mov	r3, r2
    dd76:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dd7a:	4413      	add	r3, r2
    dd7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dd80:	461a      	mov	r2, r3
    dd82:	f642 335c 	movw	r3, #11100	; 0x2b5c
    dd86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd8a:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    dd8e:	8822      	ldrh	r2, [r4, #0]
    dd90:	f246 23b4 	movw	r3, #25268	; 0x62b4
    dd94:	f2c0 0301 	movt	r3, #1
    dd98:	881b      	ldrh	r3, [r3, #0]
    dd9a:	429a      	cmp	r2, r3
    dd9c:	d107      	bne.n	ddae <uip_arp_update+0x112>
    dd9e:	8862      	ldrh	r2, [r4, #2]
    dda0:	f246 23b4 	movw	r3, #25268	; 0x62b4
    dda4:	f2c0 0301 	movt	r3, #1
    dda8:	885b      	ldrh	r3, [r3, #2]
    ddaa:	429a      	cmp	r2, r3
    ddac:	d014      	beq.n	ddd8 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    ddae:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    ddb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddb6:	781b      	ldrb	r3, [r3, #0]
    ddb8:	f103 0301 	add.w	r3, r3, #1
    ddbc:	b2da      	uxtb	r2, r3
    ddbe:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    ddc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddc6:	701a      	strb	r2, [r3, #0]
    ddc8:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    ddcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddd0:	781b      	ldrb	r3, [r3, #0]
    ddd2:	2b07      	cmp	r3, #7
    ddd4:	d9c8      	bls.n	dd68 <uip_arp_update+0xcc>
    ddd6:	e000      	b.n	ddda <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    ddd8:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    ddda:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    ddde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dde2:	781b      	ldrb	r3, [r3, #0]
    dde4:	2b08      	cmp	r3, #8
    dde6:	f040 8082 	bne.w	deee <uip_arp_update+0x252>
	{
		tmpage = 0;
    ddea:	f642 33c3 	movw	r3, #11203	; 0x2bc3
    ddee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddf2:	f04f 0200 	mov.w	r2, #0
    ddf6:	701a      	strb	r2, [r3, #0]
		c = 0;
    ddf8:	f642 33c1 	movw	r3, #11201	; 0x2bc1
    ddfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de00:	f04f 0200 	mov.w	r2, #0
    de04:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    de06:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de0e:	f04f 0200 	mov.w	r2, #0
    de12:	701a      	strb	r2, [r3, #0]
    de14:	e047      	b.n	dea6 <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    de16:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de1e:	781b      	ldrb	r3, [r3, #0]
    de20:	461a      	mov	r2, r3
    de22:	4613      	mov	r3, r2
    de24:	ea4f 0343 	mov.w	r3, r3, lsl #1
    de28:	4413      	add	r3, r2
    de2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    de2e:	461a      	mov	r2, r3
    de30:	f642 335c 	movw	r3, #11100	; 0x2b5c
    de34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de38:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    de3c:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    de40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de44:	781b      	ldrb	r3, [r3, #0]
    de46:	461a      	mov	r2, r3
    de48:	7aa3      	ldrb	r3, [r4, #10]
    de4a:	ebc3 0202 	rsb	r2, r3, r2
    de4e:	f642 33c3 	movw	r3, #11203	; 0x2bc3
    de52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de56:	781b      	ldrb	r3, [r3, #0]
    de58:	429a      	cmp	r2, r3
    de5a:	dd17      	ble.n	de8c <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    de5c:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    de60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de64:	781a      	ldrb	r2, [r3, #0]
    de66:	7aa3      	ldrb	r3, [r4, #10]
    de68:	ebc3 0302 	rsb	r3, r3, r2
    de6c:	b2da      	uxtb	r2, r3
    de6e:	f642 33c3 	movw	r3, #11203	; 0x2bc3
    de72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de76:	701a      	strb	r2, [r3, #0]
				c = i;
    de78:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de80:	781a      	ldrb	r2, [r3, #0]
    de82:	f642 33c1 	movw	r3, #11201	; 0x2bc1
    de86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de8a:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    de8c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    de90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de94:	781b      	ldrb	r3, [r3, #0]
    de96:	f103 0301 	add.w	r3, r3, #1
    de9a:	b2da      	uxtb	r2, r3
    de9c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dea4:	701a      	strb	r2, [r3, #0]
    dea6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    deaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deae:	781b      	ldrb	r3, [r3, #0]
    deb0:	2b07      	cmp	r3, #7
    deb2:	d9b0      	bls.n	de16 <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    deb4:	f642 33c1 	movw	r3, #11201	; 0x2bc1
    deb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    debc:	781a      	ldrb	r2, [r3, #0]
    debe:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    dec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dec6:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    dec8:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    decc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ded0:	781b      	ldrb	r3, [r3, #0]
    ded2:	461a      	mov	r2, r3
    ded4:	4613      	mov	r3, r2
    ded6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    deda:	4413      	add	r3, r2
    dedc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dee0:	461a      	mov	r2, r3
    dee2:	f642 335c 	movw	r3, #11100	; 0x2b5c
    dee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deea:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    deee:	687b      	ldr	r3, [r7, #4]
    def0:	781b      	ldrb	r3, [r3, #0]
    def2:	7023      	strb	r3, [r4, #0]
    def4:	687b      	ldr	r3, [r7, #4]
    def6:	785b      	ldrb	r3, [r3, #1]
    def8:	7063      	strb	r3, [r4, #1]
    defa:	687b      	ldr	r3, [r7, #4]
    defc:	789b      	ldrb	r3, [r3, #2]
    defe:	70a3      	strb	r3, [r4, #2]
    df00:	687b      	ldr	r3, [r7, #4]
    df02:	78db      	ldrb	r3, [r3, #3]
    df04:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    df06:	f104 0204 	add.w	r2, r4, #4
    df0a:	683b      	ldr	r3, [r7, #0]
    df0c:	4610      	mov	r0, r2
    df0e:	4619      	mov	r1, r3
    df10:	f04f 0206 	mov.w	r2, #6
    df14:	f006 fc7c 	bl	14810 <memcpy>
	tabptr->time = arptime;
    df18:	f642 33c2 	movw	r3, #11202	; 0x2bc2
    df1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df20:	781b      	ldrb	r3, [r3, #0]
    df22:	72a3      	strb	r3, [r4, #10]
}
    df24:	f107 070c 	add.w	r7, r7, #12
    df28:	46bd      	mov	sp, r7
    df2a:	bd90      	pop	{r4, r7, pc}

0000df2c <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    df2c:	b580      	push	{r7, lr}
    df2e:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    df30:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    df34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df38:	881b      	ldrh	r3, [r3, #0]
    df3a:	2b29      	cmp	r3, #41	; 0x29
    df3c:	d807      	bhi.n	df4e <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    df3e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    df42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df46:	f04f 0200 	mov.w	r2, #0
    df4a:	801a      	strh	r2, [r3, #0]
		return;
    df4c:	e170      	b.n	e230 <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    df4e:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    df52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df56:	f04f 0200 	mov.w	r2, #0
    df5a:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    df5c:	f240 236c 	movw	r3, #620	; 0x26c
    df60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df64:	681b      	ldr	r3, [r3, #0]
    df66:	7d1a      	ldrb	r2, [r3, #20]
    df68:	7d5b      	ldrb	r3, [r3, #21]
    df6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    df6e:	ea43 0302 	orr.w	r3, r3, r2
    df72:	b29b      	uxth	r3, r3
    df74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    df78:	d004      	beq.n	df84 <uip_arp_arpin+0x58>
    df7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    df7e:	f000 8112 	beq.w	e1a6 <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    df82:	e155      	b.n	e230 <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    df84:	f240 236c 	movw	r3, #620	; 0x26c
    df88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df8c:	681b      	ldr	r3, [r3, #0]
    df8e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    df92:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    df96:	ea4f 2303 	mov.w	r3, r3, lsl #8
    df9a:	ea43 0302 	orr.w	r3, r3, r2
    df9e:	b29a      	uxth	r2, r3
    dfa0:	f64c 0334 	movw	r3, #51252	; 0xc834
    dfa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfa8:	881b      	ldrh	r3, [r3, #0]
    dfaa:	429a      	cmp	r2, r3
    dfac:	f040 8138 	bne.w	e220 <uip_arp_arpin+0x2f4>
    dfb0:	f240 236c 	movw	r3, #620	; 0x26c
    dfb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfb8:	681b      	ldr	r3, [r3, #0]
    dfba:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    dfbe:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    dfc2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dfc6:	ea43 0302 	orr.w	r3, r3, r2
    dfca:	b29a      	uxth	r2, r3
    dfcc:	f64c 0334 	movw	r3, #51252	; 0xc834
    dfd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfd4:	885b      	ldrh	r3, [r3, #2]
    dfd6:	429a      	cmp	r2, r3
    dfd8:	f040 8124 	bne.w	e224 <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dfdc:	f240 236c 	movw	r3, #620	; 0x26c
    dfe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfe4:	681b      	ldr	r3, [r3, #0]
    dfe6:	f103 021c 	add.w	r2, r3, #28
    dfea:	f240 236c 	movw	r3, #620	; 0x26c
    dfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff2:	681b      	ldr	r3, [r3, #0]
    dff4:	f103 0316 	add.w	r3, r3, #22
    dff8:	4610      	mov	r0, r2
    dffa:	4619      	mov	r1, r3
    dffc:	f7ff fe4e 	bl	dc9c <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    e000:	f240 236c 	movw	r3, #620	; 0x26c
    e004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e008:	681b      	ldr	r3, [r3, #0]
    e00a:	f04f 0200 	mov.w	r2, #0
    e00e:	751a      	strb	r2, [r3, #20]
    e010:	f04f 0200 	mov.w	r2, #0
    e014:	f042 0202 	orr.w	r2, r2, #2
    e018:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    e01a:	f240 236c 	movw	r3, #620	; 0x26c
    e01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e022:	681b      	ldr	r3, [r3, #0]
    e024:	f103 0220 	add.w	r2, r3, #32
    e028:	f240 236c 	movw	r3, #620	; 0x26c
    e02c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e030:	681b      	ldr	r3, [r3, #0]
    e032:	f103 0316 	add.w	r3, r3, #22
    e036:	4610      	mov	r0, r2
    e038:	4619      	mov	r1, r3
    e03a:	f04f 0206 	mov.w	r2, #6
    e03e:	f006 fbe7 	bl	14810 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e042:	f240 236c 	movw	r3, #620	; 0x26c
    e046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e04a:	681b      	ldr	r3, [r3, #0]
    e04c:	f103 0316 	add.w	r3, r3, #22
    e050:	4618      	mov	r0, r3
    e052:	f642 3144 	movw	r1, #11076	; 0x2b44
    e056:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e05a:	f04f 0206 	mov.w	r2, #6
    e05e:	f006 fbd7 	bl	14810 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e062:	f240 236c 	movw	r3, #620	; 0x26c
    e066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e06a:	681b      	ldr	r3, [r3, #0]
    e06c:	f103 0306 	add.w	r3, r3, #6
    e070:	4618      	mov	r0, r3
    e072:	f642 3144 	movw	r1, #11076	; 0x2b44
    e076:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e07a:	f04f 0206 	mov.w	r2, #6
    e07e:	f006 fbc7 	bl	14810 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    e082:	f240 236c 	movw	r3, #620	; 0x26c
    e086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e08a:	681b      	ldr	r3, [r3, #0]
    e08c:	461a      	mov	r2, r3
    e08e:	f240 236c 	movw	r3, #620	; 0x26c
    e092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e096:	681b      	ldr	r3, [r3, #0]
    e098:	f103 0320 	add.w	r3, r3, #32
    e09c:	4610      	mov	r0, r2
    e09e:	4619      	mov	r1, r3
    e0a0:	f04f 0206 	mov.w	r2, #6
    e0a4:	f006 fbb4 	bl	14810 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    e0a8:	f240 236c 	movw	r3, #620	; 0x26c
    e0ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0b0:	681b      	ldr	r3, [r3, #0]
    e0b2:	461a      	mov	r2, r3
    e0b4:	f240 236c 	movw	r3, #620	; 0x26c
    e0b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0bc:	681b      	ldr	r3, [r3, #0]
    e0be:	7f1b      	ldrb	r3, [r3, #28]
    e0c0:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e0c4:	f240 236c 	movw	r3, #620	; 0x26c
    e0c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0cc:	681b      	ldr	r3, [r3, #0]
    e0ce:	461a      	mov	r2, r3
    e0d0:	f240 236c 	movw	r3, #620	; 0x26c
    e0d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0d8:	681b      	ldr	r3, [r3, #0]
    e0da:	7f5b      	ldrb	r3, [r3, #29]
    e0dc:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e0e0:	f240 236c 	movw	r3, #620	; 0x26c
    e0e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0e8:	681b      	ldr	r3, [r3, #0]
    e0ea:	461a      	mov	r2, r3
    e0ec:	f240 236c 	movw	r3, #620	; 0x26c
    e0f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0f4:	681b      	ldr	r3, [r3, #0]
    e0f6:	7f9b      	ldrb	r3, [r3, #30]
    e0f8:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e0fc:	f240 236c 	movw	r3, #620	; 0x26c
    e100:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e104:	681b      	ldr	r3, [r3, #0]
    e106:	461a      	mov	r2, r3
    e108:	f240 236c 	movw	r3, #620	; 0x26c
    e10c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e110:	681b      	ldr	r3, [r3, #0]
    e112:	7fdb      	ldrb	r3, [r3, #31]
    e114:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e118:	f240 236c 	movw	r3, #620	; 0x26c
    e11c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e120:	681b      	ldr	r3, [r3, #0]
    e122:	461a      	mov	r2, r3
    e124:	f64c 0334 	movw	r3, #51252	; 0xc834
    e128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e12c:	781b      	ldrb	r3, [r3, #0]
    e12e:	7713      	strb	r3, [r2, #28]
    e130:	f240 236c 	movw	r3, #620	; 0x26c
    e134:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e138:	681b      	ldr	r3, [r3, #0]
    e13a:	461a      	mov	r2, r3
    e13c:	f64c 0334 	movw	r3, #51252	; 0xc834
    e140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e144:	785b      	ldrb	r3, [r3, #1]
    e146:	7753      	strb	r3, [r2, #29]
    e148:	f240 236c 	movw	r3, #620	; 0x26c
    e14c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e150:	681b      	ldr	r3, [r3, #0]
    e152:	461a      	mov	r2, r3
    e154:	f64c 0334 	movw	r3, #51252	; 0xc834
    e158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e15c:	789b      	ldrb	r3, [r3, #2]
    e15e:	7793      	strb	r3, [r2, #30]
    e160:	f240 236c 	movw	r3, #620	; 0x26c
    e164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e168:	681b      	ldr	r3, [r3, #0]
    e16a:	461a      	mov	r2, r3
    e16c:	f64c 0334 	movw	r3, #51252	; 0xc834
    e170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e174:	78db      	ldrb	r3, [r3, #3]
    e176:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e178:	f240 236c 	movw	r3, #620	; 0x26c
    e17c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e180:	681b      	ldr	r3, [r3, #0]
    e182:	f04f 0200 	mov.w	r2, #0
    e186:	f042 0208 	orr.w	r2, r2, #8
    e18a:	731a      	strb	r2, [r3, #12]
    e18c:	f04f 0200 	mov.w	r2, #0
    e190:	f042 0206 	orr.w	r2, r2, #6
    e194:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    e196:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e19a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e19e:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e1a2:	801a      	strh	r2, [r3, #0]
			}

			break;
    e1a4:	e03f      	b.n	e226 <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    e1a6:	f240 236c 	movw	r3, #620	; 0x26c
    e1aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1ae:	681b      	ldr	r3, [r3, #0]
    e1b0:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    e1b4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    e1b8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e1bc:	ea43 0302 	orr.w	r3, r3, r2
    e1c0:	b29a      	uxth	r2, r3
    e1c2:	f64c 0334 	movw	r3, #51252	; 0xc834
    e1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1ca:	881b      	ldrh	r3, [r3, #0]
    e1cc:	429a      	cmp	r2, r3
    e1ce:	d12c      	bne.n	e22a <uip_arp_arpin+0x2fe>
    e1d0:	f240 236c 	movw	r3, #620	; 0x26c
    e1d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1d8:	681b      	ldr	r3, [r3, #0]
    e1da:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    e1de:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    e1e2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e1e6:	ea43 0302 	orr.w	r3, r3, r2
    e1ea:	b29a      	uxth	r2, r3
    e1ec:	f64c 0334 	movw	r3, #51252	; 0xc834
    e1f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1f4:	885b      	ldrh	r3, [r3, #2]
    e1f6:	429a      	cmp	r2, r3
    e1f8:	d119      	bne.n	e22e <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    e1fa:	f240 236c 	movw	r3, #620	; 0x26c
    e1fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e202:	681b      	ldr	r3, [r3, #0]
    e204:	f103 021c 	add.w	r2, r3, #28
    e208:	f240 236c 	movw	r3, #620	; 0x26c
    e20c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e210:	681b      	ldr	r3, [r3, #0]
    e212:	f103 0316 	add.w	r3, r3, #22
    e216:	4610      	mov	r0, r2
    e218:	4619      	mov	r1, r3
    e21a:	f7ff fd3f 	bl	dc9c <uip_arp_update>
			}

			break;
	}

	return;
    e21e:	e007      	b.n	e230 <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    e220:	bf00      	nop
    e222:	e000      	b.n	e226 <uip_arp_arpin+0x2fa>
    e224:	bf00      	nop
			}

			break;
	}

	return;
    e226:	bf00      	nop
    e228:	e002      	b.n	e230 <uip_arp_arpin+0x304>
    e22a:	bf00      	nop
    e22c:	e000      	b.n	e230 <uip_arp_arpin+0x304>
    e22e:	bf00      	nop
}
    e230:	bd80      	pop	{r7, pc}
    e232:	bf00      	nop

0000e234 <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    e234:	b580      	push	{r7, lr}
    e236:	b082      	sub	sp, #8
    e238:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    e23a:	f240 236c 	movw	r3, #620	; 0x26c
    e23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e242:	681b      	ldr	r3, [r3, #0]
    e244:	7f9a      	ldrb	r2, [r3, #30]
    e246:	7fdb      	ldrb	r3, [r3, #31]
    e248:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e24c:	ea43 0302 	orr.w	r3, r3, r2
    e250:	b29a      	uxth	r2, r3
    e252:	f246 23b0 	movw	r3, #25264	; 0x62b0
    e256:	f2c0 0301 	movt	r3, #1
    e25a:	881b      	ldrh	r3, [r3, #0]
    e25c:	429a      	cmp	r2, r3
    e25e:	d123      	bne.n	e2a8 <uip_arp_out+0x74>
    e260:	f240 236c 	movw	r3, #620	; 0x26c
    e264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e268:	681b      	ldr	r3, [r3, #0]
    e26a:	f893 2020 	ldrb.w	r2, [r3, #32]
    e26e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    e272:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e276:	ea43 0302 	orr.w	r3, r3, r2
    e27a:	b29a      	uxth	r2, r3
    e27c:	f246 23b0 	movw	r3, #25264	; 0x62b0
    e280:	f2c0 0301 	movt	r3, #1
    e284:	885b      	ldrh	r3, [r3, #2]
    e286:	429a      	cmp	r2, r3
    e288:	d10e      	bne.n	e2a8 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    e28a:	f240 236c 	movw	r3, #620	; 0x26c
    e28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e292:	681b      	ldr	r3, [r3, #0]
    e294:	4618      	mov	r0, r3
    e296:	f246 21b8 	movw	r1, #25272	; 0x62b8
    e29a:	f2c0 0101 	movt	r1, #1
    e29e:	f04f 0206 	mov.w	r2, #6
    e2a2:	f006 fab5 	bl	14810 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    e2a6:	e1db      	b.n	e660 <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    e2a8:	f240 236c 	movw	r3, #620	; 0x26c
    e2ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2b0:	681b      	ldr	r3, [r3, #0]
    e2b2:	f103 031e 	add.w	r3, r3, #30
    e2b6:	881a      	ldrh	r2, [r3, #0]
    e2b8:	f64c 0334 	movw	r3, #51252	; 0xc834
    e2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2c0:	881b      	ldrh	r3, [r3, #0]
    e2c2:	ea82 0303 	eor.w	r3, r2, r3
    e2c6:	b29a      	uxth	r2, r3
    e2c8:	f64c 0330 	movw	r3, #51248	; 0xc830
    e2cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2d0:	881b      	ldrh	r3, [r3, #0]
    e2d2:	ea02 0303 	and.w	r3, r2, r3
    e2d6:	b29b      	uxth	r3, r3
    e2d8:	2b00      	cmp	r3, #0
    e2da:	d113      	bne.n	e304 <uip_arp_out+0xd0>
    e2dc:	f240 236c 	movw	r3, #620	; 0x26c
    e2e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2e4:	681b      	ldr	r3, [r3, #0]
    e2e6:	f103 0320 	add.w	r3, r3, #32
    e2ea:	881a      	ldrh	r2, [r3, #0]
    e2ec:	4b52      	ldr	r3, [pc, #328]	; (e438 <uip_arp_out+0x204>)
    e2ee:	881b      	ldrh	r3, [r3, #0]
    e2f0:	ea82 0303 	eor.w	r3, r2, r3
    e2f4:	b29a      	uxth	r2, r3
    e2f6:	4b51      	ldr	r3, [pc, #324]	; (e43c <uip_arp_out+0x208>)
    e2f8:	881b      	ldrh	r3, [r3, #0]
    e2fa:	ea02 0303 	and.w	r3, r2, r3
    e2fe:	b29b      	uxth	r3, r3
    e300:	2b00      	cmp	r3, #0
    e302:	d028      	beq.n	e356 <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    e304:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e308:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e30c:	781a      	ldrb	r2, [r3, #0]
    e30e:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e316:	701a      	strb	r2, [r3, #0]
    e318:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e31c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e320:	785a      	ldrb	r2, [r3, #1]
    e322:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e326:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e32a:	705a      	strb	r2, [r3, #1]
    e32c:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e334:	789a      	ldrb	r2, [r3, #2]
    e336:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e33a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e33e:	709a      	strb	r2, [r3, #2]
    e340:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    e344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e348:	78da      	ldrb	r2, [r3, #3]
    e34a:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e34e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e352:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    e354:	e02d      	b.n	e3b2 <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    e356:	f240 236c 	movw	r3, #620	; 0x26c
    e35a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e35e:	681b      	ldr	r3, [r3, #0]
    e360:	7f9a      	ldrb	r2, [r3, #30]
    e362:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e36a:	701a      	strb	r2, [r3, #0]
    e36c:	f240 236c 	movw	r3, #620	; 0x26c
    e370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e374:	681b      	ldr	r3, [r3, #0]
    e376:	7fda      	ldrb	r2, [r3, #31]
    e378:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e37c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e380:	705a      	strb	r2, [r3, #1]
    e382:	f240 236c 	movw	r3, #620	; 0x26c
    e386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e38a:	681b      	ldr	r3, [r3, #0]
    e38c:	f893 2020 	ldrb.w	r2, [r3, #32]
    e390:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e398:	709a      	strb	r2, [r3, #2]
    e39a:	f240 236c 	movw	r3, #620	; 0x26c
    e39e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3a2:	681b      	ldr	r3, [r3, #0]
    e3a4:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    e3a8:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e3ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3b0:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e3b2:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e3b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3ba:	f04f 0200 	mov.w	r2, #0
    e3be:	701a      	strb	r2, [r3, #0]
    e3c0:	e031      	b.n	e426 <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    e3c2:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e3c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3ca:	781b      	ldrb	r3, [r3, #0]
    e3cc:	461a      	mov	r2, r3
    e3ce:	4613      	mov	r3, r2
    e3d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    e3d4:	4413      	add	r3, r2
    e3d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    e3da:	461a      	mov	r2, r3
    e3dc:	f642 335c 	movw	r3, #11100	; 0x2b5c
    e3e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3e4:	4413      	add	r3, r2
    e3e6:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    e3e8:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e3ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3f0:	881a      	ldrh	r2, [r3, #0]
    e3f2:	687b      	ldr	r3, [r7, #4]
    e3f4:	881b      	ldrh	r3, [r3, #0]
    e3f6:	429a      	cmp	r2, r3
    e3f8:	d108      	bne.n	e40c <uip_arp_out+0x1d8>
    e3fa:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e402:	885a      	ldrh	r2, [r3, #2]
    e404:	687b      	ldr	r3, [r7, #4]
    e406:	885b      	ldrh	r3, [r3, #2]
    e408:	429a      	cmp	r2, r3
    e40a:	d019      	beq.n	e440 <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e40c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e414:	781b      	ldrb	r3, [r3, #0]
    e416:	f103 0301 	add.w	r3, r3, #1
    e41a:	b2da      	uxtb	r2, r3
    e41c:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e424:	701a      	strb	r2, [r3, #0]
    e426:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e42a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e42e:	781b      	ldrb	r3, [r3, #0]
    e430:	2b07      	cmp	r3, #7
    e432:	d9c6      	bls.n	e3c2 <uip_arp_out+0x18e>
    e434:	e005      	b.n	e442 <uip_arp_out+0x20e>
    e436:	bf00      	nop
    e438:	2000c836 	.word	0x2000c836
    e43c:	2000c832 	.word	0x2000c832
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    e440:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    e442:	f642 33c0 	movw	r3, #11200	; 0x2bc0
    e446:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e44a:	781b      	ldrb	r3, [r3, #0]
    e44c:	2b08      	cmp	r3, #8
    e44e:	f040 80f8 	bne.w	e642 <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    e452:	f240 236c 	movw	r3, #620	; 0x26c
    e456:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e45a:	681b      	ldr	r3, [r3, #0]
    e45c:	4618      	mov	r0, r3
    e45e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    e462:	f04f 0206 	mov.w	r2, #6
    e466:	f006 fa9b 	bl	149a0 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    e46a:	f240 236c 	movw	r3, #620	; 0x26c
    e46e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e472:	681b      	ldr	r3, [r3, #0]
    e474:	f103 0320 	add.w	r3, r3, #32
    e478:	4618      	mov	r0, r3
    e47a:	f04f 0100 	mov.w	r1, #0
    e47e:	f04f 0206 	mov.w	r2, #6
    e482:	f006 fa8d 	bl	149a0 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e486:	f240 236c 	movw	r3, #620	; 0x26c
    e48a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e48e:	681b      	ldr	r3, [r3, #0]
    e490:	f103 0306 	add.w	r3, r3, #6
    e494:	4618      	mov	r0, r3
    e496:	f642 3144 	movw	r1, #11076	; 0x2b44
    e49a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e49e:	f04f 0206 	mov.w	r2, #6
    e4a2:	f006 f9b5 	bl	14810 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e4a6:	f240 236c 	movw	r3, #620	; 0x26c
    e4aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4ae:	681b      	ldr	r3, [r3, #0]
    e4b0:	f103 0316 	add.w	r3, r3, #22
    e4b4:	4618      	mov	r0, r3
    e4b6:	f642 3144 	movw	r1, #11076	; 0x2b44
    e4ba:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e4be:	f04f 0206 	mov.w	r2, #6
    e4c2:	f006 f9a5 	bl	14810 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    e4c6:	f240 236c 	movw	r3, #620	; 0x26c
    e4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4ce:	681b      	ldr	r3, [r3, #0]
    e4d0:	461a      	mov	r2, r3
    e4d2:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e4d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4da:	781b      	ldrb	r3, [r3, #0]
    e4dc:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e4e0:	f240 236c 	movw	r3, #620	; 0x26c
    e4e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4e8:	681b      	ldr	r3, [r3, #0]
    e4ea:	461a      	mov	r2, r3
    e4ec:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e4f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4f4:	785b      	ldrb	r3, [r3, #1]
    e4f6:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e4fa:	f240 236c 	movw	r3, #620	; 0x26c
    e4fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e502:	681b      	ldr	r3, [r3, #0]
    e504:	461a      	mov	r2, r3
    e506:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e50a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e50e:	789b      	ldrb	r3, [r3, #2]
    e510:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e514:	f240 236c 	movw	r3, #620	; 0x26c
    e518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e51c:	681b      	ldr	r3, [r3, #0]
    e51e:	461a      	mov	r2, r3
    e520:	f642 33bc 	movw	r3, #11196	; 0x2bbc
    e524:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e528:	78db      	ldrb	r3, [r3, #3]
    e52a:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e52e:	f240 236c 	movw	r3, #620	; 0x26c
    e532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e536:	681b      	ldr	r3, [r3, #0]
    e538:	461a      	mov	r2, r3
    e53a:	f64c 0334 	movw	r3, #51252	; 0xc834
    e53e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e542:	781b      	ldrb	r3, [r3, #0]
    e544:	7713      	strb	r3, [r2, #28]
    e546:	f240 236c 	movw	r3, #620	; 0x26c
    e54a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e54e:	681b      	ldr	r3, [r3, #0]
    e550:	461a      	mov	r2, r3
    e552:	f64c 0334 	movw	r3, #51252	; 0xc834
    e556:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e55a:	785b      	ldrb	r3, [r3, #1]
    e55c:	7753      	strb	r3, [r2, #29]
    e55e:	f240 236c 	movw	r3, #620	; 0x26c
    e562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e566:	681b      	ldr	r3, [r3, #0]
    e568:	461a      	mov	r2, r3
    e56a:	f64c 0334 	movw	r3, #51252	; 0xc834
    e56e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e572:	789b      	ldrb	r3, [r3, #2]
    e574:	7793      	strb	r3, [r2, #30]
    e576:	f240 236c 	movw	r3, #620	; 0x26c
    e57a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e57e:	681b      	ldr	r3, [r3, #0]
    e580:	461a      	mov	r2, r3
    e582:	f64c 0334 	movw	r3, #51252	; 0xc834
    e586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e58a:	78db      	ldrb	r3, [r3, #3]
    e58c:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    e58e:	f240 236c 	movw	r3, #620	; 0x26c
    e592:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e596:	681b      	ldr	r3, [r3, #0]
    e598:	f04f 0200 	mov.w	r2, #0
    e59c:	751a      	strb	r2, [r3, #20]
    e59e:	f04f 0200 	mov.w	r2, #0
    e5a2:	f042 0201 	orr.w	r2, r2, #1
    e5a6:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    e5a8:	f240 236c 	movw	r3, #620	; 0x26c
    e5ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5b0:	681b      	ldr	r3, [r3, #0]
    e5b2:	f04f 0200 	mov.w	r2, #0
    e5b6:	739a      	strb	r2, [r3, #14]
    e5b8:	f04f 0200 	mov.w	r2, #0
    e5bc:	f042 0201 	orr.w	r2, r2, #1
    e5c0:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    e5c2:	f240 236c 	movw	r3, #620	; 0x26c
    e5c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5ca:	681b      	ldr	r3, [r3, #0]
    e5cc:	f04f 0200 	mov.w	r2, #0
    e5d0:	f042 0208 	orr.w	r2, r2, #8
    e5d4:	741a      	strb	r2, [r3, #16]
    e5d6:	f04f 0200 	mov.w	r2, #0
    e5da:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e5dc:	f240 236c 	movw	r3, #620	; 0x26c
    e5e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5e4:	681b      	ldr	r3, [r3, #0]
    e5e6:	f04f 0206 	mov.w	r2, #6
    e5ea:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e5ec:	f240 236c 	movw	r3, #620	; 0x26c
    e5f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5f4:	681b      	ldr	r3, [r3, #0]
    e5f6:	f04f 0204 	mov.w	r2, #4
    e5fa:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e5fc:	f240 236c 	movw	r3, #620	; 0x26c
    e600:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e604:	681b      	ldr	r3, [r3, #0]
    e606:	f04f 0200 	mov.w	r2, #0
    e60a:	f042 0208 	orr.w	r2, r2, #8
    e60e:	731a      	strb	r2, [r3, #12]
    e610:	f04f 0200 	mov.w	r2, #0
    e614:	f042 0206 	orr.w	r2, r2, #6
    e618:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e61a:	f240 236c 	movw	r3, #620	; 0x26c
    e61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e622:	681b      	ldr	r3, [r3, #0]
    e624:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e628:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    e62c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e630:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e632:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e63a:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e63e:	801a      	strh	r2, [r3, #0]
			return;
    e640:	e038      	b.n	e6b4 <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e642:	f240 236c 	movw	r3, #620	; 0x26c
    e646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e64a:	681b      	ldr	r3, [r3, #0]
    e64c:	461a      	mov	r2, r3
    e64e:	687b      	ldr	r3, [r7, #4]
    e650:	f103 0304 	add.w	r3, r3, #4
    e654:	4610      	mov	r0, r2
    e656:	4619      	mov	r1, r3
    e658:	f04f 0206 	mov.w	r2, #6
    e65c:	f006 f8d8 	bl	14810 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e660:	f240 236c 	movw	r3, #620	; 0x26c
    e664:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e668:	681b      	ldr	r3, [r3, #0]
    e66a:	f103 0306 	add.w	r3, r3, #6
    e66e:	4618      	mov	r0, r3
    e670:	f642 3144 	movw	r1, #11076	; 0x2b44
    e674:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e678:	f04f 0206 	mov.w	r2, #6
    e67c:	f006 f8c8 	bl	14810 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e680:	f240 236c 	movw	r3, #620	; 0x26c
    e684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e688:	681b      	ldr	r3, [r3, #0]
    e68a:	f04f 0200 	mov.w	r2, #0
    e68e:	f042 0208 	orr.w	r2, r2, #8
    e692:	731a      	strb	r2, [r3, #12]
    e694:	f04f 0200 	mov.w	r2, #0
    e698:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e69a:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e69e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e6a2:	881b      	ldrh	r3, [r3, #0]
    e6a4:	f103 030e 	add.w	r3, r3, #14
    e6a8:	b29a      	uxth	r2, r3
    e6aa:	f24a 73ac 	movw	r3, #42924	; 0xa7ac
    e6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e6b2:	801a      	strh	r2, [r3, #0]
}
    e6b4:	f107 0708 	add.w	r7, r7, #8
    e6b8:	46bd      	mov	sp, r7
    e6ba:	bd80      	pop	{r7, pc}

0000e6bc <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e6bc:	b480      	push	{r7}
    e6be:	b085      	sub	sp, #20
    e6c0:	af00      	add	r7, sp, #0
    e6c2:	6078      	str	r0, [r7, #4]
    e6c4:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e6c6:	f04f 0300 	mov.w	r3, #0
    e6ca:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e6cc:	7bfa      	ldrb	r2, [r7, #15]
    e6ce:	683b      	ldr	r3, [r7, #0]
    e6d0:	4413      	add	r3, r2
    e6d2:	781b      	ldrb	r3, [r3, #0]
    e6d4:	2b00      	cmp	r3, #0
    e6d6:	d00b      	beq.n	e6f0 <httpd_fs_strcmp+0x34>
    e6d8:	7bfa      	ldrb	r2, [r7, #15]
    e6da:	687b      	ldr	r3, [r7, #4]
    e6dc:	4413      	add	r3, r2
    e6de:	781b      	ldrb	r3, [r3, #0]
    e6e0:	2b0d      	cmp	r3, #13
    e6e2:	d005      	beq.n	e6f0 <httpd_fs_strcmp+0x34>
    e6e4:	7bfa      	ldrb	r2, [r7, #15]
    e6e6:	687b      	ldr	r3, [r7, #4]
    e6e8:	4413      	add	r3, r2
    e6ea:	781b      	ldrb	r3, [r3, #0]
    e6ec:	2b0a      	cmp	r3, #10
    e6ee:	d102      	bne.n	e6f6 <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e6f0:	f04f 0300 	mov.w	r3, #0
    e6f4:	e011      	b.n	e71a <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e6f6:	7bfa      	ldrb	r2, [r7, #15]
    e6f8:	687b      	ldr	r3, [r7, #4]
    e6fa:	4413      	add	r3, r2
    e6fc:	781a      	ldrb	r2, [r3, #0]
    e6fe:	7bf9      	ldrb	r1, [r7, #15]
    e700:	683b      	ldr	r3, [r7, #0]
    e702:	440b      	add	r3, r1
    e704:	781b      	ldrb	r3, [r3, #0]
    e706:	429a      	cmp	r2, r3
    e708:	d002      	beq.n	e710 <httpd_fs_strcmp+0x54>
	{
		return 1;
    e70a:	f04f 0301 	mov.w	r3, #1
    e70e:	e004      	b.n	e71a <httpd_fs_strcmp+0x5e>
	}

	++i;
    e710:	7bfb      	ldrb	r3, [r7, #15]
    e712:	f103 0301 	add.w	r3, r3, #1
    e716:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e718:	e7d8      	b.n	e6cc <httpd_fs_strcmp+0x10>
}
    e71a:	4618      	mov	r0, r3
    e71c:	f107 0714 	add.w	r7, r7, #20
    e720:	46bd      	mov	sp, r7
    e722:	bc80      	pop	{r7}
    e724:	4770      	bx	lr
    e726:	bf00      	nop

0000e728 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e728:	b580      	push	{r7, lr}
    e72a:	b084      	sub	sp, #16
    e72c:	af00      	add	r7, sp, #0
    e72e:	6078      	str	r0, [r7, #4]
    e730:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e732:	f04f 0300 	mov.w	r3, #0
    e736:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e738:	f64e 2350 	movw	r3, #59984	; 0xea50
    e73c:	f2c0 0301 	movt	r3, #1
    e740:	60fb      	str	r3, [r7, #12]
    e742:	e02a      	b.n	e79a <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e744:	68fb      	ldr	r3, [r7, #12]
    e746:	685b      	ldr	r3, [r3, #4]
    e748:	6878      	ldr	r0, [r7, #4]
    e74a:	4619      	mov	r1, r3
    e74c:	f7ff ffb6 	bl	e6bc <httpd_fs_strcmp>
    e750:	4603      	mov	r3, r0
    e752:	2b00      	cmp	r3, #0
    e754:	d11a      	bne.n	e78c <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e756:	68fb      	ldr	r3, [r7, #12]
    e758:	689a      	ldr	r2, [r3, #8]
    e75a:	683b      	ldr	r3, [r7, #0]
    e75c:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e75e:	68fb      	ldr	r3, [r7, #12]
    e760:	68da      	ldr	r2, [r3, #12]
    e762:	683b      	ldr	r3, [r7, #0]
    e764:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e766:	897a      	ldrh	r2, [r7, #10]
    e768:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e770:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e774:	f103 0301 	add.w	r3, r3, #1
    e778:	b299      	uxth	r1, r3
    e77a:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e77e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e782:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e786:	f04f 0301 	mov.w	r3, #1
    e78a:	e00b      	b.n	e7a4 <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e78c:	897b      	ldrh	r3, [r7, #10]
    e78e:	f103 0301 	add.w	r3, r3, #1
    e792:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e794:	68fb      	ldr	r3, [r7, #12]
    e796:	681b      	ldr	r3, [r3, #0]
    e798:	60fb      	str	r3, [r7, #12]
    e79a:	68fb      	ldr	r3, [r7, #12]
    e79c:	2b00      	cmp	r3, #0
    e79e:	d1d1      	bne.n	e744 <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e7a0:	f04f 0300 	mov.w	r3, #0
}
    e7a4:	4618      	mov	r0, r3
    e7a6:	f107 0710 	add.w	r7, r7, #16
    e7aa:	46bd      	mov	sp, r7
    e7ac:	bd80      	pop	{r7, pc}
    e7ae:	bf00      	nop

0000e7b0 <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e7b0:	b480      	push	{r7}
    e7b2:	b083      	sub	sp, #12
    e7b4:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e7b6:	f04f 0300 	mov.w	r3, #0
    e7ba:	80fb      	strh	r3, [r7, #6]
    e7bc:	e00c      	b.n	e7d8 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e7be:	88fa      	ldrh	r2, [r7, #6]
    e7c0:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e7c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e7c8:	f04f 0100 	mov.w	r1, #0
    e7cc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e7d0:	88fb      	ldrh	r3, [r7, #6]
    e7d2:	f103 0301 	add.w	r3, r3, #1
    e7d6:	80fb      	strh	r3, [r7, #6]
    e7d8:	88fb      	ldrh	r3, [r7, #6]
    e7da:	2b06      	cmp	r3, #6
    e7dc:	d9ef      	bls.n	e7be <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e7de:	f107 070c 	add.w	r7, r7, #12
    e7e2:	46bd      	mov	sp, r7
    e7e4:	bc80      	pop	{r7}
    e7e6:	4770      	bx	lr

0000e7e8 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e7e8:	b580      	push	{r7, lr}
    e7ea:	b084      	sub	sp, #16
    e7ec:	af00      	add	r7, sp, #0
    e7ee:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e7f0:	f04f 0300 	mov.w	r3, #0
    e7f4:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e7f6:	f64e 2350 	movw	r3, #59984	; 0xea50
    e7fa:	f2c0 0301 	movt	r3, #1
    e7fe:	60bb      	str	r3, [r7, #8]
    e800:	e017      	b.n	e832 <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e802:	68bb      	ldr	r3, [r7, #8]
    e804:	685b      	ldr	r3, [r3, #4]
    e806:	6878      	ldr	r0, [r7, #4]
    e808:	4619      	mov	r1, r3
    e80a:	f7ff ff57 	bl	e6bc <httpd_fs_strcmp>
    e80e:	4603      	mov	r3, r0
    e810:	2b00      	cmp	r3, #0
    e812:	d107      	bne.n	e824 <httpd_fs_count+0x3c>
		{
			return count[i];
    e814:	89fa      	ldrh	r2, [r7, #14]
    e816:	f642 33c4 	movw	r3, #11204	; 0x2bc4
    e81a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e81e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e822:	e00b      	b.n	e83c <httpd_fs_count+0x54>
		}

		++i;
    e824:	89fb      	ldrh	r3, [r7, #14]
    e826:	f103 0301 	add.w	r3, r3, #1
    e82a:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e82c:	68bb      	ldr	r3, [r7, #8]
    e82e:	681b      	ldr	r3, [r3, #0]
    e830:	60bb      	str	r3, [r7, #8]
    e832:	68bb      	ldr	r3, [r7, #8]
    e834:	2b00      	cmp	r3, #0
    e836:	d1e4      	bne.n	e802 <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e838:	f04f 0300 	mov.w	r3, #0
}
    e83c:	4618      	mov	r0, r3
    e83e:	f107 0710 	add.w	r7, r7, #16
    e842:	46bd      	mov	sp, r7
    e844:	bd80      	pop	{r7, pc}
    e846:	bf00      	nop

0000e848 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e848:	b580      	push	{r7, lr}
    e84a:	b084      	sub	sp, #16
    e84c:	af00      	add	r7, sp, #0
    e84e:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e850:	687b      	ldr	r3, [r7, #4]
    e852:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e854:	68fb      	ldr	r3, [r7, #12]
    e856:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e85a:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    e85e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e862:	681b      	ldr	r3, [r3, #0]
    e864:	8a5b      	ldrh	r3, [r3, #18]
    e866:	429a      	cmp	r2, r3
    e868:	dd0a      	ble.n	e880 <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e86a:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    e86e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e872:	681b      	ldr	r3, [r3, #0]
    e874:	8a5b      	ldrh	r3, [r3, #18]
    e876:	461a      	mov	r2, r3
    e878:	68fb      	ldr	r3, [r7, #12]
    e87a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e87e:	e005      	b.n	e88c <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e880:	68fb      	ldr	r3, [r7, #12]
    e882:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e886:	68fb      	ldr	r3, [r7, #12]
    e888:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e88c:	f24a 73bc 	movw	r3, #42940	; 0xa7bc
    e890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e894:	6819      	ldr	r1, [r3, #0]
    e896:	68fb      	ldr	r3, [r7, #12]
    e898:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e89c:	68fb      	ldr	r3, [r7, #12]
    e89e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e8a2:	4608      	mov	r0, r1
    e8a4:	4611      	mov	r1, r2
    e8a6:	461a      	mov	r2, r3
    e8a8:	f005 ffb2 	bl	14810 <memcpy>

	return s->len;
    e8ac:	68fb      	ldr	r3, [r7, #12]
    e8ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e8b2:	b29b      	uxth	r3, r3
}
    e8b4:	4618      	mov	r0, r3
    e8b6:	f107 0710 	add.w	r7, r7, #16
    e8ba:	46bd      	mov	sp, r7
    e8bc:	bd80      	pop	{r7, pc}
    e8be:	bf00      	nop

0000e8c0 <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e8c0:	b580      	push	{r7, lr}
    e8c2:	b084      	sub	sp, #16
    e8c4:	af00      	add	r7, sp, #0
    e8c6:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e8c8:	f04f 0301 	mov.w	r3, #1
    e8cc:	73fb      	strb	r3, [r7, #15]
    e8ce:	687b      	ldr	r3, [r7, #4]
    e8d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e8d2:	2b00      	cmp	r3, #0
    e8d4:	d002      	beq.n	e8dc <send_file+0x1c>
    e8d6:	2b67      	cmp	r3, #103	; 0x67
    e8d8:	d004      	beq.n	e8e4 <send_file+0x24>
    e8da:	e02e      	b.n	e93a <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e8dc:	687b      	ldr	r3, [r7, #4]
    e8de:	f04f 0267 	mov.w	r2, #103	; 0x67
    e8e2:	851a      	strh	r2, [r3, #40]	; 0x28
    e8e4:	687b      	ldr	r3, [r7, #4]
    e8e6:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e8ea:	4618      	mov	r0, r3
    e8ec:	f64e 0149 	movw	r1, #59465	; 0xe849
    e8f0:	f2c0 0100 	movt	r1, #0
    e8f4:	687a      	ldr	r2, [r7, #4]
    e8f6:	f7fc fa2d 	bl	ad54 <psock_generator_send>
    e8fa:	4603      	mov	r3, r0
    e8fc:	2b00      	cmp	r3, #0
    e8fe:	d102      	bne.n	e906 <send_file+0x46>
    e900:	f04f 0300 	mov.w	r3, #0
    e904:	e022      	b.n	e94c <send_file+0x8c>
		s->file.len -= s->len;
    e906:	687b      	ldr	r3, [r7, #4]
    e908:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e90c:	687b      	ldr	r3, [r7, #4]
    e90e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e912:	ebc3 0202 	rsb	r2, r3, r2
    e916:	687b      	ldr	r3, [r7, #4]
    e918:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e91c:	687b      	ldr	r3, [r7, #4]
    e91e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e922:	687b      	ldr	r3, [r7, #4]
    e924:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e928:	441a      	add	r2, r3
    e92a:	687b      	ldr	r3, [r7, #4]
    e92c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e930:	687b      	ldr	r3, [r7, #4]
    e932:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e936:	2b00      	cmp	r3, #0
    e938:	dcd0      	bgt.n	e8dc <send_file+0x1c>

	PSOCK_END( &s->sout );
    e93a:	f04f 0300 	mov.w	r3, #0
    e93e:	73fb      	strb	r3, [r7, #15]
    e940:	687b      	ldr	r3, [r7, #4]
    e942:	f04f 0200 	mov.w	r2, #0
    e946:	851a      	strh	r2, [r3, #40]	; 0x28
    e948:	f04f 0302 	mov.w	r3, #2
}
    e94c:	4618      	mov	r0, r3
    e94e:	f107 0710 	add.w	r7, r7, #16
    e952:	46bd      	mov	sp, r7
    e954:	bd80      	pop	{r7, pc}
    e956:	bf00      	nop

0000e958 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e958:	b580      	push	{r7, lr}
    e95a:	b084      	sub	sp, #16
    e95c:	af00      	add	r7, sp, #0
    e95e:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e960:	f04f 0301 	mov.w	r3, #1
    e964:	73fb      	strb	r3, [r7, #15]
    e966:	687b      	ldr	r3, [r7, #4]
    e968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e96a:	2b00      	cmp	r3, #0
    e96c:	d002      	beq.n	e974 <send_part_of_file+0x1c>
    e96e:	2b75      	cmp	r3, #117	; 0x75
    e970:	d004      	beq.n	e97c <send_part_of_file+0x24>
    e972:	e017      	b.n	e9a4 <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e974:	687b      	ldr	r3, [r7, #4]
    e976:	f04f 0275 	mov.w	r2, #117	; 0x75
    e97a:	851a      	strh	r2, [r3, #40]	; 0x28
    e97c:	687b      	ldr	r3, [r7, #4]
    e97e:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e982:	687b      	ldr	r3, [r7, #4]
    e984:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e988:	687b      	ldr	r3, [r7, #4]
    e98a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e98e:	4608      	mov	r0, r1
    e990:	4611      	mov	r1, r2
    e992:	461a      	mov	r2, r3
    e994:	f7fc f994 	bl	acc0 <psock_send>
    e998:	4603      	mov	r3, r0
    e99a:	2b00      	cmp	r3, #0
    e99c:	d102      	bne.n	e9a4 <send_part_of_file+0x4c>
    e99e:	f04f 0300 	mov.w	r3, #0
    e9a2:	e008      	b.n	e9b6 <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e9a4:	f04f 0300 	mov.w	r3, #0
    e9a8:	73fb      	strb	r3, [r7, #15]
    e9aa:	687b      	ldr	r3, [r7, #4]
    e9ac:	f04f 0200 	mov.w	r2, #0
    e9b0:	851a      	strh	r2, [r3, #40]	; 0x28
    e9b2:	f04f 0302 	mov.w	r3, #2
}
    e9b6:	4618      	mov	r0, r3
    e9b8:	f107 0710 	add.w	r7, r7, #16
    e9bc:	46bd      	mov	sp, r7
    e9be:	bd80      	pop	{r7, pc}

0000e9c0 <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e9c0:	b580      	push	{r7, lr}
    e9c2:	b084      	sub	sp, #16
    e9c4:	af00      	add	r7, sp, #0
    e9c6:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e9c8:	687b      	ldr	r3, [r7, #4]
    e9ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e9ce:	4618      	mov	r0, r3
    e9d0:	f04f 010a 	mov.w	r1, #10
    e9d4:	f006 f872 	bl	14abc <strchr>
    e9d8:	4603      	mov	r3, r0
    e9da:	f103 0301 	add.w	r3, r3, #1
    e9de:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e9e0:	687b      	ldr	r3, [r7, #4]
    e9e2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e9e6:	68fb      	ldr	r3, [r7, #12]
    e9e8:	b299      	uxth	r1, r3
    e9ea:	687b      	ldr	r3, [r7, #4]
    e9ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e9f0:	b29b      	uxth	r3, r3
    e9f2:	ebc3 0301 	rsb	r3, r3, r1
    e9f6:	b29b      	uxth	r3, r3
    e9f8:	ebc3 0202 	rsb	r2, r3, r2
    e9fc:	687b      	ldr	r3, [r7, #4]
    e9fe:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    ea02:	687b      	ldr	r3, [r7, #4]
    ea04:	68fa      	ldr	r2, [r7, #12]
    ea06:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    ea0a:	f107 0710 	add.w	r7, r7, #16
    ea0e:	46bd      	mov	sp, r7
    ea10:	bd80      	pop	{r7, pc}
    ea12:	bf00      	nop

0000ea14 <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    ea14:	b580      	push	{r7, lr}
    ea16:	b084      	sub	sp, #16
    ea18:	af00      	add	r7, sp, #0
    ea1a:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    ea1c:	f04f 0301 	mov.w	r3, #1
    ea20:	73fb      	strb	r3, [r7, #15]
    ea22:	687b      	ldr	r3, [r7, #4]
    ea24:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    ea28:	2b94      	cmp	r3, #148	; 0x94
    ea2a:	d042      	beq.n	eab2 <handle_script+0x9e>
    ea2c:	2b94      	cmp	r3, #148	; 0x94
    ea2e:	dc03      	bgt.n	ea38 <handle_script+0x24>
    ea30:	2b00      	cmp	r3, #0
    ea32:	f000 80f3 	beq.w	ec1c <handle_script+0x208>
    ea36:	e0f8      	b.n	ec2a <handle_script+0x216>
    ea38:	2b98      	cmp	r3, #152	; 0x98
    ea3a:	d048      	beq.n	eace <handle_script+0xba>
    ea3c:	2bc1      	cmp	r3, #193	; 0xc1
    ea3e:	f000 80ce 	beq.w	ebde <handle_script+0x1ca>
    ea42:	e0f2      	b.n	ec2a <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    ea44:	687b      	ldr	r3, [r7, #4]
    ea46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ea4a:	781b      	ldrb	r3, [r3, #0]
    ea4c:	2b25      	cmp	r3, #37	; 0x25
    ea4e:	d161      	bne.n	eb14 <handle_script+0x100>
    ea50:	687b      	ldr	r3, [r7, #4]
    ea52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ea56:	f103 0301 	add.w	r3, r3, #1
    ea5a:	781b      	ldrb	r3, [r3, #0]
    ea5c:	2b21      	cmp	r3, #33	; 0x21
    ea5e:	d159      	bne.n	eb14 <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    ea60:	687b      	ldr	r3, [r7, #4]
    ea62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    ea66:	f103 0203 	add.w	r2, r3, #3
    ea6a:	687b      	ldr	r3, [r7, #4]
    ea6c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    ea70:	687b      	ldr	r3, [r7, #4]
    ea72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    ea76:	f1a3 0203 	sub.w	r2, r3, #3
    ea7a:	687b      	ldr	r3, [r7, #4]
    ea7c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    ea80:	687b      	ldr	r3, [r7, #4]
    ea82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    ea86:	f103 33ff 	add.w	r3, r3, #4294967295
    ea8a:	781b      	ldrb	r3, [r3, #0]
    ea8c:	2b3a      	cmp	r3, #58	; 0x3a
    ea8e:	d119      	bne.n	eac4 <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    ea90:	687b      	ldr	r3, [r7, #4]
    ea92:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    ea96:	f103 0201 	add.w	r2, r3, #1
    ea9a:	687b      	ldr	r3, [r7, #4]
    ea9c:	f103 0398 	add.w	r3, r3, #152	; 0x98
    eaa0:	4610      	mov	r0, r2
    eaa2:	4619      	mov	r1, r3
    eaa4:	f7ff fe40 	bl	e728 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    eaa8:	687b      	ldr	r3, [r7, #4]
    eaaa:	f04f 0294 	mov.w	r2, #148	; 0x94
    eaae:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    eab2:	6878      	ldr	r0, [r7, #4]
    eab4:	f7ff ff04 	bl	e8c0 <send_file>
    eab8:	4603      	mov	r3, r0
    eaba:	2b00      	cmp	r3, #0
    eabc:	d11a      	bne.n	eaf4 <handle_script+0xe0>
    eabe:	f04f 0300 	mov.w	r3, #0
    eac2:	e0bc      	b.n	ec3e <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    eac4:	687b      	ldr	r3, [r7, #4]
    eac6:	f04f 0298 	mov.w	r2, #152	; 0x98
    eaca:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    eace:	687b      	ldr	r3, [r7, #4]
    ead0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    ead4:	4618      	mov	r0, r3
    ead6:	f7f2 fe75 	bl	17c4 <httpd_cgi>
    eada:	4603      	mov	r3, r0
    eadc:	687a      	ldr	r2, [r7, #4]
    eade:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    eae2:	6878      	ldr	r0, [r7, #4]
    eae4:	4611      	mov	r1, r2
    eae6:	4798      	blx	r3
    eae8:	4603      	mov	r3, r0
    eaea:	2b00      	cmp	r3, #0
    eaec:	d102      	bne.n	eaf4 <handle_script+0xe0>
    eaee:	f04f 0300 	mov.w	r3, #0
    eaf2:	e0a4      	b.n	ec3e <handle_script+0x22a>
			}

			next_scriptstate( s );
    eaf4:	6878      	ldr	r0, [r7, #4]
    eaf6:	f7ff ff63 	bl	e9c0 <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    eafa:	687b      	ldr	r3, [r7, #4]
    eafc:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    eb00:	687b      	ldr	r3, [r7, #4]
    eb02:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    eb06:	687b      	ldr	r3, [r7, #4]
    eb08:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    eb0c:	687b      	ldr	r3, [r7, #4]
    eb0e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    eb12:	e084      	b.n	ec1e <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    eb14:	687b      	ldr	r3, [r7, #4]
    eb16:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    eb1a:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    eb1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb22:	681b      	ldr	r3, [r3, #0]
    eb24:	8a5b      	ldrh	r3, [r3, #18]
    eb26:	429a      	cmp	r2, r3
    eb28:	dd0a      	ble.n	eb40 <handle_script+0x12c>
			{
				s->len = uip_mss();
    eb2a:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    eb2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb32:	681b      	ldr	r3, [r3, #0]
    eb34:	8a5b      	ldrh	r3, [r3, #18]
    eb36:	461a      	mov	r2, r3
    eb38:	687b      	ldr	r3, [r7, #4]
    eb3a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    eb3e:	e005      	b.n	eb4c <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    eb40:	687b      	ldr	r3, [r7, #4]
    eb42:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    eb46:	687b      	ldr	r3, [r7, #4]
    eb48:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    eb4c:	687b      	ldr	r3, [r7, #4]
    eb4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eb52:	781b      	ldrb	r3, [r3, #0]
    eb54:	2b25      	cmp	r3, #37	; 0x25
    eb56:	d10c      	bne.n	eb72 <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    eb58:	687b      	ldr	r3, [r7, #4]
    eb5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eb5e:	f103 0301 	add.w	r3, r3, #1
    eb62:	4618      	mov	r0, r3
    eb64:	f04f 0125 	mov.w	r1, #37	; 0x25
    eb68:	f005 ffa8 	bl	14abc <strchr>
    eb6c:	4603      	mov	r3, r0
    eb6e:	60bb      	str	r3, [r7, #8]
    eb70:	e009      	b.n	eb86 <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    eb72:	687b      	ldr	r3, [r7, #4]
    eb74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eb78:	4618      	mov	r0, r3
    eb7a:	f04f 0125 	mov.w	r1, #37	; 0x25
    eb7e:	f005 ff9d 	bl	14abc <strchr>
    eb82:	4603      	mov	r3, r0
    eb84:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    eb86:	68bb      	ldr	r3, [r7, #8]
    eb88:	2b00      	cmp	r3, #0
    eb8a:	d023      	beq.n	ebd4 <handle_script+0x1c0>
    eb8c:	687b      	ldr	r3, [r7, #4]
    eb8e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    eb92:	68bb      	ldr	r3, [r7, #8]
    eb94:	429a      	cmp	r2, r3
    eb96:	d01d      	beq.n	ebd4 <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    eb98:	68ba      	ldr	r2, [r7, #8]
    eb9a:	687b      	ldr	r3, [r7, #4]
    eb9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    eba0:	ebc3 0202 	rsb	r2, r3, r2
    eba4:	687b      	ldr	r3, [r7, #4]
    eba6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    ebaa:	687b      	ldr	r3, [r7, #4]
    ebac:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    ebb0:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    ebb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ebb8:	681b      	ldr	r3, [r3, #0]
    ebba:	8a5b      	ldrh	r3, [r3, #18]
    ebbc:	429a      	cmp	r2, r3
    ebbe:	db09      	blt.n	ebd4 <handle_script+0x1c0>
				{
					s->len = uip_mss();
    ebc0:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    ebc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ebc8:	681b      	ldr	r3, [r3, #0]
    ebca:	8a5b      	ldrh	r3, [r3, #18]
    ebcc:	461a      	mov	r2, r3
    ebce:	687b      	ldr	r3, [r7, #4]
    ebd0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    ebd4:	687b      	ldr	r3, [r7, #4]
    ebd6:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    ebda:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ebde:	6878      	ldr	r0, [r7, #4]
    ebe0:	f7ff feba 	bl	e958 <send_part_of_file>
    ebe4:	4603      	mov	r3, r0
    ebe6:	2b00      	cmp	r3, #0
    ebe8:	d102      	bne.n	ebf0 <handle_script+0x1dc>
    ebea:	f04f 0300 	mov.w	r3, #0
    ebee:	e026      	b.n	ec3e <handle_script+0x22a>
			s->file.data += s->len;
    ebf0:	687b      	ldr	r3, [r7, #4]
    ebf2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    ebf6:	687b      	ldr	r3, [r7, #4]
    ebf8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    ebfc:	441a      	add	r2, r3
    ebfe:	687b      	ldr	r3, [r7, #4]
    ec00:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    ec04:	687b      	ldr	r3, [r7, #4]
    ec06:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    ec0a:	687b      	ldr	r3, [r7, #4]
    ec0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    ec10:	ebc3 0202 	rsb	r2, r3, r2
    ec14:	687b      	ldr	r3, [r7, #4]
    ec16:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ec1a:	e000      	b.n	ec1e <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    ec1c:	bf00      	nop
    ec1e:	687b      	ldr	r3, [r7, #4]
    ec20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    ec24:	2b00      	cmp	r3, #0
    ec26:	f73f af0d 	bgt.w	ea44 <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    ec2a:	f04f 0300 	mov.w	r3, #0
    ec2e:	73fb      	strb	r3, [r7, #15]
    ec30:	687b      	ldr	r3, [r7, #4]
    ec32:	f04f 0200 	mov.w	r2, #0
    ec36:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ec3a:	f04f 0302 	mov.w	r3, #2
}
    ec3e:	4618      	mov	r0, r3
    ec40:	f107 0710 	add.w	r7, r7, #16
    ec44:	46bd      	mov	sp, r7
    ec46:	bd80      	pop	{r7, pc}

0000ec48 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    ec48:	b590      	push	{r4, r7, lr}
    ec4a:	b085      	sub	sp, #20
    ec4c:	af00      	add	r7, sp, #0
    ec4e:	6078      	str	r0, [r7, #4]
    ec50:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    ec52:	f04f 0301 	mov.w	r3, #1
    ec56:	73fb      	strb	r3, [r7, #15]
    ec58:	687b      	ldr	r3, [r7, #4]
    ec5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    ec5c:	2bde      	cmp	r3, #222	; 0xde
    ec5e:	f000 80a3 	beq.w	eda8 <send_headers+0x160>
    ec62:	2bde      	cmp	r3, #222	; 0xde
    ec64:	dc0b      	bgt.n	ec7e <send_headers+0x36>
    ec66:	2bd1      	cmp	r3, #209	; 0xd1
    ec68:	d01d      	beq.n	eca6 <send_headers+0x5e>
    ec6a:	2bd1      	cmp	r3, #209	; 0xd1
    ec6c:	dc02      	bgt.n	ec74 <send_headers+0x2c>
    ec6e:	2b00      	cmp	r3, #0
    ec70:	d015      	beq.n	ec9e <send_headers+0x56>
    ec72:	e147      	b.n	ef04 <send_headers+0x2bc>
    ec74:	2bd6      	cmp	r3, #214	; 0xd6
    ec76:	d039      	beq.n	ecec <send_headers+0xa4>
    ec78:	2bda      	cmp	r3, #218	; 0xda
    ec7a:	d06c      	beq.n	ed56 <send_headers+0x10e>
    ec7c:	e142      	b.n	ef04 <send_headers+0x2bc>
    ec7e:	2be6      	cmp	r3, #230	; 0xe6
    ec80:	f000 80e3 	beq.w	ee4a <send_headers+0x202>
    ec84:	2be6      	cmp	r3, #230	; 0xe6
    ec86:	dc03      	bgt.n	ec90 <send_headers+0x48>
    ec88:	2be2      	cmp	r3, #226	; 0xe2
    ec8a:	f000 80b6 	beq.w	edfa <send_headers+0x1b2>
    ec8e:	e139      	b.n	ef04 <send_headers+0x2bc>
    ec90:	2bea      	cmp	r3, #234	; 0xea
    ec92:	f000 8102 	beq.w	ee9a <send_headers+0x252>
    ec96:	2bee      	cmp	r3, #238	; 0xee
    ec98:	f000 811b 	beq.w	eed2 <send_headers+0x28a>
    ec9c:	e132      	b.n	ef04 <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    ec9e:	687b      	ldr	r3, [r7, #4]
    eca0:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    eca4:	851a      	strh	r2, [r3, #40]	; 0x28
    eca6:	687b      	ldr	r3, [r7, #4]
    eca8:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ecac:	6838      	ldr	r0, [r7, #0]
    ecae:	f005 ffc3 	bl	14c38 <strlen>
    ecb2:	4603      	mov	r3, r0
    ecb4:	4620      	mov	r0, r4
    ecb6:	6839      	ldr	r1, [r7, #0]
    ecb8:	461a      	mov	r2, r3
    ecba:	f7fc f801 	bl	acc0 <psock_send>
    ecbe:	4603      	mov	r3, r0
    ecc0:	2b00      	cmp	r3, #0
    ecc2:	d102      	bne.n	ecca <send_headers+0x82>
    ecc4:	f04f 0300 	mov.w	r3, #0
    ecc8:	e125      	b.n	ef16 <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    ecca:	687b      	ldr	r3, [r7, #4]
    eccc:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ecd0:	4618      	mov	r0, r3
    ecd2:	f04f 012e 	mov.w	r1, #46	; 0x2e
    ecd6:	f006 f86f 	bl	14db8 <strrchr>
    ecda:	4603      	mov	r3, r0
    ecdc:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    ecde:	68bb      	ldr	r3, [r7, #8]
    ece0:	2b00      	cmp	r3, #0
    ece2:	d11c      	bne.n	ed1e <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    ece4:	687b      	ldr	r3, [r7, #4]
    ece6:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    ecea:	851a      	strh	r2, [r3, #40]	; 0x28
    ecec:	687b      	ldr	r3, [r7, #4]
    ecee:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ecf2:	f246 40d4 	movw	r0, #25812	; 0x64d4
    ecf6:	f2c0 0001 	movt	r0, #1
    ecfa:	f005 ff9d 	bl	14c38 <strlen>
    ecfe:	4603      	mov	r3, r0
    ed00:	4620      	mov	r0, r4
    ed02:	f246 41d4 	movw	r1, #25812	; 0x64d4
    ed06:	f2c0 0101 	movt	r1, #1
    ed0a:	461a      	mov	r2, r3
    ed0c:	f7fb ffd8 	bl	acc0 <psock_send>
    ed10:	4603      	mov	r3, r0
    ed12:	2b00      	cmp	r3, #0
    ed14:	f040 80f6 	bne.w	ef04 <send_headers+0x2bc>
    ed18:	f04f 0300 	mov.w	r3, #0
    ed1c:	e0fb      	b.n	ef16 <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    ed1e:	f246 5000 	movw	r0, #25856	; 0x6500
    ed22:	f2c0 0001 	movt	r0, #1
    ed26:	68b9      	ldr	r1, [r7, #8]
    ed28:	f04f 0205 	mov.w	r2, #5
    ed2c:	f005 ffb4 	bl	14c98 <strncmp>
    ed30:	4603      	mov	r3, r0
    ed32:	2b00      	cmp	r3, #0
    ed34:	d00b      	beq.n	ed4e <send_headers+0x106>
    ed36:	f246 5008 	movw	r0, #25864	; 0x6508
    ed3a:	f2c0 0001 	movt	r0, #1
    ed3e:	68b9      	ldr	r1, [r7, #8]
    ed40:	f04f 0206 	mov.w	r2, #6
    ed44:	f005 ffa8 	bl	14c98 <strncmp>
    ed48:	4603      	mov	r3, r0
    ed4a:	2b00      	cmp	r3, #0
    ed4c:	d11c      	bne.n	ed88 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    ed4e:	687b      	ldr	r3, [r7, #4]
    ed50:	f04f 02da 	mov.w	r2, #218	; 0xda
    ed54:	851a      	strh	r2, [r3, #40]	; 0x28
    ed56:	687b      	ldr	r3, [r7, #4]
    ed58:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ed5c:	f246 4028 	movw	r0, #25640	; 0x6428
    ed60:	f2c0 0001 	movt	r0, #1
    ed64:	f005 ff68 	bl	14c38 <strlen>
    ed68:	4603      	mov	r3, r0
    ed6a:	4620      	mov	r0, r4
    ed6c:	f246 4128 	movw	r1, #25640	; 0x6428
    ed70:	f2c0 0101 	movt	r1, #1
    ed74:	461a      	mov	r2, r3
    ed76:	f7fb ffa3 	bl	acc0 <psock_send>
    ed7a:	4603      	mov	r3, r0
    ed7c:	2b00      	cmp	r3, #0
    ed7e:	f040 80c0 	bne.w	ef02 <send_headers+0x2ba>
    ed82:	f04f 0300 	mov.w	r3, #0
    ed86:	e0c6      	b.n	ef16 <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    ed88:	f246 5018 	movw	r0, #25880	; 0x6518
    ed8c:	f2c0 0001 	movt	r0, #1
    ed90:	68b9      	ldr	r1, [r7, #8]
    ed92:	f04f 0204 	mov.w	r2, #4
    ed96:	f005 ff7f 	bl	14c98 <strncmp>
    ed9a:	4603      	mov	r3, r0
    ed9c:	2b00      	cmp	r3, #0
    ed9e:	d11c      	bne.n	edda <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    eda0:	687b      	ldr	r3, [r7, #4]
    eda2:	f04f 02de 	mov.w	r2, #222	; 0xde
    eda6:	851a      	strh	r2, [r3, #40]	; 0x28
    eda8:	687b      	ldr	r3, [r7, #4]
    edaa:	f103 0428 	add.w	r4, r3, #40	; 0x28
    edae:	f246 4044 	movw	r0, #25668	; 0x6444
    edb2:	f2c0 0001 	movt	r0, #1
    edb6:	f005 ff3f 	bl	14c38 <strlen>
    edba:	4603      	mov	r3, r0
    edbc:	4620      	mov	r0, r4
    edbe:	f246 4144 	movw	r1, #25668	; 0x6444
    edc2:	f2c0 0101 	movt	r1, #1
    edc6:	461a      	mov	r2, r3
    edc8:	f7fb ff7a 	bl	acc0 <psock_send>
    edcc:	4603      	mov	r3, r0
    edce:	2b00      	cmp	r3, #0
    edd0:	f040 8098 	bne.w	ef04 <send_headers+0x2bc>
    edd4:	f04f 0300 	mov.w	r3, #0
    edd8:	e09d      	b.n	ef16 <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    edda:	f246 5020 	movw	r0, #25888	; 0x6520
    edde:	f2c0 0001 	movt	r0, #1
    ede2:	68b9      	ldr	r1, [r7, #8]
    ede4:	f04f 0204 	mov.w	r2, #4
    ede8:	f005 ff56 	bl	14c98 <strncmp>
    edec:	4603      	mov	r3, r0
    edee:	2b00      	cmp	r3, #0
    edf0:	d11b      	bne.n	ee2a <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    edf2:	687b      	ldr	r3, [r7, #4]
    edf4:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    edf8:	851a      	strh	r2, [r3, #40]	; 0x28
    edfa:	687b      	ldr	r3, [r7, #4]
    edfc:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ee00:	f246 407c 	movw	r0, #25724	; 0x647c
    ee04:	f2c0 0001 	movt	r0, #1
    ee08:	f005 ff16 	bl	14c38 <strlen>
    ee0c:	4603      	mov	r3, r0
    ee0e:	4620      	mov	r0, r4
    ee10:	f246 417c 	movw	r1, #25724	; 0x647c
    ee14:	f2c0 0101 	movt	r1, #1
    ee18:	461a      	mov	r2, r3
    ee1a:	f7fb ff51 	bl	acc0 <psock_send>
    ee1e:	4603      	mov	r3, r0
    ee20:	2b00      	cmp	r3, #0
    ee22:	d16f      	bne.n	ef04 <send_headers+0x2bc>
    ee24:	f04f 0300 	mov.w	r3, #0
    ee28:	e075      	b.n	ef16 <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    ee2a:	f246 5028 	movw	r0, #25896	; 0x6528
    ee2e:	f2c0 0001 	movt	r0, #1
    ee32:	68b9      	ldr	r1, [r7, #8]
    ee34:	f04f 0204 	mov.w	r2, #4
    ee38:	f005 ff2e 	bl	14c98 <strncmp>
    ee3c:	4603      	mov	r3, r0
    ee3e:	2b00      	cmp	r3, #0
    ee40:	d11b      	bne.n	ee7a <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    ee42:	687b      	ldr	r3, [r7, #4]
    ee44:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    ee48:	851a      	strh	r2, [r3, #40]	; 0x28
    ee4a:	687b      	ldr	r3, [r7, #4]
    ee4c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ee50:	f246 4098 	movw	r0, #25752	; 0x6498
    ee54:	f2c0 0001 	movt	r0, #1
    ee58:	f005 feee 	bl	14c38 <strlen>
    ee5c:	4603      	mov	r3, r0
    ee5e:	4620      	mov	r0, r4
    ee60:	f246 4198 	movw	r1, #25752	; 0x6498
    ee64:	f2c0 0101 	movt	r1, #1
    ee68:	461a      	mov	r2, r3
    ee6a:	f7fb ff29 	bl	acc0 <psock_send>
    ee6e:	4603      	mov	r3, r0
    ee70:	2b00      	cmp	r3, #0
    ee72:	d147      	bne.n	ef04 <send_headers+0x2bc>
    ee74:	f04f 0300 	mov.w	r3, #0
    ee78:	e04d      	b.n	ef16 <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    ee7a:	f246 5030 	movw	r0, #25904	; 0x6530
    ee7e:	f2c0 0001 	movt	r0, #1
    ee82:	68b9      	ldr	r1, [r7, #8]
    ee84:	f04f 0204 	mov.w	r2, #4
    ee88:	f005 ff06 	bl	14c98 <strncmp>
    ee8c:	4603      	mov	r3, r0
    ee8e:	2b00      	cmp	r3, #0
    ee90:	d11b      	bne.n	eeca <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    ee92:	687b      	ldr	r3, [r7, #4]
    ee94:	f04f 02ea 	mov.w	r2, #234	; 0xea
    ee98:	851a      	strh	r2, [r3, #40]	; 0x28
    ee9a:	687b      	ldr	r3, [r7, #4]
    ee9c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eea0:	f246 40b4 	movw	r0, #25780	; 0x64b4
    eea4:	f2c0 0001 	movt	r0, #1
    eea8:	f005 fec6 	bl	14c38 <strlen>
    eeac:	4603      	mov	r3, r0
    eeae:	4620      	mov	r0, r4
    eeb0:	f246 41b4 	movw	r1, #25780	; 0x64b4
    eeb4:	f2c0 0101 	movt	r1, #1
    eeb8:	461a      	mov	r2, r3
    eeba:	f7fb ff01 	bl	acc0 <psock_send>
    eebe:	4603      	mov	r3, r0
    eec0:	2b00      	cmp	r3, #0
    eec2:	d11f      	bne.n	ef04 <send_headers+0x2bc>
    eec4:	f04f 0300 	mov.w	r3, #0
    eec8:	e025      	b.n	ef16 <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    eeca:	687b      	ldr	r3, [r7, #4]
    eecc:	f04f 02ee 	mov.w	r2, #238	; 0xee
    eed0:	851a      	strh	r2, [r3, #40]	; 0x28
    eed2:	687b      	ldr	r3, [r7, #4]
    eed4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eed8:	f246 4008 	movw	r0, #25608	; 0x6408
    eedc:	f2c0 0001 	movt	r0, #1
    eee0:	f005 feaa 	bl	14c38 <strlen>
    eee4:	4603      	mov	r3, r0
    eee6:	4620      	mov	r0, r4
    eee8:	f246 4108 	movw	r1, #25608	; 0x6408
    eeec:	f2c0 0101 	movt	r1, #1
    eef0:	461a      	mov	r2, r3
    eef2:	f7fb fee5 	bl	acc0 <psock_send>
    eef6:	4603      	mov	r3, r0
    eef8:	2b00      	cmp	r3, #0
    eefa:	d103      	bne.n	ef04 <send_headers+0x2bc>
    eefc:	f04f 0300 	mov.w	r3, #0
    ef00:	e009      	b.n	ef16 <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    ef02:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    ef04:	f04f 0300 	mov.w	r3, #0
    ef08:	73fb      	strb	r3, [r7, #15]
    ef0a:	687b      	ldr	r3, [r7, #4]
    ef0c:	f04f 0200 	mov.w	r2, #0
    ef10:	851a      	strh	r2, [r3, #40]	; 0x28
    ef12:	f04f 0302 	mov.w	r3, #2
}
    ef16:	4618      	mov	r0, r3
    ef18:	f107 0714 	add.w	r7, r7, #20
    ef1c:	46bd      	mov	sp, r7
    ef1e:	bd90      	pop	{r4, r7, pc}

0000ef20 <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    ef20:	b580      	push	{r7, lr}
    ef22:	b084      	sub	sp, #16
    ef24:	af00      	add	r7, sp, #0
    ef26:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    ef28:	f04f 0301 	mov.w	r3, #1
    ef2c:	73fb      	strb	r3, [r7, #15]
    ef2e:	687b      	ldr	r3, [r7, #4]
    ef30:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    ef34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ef38:	d04c      	beq.n	efd4 <handle_output+0xb4>
    ef3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ef3e:	dc04      	bgt.n	ef4a <handle_output+0x2a>
    ef40:	2b00      	cmp	r3, #0
    ef42:	d00f      	beq.n	ef64 <handle_output+0x44>
    ef44:	2bff      	cmp	r3, #255	; 0xff
    ef46:	d033      	beq.n	efb0 <handle_output+0x90>
    ef48:	e0a1      	b.n	f08e <handle_output+0x16e>
    ef4a:	f240 1209 	movw	r2, #265	; 0x109
    ef4e:	4293      	cmp	r3, r2
    ef50:	d07e      	beq.n	f050 <handle_output+0x130>
    ef52:	f240 120d 	movw	r2, #269	; 0x10d
    ef56:	4293      	cmp	r3, r2
    ef58:	f000 8088 	beq.w	f06c <handle_output+0x14c>
    ef5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    ef60:	d046      	beq.n	eff0 <handle_output+0xd0>
    ef62:	e094      	b.n	f08e <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    ef64:	687b      	ldr	r3, [r7, #4]
    ef66:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ef6a:	687b      	ldr	r3, [r7, #4]
    ef6c:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ef70:	4610      	mov	r0, r2
    ef72:	4619      	mov	r1, r3
    ef74:	f7ff fbd8 	bl	e728 <httpd_fs_open>
    ef78:	4603      	mov	r3, r0
    ef7a:	2b00      	cmp	r3, #0
    ef7c:	d133      	bne.n	efe6 <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    ef7e:	687b      	ldr	r3, [r7, #4]
    ef80:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ef84:	f246 3040 	movw	r0, #25408	; 0x6340
    ef88:	f2c0 0001 	movt	r0, #1
    ef8c:	4619      	mov	r1, r3
    ef8e:	f7ff fbcb 	bl	e728 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    ef92:	687b      	ldr	r3, [r7, #4]
    ef94:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ef98:	4618      	mov	r0, r3
    ef9a:	f246 3140 	movw	r1, #25408	; 0x6340
    ef9e:	f2c0 0101 	movt	r1, #1
    efa2:	f005 fdeb 	bl	14b7c <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    efa6:	687b      	ldr	r3, [r7, #4]
    efa8:	f04f 02ff 	mov.w	r2, #255	; 0xff
    efac:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    efb0:	6878      	ldr	r0, [r7, #4]
    efb2:	f246 31ac 	movw	r1, #25516	; 0x63ac
    efb6:	f2c0 0101 	movt	r1, #1
    efba:	f7ff fe45 	bl	ec48 <send_headers>
    efbe:	4603      	mov	r3, r0
    efc0:	2b00      	cmp	r3, #0
    efc2:	d102      	bne.n	efca <handle_output+0xaa>
    efc4:	f04f 0300 	mov.w	r3, #0
    efc8:	e06b      	b.n	f0a2 <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    efca:	687b      	ldr	r3, [r7, #4]
    efcc:	f44f 7280 	mov.w	r2, #256	; 0x100
    efd0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    efd4:	6878      	ldr	r0, [r7, #4]
    efd6:	f7ff fc73 	bl	e8c0 <send_file>
    efda:	4603      	mov	r3, r0
    efdc:	2b00      	cmp	r3, #0
    efde:	d14f      	bne.n	f080 <handle_output+0x160>
    efe0:	f04f 0300 	mov.w	r3, #0
    efe4:	e05d      	b.n	f0a2 <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    efe6:	687b      	ldr	r3, [r7, #4]
    efe8:	f44f 7282 	mov.w	r2, #260	; 0x104
    efec:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eff0:	6878      	ldr	r0, [r7, #4]
    eff2:	f246 3158 	movw	r1, #25432	; 0x6358
    eff6:	f2c0 0101 	movt	r1, #1
    effa:	f7ff fe25 	bl	ec48 <send_headers>
    effe:	4603      	mov	r3, r0
    f000:	2b00      	cmp	r3, #0
    f002:	d102      	bne.n	f00a <handle_output+0xea>
    f004:	f04f 0300 	mov.w	r3, #0
    f008:	e04b      	b.n	f0a2 <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    f00a:	687b      	ldr	r3, [r7, #4]
    f00c:	f103 0382 	add.w	r3, r3, #130	; 0x82
    f010:	4618      	mov	r0, r3
    f012:	f04f 012e 	mov.w	r1, #46	; 0x2e
    f016:	f005 fd51 	bl	14abc <strchr>
    f01a:	4603      	mov	r3, r0
    f01c:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    f01e:	68bb      	ldr	r3, [r7, #8]
    f020:	2b00      	cmp	r3, #0
    f022:	d01e      	beq.n	f062 <handle_output+0x142>
    f024:	68b8      	ldr	r0, [r7, #8]
    f026:	f246 5108 	movw	r1, #25864	; 0x6508
    f02a:	f2c0 0101 	movt	r1, #1
    f02e:	f04f 0206 	mov.w	r2, #6
    f032:	f005 fe31 	bl	14c98 <strncmp>
    f036:	4603      	mov	r3, r0
    f038:	2b00      	cmp	r3, #0
    f03a:	d112      	bne.n	f062 <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    f03c:	687b      	ldr	r3, [r7, #4]
    f03e:	f04f 0200 	mov.w	r2, #0
    f042:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    f046:	687b      	ldr	r3, [r7, #4]
    f048:	f240 1209 	movw	r2, #265	; 0x109
    f04c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    f050:	6878      	ldr	r0, [r7, #4]
    f052:	f7ff fcdf 	bl	ea14 <handle_script>
    f056:	4603      	mov	r3, r0
    f058:	2b00      	cmp	r3, #0
    f05a:	d110      	bne.n	f07e <handle_output+0x15e>
    f05c:	f04f 0300 	mov.w	r3, #0
    f060:	e01f      	b.n	f0a2 <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    f062:	687b      	ldr	r3, [r7, #4]
    f064:	f240 120d 	movw	r2, #269	; 0x10d
    f068:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    f06c:	6878      	ldr	r0, [r7, #4]
    f06e:	f7ff fc27 	bl	e8c0 <send_file>
    f072:	4603      	mov	r3, r0
    f074:	2b00      	cmp	r3, #0
    f076:	d103      	bne.n	f080 <handle_output+0x160>
    f078:	f04f 0300 	mov.w	r3, #0
    f07c:	e011      	b.n	f0a2 <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    f07e:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    f080:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f084:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f088:	f04f 0210 	mov.w	r2, #16
    f08c:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    f08e:	f04f 0300 	mov.w	r3, #0
    f092:	73fb      	strb	r3, [r7, #15]
    f094:	687b      	ldr	r3, [r7, #4]
    f096:	f04f 0200 	mov.w	r2, #0
    f09a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    f09e:	f04f 0302 	mov.w	r3, #2
}
    f0a2:	4618      	mov	r0, r3
    f0a4:	f107 0710 	add.w	r7, r7, #16
    f0a8:	46bd      	mov	sp, r7
    f0aa:	bd80      	pop	{r7, pc}

0000f0ac <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    f0ac:	b580      	push	{r7, lr}
    f0ae:	b084      	sub	sp, #16
    f0b0:	af00      	add	r7, sp, #0
    f0b2:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    f0b4:	f04f 0301 	mov.w	r3, #1
    f0b8:	73fb      	strb	r3, [r7, #15]
    f0ba:	687b      	ldr	r3, [r7, #4]
    f0bc:	889b      	ldrh	r3, [r3, #4]
    f0be:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    f0c2:	d012      	beq.n	f0ea <handle_input+0x3e>
    f0c4:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    f0c8:	dc02      	bgt.n	f0d0 <handle_input+0x24>
    f0ca:	2b00      	cmp	r3, #0
    f0cc:	d009      	beq.n	f0e2 <handle_input+0x36>
    f0ce:	e0c7      	b.n	f260 <handle_input+0x1b4>
    f0d0:	f240 1221 	movw	r2, #289	; 0x121
    f0d4:	4293      	cmp	r3, r2
    f0d6:	d037      	beq.n	f148 <handle_input+0x9c>
    f0d8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    f0dc:	f000 8093 	beq.w	f206 <handle_input+0x15a>
    f0e0:	e0be      	b.n	f260 <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    f0e2:	687b      	ldr	r3, [r7, #4]
    f0e4:	f44f 728d 	mov.w	r2, #282	; 0x11a
    f0e8:	809a      	strh	r2, [r3, #4]
    f0ea:	687b      	ldr	r3, [r7, #4]
    f0ec:	f103 0304 	add.w	r3, r3, #4
    f0f0:	4618      	mov	r0, r3
    f0f2:	f04f 0120 	mov.w	r1, #32
    f0f6:	f7fb fec7 	bl	ae88 <psock_readto>
    f0fa:	4603      	mov	r3, r0
    f0fc:	2b00      	cmp	r3, #0
    f0fe:	d102      	bne.n	f106 <handle_input+0x5a>
    f100:	f04f 0300 	mov.w	r3, #0
    f104:	e0b5      	b.n	f272 <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    f106:	687b      	ldr	r3, [r7, #4]
    f108:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f10c:	4618      	mov	r0, r3
    f10e:	f246 21e0 	movw	r1, #25312	; 0x62e0
    f112:	f2c0 0101 	movt	r1, #1
    f116:	f04f 0204 	mov.w	r2, #4
    f11a:	f005 fdbd 	bl	14c98 <strncmp>
    f11e:	4603      	mov	r3, r0
    f120:	2b00      	cmp	r3, #0
    f122:	d00d      	beq.n	f140 <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    f124:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f12c:	f04f 0210 	mov.w	r2, #16
    f130:	701a      	strb	r2, [r3, #0]
    f132:	687b      	ldr	r3, [r7, #4]
    f134:	f04f 0200 	mov.w	r2, #0
    f138:	809a      	strh	r2, [r3, #4]
    f13a:	f04f 0301 	mov.w	r3, #1
    f13e:	e098      	b.n	f272 <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    f140:	687b      	ldr	r3, [r7, #4]
    f142:	f240 1221 	movw	r2, #289	; 0x121
    f146:	809a      	strh	r2, [r3, #4]
    f148:	687b      	ldr	r3, [r7, #4]
    f14a:	f103 0304 	add.w	r3, r3, #4
    f14e:	4618      	mov	r0, r3
    f150:	f04f 0120 	mov.w	r1, #32
    f154:	f7fb fe98 	bl	ae88 <psock_readto>
    f158:	4603      	mov	r3, r0
    f15a:	2b00      	cmp	r3, #0
    f15c:	d102      	bne.n	f164 <handle_input+0xb8>
    f15e:	f04f 0300 	mov.w	r3, #0
    f162:	e086      	b.n	f272 <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    f164:	687b      	ldr	r3, [r7, #4]
    f166:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    f16a:	2b2f      	cmp	r3, #47	; 0x2f
    f16c:	d00d      	beq.n	f18a <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    f16e:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f176:	f04f 0210 	mov.w	r2, #16
    f17a:	701a      	strb	r2, [r3, #0]
    f17c:	687b      	ldr	r3, [r7, #4]
    f17e:	f04f 0200 	mov.w	r2, #0
    f182:	809a      	strh	r2, [r3, #4]
    f184:	f04f 0301 	mov.w	r3, #1
    f188:	e073      	b.n	f272 <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    f18a:	687b      	ldr	r3, [r7, #4]
    f18c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    f190:	2b20      	cmp	r3, #32
    f192:	d10c      	bne.n	f1ae <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    f194:	687b      	ldr	r3, [r7, #4]
    f196:	f103 0382 	add.w	r3, r3, #130	; 0x82
    f19a:	4618      	mov	r0, r3
    f19c:	f246 3134 	movw	r1, #25396	; 0x6334
    f1a0:	f2c0 0101 	movt	r1, #1
    f1a4:	f04f 0214 	mov.w	r2, #20
    f1a8:	f005 fdca 	bl	14d40 <strncpy>
    f1ac:	e020      	b.n	f1f0 <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    f1ae:	687b      	ldr	r3, [r7, #4]
    f1b0:	f103 0304 	add.w	r3, r3, #4
    f1b4:	4618      	mov	r0, r3
    f1b6:	f7fb fe29 	bl	ae0c <psock_datalen>
    f1ba:	4603      	mov	r3, r0
    f1bc:	f103 32ff 	add.w	r2, r3, #4294967295
    f1c0:	687b      	ldr	r3, [r7, #4]
    f1c2:	4413      	add	r3, r2
    f1c4:	f04f 0200 	mov.w	r2, #0
    f1c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    f1cc:	687b      	ldr	r3, [r7, #4]
    f1ce:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f1d2:	4618      	mov	r0, r3
    f1d4:	f7f2 fa90 	bl	16f8 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    f1d8:	687b      	ldr	r3, [r7, #4]
    f1da:	f103 0282 	add.w	r2, r3, #130	; 0x82
    f1de:	687b      	ldr	r3, [r7, #4]
    f1e0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f1e4:	4610      	mov	r0, r2
    f1e6:	4619      	mov	r1, r3
    f1e8:	f04f 0214 	mov.w	r2, #20
    f1ec:	f005 fda8 	bl	14d40 <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    f1f0:	687b      	ldr	r3, [r7, #4]
    f1f2:	f04f 0201 	mov.w	r2, #1
    f1f6:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    f1fa:	e000      	b.n	f1fe <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    f1fc:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    f1fe:	687b      	ldr	r3, [r7, #4]
    f200:	f44f 72a0 	mov.w	r2, #320	; 0x140
    f204:	809a      	strh	r2, [r3, #4]
    f206:	687b      	ldr	r3, [r7, #4]
    f208:	f103 0304 	add.w	r3, r3, #4
    f20c:	4618      	mov	r0, r3
    f20e:	f04f 010a 	mov.w	r1, #10
    f212:	f7fb fe39 	bl	ae88 <psock_readto>
    f216:	4603      	mov	r3, r0
    f218:	2b00      	cmp	r3, #0
    f21a:	d102      	bne.n	f222 <handle_input+0x176>
    f21c:	f04f 0300 	mov.w	r3, #0
    f220:	e027      	b.n	f272 <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    f222:	687b      	ldr	r3, [r7, #4]
    f224:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f228:	4618      	mov	r0, r3
    f22a:	f246 314c 	movw	r1, #25420	; 0x634c
    f22e:	f2c0 0101 	movt	r1, #1
    f232:	f04f 0208 	mov.w	r2, #8
    f236:	f005 fd2f 	bl	14c98 <strncmp>
    f23a:	4603      	mov	r3, r0
    f23c:	2b00      	cmp	r3, #0
    f23e:	d1dd      	bne.n	f1fc <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    f240:	687b      	ldr	r3, [r7, #4]
    f242:	f103 0304 	add.w	r3, r3, #4
    f246:	4618      	mov	r0, r3
    f248:	f7fb fde0 	bl	ae0c <psock_datalen>
    f24c:	4603      	mov	r3, r0
    f24e:	f1a3 0202 	sub.w	r2, r3, #2
    f252:	687b      	ldr	r3, [r7, #4]
    f254:	4413      	add	r3, r2
    f256:	f04f 0200 	mov.w	r2, #0
    f25a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    f25e:	e7ce      	b.n	f1fe <handle_input+0x152>

	PSOCK_END( &s->sin );
    f260:	f04f 0300 	mov.w	r3, #0
    f264:	73fb      	strb	r3, [r7, #15]
    f266:	687b      	ldr	r3, [r7, #4]
    f268:	f04f 0200 	mov.w	r2, #0
    f26c:	809a      	strh	r2, [r3, #4]
    f26e:	f04f 0302 	mov.w	r3, #2
}
    f272:	4618      	mov	r0, r3
    f274:	f107 0710 	add.w	r7, r7, #16
    f278:	46bd      	mov	sp, r7
    f27a:	bd80      	pop	{r7, pc}

0000f27c <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    f27c:	b580      	push	{r7, lr}
    f27e:	b082      	sub	sp, #8
    f280:	af00      	add	r7, sp, #0
    f282:	6078      	str	r0, [r7, #4]
	handle_input( s );
    f284:	6878      	ldr	r0, [r7, #4]
    f286:	f7ff ff11 	bl	f0ac <handle_input>
	if( s->state == STATE_OUTPUT )
    f28a:	687b      	ldr	r3, [r7, #4]
    f28c:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    f290:	2b01      	cmp	r3, #1
    f292:	d102      	bne.n	f29a <handle_connection+0x1e>
	{
		handle_output( s );
    f294:	6878      	ldr	r0, [r7, #4]
    f296:	f7ff fe43 	bl	ef20 <handle_output>
	}
}
    f29a:	f107 0708 	add.w	r7, r7, #8
    f29e:	46bd      	mov	sp, r7
    f2a0:	bd80      	pop	{r7, pc}
    f2a2:	bf00      	nop

0000f2a4 <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    f2a4:	b580      	push	{r7, lr}
    f2a6:	b082      	sub	sp, #8
    f2a8:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    f2aa:	f24a 73c0 	movw	r3, #42944	; 0xa7c0
    f2ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2b2:	681b      	ldr	r3, [r3, #0]
    f2b4:	f103 031c 	add.w	r3, r3, #28
    f2b8:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    f2ba:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f2be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2c2:	781b      	ldrb	r3, [r3, #0]
    f2c4:	f003 0310 	and.w	r3, r3, #16
    f2c8:	2b00      	cmp	r3, #0
    f2ca:	d173      	bne.n	f3b4 <httpd_appcall+0x110>
    f2cc:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f2d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2d4:	781b      	ldrb	r3, [r3, #0]
    f2d6:	f003 0320 	and.w	r3, r3, #32
    f2da:	2b00      	cmp	r3, #0
    f2dc:	d16a      	bne.n	f3b4 <httpd_appcall+0x110>
    f2de:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f2e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2e6:	781b      	ldrb	r3, [r3, #0]
    f2e8:	b25b      	sxtb	r3, r3
    f2ea:	2b00      	cmp	r3, #0
    f2ec:	db62      	blt.n	f3b4 <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    f2ee:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f2f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2f6:	781b      	ldrb	r3, [r3, #0]
    f2f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    f2fc:	2b00      	cmp	r3, #0
    f2fe:	d029      	beq.n	f354 <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    f300:	687b      	ldr	r3, [r7, #4]
    f302:	f103 0204 	add.w	r2, r3, #4
    f306:	687b      	ldr	r3, [r7, #4]
    f308:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f30c:	4610      	mov	r0, r2
    f30e:	4619      	mov	r1, r3
    f310:	f04f 0231 	mov.w	r2, #49	; 0x31
    f314:	f7fb fe7e 	bl	b014 <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    f318:	687b      	ldr	r3, [r7, #4]
    f31a:	f103 0228 	add.w	r2, r3, #40	; 0x28
    f31e:	687b      	ldr	r3, [r7, #4]
    f320:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f324:	4610      	mov	r0, r2
    f326:	4619      	mov	r1, r3
    f328:	f04f 0231 	mov.w	r2, #49	; 0x31
    f32c:	f7fb fe72 	bl	b014 <psock_init>
		PT_INIT( &s->outputpt );
    f330:	687b      	ldr	r3, [r7, #4]
    f332:	f04f 0200 	mov.w	r2, #0
    f336:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    f33a:	687b      	ldr	r3, [r7, #4]
    f33c:	f04f 0200 	mov.w	r2, #0
    f340:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    f344:	687b      	ldr	r3, [r7, #4]
    f346:	f04f 0200 	mov.w	r2, #0
    f34a:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    f34c:	6878      	ldr	r0, [r7, #4]
    f34e:	f7ff ff95 	bl	f27c <handle_connection>
    f352:	e02f      	b.n	f3b4 <httpd_appcall+0x110>
	}
	else if( s != NULL )
    f354:	687b      	ldr	r3, [r7, #4]
    f356:	2b00      	cmp	r3, #0
    f358:	d025      	beq.n	f3a6 <httpd_appcall+0x102>
	{
		if( uip_poll() )
    f35a:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f35e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f362:	781b      	ldrb	r3, [r3, #0]
    f364:	f003 0308 	and.w	r3, r3, #8
    f368:	2b00      	cmp	r3, #0
    f36a:	d012      	beq.n	f392 <httpd_appcall+0xee>
		{
			++s->timer;
    f36c:	687b      	ldr	r3, [r7, #4]
    f36e:	781b      	ldrb	r3, [r3, #0]
    f370:	f103 0301 	add.w	r3, r3, #1
    f374:	b2da      	uxtb	r2, r3
    f376:	687b      	ldr	r3, [r7, #4]
    f378:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    f37a:	687b      	ldr	r3, [r7, #4]
    f37c:	781b      	ldrb	r3, [r3, #0]
    f37e:	2b13      	cmp	r3, #19
    f380:	d90c      	bls.n	f39c <httpd_appcall+0xf8>
			{
				uip_abort();
    f382:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f38a:	f04f 0220 	mov.w	r2, #32
    f38e:	701a      	strb	r2, [r3, #0]
    f390:	e005      	b.n	f39e <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    f392:	687b      	ldr	r3, [r7, #4]
    f394:	f04f 0200 	mov.w	r2, #0
    f398:	701a      	strb	r2, [r3, #0]
    f39a:	e000      	b.n	f39e <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    f39c:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    f39e:	6878      	ldr	r0, [r7, #4]
    f3a0:	f7ff ff6c 	bl	f27c <handle_connection>
    f3a4:	e006      	b.n	f3b4 <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    f3a6:	f24a 73b8 	movw	r3, #42936	; 0xa7b8
    f3aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f3ae:	f04f 0220 	mov.w	r2, #32
    f3b2:	701a      	strb	r2, [r3, #0]
	}
}
    f3b4:	f107 0708 	add.w	r7, r7, #8
    f3b8:	46bd      	mov	sp, r7
    f3ba:	bd80      	pop	{r7, pc}

0000f3bc <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    f3bc:	b580      	push	{r7, lr}
    f3be:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    f3c0:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    f3c4:	f7fc f9e4 	bl	b790 <uip_listen>
}
    f3c8:	bd80      	pop	{r7, pc}
    f3ca:	bf00      	nop

0000f3cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    f3cc:	b480      	push	{r7}
    f3ce:	b083      	sub	sp, #12
    f3d0:	af00      	add	r7, sp, #0
    f3d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f3d4:	687b      	ldr	r3, [r7, #4]
    f3d6:	f103 0308 	add.w	r3, r3, #8
    f3da:	461a      	mov	r2, r3
    f3dc:	687b      	ldr	r3, [r7, #4]
    f3de:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    f3e0:	687b      	ldr	r3, [r7, #4]
    f3e2:	f04f 32ff 	mov.w	r2, #4294967295
    f3e6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f3e8:	687b      	ldr	r3, [r7, #4]
    f3ea:	f103 0308 	add.w	r3, r3, #8
    f3ee:	461a      	mov	r2, r3
    f3f0:	687b      	ldr	r3, [r7, #4]
    f3f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f3f4:	687b      	ldr	r3, [r7, #4]
    f3f6:	f103 0308 	add.w	r3, r3, #8
    f3fa:	461a      	mov	r2, r3
    f3fc:	687b      	ldr	r3, [r7, #4]
    f3fe:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    f400:	687b      	ldr	r3, [r7, #4]
    f402:	f04f 0200 	mov.w	r2, #0
    f406:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    f408:	f107 070c 	add.w	r7, r7, #12
    f40c:	46bd      	mov	sp, r7
    f40e:	bc80      	pop	{r7}
    f410:	4770      	bx	lr
    f412:	bf00      	nop

0000f414 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    f414:	b480      	push	{r7}
    f416:	b083      	sub	sp, #12
    f418:	af00      	add	r7, sp, #0
    f41a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    f41c:	687b      	ldr	r3, [r7, #4]
    f41e:	f04f 0200 	mov.w	r2, #0
    f422:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    f424:	f107 070c 	add.w	r7, r7, #12
    f428:	46bd      	mov	sp, r7
    f42a:	bc80      	pop	{r7}
    f42c:	4770      	bx	lr
    f42e:	bf00      	nop

0000f430 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f430:	b480      	push	{r7}
    f432:	b085      	sub	sp, #20
    f434:	af00      	add	r7, sp, #0
    f436:	6078      	str	r0, [r7, #4]
    f438:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    f43a:	687b      	ldr	r3, [r7, #4]
    f43c:	685b      	ldr	r3, [r3, #4]
    f43e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    f440:	683b      	ldr	r3, [r7, #0]
    f442:	68fa      	ldr	r2, [r7, #12]
    f444:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    f446:	68fb      	ldr	r3, [r7, #12]
    f448:	689a      	ldr	r2, [r3, #8]
    f44a:	683b      	ldr	r3, [r7, #0]
    f44c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    f44e:	68fb      	ldr	r3, [r7, #12]
    f450:	689b      	ldr	r3, [r3, #8]
    f452:	683a      	ldr	r2, [r7, #0]
    f454:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    f456:	68fb      	ldr	r3, [r7, #12]
    f458:	683a      	ldr	r2, [r7, #0]
    f45a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    f45c:	683b      	ldr	r3, [r7, #0]
    f45e:	687a      	ldr	r2, [r7, #4]
    f460:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f462:	687b      	ldr	r3, [r7, #4]
    f464:	681b      	ldr	r3, [r3, #0]
    f466:	f103 0201 	add.w	r2, r3, #1
    f46a:	687b      	ldr	r3, [r7, #4]
    f46c:	601a      	str	r2, [r3, #0]
}
    f46e:	f107 0714 	add.w	r7, r7, #20
    f472:	46bd      	mov	sp, r7
    f474:	bc80      	pop	{r7}
    f476:	4770      	bx	lr

0000f478 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f478:	b480      	push	{r7}
    f47a:	b085      	sub	sp, #20
    f47c:	af00      	add	r7, sp, #0
    f47e:	6078      	str	r0, [r7, #4]
    f480:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    f482:	683b      	ldr	r3, [r7, #0]
    f484:	681b      	ldr	r3, [r3, #0]
    f486:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    f488:	68fb      	ldr	r3, [r7, #12]
    f48a:	f1b3 3fff 	cmp.w	r3, #4294967295
    f48e:	d103      	bne.n	f498 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    f490:	687b      	ldr	r3, [r7, #4]
    f492:	691b      	ldr	r3, [r3, #16]
    f494:	60bb      	str	r3, [r7, #8]
    f496:	e00d      	b.n	f4b4 <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    f498:	687b      	ldr	r3, [r7, #4]
    f49a:	f103 0308 	add.w	r3, r3, #8
    f49e:	60bb      	str	r3, [r7, #8]
    f4a0:	e002      	b.n	f4a8 <vListInsert+0x30>
    f4a2:	68bb      	ldr	r3, [r7, #8]
    f4a4:	685b      	ldr	r3, [r3, #4]
    f4a6:	60bb      	str	r3, [r7, #8]
    f4a8:	68bb      	ldr	r3, [r7, #8]
    f4aa:	685b      	ldr	r3, [r3, #4]
    f4ac:	681a      	ldr	r2, [r3, #0]
    f4ae:	68fb      	ldr	r3, [r7, #12]
    f4b0:	429a      	cmp	r2, r3
    f4b2:	d9f6      	bls.n	f4a2 <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    f4b4:	68bb      	ldr	r3, [r7, #8]
    f4b6:	685a      	ldr	r2, [r3, #4]
    f4b8:	683b      	ldr	r3, [r7, #0]
    f4ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    f4bc:	683b      	ldr	r3, [r7, #0]
    f4be:	685b      	ldr	r3, [r3, #4]
    f4c0:	683a      	ldr	r2, [r7, #0]
    f4c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    f4c4:	683b      	ldr	r3, [r7, #0]
    f4c6:	68ba      	ldr	r2, [r7, #8]
    f4c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    f4ca:	68bb      	ldr	r3, [r7, #8]
    f4cc:	683a      	ldr	r2, [r7, #0]
    f4ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    f4d0:	683b      	ldr	r3, [r7, #0]
    f4d2:	687a      	ldr	r2, [r7, #4]
    f4d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f4d6:	687b      	ldr	r3, [r7, #4]
    f4d8:	681b      	ldr	r3, [r3, #0]
    f4da:	f103 0201 	add.w	r2, r3, #1
    f4de:	687b      	ldr	r3, [r7, #4]
    f4e0:	601a      	str	r2, [r3, #0]
}
    f4e2:	f107 0714 	add.w	r7, r7, #20
    f4e6:	46bd      	mov	sp, r7
    f4e8:	bc80      	pop	{r7}
    f4ea:	4770      	bx	lr

0000f4ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    f4ec:	b480      	push	{r7}
    f4ee:	b085      	sub	sp, #20
    f4f0:	af00      	add	r7, sp, #0
    f4f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    f4f4:	687b      	ldr	r3, [r7, #4]
    f4f6:	691b      	ldr	r3, [r3, #16]
    f4f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    f4fa:	687b      	ldr	r3, [r7, #4]
    f4fc:	685b      	ldr	r3, [r3, #4]
    f4fe:	687a      	ldr	r2, [r7, #4]
    f500:	6892      	ldr	r2, [r2, #8]
    f502:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    f504:	687b      	ldr	r3, [r7, #4]
    f506:	689b      	ldr	r3, [r3, #8]
    f508:	687a      	ldr	r2, [r7, #4]
    f50a:	6852      	ldr	r2, [r2, #4]
    f50c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    f50e:	68fb      	ldr	r3, [r7, #12]
    f510:	685a      	ldr	r2, [r3, #4]
    f512:	687b      	ldr	r3, [r7, #4]
    f514:	429a      	cmp	r2, r3
    f516:	d103      	bne.n	f520 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    f518:	687b      	ldr	r3, [r7, #4]
    f51a:	689a      	ldr	r2, [r3, #8]
    f51c:	68fb      	ldr	r3, [r7, #12]
    f51e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    f520:	687b      	ldr	r3, [r7, #4]
    f522:	f04f 0200 	mov.w	r2, #0
    f526:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    f528:	68fb      	ldr	r3, [r7, #12]
    f52a:	681b      	ldr	r3, [r3, #0]
    f52c:	f103 32ff 	add.w	r2, r3, #4294967295
    f530:	68fb      	ldr	r3, [r7, #12]
    f532:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    f534:	68fb      	ldr	r3, [r7, #12]
    f536:	681b      	ldr	r3, [r3, #0]
}
    f538:	4618      	mov	r0, r3
    f53a:	f107 0714 	add.w	r7, r7, #20
    f53e:	46bd      	mov	sp, r7
    f540:	bc80      	pop	{r7}
    f542:	4770      	bx	lr

0000f544 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    f544:	b580      	push	{r7, lr}
    f546:	b084      	sub	sp, #16
    f548:	af00      	add	r7, sp, #0
    f54a:	6078      	str	r0, [r7, #4]
    f54c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    f54e:	687b      	ldr	r3, [r7, #4]
    f550:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    f552:	68bb      	ldr	r3, [r7, #8]
    f554:	2b00      	cmp	r3, #0
    f556:	d109      	bne.n	f56c <xQueueGenericReset+0x28>
    f558:	f04f 0328 	mov.w	r3, #40	; 0x28
    f55c:	f383 8811 	msr	BASEPRI, r3
    f560:	f3bf 8f6f 	isb	sy
    f564:	f3bf 8f4f 	dsb	sy
    f568:	60fb      	str	r3, [r7, #12]
    f56a:	e7fe      	b.n	f56a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    f56c:	f004 fffc 	bl	14568 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f570:	68bb      	ldr	r3, [r7, #8]
    f572:	681a      	ldr	r2, [r3, #0]
    f574:	68bb      	ldr	r3, [r7, #8]
    f576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f578:	68b9      	ldr	r1, [r7, #8]
    f57a:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f57c:	fb01 f303 	mul.w	r3, r1, r3
    f580:	441a      	add	r2, r3
    f582:	68bb      	ldr	r3, [r7, #8]
    f584:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f586:	68bb      	ldr	r3, [r7, #8]
    f588:	f04f 0200 	mov.w	r2, #0
    f58c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    f58e:	68bb      	ldr	r3, [r7, #8]
    f590:	681a      	ldr	r2, [r3, #0]
    f592:	68bb      	ldr	r3, [r7, #8]
    f594:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f596:	68bb      	ldr	r3, [r7, #8]
    f598:	681a      	ldr	r2, [r3, #0]
    f59a:	68bb      	ldr	r3, [r7, #8]
    f59c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f59e:	f103 33ff 	add.w	r3, r3, #4294967295
    f5a2:	68b9      	ldr	r1, [r7, #8]
    f5a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f5a6:	fb01 f303 	mul.w	r3, r1, r3
    f5aa:	441a      	add	r2, r3
    f5ac:	68bb      	ldr	r3, [r7, #8]
    f5ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    f5b0:	68bb      	ldr	r3, [r7, #8]
    f5b2:	f04f 32ff 	mov.w	r2, #4294967295
    f5b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    f5ba:	68bb      	ldr	r3, [r7, #8]
    f5bc:	f04f 32ff 	mov.w	r2, #4294967295
    f5c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    f5c4:	683b      	ldr	r3, [r7, #0]
    f5c6:	2b00      	cmp	r3, #0
    f5c8:	d118      	bne.n	f5fc <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f5ca:	68bb      	ldr	r3, [r7, #8]
    f5cc:	691b      	ldr	r3, [r3, #16]
    f5ce:	2b00      	cmp	r3, #0
    f5d0:	d021      	beq.n	f616 <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f5d2:	68bb      	ldr	r3, [r7, #8]
    f5d4:	f103 0310 	add.w	r3, r3, #16
    f5d8:	4618      	mov	r0, r3
    f5da:	f002 fd37 	bl	1204c <xTaskRemoveFromEventList>
    f5de:	4603      	mov	r3, r0
    f5e0:	2b00      	cmp	r3, #0
    f5e2:	d01a      	beq.n	f61a <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f5e4:	f64e 5304 	movw	r3, #60676	; 0xed04
    f5e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f5ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f5f0:	601a      	str	r2, [r3, #0]
    f5f2:	f3bf 8f4f 	dsb	sy
    f5f6:	f3bf 8f6f 	isb	sy
    f5fa:	e00f      	b.n	f61c <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f5fc:	68bb      	ldr	r3, [r7, #8]
    f5fe:	f103 0310 	add.w	r3, r3, #16
    f602:	4618      	mov	r0, r3
    f604:	f7ff fee2 	bl	f3cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f608:	68bb      	ldr	r3, [r7, #8]
    f60a:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f60e:	4618      	mov	r0, r3
    f610:	f7ff fedc 	bl	f3cc <vListInitialise>
    f614:	e002      	b.n	f61c <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f616:	bf00      	nop
    f618:	e000      	b.n	f61c <xQueueGenericReset+0xd8>
    f61a:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f61c:	f004 ffdc 	bl	145d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f620:	f04f 0301 	mov.w	r3, #1
}
    f624:	4618      	mov	r0, r3
    f626:	f107 0710 	add.w	r7, r7, #16
    f62a:	46bd      	mov	sp, r7
    f62c:	bd80      	pop	{r7, pc}
    f62e:	bf00      	nop

0000f630 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f630:	b580      	push	{r7, lr}
    f632:	b08a      	sub	sp, #40	; 0x28
    f634:	af02      	add	r7, sp, #8
    f636:	60f8      	str	r0, [r7, #12]
    f638:	60b9      	str	r1, [r7, #8]
    f63a:	4613      	mov	r3, r2
    f63c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f63e:	68fb      	ldr	r3, [r7, #12]
    f640:	2b00      	cmp	r3, #0
    f642:	d109      	bne.n	f658 <xQueueGenericCreate+0x28>
    f644:	f04f 0328 	mov.w	r3, #40	; 0x28
    f648:	f383 8811 	msr	BASEPRI, r3
    f64c:	f3bf 8f6f 	isb	sy
    f650:	f3bf 8f4f 	dsb	sy
    f654:	61fb      	str	r3, [r7, #28]
    f656:	e7fe      	b.n	f656 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f658:	68bb      	ldr	r3, [r7, #8]
    f65a:	2b00      	cmp	r3, #0
    f65c:	d103      	bne.n	f666 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f65e:	f04f 0300 	mov.w	r3, #0
    f662:	617b      	str	r3, [r7, #20]
    f664:	e004      	b.n	f670 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f666:	68fb      	ldr	r3, [r7, #12]
    f668:	68ba      	ldr	r2, [r7, #8]
    f66a:	fb02 f303 	mul.w	r3, r2, r3
    f66e:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f670:	697b      	ldr	r3, [r7, #20]
    f672:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f676:	4618      	mov	r0, r3
    f678:	f004 fcfa 	bl	14070 <pvPortMalloc>
    f67c:	4603      	mov	r3, r0
    f67e:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f680:	693b      	ldr	r3, [r7, #16]
    f682:	2b00      	cmp	r3, #0
    f684:	d00d      	beq.n	f6a2 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f686:	693b      	ldr	r3, [r7, #16]
    f688:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f68a:	69bb      	ldr	r3, [r7, #24]
    f68c:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f690:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f692:	79fb      	ldrb	r3, [r7, #7]
    f694:	693a      	ldr	r2, [r7, #16]
    f696:	9200      	str	r2, [sp, #0]
    f698:	68f8      	ldr	r0, [r7, #12]
    f69a:	68b9      	ldr	r1, [r7, #8]
    f69c:	69ba      	ldr	r2, [r7, #24]
    f69e:	f000 f807 	bl	f6b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f6a2:	693b      	ldr	r3, [r7, #16]
	}
    f6a4:	4618      	mov	r0, r3
    f6a6:	f107 0720 	add.w	r7, r7, #32
    f6aa:	46bd      	mov	sp, r7
    f6ac:	bd80      	pop	{r7, pc}
    f6ae:	bf00      	nop

0000f6b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f6b0:	b580      	push	{r7, lr}
    f6b2:	b084      	sub	sp, #16
    f6b4:	af00      	add	r7, sp, #0
    f6b6:	60f8      	str	r0, [r7, #12]
    f6b8:	60b9      	str	r1, [r7, #8]
    f6ba:	607a      	str	r2, [r7, #4]
    f6bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f6be:	68bb      	ldr	r3, [r7, #8]
    f6c0:	2b00      	cmp	r3, #0
    f6c2:	d103      	bne.n	f6cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f6c4:	69ba      	ldr	r2, [r7, #24]
    f6c6:	69bb      	ldr	r3, [r7, #24]
    f6c8:	601a      	str	r2, [r3, #0]
    f6ca:	e002      	b.n	f6d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f6cc:	687a      	ldr	r2, [r7, #4]
    f6ce:	69bb      	ldr	r3, [r7, #24]
    f6d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f6d2:	69bb      	ldr	r3, [r7, #24]
    f6d4:	68fa      	ldr	r2, [r7, #12]
    f6d6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f6d8:	69bb      	ldr	r3, [r7, #24]
    f6da:	68ba      	ldr	r2, [r7, #8]
    f6dc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f6de:	69b8      	ldr	r0, [r7, #24]
    f6e0:	f04f 0101 	mov.w	r1, #1
    f6e4:	f7ff ff2e 	bl	f544 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f6e8:	69bb      	ldr	r3, [r7, #24]
    f6ea:	78fa      	ldrb	r2, [r7, #3]
    f6ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f6f0:	f107 0710 	add.w	r7, r7, #16
    f6f4:	46bd      	mov	sp, r7
    f6f6:	bd80      	pop	{r7, pc}

0000f6f8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f6f8:	b580      	push	{r7, lr}
    f6fa:	b082      	sub	sp, #8
    f6fc:	af00      	add	r7, sp, #0
    f6fe:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f700:	687b      	ldr	r3, [r7, #4]
    f702:	2b00      	cmp	r3, #0
    f704:	d014      	beq.n	f730 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f706:	687b      	ldr	r3, [r7, #4]
    f708:	f04f 0200 	mov.w	r2, #0
    f70c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f70e:	687b      	ldr	r3, [r7, #4]
    f710:	f04f 0200 	mov.w	r2, #0
    f714:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f716:	687b      	ldr	r3, [r7, #4]
    f718:	f04f 0200 	mov.w	r2, #0
    f71c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f71e:	6878      	ldr	r0, [r7, #4]
    f720:	f04f 0100 	mov.w	r1, #0
    f724:	f04f 0200 	mov.w	r2, #0
    f728:	f04f 0300 	mov.w	r3, #0
    f72c:	f000 f894 	bl	f858 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f730:	f107 0708 	add.w	r7, r7, #8
    f734:	46bd      	mov	sp, r7
    f736:	bd80      	pop	{r7, pc}

0000f738 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f738:	b580      	push	{r7, lr}
    f73a:	b086      	sub	sp, #24
    f73c:	af00      	add	r7, sp, #0
    f73e:	4603      	mov	r3, r0
    f740:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f742:	f04f 0301 	mov.w	r3, #1
    f746:	613b      	str	r3, [r7, #16]
    f748:	f04f 0300 	mov.w	r3, #0
    f74c:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f74e:	79fb      	ldrb	r3, [r7, #7]
    f750:	6938      	ldr	r0, [r7, #16]
    f752:	6979      	ldr	r1, [r7, #20]
    f754:	461a      	mov	r2, r3
    f756:	f7ff ff6b 	bl	f630 <xQueueGenericCreate>
    f75a:	4603      	mov	r3, r0
    f75c:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f75e:	68f8      	ldr	r0, [r7, #12]
    f760:	f7ff ffca 	bl	f6f8 <prvInitialiseMutex>

		return xNewQueue;
    f764:	68fb      	ldr	r3, [r7, #12]
	}
    f766:	4618      	mov	r0, r3
    f768:	f107 0718 	add.w	r7, r7, #24
    f76c:	46bd      	mov	sp, r7
    f76e:	bd80      	pop	{r7, pc}

0000f770 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f770:	b590      	push	{r4, r7, lr}
    f772:	b087      	sub	sp, #28
    f774:	af00      	add	r7, sp, #0
    f776:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f778:	687b      	ldr	r3, [r7, #4]
    f77a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f77c:	693b      	ldr	r3, [r7, #16]
    f77e:	2b00      	cmp	r3, #0
    f780:	d109      	bne.n	f796 <xQueueGiveMutexRecursive+0x26>
    f782:	f04f 0328 	mov.w	r3, #40	; 0x28
    f786:	f383 8811 	msr	BASEPRI, r3
    f78a:	f3bf 8f6f 	isb	sy
    f78e:	f3bf 8f4f 	dsb	sy
    f792:	617b      	str	r3, [r7, #20]
    f794:	e7fe      	b.n	f794 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f796:	693b      	ldr	r3, [r7, #16]
    f798:	689c      	ldr	r4, [r3, #8]
    f79a:	f002 ffed 	bl	12778 <xTaskGetCurrentTaskHandle>
    f79e:	4603      	mov	r3, r0
    f7a0:	429c      	cmp	r4, r3
    f7a2:	d116      	bne.n	f7d2 <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f7a4:	693b      	ldr	r3, [r7, #16]
    f7a6:	68db      	ldr	r3, [r3, #12]
    f7a8:	f103 32ff 	add.w	r2, r3, #4294967295
    f7ac:	693b      	ldr	r3, [r7, #16]
    f7ae:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f7b0:	693b      	ldr	r3, [r7, #16]
    f7b2:	68db      	ldr	r3, [r3, #12]
    f7b4:	2b00      	cmp	r3, #0
    f7b6:	d108      	bne.n	f7ca <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f7b8:	6938      	ldr	r0, [r7, #16]
    f7ba:	f04f 0100 	mov.w	r1, #0
    f7be:	f04f 0200 	mov.w	r2, #0
    f7c2:	f04f 0300 	mov.w	r3, #0
    f7c6:	f000 f847 	bl	f858 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f7ca:	f04f 0301 	mov.w	r3, #1
    f7ce:	60fb      	str	r3, [r7, #12]
    f7d0:	e002      	b.n	f7d8 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f7d2:	f04f 0300 	mov.w	r3, #0
    f7d6:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f7d8:	68fb      	ldr	r3, [r7, #12]
	}
    f7da:	4618      	mov	r0, r3
    f7dc:	f107 071c 	add.w	r7, r7, #28
    f7e0:	46bd      	mov	sp, r7
    f7e2:	bd90      	pop	{r4, r7, pc}

0000f7e4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f7e4:	b590      	push	{r4, r7, lr}
    f7e6:	b087      	sub	sp, #28
    f7e8:	af00      	add	r7, sp, #0
    f7ea:	6078      	str	r0, [r7, #4]
    f7ec:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f7ee:	687b      	ldr	r3, [r7, #4]
    f7f0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f7f2:	693b      	ldr	r3, [r7, #16]
    f7f4:	2b00      	cmp	r3, #0
    f7f6:	d109      	bne.n	f80c <xQueueTakeMutexRecursive+0x28>
    f7f8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7fc:	f383 8811 	msr	BASEPRI, r3
    f800:	f3bf 8f6f 	isb	sy
    f804:	f3bf 8f4f 	dsb	sy
    f808:	617b      	str	r3, [r7, #20]
    f80a:	e7fe      	b.n	f80a <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f80c:	693b      	ldr	r3, [r7, #16]
    f80e:	689c      	ldr	r4, [r3, #8]
    f810:	f002 ffb2 	bl	12778 <xTaskGetCurrentTaskHandle>
    f814:	4603      	mov	r3, r0
    f816:	429c      	cmp	r4, r3
    f818:	d109      	bne.n	f82e <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f81a:	693b      	ldr	r3, [r7, #16]
    f81c:	68db      	ldr	r3, [r3, #12]
    f81e:	f103 0201 	add.w	r2, r3, #1
    f822:	693b      	ldr	r3, [r7, #16]
    f824:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f826:	f04f 0301 	mov.w	r3, #1
    f82a:	60fb      	str	r3, [r7, #12]
    f82c:	e00e      	b.n	f84c <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f82e:	6938      	ldr	r0, [r7, #16]
    f830:	6839      	ldr	r1, [r7, #0]
    f832:	f000 fb57 	bl	fee4 <xQueueSemaphoreTake>
    f836:	4603      	mov	r3, r0
    f838:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f83a:	68fb      	ldr	r3, [r7, #12]
    f83c:	2b00      	cmp	r3, #0
    f83e:	d005      	beq.n	f84c <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f840:	693b      	ldr	r3, [r7, #16]
    f842:	68db      	ldr	r3, [r3, #12]
    f844:	f103 0201 	add.w	r2, r3, #1
    f848:	693b      	ldr	r3, [r7, #16]
    f84a:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f84c:	68fb      	ldr	r3, [r7, #12]
	}
    f84e:	4618      	mov	r0, r3
    f850:	f107 071c 	add.w	r7, r7, #28
    f854:	46bd      	mov	sp, r7
    f856:	bd90      	pop	{r4, r7, pc}

0000f858 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f858:	b580      	push	{r7, lr}
    f85a:	b08e      	sub	sp, #56	; 0x38
    f85c:	af00      	add	r7, sp, #0
    f85e:	60f8      	str	r0, [r7, #12]
    f860:	60b9      	str	r1, [r7, #8]
    f862:	607a      	str	r2, [r7, #4]
    f864:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f866:	f04f 0300 	mov.w	r3, #0
    f86a:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f86c:	68fb      	ldr	r3, [r7, #12]
    f86e:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f872:	2b00      	cmp	r3, #0
    f874:	d109      	bne.n	f88a <xQueueGenericSend+0x32>
    f876:	f04f 0328 	mov.w	r3, #40	; 0x28
    f87a:	f383 8811 	msr	BASEPRI, r3
    f87e:	f3bf 8f6f 	isb	sy
    f882:	f3bf 8f4f 	dsb	sy
    f886:	62bb      	str	r3, [r7, #40]	; 0x28
    f888:	e7fe      	b.n	f888 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f88a:	68bb      	ldr	r3, [r7, #8]
    f88c:	2b00      	cmp	r3, #0
    f88e:	d103      	bne.n	f898 <xQueueGenericSend+0x40>
    f890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f894:	2b00      	cmp	r3, #0
    f896:	d102      	bne.n	f89e <xQueueGenericSend+0x46>
    f898:	f04f 0301 	mov.w	r3, #1
    f89c:	e001      	b.n	f8a2 <xQueueGenericSend+0x4a>
    f89e:	f04f 0300 	mov.w	r3, #0
    f8a2:	2b00      	cmp	r3, #0
    f8a4:	d109      	bne.n	f8ba <xQueueGenericSend+0x62>
    f8a6:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8aa:	f383 8811 	msr	BASEPRI, r3
    f8ae:	f3bf 8f6f 	isb	sy
    f8b2:	f3bf 8f4f 	dsb	sy
    f8b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    f8b8:	e7fe      	b.n	f8b8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f8ba:	683b      	ldr	r3, [r7, #0]
    f8bc:	2b02      	cmp	r3, #2
    f8be:	d103      	bne.n	f8c8 <xQueueGenericSend+0x70>
    f8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f8c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f8c4:	2b01      	cmp	r3, #1
    f8c6:	d102      	bne.n	f8ce <xQueueGenericSend+0x76>
    f8c8:	f04f 0301 	mov.w	r3, #1
    f8cc:	e001      	b.n	f8d2 <xQueueGenericSend+0x7a>
    f8ce:	f04f 0300 	mov.w	r3, #0
    f8d2:	2b00      	cmp	r3, #0
    f8d4:	d109      	bne.n	f8ea <xQueueGenericSend+0x92>
    f8d6:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8da:	f383 8811 	msr	BASEPRI, r3
    f8de:	f3bf 8f6f 	isb	sy
    f8e2:	f3bf 8f4f 	dsb	sy
    f8e6:	633b      	str	r3, [r7, #48]	; 0x30
    f8e8:	e7fe      	b.n	f8e8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f8ea:	f002 ff55 	bl	12798 <xTaskGetSchedulerState>
    f8ee:	4603      	mov	r3, r0
    f8f0:	2b00      	cmp	r3, #0
    f8f2:	d102      	bne.n	f8fa <xQueueGenericSend+0xa2>
    f8f4:	687b      	ldr	r3, [r7, #4]
    f8f6:	2b00      	cmp	r3, #0
    f8f8:	d102      	bne.n	f900 <xQueueGenericSend+0xa8>
    f8fa:	f04f 0301 	mov.w	r3, #1
    f8fe:	e001      	b.n	f904 <xQueueGenericSend+0xac>
    f900:	f04f 0300 	mov.w	r3, #0
    f904:	2b00      	cmp	r3, #0
    f906:	d10a      	bne.n	f91e <xQueueGenericSend+0xc6>
    f908:	f04f 0328 	mov.w	r3, #40	; 0x28
    f90c:	f383 8811 	msr	BASEPRI, r3
    f910:	f3bf 8f6f 	isb	sy
    f914:	f3bf 8f4f 	dsb	sy
    f918:	637b      	str	r3, [r7, #52]	; 0x34
    f91a:	e7fe      	b.n	f91a <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f91c:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f91e:	f004 fe23 	bl	14568 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f924:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f92a:	429a      	cmp	r2, r3
    f92c:	d302      	bcc.n	f934 <xQueueGenericSend+0xdc>
    f92e:	683b      	ldr	r3, [r7, #0]
    f930:	2b02      	cmp	r3, #2
    f932:	d134      	bne.n	f99e <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f934:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f936:	68b9      	ldr	r1, [r7, #8]
    f938:	683a      	ldr	r2, [r7, #0]
    f93a:	f000 fe9d 	bl	10678 <prvCopyDataToQueue>
    f93e:	4603      	mov	r3, r0
    f940:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f946:	2b00      	cmp	r3, #0
    f948:	d014      	beq.n	f974 <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f94c:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f950:	4618      	mov	r0, r3
    f952:	f002 fb7b 	bl	1204c <xTaskRemoveFromEventList>
    f956:	4603      	mov	r3, r0
    f958:	2b00      	cmp	r3, #0
    f95a:	d01a      	beq.n	f992 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f95c:	f64e 5304 	movw	r3, #60676	; 0xed04
    f960:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f968:	601a      	str	r2, [r3, #0]
    f96a:	f3bf 8f4f 	dsb	sy
    f96e:	f3bf 8f6f 	isb	sy
    f972:	e00f      	b.n	f994 <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f974:	6a3b      	ldr	r3, [r7, #32]
    f976:	2b00      	cmp	r3, #0
    f978:	d00c      	beq.n	f994 <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f97a:	f64e 5304 	movw	r3, #60676	; 0xed04
    f97e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f986:	601a      	str	r2, [r3, #0]
    f988:	f3bf 8f4f 	dsb	sy
    f98c:	f3bf 8f6f 	isb	sy
    f990:	e000      	b.n	f994 <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f992:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f994:	f004 fe20 	bl	145d8 <vPortExitCritical>
				return pdPASS;
    f998:	f04f 0301 	mov.w	r3, #1
    f99c:	e06f      	b.n	fa7e <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f99e:	687b      	ldr	r3, [r7, #4]
    f9a0:	2b00      	cmp	r3, #0
    f9a2:	d104      	bne.n	f9ae <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f9a4:	f004 fe18 	bl	145d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f9a8:	f04f 0300 	mov.w	r3, #0
    f9ac:	e067      	b.n	fa7e <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f9ae:	69fb      	ldr	r3, [r7, #28]
    f9b0:	2b00      	cmp	r3, #0
    f9b2:	d107      	bne.n	f9c4 <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f9b4:	f107 0314 	add.w	r3, r7, #20
    f9b8:	4618      	mov	r0, r3
    f9ba:	f002 fc57 	bl	1226c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f9be:	f04f 0301 	mov.w	r3, #1
    f9c2:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f9c4:	f004 fe08 	bl	145d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f9c8:	f001 feee 	bl	117a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f9cc:	f004 fdcc 	bl	14568 <vPortEnterCritical>
    f9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f9d6:	b2db      	uxtb	r3, r3
    f9d8:	b25b      	sxtb	r3, r3
    f9da:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9de:	d104      	bne.n	f9ea <xQueueGenericSend+0x192>
    f9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9e2:	f04f 0200 	mov.w	r2, #0
    f9e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f9ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f9f0:	b2db      	uxtb	r3, r3
    f9f2:	b25b      	sxtb	r3, r3
    f9f4:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9f8:	d104      	bne.n	fa04 <xQueueGenericSend+0x1ac>
    f9fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f9fc:	f04f 0200 	mov.w	r2, #0
    fa00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fa04:	f004 fde8 	bl	145d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fa08:	f107 0214 	add.w	r2, r7, #20
    fa0c:	f107 0304 	add.w	r3, r7, #4
    fa10:	4610      	mov	r0, r2
    fa12:	4619      	mov	r1, r3
    fa14:	f002 fc42 	bl	1229c <xTaskCheckForTimeOut>
    fa18:	4603      	mov	r3, r0
    fa1a:	2b00      	cmp	r3, #0
    fa1c:	d128      	bne.n	fa70 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    fa1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fa20:	f000 ff60 	bl	108e4 <prvIsQueueFull>
    fa24:	4603      	mov	r3, r0
    fa26:	2b00      	cmp	r3, #0
    fa28:	d01c      	beq.n	fa64 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    fa2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fa2c:	f103 0210 	add.w	r2, r3, #16
    fa30:	687b      	ldr	r3, [r7, #4]
    fa32:	4610      	mov	r0, r2
    fa34:	4619      	mov	r1, r3
    fa36:	f002 fa75 	bl	11f24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    fa3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fa3c:	f000 febc 	bl	107b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    fa40:	f001 fec4 	bl	117cc <xTaskResumeAll>
    fa44:	4603      	mov	r3, r0
    fa46:	2b00      	cmp	r3, #0
    fa48:	f47f af68 	bne.w	f91c <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    fa4c:	f64e 5304 	movw	r3, #60676	; 0xed04
    fa50:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fa54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fa58:	601a      	str	r2, [r3, #0]
    fa5a:	f3bf 8f4f 	dsb	sy
    fa5e:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    fa62:	e75c      	b.n	f91e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    fa64:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fa66:	f000 fea7 	bl	107b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fa6a:	f001 feaf 	bl	117cc <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    fa6e:	e756      	b.n	f91e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    fa70:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fa72:	f000 fea1 	bl	107b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fa76:	f001 fea9 	bl	117cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    fa7a:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    fa7e:	4618      	mov	r0, r3
    fa80:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fa84:	46bd      	mov	sp, r7
    fa86:	bd80      	pop	{r7, pc}

0000fa88 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    fa88:	b580      	push	{r7, lr}
    fa8a:	b08e      	sub	sp, #56	; 0x38
    fa8c:	af00      	add	r7, sp, #0
    fa8e:	60f8      	str	r0, [r7, #12]
    fa90:	60b9      	str	r1, [r7, #8]
    fa92:	607a      	str	r2, [r7, #4]
    fa94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fa96:	68fb      	ldr	r3, [r7, #12]
    fa98:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    fa9a:	69bb      	ldr	r3, [r7, #24]
    fa9c:	2b00      	cmp	r3, #0
    fa9e:	d109      	bne.n	fab4 <xQueueGenericSendFromISR+0x2c>
    faa0:	f04f 0328 	mov.w	r3, #40	; 0x28
    faa4:	f383 8811 	msr	BASEPRI, r3
    faa8:	f3bf 8f6f 	isb	sy
    faac:	f3bf 8f4f 	dsb	sy
    fab0:	623b      	str	r3, [r7, #32]
    fab2:	e7fe      	b.n	fab2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fab4:	68bb      	ldr	r3, [r7, #8]
    fab6:	2b00      	cmp	r3, #0
    fab8:	d103      	bne.n	fac2 <xQueueGenericSendFromISR+0x3a>
    faba:	69bb      	ldr	r3, [r7, #24]
    fabc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fabe:	2b00      	cmp	r3, #0
    fac0:	d102      	bne.n	fac8 <xQueueGenericSendFromISR+0x40>
    fac2:	f04f 0301 	mov.w	r3, #1
    fac6:	e001      	b.n	facc <xQueueGenericSendFromISR+0x44>
    fac8:	f04f 0300 	mov.w	r3, #0
    facc:	2b00      	cmp	r3, #0
    face:	d109      	bne.n	fae4 <xQueueGenericSendFromISR+0x5c>
    fad0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fad4:	f383 8811 	msr	BASEPRI, r3
    fad8:	f3bf 8f6f 	isb	sy
    fadc:	f3bf 8f4f 	dsb	sy
    fae0:	627b      	str	r3, [r7, #36]	; 0x24
    fae2:	e7fe      	b.n	fae2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    fae4:	683b      	ldr	r3, [r7, #0]
    fae6:	2b02      	cmp	r3, #2
    fae8:	d103      	bne.n	faf2 <xQueueGenericSendFromISR+0x6a>
    faea:	69bb      	ldr	r3, [r7, #24]
    faec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    faee:	2b01      	cmp	r3, #1
    faf0:	d102      	bne.n	faf8 <xQueueGenericSendFromISR+0x70>
    faf2:	f04f 0301 	mov.w	r3, #1
    faf6:	e001      	b.n	fafc <xQueueGenericSendFromISR+0x74>
    faf8:	f04f 0300 	mov.w	r3, #0
    fafc:	2b00      	cmp	r3, #0
    fafe:	d109      	bne.n	fb14 <xQueueGenericSendFromISR+0x8c>
    fb00:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb04:	f383 8811 	msr	BASEPRI, r3
    fb08:	f3bf 8f6f 	isb	sy
    fb0c:	f3bf 8f4f 	dsb	sy
    fb10:	62bb      	str	r3, [r7, #40]	; 0x28
    fb12:	e7fe      	b.n	fb12 <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fb14:	f004 fe0c 	bl	14730 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fb18:	f3ef 8211 	mrs	r2, BASEPRI
    fb1c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb20:	f383 8811 	msr	BASEPRI, r3
    fb24:	f3bf 8f6f 	isb	sy
    fb28:	f3bf 8f4f 	dsb	sy
    fb2c:	633a      	str	r2, [r7, #48]	; 0x30
    fb2e:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fb30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fb32:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    fb34:	69bb      	ldr	r3, [r7, #24]
    fb36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    fb38:	69bb      	ldr	r3, [r7, #24]
    fb3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    fb3c:	429a      	cmp	r2, r3
    fb3e:	d302      	bcc.n	fb46 <xQueueGenericSendFromISR+0xbe>
    fb40:	683b      	ldr	r3, [r7, #0]
    fb42:	2b02      	cmp	r3, #2
    fb44:	d134      	bne.n	fbb0 <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    fb46:	69bb      	ldr	r3, [r7, #24]
    fb48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fb4c:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    fb4e:	69b8      	ldr	r0, [r7, #24]
    fb50:	68b9      	ldr	r1, [r7, #8]
    fb52:	683a      	ldr	r2, [r7, #0]
    fb54:	f000 fd90 	bl	10678 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    fb58:	f997 301f 	ldrsb.w	r3, [r7, #31]
    fb5c:	f1b3 3fff 	cmp.w	r3, #4294967295
    fb60:	d114      	bne.n	fb8c <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fb62:	69bb      	ldr	r3, [r7, #24]
    fb64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fb66:	2b00      	cmp	r3, #0
    fb68:	d019      	beq.n	fb9e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fb6a:	69bb      	ldr	r3, [r7, #24]
    fb6c:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fb70:	4618      	mov	r0, r3
    fb72:	f002 fa6b 	bl	1204c <xTaskRemoveFromEventList>
    fb76:	4603      	mov	r3, r0
    fb78:	2b00      	cmp	r3, #0
    fb7a:	d012      	beq.n	fba2 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    fb7c:	687b      	ldr	r3, [r7, #4]
    fb7e:	2b00      	cmp	r3, #0
    fb80:	d011      	beq.n	fba6 <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fb82:	687b      	ldr	r3, [r7, #4]
    fb84:	f04f 0201 	mov.w	r2, #1
    fb88:	601a      	str	r2, [r3, #0]
    fb8a:	e00d      	b.n	fba8 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    fb8c:	7ffb      	ldrb	r3, [r7, #31]
    fb8e:	f103 0301 	add.w	r3, r3, #1
    fb92:	b2db      	uxtb	r3, r3
    fb94:	461a      	mov	r2, r3
    fb96:	69bb      	ldr	r3, [r7, #24]
    fb98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fb9c:	e004      	b.n	fba8 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fb9e:	bf00      	nop
    fba0:	e002      	b.n	fba8 <xQueueGenericSendFromISR+0x120>
    fba2:	bf00      	nop
    fba4:	e000      	b.n	fba8 <xQueueGenericSendFromISR+0x120>
    fba6:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    fba8:	f04f 0301 	mov.w	r3, #1
    fbac:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    fbae:	e002      	b.n	fbb6 <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    fbb0:	f04f 0300 	mov.w	r3, #0
    fbb4:	613b      	str	r3, [r7, #16]
    fbb6:	697b      	ldr	r3, [r7, #20]
    fbb8:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fbba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fbbc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fbc0:	693b      	ldr	r3, [r7, #16]
}
    fbc2:	4618      	mov	r0, r3
    fbc4:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fbc8:	46bd      	mov	sp, r7
    fbca:	bd80      	pop	{r7, pc}

0000fbcc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    fbcc:	b580      	push	{r7, lr}
    fbce:	b08e      	sub	sp, #56	; 0x38
    fbd0:	af00      	add	r7, sp, #0
    fbd2:	6078      	str	r0, [r7, #4]
    fbd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fbd6:	687b      	ldr	r3, [r7, #4]
    fbd8:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    fbda:	697b      	ldr	r3, [r7, #20]
    fbdc:	2b00      	cmp	r3, #0
    fbde:	d109      	bne.n	fbf4 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fbe0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbe4:	f383 8811 	msr	BASEPRI, r3
    fbe8:	f3bf 8f6f 	isb	sy
    fbec:	f3bf 8f4f 	dsb	sy
    fbf0:	623b      	str	r3, [r7, #32]
    fbf2:	e7fe      	b.n	fbf2 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fbf4:	697b      	ldr	r3, [r7, #20]
    fbf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fbf8:	2b00      	cmp	r3, #0
    fbfa:	d009      	beq.n	fc10 <xQueueGiveFromISR+0x44>
    fbfc:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc00:	f383 8811 	msr	BASEPRI, r3
    fc04:	f3bf 8f6f 	isb	sy
    fc08:	f3bf 8f4f 	dsb	sy
    fc0c:	627b      	str	r3, [r7, #36]	; 0x24
    fc0e:	e7fe      	b.n	fc0e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    fc10:	697b      	ldr	r3, [r7, #20]
    fc12:	681b      	ldr	r3, [r3, #0]
    fc14:	2b00      	cmp	r3, #0
    fc16:	d103      	bne.n	fc20 <xQueueGiveFromISR+0x54>
    fc18:	697b      	ldr	r3, [r7, #20]
    fc1a:	689b      	ldr	r3, [r3, #8]
    fc1c:	2b00      	cmp	r3, #0
    fc1e:	d102      	bne.n	fc26 <xQueueGiveFromISR+0x5a>
    fc20:	f04f 0301 	mov.w	r3, #1
    fc24:	e001      	b.n	fc2a <xQueueGiveFromISR+0x5e>
    fc26:	f04f 0300 	mov.w	r3, #0
    fc2a:	2b00      	cmp	r3, #0
    fc2c:	d109      	bne.n	fc42 <xQueueGiveFromISR+0x76>
    fc2e:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc32:	f383 8811 	msr	BASEPRI, r3
    fc36:	f3bf 8f6f 	isb	sy
    fc3a:	f3bf 8f4f 	dsb	sy
    fc3e:	62bb      	str	r3, [r7, #40]	; 0x28
    fc40:	e7fe      	b.n	fc40 <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fc42:	f004 fd75 	bl	14730 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fc46:	f3ef 8211 	mrs	r2, BASEPRI
    fc4a:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc4e:	f383 8811 	msr	BASEPRI, r3
    fc52:	f3bf 8f6f 	isb	sy
    fc56:	f3bf 8f4f 	dsb	sy
    fc5a:	633a      	str	r2, [r7, #48]	; 0x30
    fc5c:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fc5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fc60:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fc62:	697b      	ldr	r3, [r7, #20]
    fc64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fc66:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    fc68:	697b      	ldr	r3, [r7, #20]
    fc6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    fc6c:	69bb      	ldr	r3, [r7, #24]
    fc6e:	429a      	cmp	r2, r3
    fc70:	d934      	bls.n	fcdc <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    fc72:	697b      	ldr	r3, [r7, #20]
    fc74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fc78:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    fc7a:	69bb      	ldr	r3, [r7, #24]
    fc7c:	f103 0201 	add.w	r2, r3, #1
    fc80:	697b      	ldr	r3, [r7, #20]
    fc82:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    fc84:	f997 301f 	ldrsb.w	r3, [r7, #31]
    fc88:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc8c:	d114      	bne.n	fcb8 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fc8e:	697b      	ldr	r3, [r7, #20]
    fc90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fc92:	2b00      	cmp	r3, #0
    fc94:	d019      	beq.n	fcca <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fc96:	697b      	ldr	r3, [r7, #20]
    fc98:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fc9c:	4618      	mov	r0, r3
    fc9e:	f002 f9d5 	bl	1204c <xTaskRemoveFromEventList>
    fca2:	4603      	mov	r3, r0
    fca4:	2b00      	cmp	r3, #0
    fca6:	d012      	beq.n	fcce <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    fca8:	683b      	ldr	r3, [r7, #0]
    fcaa:	2b00      	cmp	r3, #0
    fcac:	d011      	beq.n	fcd2 <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fcae:	683b      	ldr	r3, [r7, #0]
    fcb0:	f04f 0201 	mov.w	r2, #1
    fcb4:	601a      	str	r2, [r3, #0]
    fcb6:	e00d      	b.n	fcd4 <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    fcb8:	7ffb      	ldrb	r3, [r7, #31]
    fcba:	f103 0301 	add.w	r3, r3, #1
    fcbe:	b2db      	uxtb	r3, r3
    fcc0:	461a      	mov	r2, r3
    fcc2:	697b      	ldr	r3, [r7, #20]
    fcc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fcc8:	e004      	b.n	fcd4 <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fcca:	bf00      	nop
    fccc:	e002      	b.n	fcd4 <xQueueGiveFromISR+0x108>
    fcce:	bf00      	nop
    fcd0:	e000      	b.n	fcd4 <xQueueGiveFromISR+0x108>
    fcd2:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    fcd4:	f04f 0301 	mov.w	r3, #1
    fcd8:	60fb      	str	r3, [r7, #12]
    fcda:	e002      	b.n	fce2 <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    fcdc:	f04f 0300 	mov.w	r3, #0
    fce0:	60fb      	str	r3, [r7, #12]
    fce2:	693b      	ldr	r3, [r7, #16]
    fce4:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fce8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fcec:	68fb      	ldr	r3, [r7, #12]
}
    fcee:	4618      	mov	r0, r3
    fcf0:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fcf4:	46bd      	mov	sp, r7
    fcf6:	bd80      	pop	{r7, pc}

0000fcf8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fcf8:	b580      	push	{r7, lr}
    fcfa:	b08c      	sub	sp, #48	; 0x30
    fcfc:	af00      	add	r7, sp, #0
    fcfe:	60f8      	str	r0, [r7, #12]
    fd00:	60b9      	str	r1, [r7, #8]
    fd02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fd04:	f04f 0300 	mov.w	r3, #0
    fd08:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fd0a:	68fb      	ldr	r3, [r7, #12]
    fd0c:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fd0e:	69fb      	ldr	r3, [r7, #28]
    fd10:	2b00      	cmp	r3, #0
    fd12:	d109      	bne.n	fd28 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fd14:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd18:	f383 8811 	msr	BASEPRI, r3
    fd1c:	f3bf 8f6f 	isb	sy
    fd20:	f3bf 8f4f 	dsb	sy
    fd24:	627b      	str	r3, [r7, #36]	; 0x24
    fd26:	e7fe      	b.n	fd26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fd28:	68bb      	ldr	r3, [r7, #8]
    fd2a:	2b00      	cmp	r3, #0
    fd2c:	d103      	bne.n	fd36 <xQueueReceive+0x3e>
    fd2e:	69fb      	ldr	r3, [r7, #28]
    fd30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fd32:	2b00      	cmp	r3, #0
    fd34:	d102      	bne.n	fd3c <xQueueReceive+0x44>
    fd36:	f04f 0301 	mov.w	r3, #1
    fd3a:	e001      	b.n	fd40 <xQueueReceive+0x48>
    fd3c:	f04f 0300 	mov.w	r3, #0
    fd40:	2b00      	cmp	r3, #0
    fd42:	d109      	bne.n	fd58 <xQueueReceive+0x60>
    fd44:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd48:	f383 8811 	msr	BASEPRI, r3
    fd4c:	f3bf 8f6f 	isb	sy
    fd50:	f3bf 8f4f 	dsb	sy
    fd54:	62bb      	str	r3, [r7, #40]	; 0x28
    fd56:	e7fe      	b.n	fd56 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fd58:	f002 fd1e 	bl	12798 <xTaskGetSchedulerState>
    fd5c:	4603      	mov	r3, r0
    fd5e:	2b00      	cmp	r3, #0
    fd60:	d102      	bne.n	fd68 <xQueueReceive+0x70>
    fd62:	687b      	ldr	r3, [r7, #4]
    fd64:	2b00      	cmp	r3, #0
    fd66:	d102      	bne.n	fd6e <xQueueReceive+0x76>
    fd68:	f04f 0301 	mov.w	r3, #1
    fd6c:	e001      	b.n	fd72 <xQueueReceive+0x7a>
    fd6e:	f04f 0300 	mov.w	r3, #0
    fd72:	2b00      	cmp	r3, #0
    fd74:	d10c      	bne.n	fd90 <xQueueReceive+0x98>
    fd76:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd7a:	f383 8811 	msr	BASEPRI, r3
    fd7e:	f3bf 8f6f 	isb	sy
    fd82:	f3bf 8f4f 	dsb	sy
    fd86:	62fb      	str	r3, [r7, #44]	; 0x2c
    fd88:	e7fe      	b.n	fd88 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd8a:	bf00      	nop
    fd8c:	e000      	b.n	fd90 <xQueueReceive+0x98>
    fd8e:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fd90:	f004 fbea 	bl	14568 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fd94:	69fb      	ldr	r3, [r7, #28]
    fd96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fd98:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fd9a:	6a3b      	ldr	r3, [r7, #32]
    fd9c:	2b00      	cmp	r3, #0
    fd9e:	d025      	beq.n	fdec <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fda0:	69f8      	ldr	r0, [r7, #28]
    fda2:	68b9      	ldr	r1, [r7, #8]
    fda4:	f000 fce0 	bl	10768 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    fda8:	6a3b      	ldr	r3, [r7, #32]
    fdaa:	f103 32ff 	add.w	r2, r3, #4294967295
    fdae:	69fb      	ldr	r3, [r7, #28]
    fdb0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fdb2:	69fb      	ldr	r3, [r7, #28]
    fdb4:	691b      	ldr	r3, [r3, #16]
    fdb6:	2b00      	cmp	r3, #0
    fdb8:	d013      	beq.n	fde2 <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fdba:	69fb      	ldr	r3, [r7, #28]
    fdbc:	f103 0310 	add.w	r3, r3, #16
    fdc0:	4618      	mov	r0, r3
    fdc2:	f002 f943 	bl	1204c <xTaskRemoveFromEventList>
    fdc6:	4603      	mov	r3, r0
    fdc8:	2b00      	cmp	r3, #0
    fdca:	d00a      	beq.n	fde2 <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fdcc:	f64e 5304 	movw	r3, #60676	; 0xed04
    fdd0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fdd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fdd8:	601a      	str	r2, [r3, #0]
    fdda:	f3bf 8f4f 	dsb	sy
    fdde:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fde2:	f004 fbf9 	bl	145d8 <vPortExitCritical>
				return pdPASS;
    fde6:	f04f 0301 	mov.w	r3, #1
    fdea:	e076      	b.n	feda <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fdec:	687b      	ldr	r3, [r7, #4]
    fdee:	2b00      	cmp	r3, #0
    fdf0:	d104      	bne.n	fdfc <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fdf2:	f004 fbf1 	bl	145d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fdf6:	f04f 0300 	mov.w	r3, #0
    fdfa:	e06e      	b.n	feda <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    fdfc:	69bb      	ldr	r3, [r7, #24]
    fdfe:	2b00      	cmp	r3, #0
    fe00:	d107      	bne.n	fe12 <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fe02:	f107 0310 	add.w	r3, r7, #16
    fe06:	4618      	mov	r0, r3
    fe08:	f002 fa30 	bl	1226c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fe0c:	f04f 0301 	mov.w	r3, #1
    fe10:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fe12:	f004 fbe1 	bl	145d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fe16:	f001 fcc7 	bl	117a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fe1a:	f004 fba5 	bl	14568 <vPortEnterCritical>
    fe1e:	69fb      	ldr	r3, [r7, #28]
    fe20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fe24:	b2db      	uxtb	r3, r3
    fe26:	b25b      	sxtb	r3, r3
    fe28:	f1b3 3fff 	cmp.w	r3, #4294967295
    fe2c:	d104      	bne.n	fe38 <xQueueReceive+0x140>
    fe2e:	69fb      	ldr	r3, [r7, #28]
    fe30:	f04f 0200 	mov.w	r2, #0
    fe34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fe38:	69fb      	ldr	r3, [r7, #28]
    fe3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fe3e:	b2db      	uxtb	r3, r3
    fe40:	b25b      	sxtb	r3, r3
    fe42:	f1b3 3fff 	cmp.w	r3, #4294967295
    fe46:	d104      	bne.n	fe52 <xQueueReceive+0x15a>
    fe48:	69fb      	ldr	r3, [r7, #28]
    fe4a:	f04f 0200 	mov.w	r2, #0
    fe4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fe52:	f004 fbc1 	bl	145d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fe56:	f107 0210 	add.w	r2, r7, #16
    fe5a:	f107 0304 	add.w	r3, r7, #4
    fe5e:	4610      	mov	r0, r2
    fe60:	4619      	mov	r1, r3
    fe62:	f002 fa1b 	bl	1229c <xTaskCheckForTimeOut>
    fe66:	4603      	mov	r3, r0
    fe68:	2b00      	cmp	r3, #0
    fe6a:	d128      	bne.n	febe <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fe6c:	69f8      	ldr	r0, [r7, #28]
    fe6e:	f000 fcf9 	bl	10864 <prvIsQueueEmpty>
    fe72:	4603      	mov	r3, r0
    fe74:	2b00      	cmp	r3, #0
    fe76:	d01c      	beq.n	feb2 <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fe78:	69fb      	ldr	r3, [r7, #28]
    fe7a:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fe7e:	687b      	ldr	r3, [r7, #4]
    fe80:	4610      	mov	r0, r2
    fe82:	4619      	mov	r1, r3
    fe84:	f002 f84e 	bl	11f24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fe88:	69f8      	ldr	r0, [r7, #28]
    fe8a:	f000 fc95 	bl	107b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fe8e:	f001 fc9d 	bl	117cc <xTaskResumeAll>
    fe92:	4603      	mov	r3, r0
    fe94:	2b00      	cmp	r3, #0
    fe96:	f47f af78 	bne.w	fd8a <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    fe9a:	f64e 5304 	movw	r3, #60676	; 0xed04
    fe9e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fea6:	601a      	str	r2, [r3, #0]
    fea8:	f3bf 8f4f 	dsb	sy
    feac:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    feb0:	e76e      	b.n	fd90 <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    feb2:	69f8      	ldr	r0, [r7, #28]
    feb4:	f000 fc80 	bl	107b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    feb8:	f001 fc88 	bl	117cc <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    febc:	e768      	b.n	fd90 <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    febe:	69f8      	ldr	r0, [r7, #28]
    fec0:	f000 fc7a 	bl	107b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fec4:	f001 fc82 	bl	117cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fec8:	69f8      	ldr	r0, [r7, #28]
    feca:	f000 fccb 	bl	10864 <prvIsQueueEmpty>
    fece:	4603      	mov	r3, r0
    fed0:	2b00      	cmp	r3, #0
    fed2:	f43f af5c 	beq.w	fd8e <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fed6:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    feda:	4618      	mov	r0, r3
    fedc:	f107 0730 	add.w	r7, r7, #48	; 0x30
    fee0:	46bd      	mov	sp, r7
    fee2:	bd80      	pop	{r7, pc}

0000fee4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    fee4:	b580      	push	{r7, lr}
    fee6:	b08e      	sub	sp, #56	; 0x38
    fee8:	af00      	add	r7, sp, #0
    feea:	6078      	str	r0, [r7, #4]
    feec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    feee:	f04f 0300 	mov.w	r3, #0
    fef2:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fef4:	687b      	ldr	r3, [r7, #4]
    fef6:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    fef8:	f04f 0300 	mov.w	r3, #0
    fefc:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fefe:	69bb      	ldr	r3, [r7, #24]
    ff00:	2b00      	cmp	r3, #0
    ff02:	d109      	bne.n	ff18 <xQueueSemaphoreTake+0x34>
    ff04:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff08:	f383 8811 	msr	BASEPRI, r3
    ff0c:	f3bf 8f6f 	isb	sy
    ff10:	f3bf 8f4f 	dsb	sy
    ff14:	62bb      	str	r3, [r7, #40]	; 0x28
    ff16:	e7fe      	b.n	ff16 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    ff18:	69bb      	ldr	r3, [r7, #24]
    ff1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ff1c:	2b00      	cmp	r3, #0
    ff1e:	d009      	beq.n	ff34 <xQueueSemaphoreTake+0x50>
    ff20:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff24:	f383 8811 	msr	BASEPRI, r3
    ff28:	f3bf 8f6f 	isb	sy
    ff2c:	f3bf 8f4f 	dsb	sy
    ff30:	62fb      	str	r3, [r7, #44]	; 0x2c
    ff32:	e7fe      	b.n	ff32 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    ff34:	f002 fc30 	bl	12798 <xTaskGetSchedulerState>
    ff38:	4603      	mov	r3, r0
    ff3a:	2b00      	cmp	r3, #0
    ff3c:	d102      	bne.n	ff44 <xQueueSemaphoreTake+0x60>
    ff3e:	683b      	ldr	r3, [r7, #0]
    ff40:	2b00      	cmp	r3, #0
    ff42:	d102      	bne.n	ff4a <xQueueSemaphoreTake+0x66>
    ff44:	f04f 0301 	mov.w	r3, #1
    ff48:	e001      	b.n	ff4e <xQueueSemaphoreTake+0x6a>
    ff4a:	f04f 0300 	mov.w	r3, #0
    ff4e:	2b00      	cmp	r3, #0
    ff50:	d10c      	bne.n	ff6c <xQueueSemaphoreTake+0x88>
    ff52:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff56:	f383 8811 	msr	BASEPRI, r3
    ff5a:	f3bf 8f6f 	isb	sy
    ff5e:	f3bf 8f4f 	dsb	sy
    ff62:	633b      	str	r3, [r7, #48]	; 0x30
    ff64:	e7fe      	b.n	ff64 <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ff66:	bf00      	nop
    ff68:	e000      	b.n	ff6c <xQueueSemaphoreTake+0x88>
    ff6a:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    ff6c:	f004 fafc 	bl	14568 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    ff70:	69bb      	ldr	r3, [r7, #24]
    ff72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ff74:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    ff76:	6a3b      	ldr	r3, [r7, #32]
    ff78:	2b00      	cmp	r3, #0
    ff7a:	d02a      	beq.n	ffd2 <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    ff7c:	6a3b      	ldr	r3, [r7, #32]
    ff7e:	f103 32ff 	add.w	r2, r3, #4294967295
    ff82:	69bb      	ldr	r3, [r7, #24]
    ff84:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    ff86:	69bb      	ldr	r3, [r7, #24]
    ff88:	681b      	ldr	r3, [r3, #0]
    ff8a:	2b00      	cmp	r3, #0
    ff8c:	d104      	bne.n	ff98 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    ff8e:	f002 ffdf 	bl	12f50 <pvTaskIncrementMutexHeldCount>
    ff92:	4602      	mov	r2, r0
    ff94:	69bb      	ldr	r3, [r7, #24]
    ff96:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    ff98:	69bb      	ldr	r3, [r7, #24]
    ff9a:	691b      	ldr	r3, [r3, #16]
    ff9c:	2b00      	cmp	r3, #0
    ff9e:	d013      	beq.n	ffc8 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    ffa0:	69bb      	ldr	r3, [r7, #24]
    ffa2:	f103 0310 	add.w	r3, r3, #16
    ffa6:	4618      	mov	r0, r3
    ffa8:	f002 f850 	bl	1204c <xTaskRemoveFromEventList>
    ffac:	4603      	mov	r3, r0
    ffae:	2b00      	cmp	r3, #0
    ffb0:	d00a      	beq.n	ffc8 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    ffb2:	f64e 5304 	movw	r3, #60676	; 0xed04
    ffb6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    ffba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    ffbe:	601a      	str	r2, [r3, #0]
    ffc0:	f3bf 8f4f 	dsb	sy
    ffc4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    ffc8:	f004 fb06 	bl	145d8 <vPortExitCritical>
				return pdPASS;
    ffcc:	f04f 0301 	mov.w	r3, #1
    ffd0:	e0a3      	b.n	1011a <RAM_SIZE+0x11a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    ffd2:	683b      	ldr	r3, [r7, #0]
    ffd4:	2b00      	cmp	r3, #0
    ffd6:	d111      	bne.n	fffc <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    ffd8:	69fb      	ldr	r3, [r7, #28]
    ffda:	2b00      	cmp	r3, #0
    ffdc:	d009      	beq.n	fff2 <xQueueSemaphoreTake+0x10e>
    ffde:	f04f 0328 	mov.w	r3, #40	; 0x28
    ffe2:	f383 8811 	msr	BASEPRI, r3
    ffe6:	f3bf 8f6f 	isb	sy
    ffea:	f3bf 8f4f 	dsb	sy
    ffee:	637b      	str	r3, [r7, #52]	; 0x34
    fff0:	e7fe      	b.n	fff0 <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    fff2:	f004 faf1 	bl	145d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fff6:	f04f 0300 	mov.w	r3, #0
    fffa:	e08e      	b.n	1011a <RAM_SIZE+0x11a>
				}
				else if( xEntryTimeSet == pdFALSE )
    fffc:	697b      	ldr	r3, [r7, #20]
    fffe:	2b00      	cmp	r3, #0
   10000:	d107      	bne.n	10012 <RAM_SIZE+0x12>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
   10002:	f107 030c 	add.w	r3, r7, #12
   10006:	4618      	mov	r0, r3
   10008:	f002 f930 	bl	1226c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
   1000c:	f04f 0301 	mov.w	r3, #1
   10010:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   10012:	f004 fae1 	bl	145d8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
   10016:	f001 fbc7 	bl	117a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
   1001a:	f004 faa5 	bl	14568 <vPortEnterCritical>
   1001e:	69bb      	ldr	r3, [r7, #24]
   10020:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10024:	b2db      	uxtb	r3, r3
   10026:	b25b      	sxtb	r3, r3
   10028:	f1b3 3fff 	cmp.w	r3, #4294967295
   1002c:	d104      	bne.n	10038 <RAM_SIZE+0x38>
   1002e:	69bb      	ldr	r3, [r7, #24]
   10030:	f04f 0200 	mov.w	r2, #0
   10034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10038:	69bb      	ldr	r3, [r7, #24]
   1003a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   1003e:	b2db      	uxtb	r3, r3
   10040:	b25b      	sxtb	r3, r3
   10042:	f1b3 3fff 	cmp.w	r3, #4294967295
   10046:	d104      	bne.n	10052 <RAM_SIZE+0x52>
   10048:	69bb      	ldr	r3, [r7, #24]
   1004a:	f04f 0200 	mov.w	r2, #0
   1004e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   10052:	f004 fac1 	bl	145d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   10056:	f107 020c 	add.w	r2, r7, #12
   1005a:	463b      	mov	r3, r7
   1005c:	4610      	mov	r0, r2
   1005e:	4619      	mov	r1, r3
   10060:	f002 f91c 	bl	1229c <xTaskCheckForTimeOut>
   10064:	4603      	mov	r3, r0
   10066:	2b00      	cmp	r3, #0
   10068:	d137      	bne.n	100da <RAM_SIZE+0xda>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   1006a:	69b8      	ldr	r0, [r7, #24]
   1006c:	f000 fbfa 	bl	10864 <prvIsQueueEmpty>
   10070:	4603      	mov	r3, r0
   10072:	2b00      	cmp	r3, #0
   10074:	d02b      	beq.n	100ce <RAM_SIZE+0xce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   10076:	69bb      	ldr	r3, [r7, #24]
   10078:	681b      	ldr	r3, [r3, #0]
   1007a:	2b00      	cmp	r3, #0
   1007c:	d10a      	bne.n	10094 <RAM_SIZE+0x94>
					{
						taskENTER_CRITICAL();
   1007e:	f004 fa73 	bl	14568 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
   10082:	69bb      	ldr	r3, [r7, #24]
   10084:	689b      	ldr	r3, [r3, #8]
   10086:	4618      	mov	r0, r3
   10088:	f002 fbaa 	bl	127e0 <xTaskPriorityInherit>
   1008c:	4603      	mov	r3, r0
   1008e:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
   10090:	f004 faa2 	bl	145d8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   10094:	69bb      	ldr	r3, [r7, #24]
   10096:	f103 0224 	add.w	r2, r3, #36	; 0x24
   1009a:	683b      	ldr	r3, [r7, #0]
   1009c:	4610      	mov	r0, r2
   1009e:	4619      	mov	r1, r3
   100a0:	f001 ff40 	bl	11f24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
   100a4:	69b8      	ldr	r0, [r7, #24]
   100a6:	f000 fb87 	bl	107b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
   100aa:	f001 fb8f 	bl	117cc <xTaskResumeAll>
   100ae:	4603      	mov	r3, r0
   100b0:	2b00      	cmp	r3, #0
   100b2:	f47f af58 	bne.w	ff66 <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
   100b6:	f64e 5304 	movw	r3, #60676	; 0xed04
   100ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
   100be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   100c2:	601a      	str	r2, [r3, #0]
   100c4:	f3bf 8f4f 	dsb	sy
   100c8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   100cc:	e74e      	b.n	ff6c <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
   100ce:	69b8      	ldr	r0, [r7, #24]
   100d0:	f000 fb72 	bl	107b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
   100d4:	f001 fb7a 	bl	117cc <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   100d8:	e748      	b.n	ff6c <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
   100da:	69b8      	ldr	r0, [r7, #24]
   100dc:	f000 fb6c 	bl	107b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
   100e0:	f001 fb74 	bl	117cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   100e4:	69b8      	ldr	r0, [r7, #24]
   100e6:	f000 fbbd 	bl	10864 <prvIsQueueEmpty>
   100ea:	4603      	mov	r3, r0
   100ec:	2b00      	cmp	r3, #0
   100ee:	f43f af3c 	beq.w	ff6a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
   100f2:	69fb      	ldr	r3, [r7, #28]
   100f4:	2b00      	cmp	r3, #0
   100f6:	d00e      	beq.n	10116 <RAM_SIZE+0x116>
					{
						taskENTER_CRITICAL();
   100f8:	f004 fa36 	bl	14568 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
   100fc:	69b8      	ldr	r0, [r7, #24]
   100fe:	f000 faa1 	bl	10644 <prvGetDisinheritPriorityAfterTimeout>
   10102:	4603      	mov	r3, r0
   10104:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
   10106:	69bb      	ldr	r3, [r7, #24]
   10108:	689b      	ldr	r3, [r3, #8]
   1010a:	4618      	mov	r0, r3
   1010c:	6a79      	ldr	r1, [r7, #36]	; 0x24
   1010e:	f002 fcc3 	bl	12a98 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
   10112:	f004 fa61 	bl	145d8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
   10116:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
   1011a:	4618      	mov	r0, r3
   1011c:	f107 0738 	add.w	r7, r7, #56	; 0x38
   10120:	46bd      	mov	sp, r7
   10122:	bd80      	pop	{r7, pc}

00010124 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
   10124:	b580      	push	{r7, lr}
   10126:	b08e      	sub	sp, #56	; 0x38
   10128:	af00      	add	r7, sp, #0
   1012a:	60f8      	str	r0, [r7, #12]
   1012c:	60b9      	str	r1, [r7, #8]
   1012e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
   10130:	f04f 0300 	mov.w	r3, #0
   10134:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
   10136:	68fb      	ldr	r3, [r7, #12]
   10138:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
   1013a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1013c:	2b00      	cmp	r3, #0
   1013e:	d109      	bne.n	10154 <xQueuePeek+0x30>
   10140:	f04f 0328 	mov.w	r3, #40	; 0x28
   10144:	f383 8811 	msr	BASEPRI, r3
   10148:	f3bf 8f6f 	isb	sy
   1014c:	f3bf 8f4f 	dsb	sy
   10150:	62fb      	str	r3, [r7, #44]	; 0x2c
   10152:	e7fe      	b.n	10152 <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
   10154:	68bb      	ldr	r3, [r7, #8]
   10156:	2b00      	cmp	r3, #0
   10158:	d103      	bne.n	10162 <xQueuePeek+0x3e>
   1015a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1015c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1015e:	2b00      	cmp	r3, #0
   10160:	d102      	bne.n	10168 <xQueuePeek+0x44>
   10162:	f04f 0301 	mov.w	r3, #1
   10166:	e001      	b.n	1016c <xQueuePeek+0x48>
   10168:	f04f 0300 	mov.w	r3, #0
   1016c:	2b00      	cmp	r3, #0
   1016e:	d109      	bne.n	10184 <xQueuePeek+0x60>
   10170:	f04f 0328 	mov.w	r3, #40	; 0x28
   10174:	f383 8811 	msr	BASEPRI, r3
   10178:	f3bf 8f6f 	isb	sy
   1017c:	f3bf 8f4f 	dsb	sy
   10180:	633b      	str	r3, [r7, #48]	; 0x30
   10182:	e7fe      	b.n	10182 <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   10184:	f002 fb08 	bl	12798 <xTaskGetSchedulerState>
   10188:	4603      	mov	r3, r0
   1018a:	2b00      	cmp	r3, #0
   1018c:	d102      	bne.n	10194 <xQueuePeek+0x70>
   1018e:	687b      	ldr	r3, [r7, #4]
   10190:	2b00      	cmp	r3, #0
   10192:	d102      	bne.n	1019a <xQueuePeek+0x76>
   10194:	f04f 0301 	mov.w	r3, #1
   10198:	e001      	b.n	1019e <xQueuePeek+0x7a>
   1019a:	f04f 0300 	mov.w	r3, #0
   1019e:	2b00      	cmp	r3, #0
   101a0:	d10c      	bne.n	101bc <xQueuePeek+0x98>
   101a2:	f04f 0328 	mov.w	r3, #40	; 0x28
   101a6:	f383 8811 	msr	BASEPRI, r3
   101aa:	f3bf 8f6f 	isb	sy
   101ae:	f3bf 8f4f 	dsb	sy
   101b2:	637b      	str	r3, [r7, #52]	; 0x34
   101b4:	e7fe      	b.n	101b4 <xQueuePeek+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   101b6:	bf00      	nop
   101b8:	e000      	b.n	101bc <xQueuePeek+0x98>
   101ba:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   101bc:	f004 f9d4 	bl	14568 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   101c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   101c4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   101c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
   101c8:	2b00      	cmp	r3, #0
   101ca:	d026      	beq.n	1021a <xQueuePeek+0xf6>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   101cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101ce:	68db      	ldr	r3, [r3, #12]
   101d0:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   101d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
   101d4:	68b9      	ldr	r1, [r7, #8]
   101d6:	f000 fac7 	bl	10768 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   101da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101dc:	6a3a      	ldr	r2, [r7, #32]
   101de:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   101e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   101e4:	2b00      	cmp	r3, #0
   101e6:	d013      	beq.n	10210 <xQueuePeek+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   101e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   101ea:	f103 0324 	add.w	r3, r3, #36	; 0x24
   101ee:	4618      	mov	r0, r3
   101f0:	f001 ff2c 	bl	1204c <xTaskRemoveFromEventList>
   101f4:	4603      	mov	r3, r0
   101f6:	2b00      	cmp	r3, #0
   101f8:	d00a      	beq.n	10210 <xQueuePeek+0xec>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
   101fa:	f64e 5304 	movw	r3, #60676	; 0xed04
   101fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10206:	601a      	str	r2, [r3, #0]
   10208:	f3bf 8f4f 	dsb	sy
   1020c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
   10210:	f004 f9e2 	bl	145d8 <vPortExitCritical>
				return pdPASS;
   10214:	f04f 0301 	mov.w	r3, #1
   10218:	e076      	b.n	10308 <xQueuePeek+0x1e4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   1021a:	687b      	ldr	r3, [r7, #4]
   1021c:	2b00      	cmp	r3, #0
   1021e:	d104      	bne.n	1022a <xQueuePeek+0x106>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   10220:	f004 f9da 	bl	145d8 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   10224:	f04f 0300 	mov.w	r3, #0
   10228:	e06e      	b.n	10308 <xQueuePeek+0x1e4>
				}
				else if( xEntryTimeSet == pdFALSE )
   1022a:	69fb      	ldr	r3, [r7, #28]
   1022c:	2b00      	cmp	r3, #0
   1022e:	d107      	bne.n	10240 <xQueuePeek+0x11c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
   10230:	f107 0314 	add.w	r3, r7, #20
   10234:	4618      	mov	r0, r3
   10236:	f002 f819 	bl	1226c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
   1023a:	f04f 0301 	mov.w	r3, #1
   1023e:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   10240:	f004 f9ca 	bl	145d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   10244:	f001 fab0 	bl	117a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
   10248:	f004 f98e 	bl	14568 <vPortEnterCritical>
   1024c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1024e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10252:	b2db      	uxtb	r3, r3
   10254:	b25b      	sxtb	r3, r3
   10256:	f1b3 3fff 	cmp.w	r3, #4294967295
   1025a:	d104      	bne.n	10266 <xQueuePeek+0x142>
   1025c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1025e:	f04f 0200 	mov.w	r2, #0
   10262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10268:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   1026c:	b2db      	uxtb	r3, r3
   1026e:	b25b      	sxtb	r3, r3
   10270:	f1b3 3fff 	cmp.w	r3, #4294967295
   10274:	d104      	bne.n	10280 <xQueuePeek+0x15c>
   10276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10278:	f04f 0200 	mov.w	r2, #0
   1027c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   10280:	f004 f9aa 	bl	145d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   10284:	f107 0214 	add.w	r2, r7, #20
   10288:	f107 0304 	add.w	r3, r7, #4
   1028c:	4610      	mov	r0, r2
   1028e:	4619      	mov	r1, r3
   10290:	f002 f804 	bl	1229c <xTaskCheckForTimeOut>
   10294:	4603      	mov	r3, r0
   10296:	2b00      	cmp	r3, #0
   10298:	d128      	bne.n	102ec <xQueuePeek+0x1c8>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   1029a:	6a78      	ldr	r0, [r7, #36]	; 0x24
   1029c:	f000 fae2 	bl	10864 <prvIsQueueEmpty>
   102a0:	4603      	mov	r3, r0
   102a2:	2b00      	cmp	r3, #0
   102a4:	d01c      	beq.n	102e0 <xQueuePeek+0x1bc>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   102a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   102a8:	f103 0224 	add.w	r2, r3, #36	; 0x24
   102ac:	687b      	ldr	r3, [r7, #4]
   102ae:	4610      	mov	r0, r2
   102b0:	4619      	mov	r1, r3
   102b2:	f001 fe37 	bl	11f24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
   102b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
   102b8:	f000 fa7e 	bl	107b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
   102bc:	f001 fa86 	bl	117cc <xTaskResumeAll>
   102c0:	4603      	mov	r3, r0
   102c2:	2b00      	cmp	r3, #0
   102c4:	f47f af77 	bne.w	101b6 <xQueuePeek+0x92>
				{
					portYIELD_WITHIN_API();
   102c8:	f64e 5304 	movw	r3, #60676	; 0xed04
   102cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   102d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   102d4:	601a      	str	r2, [r3, #0]
   102d6:	f3bf 8f4f 	dsb	sy
   102da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   102de:	e76d      	b.n	101bc <xQueuePeek+0x98>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
   102e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
   102e2:	f000 fa69 	bl	107b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
   102e6:	f001 fa71 	bl	117cc <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   102ea:	e767      	b.n	101bc <xQueuePeek+0x98>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
   102ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
   102ee:	f000 fa63 	bl	107b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
   102f2:	f001 fa6b 	bl	117cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   102f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
   102f8:	f000 fab4 	bl	10864 <prvIsQueueEmpty>
   102fc:	4603      	mov	r3, r0
   102fe:	2b00      	cmp	r3, #0
   10300:	f43f af5b 	beq.w	101ba <xQueuePeek+0x96>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
   10304:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
   10308:	4618      	mov	r0, r3
   1030a:	f107 0738 	add.w	r7, r7, #56	; 0x38
   1030e:	46bd      	mov	sp, r7
   10310:	bd80      	pop	{r7, pc}
   10312:	bf00      	nop

00010314 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   10314:	b580      	push	{r7, lr}
   10316:	b08e      	sub	sp, #56	; 0x38
   10318:	af00      	add	r7, sp, #0
   1031a:	60f8      	str	r0, [r7, #12]
   1031c:	60b9      	str	r1, [r7, #8]
   1031e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
   10320:	68fb      	ldr	r3, [r7, #12]
   10322:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   10324:	69bb      	ldr	r3, [r7, #24]
   10326:	2b00      	cmp	r3, #0
   10328:	d109      	bne.n	1033e <xQueueReceiveFromISR+0x2a>
   1032a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1032e:	f383 8811 	msr	BASEPRI, r3
   10332:	f3bf 8f6f 	isb	sy
   10336:	f3bf 8f4f 	dsb	sy
   1033a:	627b      	str	r3, [r7, #36]	; 0x24
   1033c:	e7fe      	b.n	1033c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   1033e:	68bb      	ldr	r3, [r7, #8]
   10340:	2b00      	cmp	r3, #0
   10342:	d103      	bne.n	1034c <xQueueReceiveFromISR+0x38>
   10344:	69bb      	ldr	r3, [r7, #24]
   10346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10348:	2b00      	cmp	r3, #0
   1034a:	d102      	bne.n	10352 <xQueueReceiveFromISR+0x3e>
   1034c:	f04f 0301 	mov.w	r3, #1
   10350:	e001      	b.n	10356 <xQueueReceiveFromISR+0x42>
   10352:	f04f 0300 	mov.w	r3, #0
   10356:	2b00      	cmp	r3, #0
   10358:	d109      	bne.n	1036e <xQueueReceiveFromISR+0x5a>
   1035a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1035e:	f383 8811 	msr	BASEPRI, r3
   10362:	f3bf 8f6f 	isb	sy
   10366:	f3bf 8f4f 	dsb	sy
   1036a:	62bb      	str	r3, [r7, #40]	; 0x28
   1036c:	e7fe      	b.n	1036c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1036e:	f004 f9df 	bl	14730 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10372:	f3ef 8211 	mrs	r2, BASEPRI
   10376:	f04f 0328 	mov.w	r3, #40	; 0x28
   1037a:	f383 8811 	msr	BASEPRI, r3
   1037e:	f3bf 8f6f 	isb	sy
   10382:	f3bf 8f4f 	dsb	sy
   10386:	633a      	str	r2, [r7, #48]	; 0x30
   10388:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   1038a:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1038c:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   1038e:	69bb      	ldr	r3, [r7, #24]
   10390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10392:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   10394:	69fb      	ldr	r3, [r7, #28]
   10396:	2b00      	cmp	r3, #0
   10398:	d03a      	beq.n	10410 <xQueueReceiveFromISR+0xfc>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
   1039a:	69bb      	ldr	r3, [r7, #24]
   1039c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   103a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   103a4:	69b8      	ldr	r0, [r7, #24]
   103a6:	68b9      	ldr	r1, [r7, #8]
   103a8:	f000 f9de 	bl	10768 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
   103ac:	69fb      	ldr	r3, [r7, #28]
   103ae:	f103 32ff 	add.w	r2, r3, #4294967295
   103b2:	69bb      	ldr	r3, [r7, #24]
   103b4:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
   103b6:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
   103ba:	f1b3 3fff 	cmp.w	r3, #4294967295
   103be:	d114      	bne.n	103ea <xQueueReceiveFromISR+0xd6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   103c0:	69bb      	ldr	r3, [r7, #24]
   103c2:	691b      	ldr	r3, [r3, #16]
   103c4:	2b00      	cmp	r3, #0
   103c6:	d01a      	beq.n	103fe <xQueueReceiveFromISR+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   103c8:	69bb      	ldr	r3, [r7, #24]
   103ca:	f103 0310 	add.w	r3, r3, #16
   103ce:	4618      	mov	r0, r3
   103d0:	f001 fe3c 	bl	1204c <xTaskRemoveFromEventList>
   103d4:	4603      	mov	r3, r0
   103d6:	2b00      	cmp	r3, #0
   103d8:	d013      	beq.n	10402 <xQueueReceiveFromISR+0xee>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   103da:	687b      	ldr	r3, [r7, #4]
   103dc:	2b00      	cmp	r3, #0
   103de:	d012      	beq.n	10406 <xQueueReceiveFromISR+0xf2>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   103e0:	687b      	ldr	r3, [r7, #4]
   103e2:	f04f 0201 	mov.w	r2, #1
   103e6:	601a      	str	r2, [r3, #0]
   103e8:	e00e      	b.n	10408 <xQueueReceiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
   103ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   103ee:	f103 0301 	add.w	r3, r3, #1
   103f2:	b2db      	uxtb	r3, r3
   103f4:	461a      	mov	r2, r3
   103f6:	69bb      	ldr	r3, [r7, #24]
   103f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   103fc:	e004      	b.n	10408 <xQueueReceiveFromISR+0xf4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   103fe:	bf00      	nop
   10400:	e002      	b.n	10408 <xQueueReceiveFromISR+0xf4>
   10402:	bf00      	nop
   10404:	e000      	b.n	10408 <xQueueReceiveFromISR+0xf4>
   10406:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
   10408:	f04f 0301 	mov.w	r3, #1
   1040c:	613b      	str	r3, [r7, #16]
   1040e:	e002      	b.n	10416 <xQueueReceiveFromISR+0x102>
		}
		else
		{
			xReturn = pdFAIL;
   10410:	f04f 0300 	mov.w	r3, #0
   10414:	613b      	str	r3, [r7, #16]
   10416:	697b      	ldr	r3, [r7, #20]
   10418:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1041a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1041c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   10420:	693b      	ldr	r3, [r7, #16]
}
   10422:	4618      	mov	r0, r3
   10424:	f107 0738 	add.w	r7, r7, #56	; 0x38
   10428:	46bd      	mov	sp, r7
   1042a:	bd80      	pop	{r7, pc}

0001042c <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
   1042c:	b580      	push	{r7, lr}
   1042e:	b08c      	sub	sp, #48	; 0x30
   10430:	af00      	add	r7, sp, #0
   10432:	6078      	str	r0, [r7, #4]
   10434:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
   10436:	687b      	ldr	r3, [r7, #4]
   10438:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
   1043a:	697b      	ldr	r3, [r7, #20]
   1043c:	2b00      	cmp	r3, #0
   1043e:	d109      	bne.n	10454 <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10440:	f04f 0328 	mov.w	r3, #40	; 0x28
   10444:	f383 8811 	msr	BASEPRI, r3
   10448:	f3bf 8f6f 	isb	sy
   1044c:	f3bf 8f4f 	dsb	sy
   10450:	61bb      	str	r3, [r7, #24]
   10452:	e7fe      	b.n	10452 <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   10454:	683b      	ldr	r3, [r7, #0]
   10456:	2b00      	cmp	r3, #0
   10458:	d103      	bne.n	10462 <xQueuePeekFromISR+0x36>
   1045a:	697b      	ldr	r3, [r7, #20]
   1045c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1045e:	2b00      	cmp	r3, #0
   10460:	d102      	bne.n	10468 <xQueuePeekFromISR+0x3c>
   10462:	f04f 0301 	mov.w	r3, #1
   10466:	e001      	b.n	1046c <xQueuePeekFromISR+0x40>
   10468:	f04f 0300 	mov.w	r3, #0
   1046c:	2b00      	cmp	r3, #0
   1046e:	d109      	bne.n	10484 <xQueuePeekFromISR+0x58>
   10470:	f04f 0328 	mov.w	r3, #40	; 0x28
   10474:	f383 8811 	msr	BASEPRI, r3
   10478:	f3bf 8f6f 	isb	sy
   1047c:	f3bf 8f4f 	dsb	sy
   10480:	61fb      	str	r3, [r7, #28]
   10482:	e7fe      	b.n	10482 <xQueuePeekFromISR+0x56>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
   10484:	697b      	ldr	r3, [r7, #20]
   10486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10488:	2b00      	cmp	r3, #0
   1048a:	d109      	bne.n	104a0 <xQueuePeekFromISR+0x74>
   1048c:	f04f 0328 	mov.w	r3, #40	; 0x28
   10490:	f383 8811 	msr	BASEPRI, r3
   10494:	f3bf 8f6f 	isb	sy
   10498:	f3bf 8f4f 	dsb	sy
   1049c:	623b      	str	r3, [r7, #32]
   1049e:	e7fe      	b.n	1049e <xQueuePeekFromISR+0x72>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   104a0:	f004 f946 	bl	14730 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   104a4:	f3ef 8211 	mrs	r2, BASEPRI
   104a8:	f04f 0328 	mov.w	r3, #40	; 0x28
   104ac:	f383 8811 	msr	BASEPRI, r3
   104b0:	f3bf 8f6f 	isb	sy
   104b4:	f3bf 8f4f 	dsb	sy
   104b8:	62ba      	str	r2, [r7, #40]	; 0x28
   104ba:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   104bc:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   104be:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   104c0:	697b      	ldr	r3, [r7, #20]
   104c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   104c4:	2b00      	cmp	r3, #0
   104c6:	d00d      	beq.n	104e4 <xQueuePeekFromISR+0xb8>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   104c8:	697b      	ldr	r3, [r7, #20]
   104ca:	68db      	ldr	r3, [r3, #12]
   104cc:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
   104ce:	6978      	ldr	r0, [r7, #20]
   104d0:	6839      	ldr	r1, [r7, #0]
   104d2:	f000 f949 	bl	10768 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   104d6:	697b      	ldr	r3, [r7, #20]
   104d8:	693a      	ldr	r2, [r7, #16]
   104da:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
   104dc:	f04f 0301 	mov.w	r3, #1
   104e0:	60bb      	str	r3, [r7, #8]
   104e2:	e002      	b.n	104ea <xQueuePeekFromISR+0xbe>
		}
		else
		{
			xReturn = pdFAIL;
   104e4:	f04f 0300 	mov.w	r3, #0
   104e8:	60bb      	str	r3, [r7, #8]
   104ea:	68fb      	ldr	r3, [r7, #12]
   104ec:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   104ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   104f0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   104f4:	68bb      	ldr	r3, [r7, #8]
}
   104f6:	4618      	mov	r0, r3
   104f8:	f107 0730 	add.w	r7, r7, #48	; 0x30
   104fc:	46bd      	mov	sp, r7
   104fe:	bd80      	pop	{r7, pc}

00010500 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
   10500:	b580      	push	{r7, lr}
   10502:	b084      	sub	sp, #16
   10504:	af00      	add	r7, sp, #0
   10506:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
   10508:	687b      	ldr	r3, [r7, #4]
   1050a:	2b00      	cmp	r3, #0
   1050c:	d109      	bne.n	10522 <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1050e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10512:	f383 8811 	msr	BASEPRI, r3
   10516:	f3bf 8f6f 	isb	sy
   1051a:	f3bf 8f4f 	dsb	sy
   1051e:	60fb      	str	r3, [r7, #12]
   10520:	e7fe      	b.n	10520 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
   10522:	f004 f821 	bl	14568 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
   10526:	687b      	ldr	r3, [r7, #4]
   10528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1052a:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
   1052c:	f004 f854 	bl	145d8 <vPortExitCritical>

	return uxReturn;
   10530:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   10532:	4618      	mov	r0, r3
   10534:	f107 0710 	add.w	r7, r7, #16
   10538:	46bd      	mov	sp, r7
   1053a:	bd80      	pop	{r7, pc}

0001053c <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
   1053c:	b580      	push	{r7, lr}
   1053e:	b086      	sub	sp, #24
   10540:	af00      	add	r7, sp, #0
   10542:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   10544:	687b      	ldr	r3, [r7, #4]
   10546:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10548:	693b      	ldr	r3, [r7, #16]
   1054a:	2b00      	cmp	r3, #0
   1054c:	d109      	bne.n	10562 <uxQueueSpacesAvailable+0x26>
   1054e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10552:	f383 8811 	msr	BASEPRI, r3
   10556:	f3bf 8f6f 	isb	sy
   1055a:	f3bf 8f4f 	dsb	sy
   1055e:	617b      	str	r3, [r7, #20]
   10560:	e7fe      	b.n	10560 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
   10562:	f004 f801 	bl	14568 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
   10566:	693b      	ldr	r3, [r7, #16]
   10568:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   1056a:	693b      	ldr	r3, [r7, #16]
   1056c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1056e:	ebc3 0302 	rsb	r3, r3, r2
   10572:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
   10574:	f004 f830 	bl	145d8 <vPortExitCritical>

	return uxReturn;
   10578:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   1057a:	4618      	mov	r0, r3
   1057c:	f107 0718 	add.w	r7, r7, #24
   10580:	46bd      	mov	sp, r7
   10582:	bd80      	pop	{r7, pc}

00010584 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
   10584:	b480      	push	{r7}
   10586:	b087      	sub	sp, #28
   10588:	af00      	add	r7, sp, #0
   1058a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   1058c:	687b      	ldr	r3, [r7, #4]
   1058e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10590:	693b      	ldr	r3, [r7, #16]
   10592:	2b00      	cmp	r3, #0
   10594:	d109      	bne.n	105aa <uxQueueMessagesWaitingFromISR+0x26>
   10596:	f04f 0328 	mov.w	r3, #40	; 0x28
   1059a:	f383 8811 	msr	BASEPRI, r3
   1059e:	f3bf 8f6f 	isb	sy
   105a2:	f3bf 8f4f 	dsb	sy
   105a6:	617b      	str	r3, [r7, #20]
   105a8:	e7fe      	b.n	105a8 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
   105aa:	693b      	ldr	r3, [r7, #16]
   105ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   105ae:	60fb      	str	r3, [r7, #12]

	return uxReturn;
   105b0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   105b2:	4618      	mov	r0, r3
   105b4:	f107 071c 	add.w	r7, r7, #28
   105b8:	46bd      	mov	sp, r7
   105ba:	bc80      	pop	{r7}
   105bc:	4770      	bx	lr
   105be:	bf00      	nop

000105c0 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
   105c0:	b580      	push	{r7, lr}
   105c2:	b084      	sub	sp, #16
   105c4:	af00      	add	r7, sp, #0
   105c6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
   105c8:	687b      	ldr	r3, [r7, #4]
   105ca:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
   105cc:	68bb      	ldr	r3, [r7, #8]
   105ce:	2b00      	cmp	r3, #0
   105d0:	d109      	bne.n	105e6 <vQueueDelete+0x26>
   105d2:	f04f 0328 	mov.w	r3, #40	; 0x28
   105d6:	f383 8811 	msr	BASEPRI, r3
   105da:	f3bf 8f6f 	isb	sy
   105de:	f3bf 8f4f 	dsb	sy
   105e2:	60fb      	str	r3, [r7, #12]
   105e4:	e7fe      	b.n	105e4 <vQueueDelete+0x24>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   105e6:	68b8      	ldr	r0, [r7, #8]
   105e8:	f003 fdf8 	bl	141dc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   105ec:	f107 0710 	add.w	r7, r7, #16
   105f0:	46bd      	mov	sp, r7
   105f2:	bd80      	pop	{r7, pc}

000105f4 <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   105f4:	b480      	push	{r7}
   105f6:	b083      	sub	sp, #12
   105f8:	af00      	add	r7, sp, #0
   105fa:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   105fc:	687b      	ldr	r3, [r7, #4]
   105fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   10600:	4618      	mov	r0, r3
   10602:	f107 070c 	add.w	r7, r7, #12
   10606:	46bd      	mov	sp, r7
   10608:	bc80      	pop	{r7}
   1060a:	4770      	bx	lr

0001060c <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   1060c:	b480      	push	{r7}
   1060e:	b083      	sub	sp, #12
   10610:	af00      	add	r7, sp, #0
   10612:	6078      	str	r0, [r7, #4]
   10614:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   10616:	687b      	ldr	r3, [r7, #4]
   10618:	683a      	ldr	r2, [r7, #0]
   1061a:	649a      	str	r2, [r3, #72]	; 0x48
	}
   1061c:	f107 070c 	add.w	r7, r7, #12
   10620:	46bd      	mov	sp, r7
   10622:	bc80      	pop	{r7}
   10624:	4770      	bx	lr
   10626:	bf00      	nop

00010628 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   10628:	b480      	push	{r7}
   1062a:	b083      	sub	sp, #12
   1062c:	af00      	add	r7, sp, #0
   1062e:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   10630:	687b      	ldr	r3, [r7, #4]
   10632:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   10636:	4618      	mov	r0, r3
   10638:	f107 070c 	add.w	r7, r7, #12
   1063c:	46bd      	mov	sp, r7
   1063e:	bc80      	pop	{r7}
   10640:	4770      	bx	lr
   10642:	bf00      	nop

00010644 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   10644:	b480      	push	{r7}
   10646:	b085      	sub	sp, #20
   10648:	af00      	add	r7, sp, #0
   1064a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   1064c:	687b      	ldr	r3, [r7, #4]
   1064e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   10650:	2b00      	cmp	r3, #0
   10652:	d006      	beq.n	10662 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   10654:	687b      	ldr	r3, [r7, #4]
   10656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   10658:	681b      	ldr	r3, [r3, #0]
   1065a:	f1c3 0305 	rsb	r3, r3, #5
   1065e:	60fb      	str	r3, [r7, #12]
   10660:	e002      	b.n	10668 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   10662:	f04f 0300 	mov.w	r3, #0
   10666:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   10668:	68fb      	ldr	r3, [r7, #12]
	}
   1066a:	4618      	mov	r0, r3
   1066c:	f107 0714 	add.w	r7, r7, #20
   10670:	46bd      	mov	sp, r7
   10672:	bc80      	pop	{r7}
   10674:	4770      	bx	lr
   10676:	bf00      	nop

00010678 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   10678:	b580      	push	{r7, lr}
   1067a:	b086      	sub	sp, #24
   1067c:	af00      	add	r7, sp, #0
   1067e:	60f8      	str	r0, [r7, #12]
   10680:	60b9      	str	r1, [r7, #8]
   10682:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   10684:	f04f 0300 	mov.w	r3, #0
   10688:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   1068a:	68fb      	ldr	r3, [r7, #12]
   1068c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1068e:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   10690:	68fb      	ldr	r3, [r7, #12]
   10692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10694:	2b00      	cmp	r3, #0
   10696:	d10f      	bne.n	106b8 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   10698:	68fb      	ldr	r3, [r7, #12]
   1069a:	681b      	ldr	r3, [r3, #0]
   1069c:	2b00      	cmp	r3, #0
   1069e:	d155      	bne.n	1074c <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   106a0:	68fb      	ldr	r3, [r7, #12]
   106a2:	689b      	ldr	r3, [r3, #8]
   106a4:	4618      	mov	r0, r3
   106a6:	f002 f951 	bl	1294c <xTaskPriorityDisinherit>
   106aa:	4603      	mov	r3, r0
   106ac:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   106ae:	68fb      	ldr	r3, [r7, #12]
   106b0:	f04f 0200 	mov.w	r2, #0
   106b4:	609a      	str	r2, [r3, #8]
   106b6:	e04c      	b.n	10752 <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   106b8:	687b      	ldr	r3, [r7, #4]
   106ba:	2b00      	cmp	r3, #0
   106bc:	d11a      	bne.n	106f4 <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   106be:	68fb      	ldr	r3, [r7, #12]
   106c0:	685a      	ldr	r2, [r3, #4]
   106c2:	68fb      	ldr	r3, [r7, #12]
   106c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   106c6:	4610      	mov	r0, r2
   106c8:	68b9      	ldr	r1, [r7, #8]
   106ca:	461a      	mov	r2, r3
   106cc:	f004 f8a0 	bl	14810 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   106d0:	68fb      	ldr	r3, [r7, #12]
   106d2:	685a      	ldr	r2, [r3, #4]
   106d4:	68fb      	ldr	r3, [r7, #12]
   106d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   106d8:	441a      	add	r2, r3
   106da:	68fb      	ldr	r3, [r7, #12]
   106dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   106de:	68fb      	ldr	r3, [r7, #12]
   106e0:	685a      	ldr	r2, [r3, #4]
   106e2:	68fb      	ldr	r3, [r7, #12]
   106e4:	689b      	ldr	r3, [r3, #8]
   106e6:	429a      	cmp	r2, r3
   106e8:	d332      	bcc.n	10750 <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   106ea:	68fb      	ldr	r3, [r7, #12]
   106ec:	681a      	ldr	r2, [r3, #0]
   106ee:	68fb      	ldr	r3, [r7, #12]
   106f0:	605a      	str	r2, [r3, #4]
   106f2:	e02e      	b.n	10752 <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   106f4:	68fb      	ldr	r3, [r7, #12]
   106f6:	68da      	ldr	r2, [r3, #12]
   106f8:	68fb      	ldr	r3, [r7, #12]
   106fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   106fc:	4610      	mov	r0, r2
   106fe:	68b9      	ldr	r1, [r7, #8]
   10700:	461a      	mov	r2, r3
   10702:	f004 f885 	bl	14810 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   10706:	68fb      	ldr	r3, [r7, #12]
   10708:	68da      	ldr	r2, [r3, #12]
   1070a:	68fb      	ldr	r3, [r7, #12]
   1070c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1070e:	f1c3 0300 	rsb	r3, r3, #0
   10712:	441a      	add	r2, r3
   10714:	68fb      	ldr	r3, [r7, #12]
   10716:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10718:	68fb      	ldr	r3, [r7, #12]
   1071a:	68da      	ldr	r2, [r3, #12]
   1071c:	68fb      	ldr	r3, [r7, #12]
   1071e:	681b      	ldr	r3, [r3, #0]
   10720:	429a      	cmp	r2, r3
   10722:	d208      	bcs.n	10736 <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   10724:	68fb      	ldr	r3, [r7, #12]
   10726:	689a      	ldr	r2, [r3, #8]
   10728:	68fb      	ldr	r3, [r7, #12]
   1072a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1072c:	f1c3 0300 	rsb	r3, r3, #0
   10730:	441a      	add	r2, r3
   10732:	68fb      	ldr	r3, [r7, #12]
   10734:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   10736:	687b      	ldr	r3, [r7, #4]
   10738:	2b02      	cmp	r3, #2
   1073a:	d10a      	bne.n	10752 <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   1073c:	697b      	ldr	r3, [r7, #20]
   1073e:	2b00      	cmp	r3, #0
   10740:	d007      	beq.n	10752 <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   10742:	697b      	ldr	r3, [r7, #20]
   10744:	f103 33ff 	add.w	r3, r3, #4294967295
   10748:	617b      	str	r3, [r7, #20]
   1074a:	e002      	b.n	10752 <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   1074c:	bf00      	nop
   1074e:	e000      	b.n	10752 <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10750:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   10752:	697b      	ldr	r3, [r7, #20]
   10754:	f103 0201 	add.w	r2, r3, #1
   10758:	68fb      	ldr	r3, [r7, #12]
   1075a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   1075c:	693b      	ldr	r3, [r7, #16]
}
   1075e:	4618      	mov	r0, r3
   10760:	f107 0718 	add.w	r7, r7, #24
   10764:	46bd      	mov	sp, r7
   10766:	bd80      	pop	{r7, pc}

00010768 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   10768:	b580      	push	{r7, lr}
   1076a:	b082      	sub	sp, #8
   1076c:	af00      	add	r7, sp, #0
   1076e:	6078      	str	r0, [r7, #4]
   10770:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   10772:	687b      	ldr	r3, [r7, #4]
   10774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10776:	2b00      	cmp	r3, #0
   10778:	d019      	beq.n	107ae <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   1077a:	687b      	ldr	r3, [r7, #4]
   1077c:	68da      	ldr	r2, [r3, #12]
   1077e:	687b      	ldr	r3, [r7, #4]
   10780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10782:	441a      	add	r2, r3
   10784:	687b      	ldr	r3, [r7, #4]
   10786:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   10788:	687b      	ldr	r3, [r7, #4]
   1078a:	68da      	ldr	r2, [r3, #12]
   1078c:	687b      	ldr	r3, [r7, #4]
   1078e:	689b      	ldr	r3, [r3, #8]
   10790:	429a      	cmp	r2, r3
   10792:	d303      	bcc.n	1079c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   10794:	687b      	ldr	r3, [r7, #4]
   10796:	681a      	ldr	r2, [r3, #0]
   10798:	687b      	ldr	r3, [r7, #4]
   1079a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   1079c:	687b      	ldr	r3, [r7, #4]
   1079e:	68da      	ldr	r2, [r3, #12]
   107a0:	687b      	ldr	r3, [r7, #4]
   107a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   107a4:	6838      	ldr	r0, [r7, #0]
   107a6:	4611      	mov	r1, r2
   107a8:	461a      	mov	r2, r3
   107aa:	f004 f831 	bl	14810 <memcpy>
	}
}
   107ae:	f107 0708 	add.w	r7, r7, #8
   107b2:	46bd      	mov	sp, r7
   107b4:	bd80      	pop	{r7, pc}
   107b6:	bf00      	nop

000107b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   107b8:	b580      	push	{r7, lr}
   107ba:	b084      	sub	sp, #16
   107bc:	af00      	add	r7, sp, #0
   107be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   107c0:	f003 fed2 	bl	14568 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   107c4:	687b      	ldr	r3, [r7, #4]
   107c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   107ca:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   107cc:	e012      	b.n	107f4 <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   107ce:	687b      	ldr	r3, [r7, #4]
   107d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   107d2:	2b00      	cmp	r3, #0
   107d4:	d013      	beq.n	107fe <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   107d6:	687b      	ldr	r3, [r7, #4]
   107d8:	f103 0324 	add.w	r3, r3, #36	; 0x24
   107dc:	4618      	mov	r0, r3
   107de:	f001 fc35 	bl	1204c <xTaskRemoveFromEventList>
   107e2:	4603      	mov	r3, r0
   107e4:	2b00      	cmp	r3, #0
   107e6:	d001      	beq.n	107ec <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   107e8:	f001 fdc2 	bl	12370 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   107ec:	7bbb      	ldrb	r3, [r7, #14]
   107ee:	f103 33ff 	add.w	r3, r3, #4294967295
   107f2:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   107f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
   107f8:	2b00      	cmp	r3, #0
   107fa:	dce8      	bgt.n	107ce <prvUnlockQueue+0x16>
   107fc:	e000      	b.n	10800 <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   107fe:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   10800:	687b      	ldr	r3, [r7, #4]
   10802:	f04f 32ff 	mov.w	r2, #4294967295
   10806:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   1080a:	f003 fee5 	bl	145d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   1080e:	f003 feab 	bl	14568 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   10812:	687b      	ldr	r3, [r7, #4]
   10814:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10818:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   1081a:	e012      	b.n	10842 <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   1081c:	687b      	ldr	r3, [r7, #4]
   1081e:	691b      	ldr	r3, [r3, #16]
   10820:	2b00      	cmp	r3, #0
   10822:	d013      	beq.n	1084c <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   10824:	687b      	ldr	r3, [r7, #4]
   10826:	f103 0310 	add.w	r3, r3, #16
   1082a:	4618      	mov	r0, r3
   1082c:	f001 fc0e 	bl	1204c <xTaskRemoveFromEventList>
   10830:	4603      	mov	r3, r0
   10832:	2b00      	cmp	r3, #0
   10834:	d001      	beq.n	1083a <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   10836:	f001 fd9b 	bl	12370 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   1083a:	7bfb      	ldrb	r3, [r7, #15]
   1083c:	f103 33ff 	add.w	r3, r3, #4294967295
   10840:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   10842:	f997 300f 	ldrsb.w	r3, [r7, #15]
   10846:	2b00      	cmp	r3, #0
   10848:	dce8      	bgt.n	1081c <prvUnlockQueue+0x64>
   1084a:	e000      	b.n	1084e <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   1084c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   1084e:	687b      	ldr	r3, [r7, #4]
   10850:	f04f 32ff 	mov.w	r2, #4294967295
   10854:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   10858:	f003 febe 	bl	145d8 <vPortExitCritical>
}
   1085c:	f107 0710 	add.w	r7, r7, #16
   10860:	46bd      	mov	sp, r7
   10862:	bd80      	pop	{r7, pc}

00010864 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   10864:	b580      	push	{r7, lr}
   10866:	b084      	sub	sp, #16
   10868:	af00      	add	r7, sp, #0
   1086a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   1086c:	f003 fe7c 	bl	14568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   10870:	687b      	ldr	r3, [r7, #4]
   10872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10874:	2b00      	cmp	r3, #0
   10876:	d103      	bne.n	10880 <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   10878:	f04f 0301 	mov.w	r3, #1
   1087c:	60fb      	str	r3, [r7, #12]
   1087e:	e002      	b.n	10886 <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   10880:	f04f 0300 	mov.w	r3, #0
   10884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   10886:	f003 fea7 	bl	145d8 <vPortExitCritical>

	return xReturn;
   1088a:	68fb      	ldr	r3, [r7, #12]
}
   1088c:	4618      	mov	r0, r3
   1088e:	f107 0710 	add.w	r7, r7, #16
   10892:	46bd      	mov	sp, r7
   10894:	bd80      	pop	{r7, pc}
   10896:	bf00      	nop

00010898 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   10898:	b480      	push	{r7}
   1089a:	b087      	sub	sp, #28
   1089c:	af00      	add	r7, sp, #0
   1089e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   108a0:	687b      	ldr	r3, [r7, #4]
   108a2:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   108a4:	693b      	ldr	r3, [r7, #16]
   108a6:	2b00      	cmp	r3, #0
   108a8:	d109      	bne.n	108be <xQueueIsQueueEmptyFromISR+0x26>
   108aa:	f04f 0328 	mov.w	r3, #40	; 0x28
   108ae:	f383 8811 	msr	BASEPRI, r3
   108b2:	f3bf 8f6f 	isb	sy
   108b6:	f3bf 8f4f 	dsb	sy
   108ba:	617b      	str	r3, [r7, #20]
   108bc:	e7fe      	b.n	108bc <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   108be:	693b      	ldr	r3, [r7, #16]
   108c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   108c2:	2b00      	cmp	r3, #0
   108c4:	d103      	bne.n	108ce <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   108c6:	f04f 0301 	mov.w	r3, #1
   108ca:	60fb      	str	r3, [r7, #12]
   108cc:	e002      	b.n	108d4 <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   108ce:	f04f 0300 	mov.w	r3, #0
   108d2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   108d4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   108d6:	4618      	mov	r0, r3
   108d8:	f107 071c 	add.w	r7, r7, #28
   108dc:	46bd      	mov	sp, r7
   108de:	bc80      	pop	{r7}
   108e0:	4770      	bx	lr
   108e2:	bf00      	nop

000108e4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   108e4:	b580      	push	{r7, lr}
   108e6:	b084      	sub	sp, #16
   108e8:	af00      	add	r7, sp, #0
   108ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   108ec:	f003 fe3c 	bl	14568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   108f0:	687b      	ldr	r3, [r7, #4]
   108f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   108f4:	687b      	ldr	r3, [r7, #4]
   108f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   108f8:	429a      	cmp	r2, r3
   108fa:	d103      	bne.n	10904 <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   108fc:	f04f 0301 	mov.w	r3, #1
   10900:	60fb      	str	r3, [r7, #12]
   10902:	e002      	b.n	1090a <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   10904:	f04f 0300 	mov.w	r3, #0
   10908:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   1090a:	f003 fe65 	bl	145d8 <vPortExitCritical>

	return xReturn;
   1090e:	68fb      	ldr	r3, [r7, #12]
}
   10910:	4618      	mov	r0, r3
   10912:	f107 0710 	add.w	r7, r7, #16
   10916:	46bd      	mov	sp, r7
   10918:	bd80      	pop	{r7, pc}
   1091a:	bf00      	nop

0001091c <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   1091c:	b480      	push	{r7}
   1091e:	b087      	sub	sp, #28
   10920:	af00      	add	r7, sp, #0
   10922:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   10924:	687b      	ldr	r3, [r7, #4]
   10926:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10928:	693b      	ldr	r3, [r7, #16]
   1092a:	2b00      	cmp	r3, #0
   1092c:	d109      	bne.n	10942 <xQueueIsQueueFullFromISR+0x26>
   1092e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10932:	f383 8811 	msr	BASEPRI, r3
   10936:	f3bf 8f6f 	isb	sy
   1093a:	f3bf 8f4f 	dsb	sy
   1093e:	617b      	str	r3, [r7, #20]
   10940:	e7fe      	b.n	10940 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   10942:	693b      	ldr	r3, [r7, #16]
   10944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10946:	693b      	ldr	r3, [r7, #16]
   10948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   1094a:	429a      	cmp	r2, r3
   1094c:	d103      	bne.n	10956 <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   1094e:	f04f 0301 	mov.w	r3, #1
   10952:	60fb      	str	r3, [r7, #12]
   10954:	e002      	b.n	1095c <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   10956:	f04f 0300 	mov.w	r3, #0
   1095a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   1095c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   1095e:	4618      	mov	r0, r3
   10960:	f107 071c 	add.w	r7, r7, #28
   10964:	46bd      	mov	sp, r7
   10966:	bc80      	pop	{r7}
   10968:	4770      	bx	lr
   1096a:	bf00      	nop

0001096c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   1096c:	b580      	push	{r7, lr}
   1096e:	b086      	sub	sp, #24
   10970:	af00      	add	r7, sp, #0
   10972:	60f8      	str	r0, [r7, #12]
   10974:	60b9      	str	r1, [r7, #8]
   10976:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   10978:	68fb      	ldr	r3, [r7, #12]
   1097a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   1097c:	f003 fdf4 	bl	14568 <vPortEnterCritical>
   10980:	697b      	ldr	r3, [r7, #20]
   10982:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10986:	b2db      	uxtb	r3, r3
   10988:	b25b      	sxtb	r3, r3
   1098a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1098e:	d104      	bne.n	1099a <vQueueWaitForMessageRestricted+0x2e>
   10990:	697b      	ldr	r3, [r7, #20]
   10992:	f04f 0200 	mov.w	r2, #0
   10996:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   1099a:	697b      	ldr	r3, [r7, #20]
   1099c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   109a0:	b2db      	uxtb	r3, r3
   109a2:	b25b      	sxtb	r3, r3
   109a4:	f1b3 3fff 	cmp.w	r3, #4294967295
   109a8:	d104      	bne.n	109b4 <vQueueWaitForMessageRestricted+0x48>
   109aa:	697b      	ldr	r3, [r7, #20]
   109ac:	f04f 0200 	mov.w	r2, #0
   109b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   109b4:	f003 fe10 	bl	145d8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   109b8:	697b      	ldr	r3, [r7, #20]
   109ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   109bc:	2b00      	cmp	r3, #0
   109be:	d107      	bne.n	109d0 <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   109c0:	697b      	ldr	r3, [r7, #20]
   109c2:	f103 0324 	add.w	r3, r3, #36	; 0x24
   109c6:	4618      	mov	r0, r3
   109c8:	68b9      	ldr	r1, [r7, #8]
   109ca:	687a      	ldr	r2, [r7, #4]
   109cc:	f001 fb12 	bl	11ff4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   109d0:	6978      	ldr	r0, [r7, #20]
   109d2:	f7ff fef1 	bl	107b8 <prvUnlockQueue>
	}
   109d6:	f107 0718 	add.w	r7, r7, #24
   109da:	46bd      	mov	sp, r7
   109dc:	bd80      	pop	{r7, pc}
   109de:	bf00      	nop

000109e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   109e0:	b580      	push	{r7, lr}
   109e2:	b08c      	sub	sp, #48	; 0x30
   109e4:	af04      	add	r7, sp, #16
   109e6:	60f8      	str	r0, [r7, #12]
   109e8:	60b9      	str	r1, [r7, #8]
   109ea:	603b      	str	r3, [r7, #0]
   109ec:	4613      	mov	r3, r2
   109ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   109f0:	88fb      	ldrh	r3, [r7, #6]
   109f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   109f6:	4618      	mov	r0, r3
   109f8:	f003 fb3a 	bl	14070 <pvPortMalloc>
   109fc:	4603      	mov	r3, r0
   109fe:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   10a00:	69fb      	ldr	r3, [r7, #28]
   10a02:	2b00      	cmp	r3, #0
   10a04:	d010      	beq.n	10a28 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   10a06:	f04f 005c 	mov.w	r0, #92	; 0x5c
   10a0a:	f003 fb31 	bl	14070 <pvPortMalloc>
   10a0e:	4603      	mov	r3, r0
   10a10:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   10a12:	697b      	ldr	r3, [r7, #20]
   10a14:	2b00      	cmp	r3, #0
   10a16:	d003      	beq.n	10a20 <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   10a18:	697b      	ldr	r3, [r7, #20]
   10a1a:	69fa      	ldr	r2, [r7, #28]
   10a1c:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   10a1e:	e006      	b.n	10a2e <xTaskCreate+0x4e>
   10a20:	69f8      	ldr	r0, [r7, #28]
   10a22:	f003 fbdb 	bl	141dc <vPortFree>
   10a26:	e002      	b.n	10a2e <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   10a28:	f04f 0300 	mov.w	r3, #0
   10a2c:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   10a2e:	697b      	ldr	r3, [r7, #20]
   10a30:	2b00      	cmp	r3, #0
   10a32:	d016      	beq.n	10a62 <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   10a34:	88fb      	ldrh	r3, [r7, #6]
   10a36:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10a38:	9200      	str	r2, [sp, #0]
   10a3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   10a3c:	9201      	str	r2, [sp, #4]
   10a3e:	697a      	ldr	r2, [r7, #20]
   10a40:	9202      	str	r2, [sp, #8]
   10a42:	f04f 0200 	mov.w	r2, #0
   10a46:	9203      	str	r2, [sp, #12]
   10a48:	68f8      	ldr	r0, [r7, #12]
   10a4a:	68b9      	ldr	r1, [r7, #8]
   10a4c:	461a      	mov	r2, r3
   10a4e:	683b      	ldr	r3, [r7, #0]
   10a50:	f000 f810 	bl	10a74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   10a54:	6978      	ldr	r0, [r7, #20]
   10a56:	f000 f8b1 	bl	10bbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   10a5a:	f04f 0301 	mov.w	r3, #1
   10a5e:	61bb      	str	r3, [r7, #24]
   10a60:	e002      	b.n	10a68 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   10a62:	f04f 33ff 	mov.w	r3, #4294967295
   10a66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   10a68:	69bb      	ldr	r3, [r7, #24]
	}
   10a6a:	4618      	mov	r0, r3
   10a6c:	f107 0720 	add.w	r7, r7, #32
   10a70:	46bd      	mov	sp, r7
   10a72:	bd80      	pop	{r7, pc}

00010a74 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   10a74:	b580      	push	{r7, lr}
   10a76:	b088      	sub	sp, #32
   10a78:	af00      	add	r7, sp, #0
   10a7a:	60f8      	str	r0, [r7, #12]
   10a7c:	60b9      	str	r1, [r7, #8]
   10a7e:	607a      	str	r2, [r7, #4]
   10a80:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   10a82:	68bb      	ldr	r3, [r7, #8]
   10a84:	2b00      	cmp	r3, #0
   10a86:	d109      	bne.n	10a9c <prvInitialiseNewTask+0x28>
   10a88:	f04f 0328 	mov.w	r3, #40	; 0x28
   10a8c:	f383 8811 	msr	BASEPRI, r3
   10a90:	f3bf 8f6f 	isb	sy
   10a94:	f3bf 8f4f 	dsb	sy
   10a98:	61bb      	str	r3, [r7, #24]
   10a9a:	e7fe      	b.n	10a9a <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   10a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10a9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10aa0:	687b      	ldr	r3, [r7, #4]
   10aa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10aa6:	4610      	mov	r0, r2
   10aa8:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   10aac:	461a      	mov	r2, r3
   10aae:	f003 ff77 	bl	149a0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   10ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10ab4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10ab6:	687b      	ldr	r3, [r7, #4]
   10ab8:	f103 33ff 	add.w	r3, r3, #4294967295
   10abc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10ac0:	4413      	add	r3, r2
   10ac2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   10ac4:	693b      	ldr	r3, [r7, #16]
   10ac6:	f023 0307 	bic.w	r3, r3, #7
   10aca:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   10acc:	693b      	ldr	r3, [r7, #16]
   10ace:	f003 0307 	and.w	r3, r3, #7
   10ad2:	2b00      	cmp	r3, #0
   10ad4:	d009      	beq.n	10aea <prvInitialiseNewTask+0x76>
   10ad6:	f04f 0328 	mov.w	r3, #40	; 0x28
   10ada:	f383 8811 	msr	BASEPRI, r3
   10ade:	f3bf 8f6f 	isb	sy
   10ae2:	f3bf 8f4f 	dsb	sy
   10ae6:	61fb      	str	r3, [r7, #28]
   10ae8:	e7fe      	b.n	10ae8 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10aea:	f04f 0300 	mov.w	r3, #0
   10aee:	617b      	str	r3, [r7, #20]
   10af0:	e012      	b.n	10b18 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   10af2:	6979      	ldr	r1, [r7, #20]
   10af4:	68ba      	ldr	r2, [r7, #8]
   10af6:	697b      	ldr	r3, [r7, #20]
   10af8:	4413      	add	r3, r2
   10afa:	781a      	ldrb	r2, [r3, #0]
   10afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10afe:	440b      	add	r3, r1
   10b00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   10b04:	68ba      	ldr	r2, [r7, #8]
   10b06:	697b      	ldr	r3, [r7, #20]
   10b08:	4413      	add	r3, r2
   10b0a:	781b      	ldrb	r3, [r3, #0]
   10b0c:	2b00      	cmp	r3, #0
   10b0e:	d007      	beq.n	10b20 <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10b10:	697b      	ldr	r3, [r7, #20]
   10b12:	f103 0301 	add.w	r3, r3, #1
   10b16:	617b      	str	r3, [r7, #20]
   10b18:	697b      	ldr	r3, [r7, #20]
   10b1a:	2b09      	cmp	r3, #9
   10b1c:	d9e9      	bls.n	10af2 <prvInitialiseNewTask+0x7e>
   10b1e:	e000      	b.n	10b22 <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   10b20:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   10b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b24:	f04f 0200 	mov.w	r2, #0
   10b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10b2e:	2b04      	cmp	r3, #4
   10b30:	d902      	bls.n	10b38 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10b32:	f04f 0304 	mov.w	r3, #4
   10b36:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   10b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10b3c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   10b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b40:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10b42:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   10b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b46:	f04f 0200 	mov.w	r2, #0
   10b4a:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   10b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b4e:	f103 0304 	add.w	r3, r3, #4
   10b52:	4618      	mov	r0, r3
   10b54:	f7fe fc5e 	bl	f414 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   10b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b5a:	f103 0318 	add.w	r3, r3, #24
   10b5e:	4618      	mov	r0, r3
   10b60:	f7fe fc58 	bl	f414 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   10b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10b68:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10b6c:	f1c3 0205 	rsb	r2, r3, #5
   10b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b72:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   10b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10b78:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   10b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b7c:	f04f 0200 	mov.w	r2, #0
   10b80:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   10b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b84:	f04f 0200 	mov.w	r2, #0
   10b88:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10b8c:	f04f 0200 	mov.w	r2, #0
   10b90:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   10b94:	6938      	ldr	r0, [r7, #16]
   10b96:	68f9      	ldr	r1, [r7, #12]
   10b98:	683a      	ldr	r2, [r7, #0]
   10b9a:	f003 fbab 	bl	142f4 <pxPortInitialiseStack>
   10b9e:	4603      	mov	r3, r0
   10ba0:	461a      	mov	r2, r3
   10ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10ba4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   10ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10ba8:	2b00      	cmp	r3, #0
   10baa:	d002      	beq.n	10bb2 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   10bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10bae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10bb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10bb2:	f107 0720 	add.w	r7, r7, #32
   10bb6:	46bd      	mov	sp, r7
   10bb8:	bd80      	pop	{r7, pc}
   10bba:	bf00      	nop

00010bbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   10bbc:	b580      	push	{r7, lr}
   10bbe:	b082      	sub	sp, #8
   10bc0:	af00      	add	r7, sp, #0
   10bc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   10bc4:	f003 fcd0 	bl	14568 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   10bc8:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bd0:	681b      	ldr	r3, [r3, #0]
   10bd2:	f103 0201 	add.w	r2, r3, #1
   10bd6:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bde:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   10be0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10be8:	681b      	ldr	r3, [r3, #0]
   10bea:	2b00      	cmp	r3, #0
   10bec:	d10f      	bne.n	10c0e <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   10bee:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bf6:	687a      	ldr	r2, [r7, #4]
   10bf8:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   10bfa:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c02:	681b      	ldr	r3, [r3, #0]
   10c04:	2b01      	cmp	r3, #1
   10c06:	d11a      	bne.n	10c3e <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10c08:	f001 fc04 	bl	12414 <prvInitialiseTaskLists>
   10c0c:	e018      	b.n	10c40 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   10c0e:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   10c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c16:	681b      	ldr	r3, [r3, #0]
   10c18:	2b00      	cmp	r3, #0
   10c1a:	d111      	bne.n	10c40 <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   10c1c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c24:	681b      	ldr	r3, [r3, #0]
   10c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10c28:	687b      	ldr	r3, [r7, #4]
   10c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10c2c:	429a      	cmp	r2, r3
   10c2e:	d807      	bhi.n	10c40 <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   10c30:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c38:	687a      	ldr	r2, [r7, #4]
   10c3a:	601a      	str	r2, [r3, #0]
   10c3c:	e000      	b.n	10c40 <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10c3e:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   10c40:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c48:	681b      	ldr	r3, [r3, #0]
   10c4a:	f103 0201 	add.w	r2, r3, #1
   10c4e:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c56:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   10c58:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c60:	681a      	ldr	r2, [r3, #0]
   10c62:	687b      	ldr	r3, [r7, #4]
   10c64:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   10c66:	687b      	ldr	r3, [r7, #4]
   10c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10c6a:	f04f 0201 	mov.w	r2, #1
   10c6e:	fa02 f203 	lsl.w	r2, r2, r3
   10c72:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c7a:	681b      	ldr	r3, [r3, #0]
   10c7c:	ea42 0203 	orr.w	r2, r2, r3
   10c80:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c88:	601a      	str	r2, [r3, #0]
   10c8a:	687b      	ldr	r3, [r7, #4]
   10c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10c8e:	4613      	mov	r3, r2
   10c90:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10c94:	4413      	add	r3, r2
   10c96:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10c9a:	461a      	mov	r2, r3
   10c9c:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   10ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ca4:	441a      	add	r2, r3
   10ca6:	687b      	ldr	r3, [r7, #4]
   10ca8:	f103 0304 	add.w	r3, r3, #4
   10cac:	4610      	mov	r0, r2
   10cae:	4619      	mov	r1, r3
   10cb0:	f7fe fbbe 	bl	f430 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   10cb4:	f003 fc90 	bl	145d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   10cb8:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   10cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cc0:	681b      	ldr	r3, [r3, #0]
   10cc2:	2b00      	cmp	r3, #0
   10cc4:	d014      	beq.n	10cf0 <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   10cc6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cce:	681b      	ldr	r3, [r3, #0]
   10cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10cd2:	687b      	ldr	r3, [r7, #4]
   10cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10cd6:	429a      	cmp	r2, r3
   10cd8:	d20a      	bcs.n	10cf0 <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   10cda:	f64e 5304 	movw	r3, #60676	; 0xed04
   10cde:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10ce6:	601a      	str	r2, [r3, #0]
   10ce8:	f3bf 8f4f 	dsb	sy
   10cec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10cf0:	f107 0708 	add.w	r7, r7, #8
   10cf4:	46bd      	mov	sp, r7
   10cf6:	bd80      	pop	{r7, pc}

00010cf8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   10cf8:	b580      	push	{r7, lr}
   10cfa:	b084      	sub	sp, #16
   10cfc:	af00      	add	r7, sp, #0
   10cfe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10d00:	f003 fc32 	bl	14568 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   10d04:	687b      	ldr	r3, [r7, #4]
   10d06:	2b00      	cmp	r3, #0
   10d08:	d105      	bne.n	10d16 <vTaskDelete+0x1e>
   10d0a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d12:	681b      	ldr	r3, [r3, #0]
   10d14:	e000      	b.n	10d18 <vTaskDelete+0x20>
   10d16:	687b      	ldr	r3, [r7, #4]
   10d18:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10d1a:	68bb      	ldr	r3, [r7, #8]
   10d1c:	f103 0304 	add.w	r3, r3, #4
   10d20:	4618      	mov	r0, r3
   10d22:	f7fe fbe3 	bl	f4ec <uxListRemove>
   10d26:	4603      	mov	r3, r0
   10d28:	2b00      	cmp	r3, #0
   10d2a:	d124      	bne.n	10d76 <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10d2c:	68bb      	ldr	r3, [r7, #8]
   10d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10d30:	4613      	mov	r3, r2
   10d32:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d36:	4413      	add	r3, r2
   10d38:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d3c:	461a      	mov	r2, r3
   10d3e:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   10d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d46:	4413      	add	r3, r2
   10d48:	681b      	ldr	r3, [r3, #0]
   10d4a:	2b00      	cmp	r3, #0
   10d4c:	d113      	bne.n	10d76 <vTaskDelete+0x7e>
   10d4e:	68bb      	ldr	r3, [r7, #8]
   10d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d52:	f04f 0201 	mov.w	r2, #1
   10d56:	fa02 f303 	lsl.w	r3, r2, r3
   10d5a:	ea6f 0203 	mvn.w	r2, r3
   10d5e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d66:	681b      	ldr	r3, [r3, #0]
   10d68:	ea02 0203 	and.w	r2, r2, r3
   10d6c:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   10d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d74:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10d76:	68bb      	ldr	r3, [r7, #8]
   10d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10d7a:	2b00      	cmp	r3, #0
   10d7c:	d005      	beq.n	10d8a <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10d7e:	68bb      	ldr	r3, [r7, #8]
   10d80:	f103 0318 	add.w	r3, r3, #24
   10d84:	4618      	mov	r0, r3
   10d86:	f7fe fbb1 	bl	f4ec <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   10d8a:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d92:	681b      	ldr	r3, [r3, #0]
   10d94:	f103 0201 	add.w	r2, r3, #1
   10d98:	f642 43c8 	movw	r3, #11464	; 0x2cc8
   10d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10da0:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   10da2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10daa:	681b      	ldr	r3, [r3, #0]
   10dac:	68ba      	ldr	r2, [r7, #8]
   10dae:	429a      	cmp	r2, r3
   10db0:	d116      	bne.n	10de0 <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   10db2:	68bb      	ldr	r3, [r7, #8]
   10db4:	f103 0304 	add.w	r3, r3, #4
   10db8:	f642 4080 	movw	r0, #11392	; 0x2c80
   10dbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10dc0:	4619      	mov	r1, r3
   10dc2:	f7fe fb35 	bl	f430 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   10dc6:	f642 4394 	movw	r3, #11412	; 0x2c94
   10dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dce:	681b      	ldr	r3, [r3, #0]
   10dd0:	f103 0201 	add.w	r2, r3, #1
   10dd4:	f642 4394 	movw	r3, #11412	; 0x2c94
   10dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ddc:	601a      	str	r2, [r3, #0]
   10dde:	e010      	b.n	10e02 <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10de0:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10de8:	681b      	ldr	r3, [r3, #0]
   10dea:	f103 32ff 	add.w	r2, r3, #4294967295
   10dee:	f642 43ac 	movw	r3, #11436	; 0x2cac
   10df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10df6:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   10df8:	68b8      	ldr	r0, [r7, #8]
   10dfa:	f001 fc85 	bl	12708 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   10dfe:	f001 fc93 	bl	12728 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   10e02:	f003 fbe9 	bl	145d8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   10e06:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   10e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e0e:	681b      	ldr	r3, [r3, #0]
   10e10:	2b00      	cmp	r3, #0
   10e12:	d023      	beq.n	10e5c <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   10e14:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   10e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e1c:	681b      	ldr	r3, [r3, #0]
   10e1e:	68ba      	ldr	r2, [r7, #8]
   10e20:	429a      	cmp	r2, r3
   10e22:	d11b      	bne.n	10e5c <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   10e24:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   10e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e2c:	681b      	ldr	r3, [r3, #0]
   10e2e:	2b00      	cmp	r3, #0
   10e30:	d009      	beq.n	10e46 <vTaskDelete+0x14e>
   10e32:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e36:	f383 8811 	msr	BASEPRI, r3
   10e3a:	f3bf 8f6f 	isb	sy
   10e3e:	f3bf 8f4f 	dsb	sy
   10e42:	60fb      	str	r3, [r7, #12]
   10e44:	e7fe      	b.n	10e44 <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   10e46:	f64e 5304 	movw	r3, #60676	; 0xed04
   10e4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10e52:	601a      	str	r2, [r3, #0]
   10e54:	f3bf 8f4f 	dsb	sy
   10e58:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   10e5c:	f107 0710 	add.w	r7, r7, #16
   10e60:	46bd      	mov	sp, r7
   10e62:	bd80      	pop	{r7, pc}

00010e64 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   10e64:	b580      	push	{r7, lr}
   10e66:	b08a      	sub	sp, #40	; 0x28
   10e68:	af00      	add	r7, sp, #0
   10e6a:	6078      	str	r0, [r7, #4]
   10e6c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   10e6e:	f04f 0300 	mov.w	r3, #0
   10e72:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   10e74:	687b      	ldr	r3, [r7, #4]
   10e76:	2b00      	cmp	r3, #0
   10e78:	d109      	bne.n	10e8e <vTaskDelayUntil+0x2a>
   10e7a:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e7e:	f383 8811 	msr	BASEPRI, r3
   10e82:	f3bf 8f6f 	isb	sy
   10e86:	f3bf 8f4f 	dsb	sy
   10e8a:	61fb      	str	r3, [r7, #28]
   10e8c:	e7fe      	b.n	10e8c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   10e8e:	683b      	ldr	r3, [r7, #0]
   10e90:	2b00      	cmp	r3, #0
   10e92:	d109      	bne.n	10ea8 <vTaskDelayUntil+0x44>
   10e94:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e98:	f383 8811 	msr	BASEPRI, r3
   10e9c:	f3bf 8f6f 	isb	sy
   10ea0:	f3bf 8f4f 	dsb	sy
   10ea4:	623b      	str	r3, [r7, #32]
   10ea6:	e7fe      	b.n	10ea6 <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   10ea8:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   10eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10eb0:	681b      	ldr	r3, [r3, #0]
   10eb2:	2b00      	cmp	r3, #0
   10eb4:	d009      	beq.n	10eca <vTaskDelayUntil+0x66>
   10eb6:	f04f 0328 	mov.w	r3, #40	; 0x28
   10eba:	f383 8811 	msr	BASEPRI, r3
   10ebe:	f3bf 8f6f 	isb	sy
   10ec2:	f3bf 8f4f 	dsb	sy
   10ec6:	627b      	str	r3, [r7, #36]	; 0x24
   10ec8:	e7fe      	b.n	10ec8 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   10eca:	f000 fc6d 	bl	117a8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   10ece:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   10ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ed6:	681b      	ldr	r3, [r3, #0]
   10ed8:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10eda:	687b      	ldr	r3, [r7, #4]
   10edc:	681a      	ldr	r2, [r3, #0]
   10ede:	683b      	ldr	r3, [r7, #0]
   10ee0:	4413      	add	r3, r2
   10ee2:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   10ee4:	687b      	ldr	r3, [r7, #4]
   10ee6:	681a      	ldr	r2, [r3, #0]
   10ee8:	69bb      	ldr	r3, [r7, #24]
   10eea:	429a      	cmp	r2, r3
   10eec:	d90c      	bls.n	10f08 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10eee:	687b      	ldr	r3, [r7, #4]
   10ef0:	681a      	ldr	r2, [r3, #0]
   10ef2:	68fb      	ldr	r3, [r7, #12]
   10ef4:	429a      	cmp	r2, r3
   10ef6:	d914      	bls.n	10f22 <vTaskDelayUntil+0xbe>
   10ef8:	68fa      	ldr	r2, [r7, #12]
   10efa:	69bb      	ldr	r3, [r7, #24]
   10efc:	429a      	cmp	r2, r3
   10efe:	d912      	bls.n	10f26 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   10f00:	f04f 0301 	mov.w	r3, #1
   10f04:	617b      	str	r3, [r7, #20]
   10f06:	e00f      	b.n	10f28 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   10f08:	687b      	ldr	r3, [r7, #4]
   10f0a:	681a      	ldr	r2, [r3, #0]
   10f0c:	68fb      	ldr	r3, [r7, #12]
   10f0e:	429a      	cmp	r2, r3
   10f10:	d803      	bhi.n	10f1a <vTaskDelayUntil+0xb6>
   10f12:	68fa      	ldr	r2, [r7, #12]
   10f14:	69bb      	ldr	r3, [r7, #24]
   10f16:	429a      	cmp	r2, r3
   10f18:	d906      	bls.n	10f28 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   10f1a:	f04f 0301 	mov.w	r3, #1
   10f1e:	617b      	str	r3, [r7, #20]
   10f20:	e002      	b.n	10f28 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   10f22:	bf00      	nop
   10f24:	e000      	b.n	10f28 <vTaskDelayUntil+0xc4>
   10f26:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   10f28:	687b      	ldr	r3, [r7, #4]
   10f2a:	68fa      	ldr	r2, [r7, #12]
   10f2c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   10f2e:	697b      	ldr	r3, [r7, #20]
   10f30:	2b00      	cmp	r3, #0
   10f32:	d008      	beq.n	10f46 <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   10f34:	68fa      	ldr	r2, [r7, #12]
   10f36:	69bb      	ldr	r3, [r7, #24]
   10f38:	ebc3 0302 	rsb	r3, r3, r2
   10f3c:	4618      	mov	r0, r3
   10f3e:	f04f 0100 	mov.w	r1, #0
   10f42:	f002 fb7b 	bl	1363c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   10f46:	f000 fc41 	bl	117cc <xTaskResumeAll>
   10f4a:	4603      	mov	r3, r0
   10f4c:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10f4e:	693b      	ldr	r3, [r7, #16]
   10f50:	2b00      	cmp	r3, #0
   10f52:	d10a      	bne.n	10f6a <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   10f54:	f64e 5304 	movw	r3, #60676	; 0xed04
   10f58:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10f60:	601a      	str	r2, [r3, #0]
   10f62:	f3bf 8f4f 	dsb	sy
   10f66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10f6a:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10f6e:	46bd      	mov	sp, r7
   10f70:	bd80      	pop	{r7, pc}
   10f72:	bf00      	nop

00010f74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   10f74:	b580      	push	{r7, lr}
   10f76:	b084      	sub	sp, #16
   10f78:	af00      	add	r7, sp, #0
   10f7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   10f7c:	f04f 0300 	mov.w	r3, #0
   10f80:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   10f82:	687b      	ldr	r3, [r7, #4]
   10f84:	2b00      	cmp	r3, #0
   10f86:	d01b      	beq.n	10fc0 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   10f88:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   10f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f90:	681b      	ldr	r3, [r3, #0]
   10f92:	2b00      	cmp	r3, #0
   10f94:	d009      	beq.n	10faa <vTaskDelay+0x36>
   10f96:	f04f 0328 	mov.w	r3, #40	; 0x28
   10f9a:	f383 8811 	msr	BASEPRI, r3
   10f9e:	f3bf 8f6f 	isb	sy
   10fa2:	f3bf 8f4f 	dsb	sy
   10fa6:	60fb      	str	r3, [r7, #12]
   10fa8:	e7fe      	b.n	10fa8 <vTaskDelay+0x34>
			vTaskSuspendAll();
   10faa:	f000 fbfd 	bl	117a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   10fae:	6878      	ldr	r0, [r7, #4]
   10fb0:	f04f 0100 	mov.w	r1, #0
   10fb4:	f002 fb42 	bl	1363c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   10fb8:	f000 fc08 	bl	117cc <xTaskResumeAll>
   10fbc:	4603      	mov	r3, r0
   10fbe:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10fc0:	68bb      	ldr	r3, [r7, #8]
   10fc2:	2b00      	cmp	r3, #0
   10fc4:	d10a      	bne.n	10fdc <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   10fc6:	f64e 5304 	movw	r3, #60676	; 0xed04
   10fca:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10fd2:	601a      	str	r2, [r3, #0]
   10fd4:	f3bf 8f4f 	dsb	sy
   10fd8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10fdc:	f107 0710 	add.w	r7, r7, #16
   10fe0:	46bd      	mov	sp, r7
   10fe2:	bd80      	pop	{r7, pc}

00010fe4 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10fe4:	b580      	push	{r7, lr}
   10fe6:	b088      	sub	sp, #32
   10fe8:	af00      	add	r7, sp, #0
   10fea:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10fec:	687b      	ldr	r3, [r7, #4]
   10fee:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10ff0:	69bb      	ldr	r3, [r7, #24]
   10ff2:	2b00      	cmp	r3, #0
   10ff4:	d109      	bne.n	1100a <eTaskGetState+0x26>
   10ff6:	f04f 0328 	mov.w	r3, #40	; 0x28
   10ffa:	f383 8811 	msr	BASEPRI, r3
   10ffe:	f3bf 8f6f 	isb	sy
   11002:	f3bf 8f4f 	dsb	sy
   11006:	61fb      	str	r3, [r7, #28]
   11008:	e7fe      	b.n	11008 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   1100a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11012:	681b      	ldr	r3, [r3, #0]
   11014:	69ba      	ldr	r2, [r7, #24]
   11016:	429a      	cmp	r2, r3
   11018:	d103      	bne.n	11022 <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   1101a:	f04f 0300 	mov.w	r3, #0
   1101e:	72fb      	strb	r3, [r7, #11]
   11020:	e04c      	b.n	110bc <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   11022:	f003 faa1 	bl	14568 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   11026:	69bb      	ldr	r3, [r7, #24]
   11028:	695b      	ldr	r3, [r3, #20]
   1102a:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   1102c:	f642 4364 	movw	r3, #11364	; 0x2c64
   11030:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11034:	681b      	ldr	r3, [r3, #0]
   11036:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   11038:	f642 4368 	movw	r3, #11368	; 0x2c68
   1103c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11040:	681b      	ldr	r3, [r3, #0]
   11042:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   11044:	f003 fac8 	bl	145d8 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   11048:	68fa      	ldr	r2, [r7, #12]
   1104a:	693b      	ldr	r3, [r7, #16]
   1104c:	429a      	cmp	r2, r3
   1104e:	d003      	beq.n	11058 <eTaskGetState+0x74>
   11050:	68fa      	ldr	r2, [r7, #12]
   11052:	697b      	ldr	r3, [r7, #20]
   11054:	429a      	cmp	r2, r3
   11056:	d103      	bne.n	11060 <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   11058:	f04f 0302 	mov.w	r3, #2
   1105c:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   1105e:	e02d      	b.n	110bc <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   11060:	68fa      	ldr	r2, [r7, #12]
   11062:	f642 4398 	movw	r3, #11416	; 0x2c98
   11066:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1106a:	429a      	cmp	r2, r3
   1106c:	d115      	bne.n	1109a <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   1106e:	69bb      	ldr	r3, [r7, #24]
   11070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11072:	2b00      	cmp	r3, #0
   11074:	d10d      	bne.n	11092 <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   11076:	69bb      	ldr	r3, [r7, #24]
   11078:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   1107c:	b2db      	uxtb	r3, r3
   1107e:	2b01      	cmp	r3, #1
   11080:	d103      	bne.n	1108a <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   11082:	f04f 0302 	mov.w	r3, #2
   11086:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   11088:	e018      	b.n	110bc <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   1108a:	f04f 0303 	mov.w	r3, #3
   1108e:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   11090:	e014      	b.n	110bc <eTaskGetState+0xd8>
   11092:	f04f 0302 	mov.w	r3, #2
   11096:	72fb      	strb	r3, [r7, #11]
   11098:	e010      	b.n	110bc <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   1109a:	68fa      	ldr	r2, [r7, #12]
   1109c:	f642 4380 	movw	r3, #11392	; 0x2c80
   110a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110a4:	429a      	cmp	r2, r3
   110a6:	d002      	beq.n	110ae <eTaskGetState+0xca>
   110a8:	68fb      	ldr	r3, [r7, #12]
   110aa:	2b00      	cmp	r3, #0
   110ac:	d103      	bne.n	110b6 <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   110ae:	f04f 0304 	mov.w	r3, #4
   110b2:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   110b4:	e002      	b.n	110bc <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   110b6:	f04f 0301 	mov.w	r3, #1
   110ba:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   110bc:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   110be:	4618      	mov	r0, r3
   110c0:	f107 0720 	add.w	r7, r7, #32
   110c4:	46bd      	mov	sp, r7
   110c6:	bd80      	pop	{r7, pc}

000110c8 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   110c8:	b580      	push	{r7, lr}
   110ca:	b084      	sub	sp, #16
   110cc:	af00      	add	r7, sp, #0
   110ce:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   110d0:	f003 fa4a 	bl	14568 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   110d4:	687b      	ldr	r3, [r7, #4]
   110d6:	2b00      	cmp	r3, #0
   110d8:	d105      	bne.n	110e6 <uxTaskPriorityGet+0x1e>
   110da:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   110de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110e2:	681b      	ldr	r3, [r3, #0]
   110e4:	e000      	b.n	110e8 <uxTaskPriorityGet+0x20>
   110e6:	687b      	ldr	r3, [r7, #4]
   110e8:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   110ea:	68bb      	ldr	r3, [r7, #8]
   110ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   110ee:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   110f0:	f003 fa72 	bl	145d8 <vPortExitCritical>

		return uxReturn;
   110f4:	68fb      	ldr	r3, [r7, #12]
	}
   110f6:	4618      	mov	r0, r3
   110f8:	f107 0710 	add.w	r7, r7, #16
   110fc:	46bd      	mov	sp, r7
   110fe:	bd80      	pop	{r7, pc}

00011100 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   11100:	b580      	push	{r7, lr}
   11102:	b088      	sub	sp, #32
   11104:	af00      	add	r7, sp, #0
   11106:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   11108:	f003 fb12 	bl	14730 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   1110c:	f3ef 8211 	mrs	r2, BASEPRI
   11110:	f04f 0328 	mov.w	r3, #40	; 0x28
   11114:	f383 8811 	msr	BASEPRI, r3
   11118:	f3bf 8f6f 	isb	sy
   1111c:	f3bf 8f4f 	dsb	sy
   11120:	61ba      	str	r2, [r7, #24]
   11122:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   11124:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   11126:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   11128:	687b      	ldr	r3, [r7, #4]
   1112a:	2b00      	cmp	r3, #0
   1112c:	d105      	bne.n	1113a <uxTaskPriorityGetFromISR+0x3a>
   1112e:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11132:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11136:	681b      	ldr	r3, [r3, #0]
   11138:	e000      	b.n	1113c <uxTaskPriorityGetFromISR+0x3c>
   1113a:	687b      	ldr	r3, [r7, #4]
   1113c:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   1113e:	68bb      	ldr	r3, [r7, #8]
   11140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11142:	60fb      	str	r3, [r7, #12]
   11144:	693b      	ldr	r3, [r7, #16]
   11146:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   11148:	69fb      	ldr	r3, [r7, #28]
   1114a:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   1114e:	68fb      	ldr	r3, [r7, #12]
	}
   11150:	4618      	mov	r0, r3
   11152:	f107 0720 	add.w	r7, r7, #32
   11156:	46bd      	mov	sp, r7
   11158:	bd80      	pop	{r7, pc}
   1115a:	bf00      	nop

0001115c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   1115c:	b580      	push	{r7, lr}
   1115e:	b088      	sub	sp, #32
   11160:	af00      	add	r7, sp, #0
   11162:	6078      	str	r0, [r7, #4]
   11164:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   11166:	f04f 0300 	mov.w	r3, #0
   1116a:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   1116c:	683b      	ldr	r3, [r7, #0]
   1116e:	2b04      	cmp	r3, #4
   11170:	d909      	bls.n	11186 <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11172:	f04f 0328 	mov.w	r3, #40	; 0x28
   11176:	f383 8811 	msr	BASEPRI, r3
   1117a:	f3bf 8f6f 	isb	sy
   1117e:	f3bf 8f4f 	dsb	sy
   11182:	61fb      	str	r3, [r7, #28]
   11184:	e7fe      	b.n	11184 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   11186:	683b      	ldr	r3, [r7, #0]
   11188:	2b04      	cmp	r3, #4
   1118a:	d902      	bls.n	11192 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   1118c:	f04f 0304 	mov.w	r3, #4
   11190:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   11192:	f003 f9e9 	bl	14568 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   11196:	687b      	ldr	r3, [r7, #4]
   11198:	2b00      	cmp	r3, #0
   1119a:	d105      	bne.n	111a8 <vTaskPrioritySet+0x4c>
   1119c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   111a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111a4:	681b      	ldr	r3, [r3, #0]
   111a6:	e000      	b.n	111aa <vTaskPrioritySet+0x4e>
   111a8:	687b      	ldr	r3, [r7, #4]
   111aa:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   111ac:	68fb      	ldr	r3, [r7, #12]
   111ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   111b0:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   111b2:	693a      	ldr	r2, [r7, #16]
   111b4:	683b      	ldr	r3, [r7, #0]
   111b6:	429a      	cmp	r2, r3
   111b8:	f000 80a2 	beq.w	11300 <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   111bc:	683a      	ldr	r2, [r7, #0]
   111be:	693b      	ldr	r3, [r7, #16]
   111c0:	429a      	cmp	r2, r3
   111c2:	d914      	bls.n	111ee <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   111c4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   111c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111cc:	681b      	ldr	r3, [r3, #0]
   111ce:	68fa      	ldr	r2, [r7, #12]
   111d0:	429a      	cmp	r2, r3
   111d2:	d018      	beq.n	11206 <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   111d4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   111d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111dc:	681b      	ldr	r3, [r3, #0]
   111de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   111e0:	683b      	ldr	r3, [r7, #0]
   111e2:	429a      	cmp	r2, r3
   111e4:	d811      	bhi.n	1120a <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   111e6:	f04f 0301 	mov.w	r3, #1
   111ea:	61bb      	str	r3, [r7, #24]
   111ec:	e00e      	b.n	1120c <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   111ee:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   111f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111f6:	681b      	ldr	r3, [r3, #0]
   111f8:	68fa      	ldr	r2, [r7, #12]
   111fa:	429a      	cmp	r2, r3
   111fc:	d106      	bne.n	1120c <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   111fe:	f04f 0301 	mov.w	r3, #1
   11202:	61bb      	str	r3, [r7, #24]
   11204:	e002      	b.n	1120c <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   11206:	bf00      	nop
   11208:	e000      	b.n	1120c <vTaskPrioritySet+0xb0>
   1120a:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   1120c:	68fb      	ldr	r3, [r7, #12]
   1120e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11210:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   11212:	68fb      	ldr	r3, [r7, #12]
   11214:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   11216:	68fb      	ldr	r3, [r7, #12]
   11218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1121a:	429a      	cmp	r2, r3
   1121c:	d102      	bne.n	11224 <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   1121e:	68fb      	ldr	r3, [r7, #12]
   11220:	683a      	ldr	r2, [r7, #0]
   11222:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   11224:	68fb      	ldr	r3, [r7, #12]
   11226:	683a      	ldr	r2, [r7, #0]
   11228:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   1122a:	68fb      	ldr	r3, [r7, #12]
   1122c:	699b      	ldr	r3, [r3, #24]
   1122e:	2b00      	cmp	r3, #0
   11230:	db04      	blt.n	1123c <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11232:	683b      	ldr	r3, [r7, #0]
   11234:	f1c3 0205 	rsb	r2, r3, #5
   11238:	68fb      	ldr	r3, [r7, #12]
   1123a:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   1123c:	68fb      	ldr	r3, [r7, #12]
   1123e:	6959      	ldr	r1, [r3, #20]
   11240:	697a      	ldr	r2, [r7, #20]
   11242:	4613      	mov	r3, r2
   11244:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11248:	4413      	add	r3, r2
   1124a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1124e:	461a      	mov	r2, r3
   11250:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11254:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11258:	4413      	add	r3, r2
   1125a:	4299      	cmp	r1, r3
   1125c:	d142      	bne.n	112e4 <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1125e:	68fb      	ldr	r3, [r7, #12]
   11260:	f103 0304 	add.w	r3, r3, #4
   11264:	4618      	mov	r0, r3
   11266:	f7fe f941 	bl	f4ec <uxListRemove>
   1126a:	4603      	mov	r3, r0
   1126c:	2b00      	cmp	r3, #0
   1126e:	d112      	bne.n	11296 <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   11270:	697b      	ldr	r3, [r7, #20]
   11272:	f04f 0201 	mov.w	r2, #1
   11276:	fa02 f303 	lsl.w	r3, r2, r3
   1127a:	ea6f 0203 	mvn.w	r2, r3
   1127e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11282:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11286:	681b      	ldr	r3, [r3, #0]
   11288:	ea02 0203 	and.w	r2, r2, r3
   1128c:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11290:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11294:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   11296:	68fb      	ldr	r3, [r7, #12]
   11298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1129a:	f04f 0201 	mov.w	r2, #1
   1129e:	fa02 f203 	lsl.w	r2, r2, r3
   112a2:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   112a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112aa:	681b      	ldr	r3, [r3, #0]
   112ac:	ea42 0203 	orr.w	r2, r2, r3
   112b0:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   112b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112b8:	601a      	str	r2, [r3, #0]
   112ba:	68fb      	ldr	r3, [r7, #12]
   112bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   112be:	4613      	mov	r3, r2
   112c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112c4:	4413      	add	r3, r2
   112c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112ca:	461a      	mov	r2, r3
   112cc:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   112d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112d4:	441a      	add	r2, r3
   112d6:	68fb      	ldr	r3, [r7, #12]
   112d8:	f103 0304 	add.w	r3, r3, #4
   112dc:	4610      	mov	r0, r2
   112de:	4619      	mov	r1, r3
   112e0:	f7fe f8a6 	bl	f430 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   112e4:	69bb      	ldr	r3, [r7, #24]
   112e6:	2b00      	cmp	r3, #0
   112e8:	d00a      	beq.n	11300 <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   112ea:	f64e 5304 	movw	r3, #60676	; 0xed04
   112ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
   112f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   112f6:	601a      	str	r2, [r3, #0]
   112f8:	f3bf 8f4f 	dsb	sy
   112fc:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   11300:	f003 f96a 	bl	145d8 <vPortExitCritical>
	}
   11304:	f107 0720 	add.w	r7, r7, #32
   11308:	46bd      	mov	sp, r7
   1130a:	bd80      	pop	{r7, pc}

0001130c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   1130c:	b580      	push	{r7, lr}
   1130e:	b084      	sub	sp, #16
   11310:	af00      	add	r7, sp, #0
   11312:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   11314:	f003 f928 	bl	14568 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   11318:	687b      	ldr	r3, [r7, #4]
   1131a:	2b00      	cmp	r3, #0
   1131c:	d105      	bne.n	1132a <vTaskSuspend+0x1e>
   1131e:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11322:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11326:	681b      	ldr	r3, [r3, #0]
   11328:	e000      	b.n	1132c <vTaskSuspend+0x20>
   1132a:	687b      	ldr	r3, [r7, #4]
   1132c:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1132e:	68bb      	ldr	r3, [r7, #8]
   11330:	f103 0304 	add.w	r3, r3, #4
   11334:	4618      	mov	r0, r3
   11336:	f7fe f8d9 	bl	f4ec <uxListRemove>
   1133a:	4603      	mov	r3, r0
   1133c:	2b00      	cmp	r3, #0
   1133e:	d124      	bne.n	1138a <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   11340:	68bb      	ldr	r3, [r7, #8]
   11342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11344:	4613      	mov	r3, r2
   11346:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1134a:	4413      	add	r3, r2
   1134c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11350:	461a      	mov	r2, r3
   11352:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11356:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1135a:	4413      	add	r3, r2
   1135c:	681b      	ldr	r3, [r3, #0]
   1135e:	2b00      	cmp	r3, #0
   11360:	d113      	bne.n	1138a <vTaskSuspend+0x7e>
   11362:	68bb      	ldr	r3, [r7, #8]
   11364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11366:	f04f 0201 	mov.w	r2, #1
   1136a:	fa02 f303 	lsl.w	r3, r2, r3
   1136e:	ea6f 0203 	mvn.w	r2, r3
   11372:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11376:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1137a:	681b      	ldr	r3, [r3, #0]
   1137c:	ea02 0203 	and.w	r2, r2, r3
   11380:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11384:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11388:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1138a:	68bb      	ldr	r3, [r7, #8]
   1138c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1138e:	2b00      	cmp	r3, #0
   11390:	d005      	beq.n	1139e <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11392:	68bb      	ldr	r3, [r7, #8]
   11394:	f103 0318 	add.w	r3, r3, #24
   11398:	4618      	mov	r0, r3
   1139a:	f7fe f8a7 	bl	f4ec <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   1139e:	68bb      	ldr	r3, [r7, #8]
   113a0:	f103 0304 	add.w	r3, r3, #4
   113a4:	f642 4098 	movw	r0, #11416	; 0x2c98
   113a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   113ac:	4619      	mov	r1, r3
   113ae:	f7fe f83f 	bl	f430 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   113b2:	68bb      	ldr	r3, [r7, #8]
   113b4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   113b8:	b2db      	uxtb	r3, r3
   113ba:	2b01      	cmp	r3, #1
   113bc:	d104      	bne.n	113c8 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   113be:	68bb      	ldr	r3, [r7, #8]
   113c0:	f04f 0200 	mov.w	r2, #0
   113c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   113c8:	f003 f906 	bl	145d8 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   113cc:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   113d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113d4:	681b      	ldr	r3, [r3, #0]
   113d6:	2b00      	cmp	r3, #0
   113d8:	d005      	beq.n	113e6 <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   113da:	f003 f8c5 	bl	14568 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   113de:	f001 f9a3 	bl	12728 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   113e2:	f003 f8f9 	bl	145d8 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   113e6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   113ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113ee:	681b      	ldr	r3, [r3, #0]
   113f0:	68ba      	ldr	r2, [r7, #8]
   113f2:	429a      	cmp	r2, r3
   113f4:	d139      	bne.n	1146a <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   113f6:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   113fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113fe:	681b      	ldr	r3, [r3, #0]
   11400:	2b00      	cmp	r3, #0
   11402:	d01c      	beq.n	1143e <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   11404:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11408:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1140c:	681b      	ldr	r3, [r3, #0]
   1140e:	2b00      	cmp	r3, #0
   11410:	d009      	beq.n	11426 <vTaskSuspend+0x11a>
   11412:	f04f 0328 	mov.w	r3, #40	; 0x28
   11416:	f383 8811 	msr	BASEPRI, r3
   1141a:	f3bf 8f6f 	isb	sy
   1141e:	f3bf 8f4f 	dsb	sy
   11422:	60fb      	str	r3, [r7, #12]
   11424:	e7fe      	b.n	11424 <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   11426:	f64e 5304 	movw	r3, #60676	; 0xed04
   1142a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1142e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11432:	601a      	str	r2, [r3, #0]
   11434:	f3bf 8f4f 	dsb	sy
   11438:	f3bf 8f6f 	isb	sy
   1143c:	e015      	b.n	1146a <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   1143e:	f642 4398 	movw	r3, #11416	; 0x2c98
   11442:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11446:	681a      	ldr	r2, [r3, #0]
   11448:	f642 43ac 	movw	r3, #11436	; 0x2cac
   1144c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11450:	681b      	ldr	r3, [r3, #0]
   11452:	429a      	cmp	r2, r3
   11454:	d107      	bne.n	11466 <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   11456:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1145a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1145e:	f04f 0200 	mov.w	r2, #0
   11462:	601a      	str	r2, [r3, #0]
   11464:	e001      	b.n	1146a <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   11466:	f000 fc89 	bl	11d7c <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   1146a:	f107 0710 	add.w	r7, r7, #16
   1146e:	46bd      	mov	sp, r7
   11470:	bd80      	pop	{r7, pc}
   11472:	bf00      	nop

00011474 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   11474:	b480      	push	{r7}
   11476:	b087      	sub	sp, #28
   11478:	af00      	add	r7, sp, #0
   1147a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   1147c:	f04f 0300 	mov.w	r3, #0
   11480:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   11482:	687b      	ldr	r3, [r7, #4]
   11484:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   11486:	687b      	ldr	r3, [r7, #4]
   11488:	2b00      	cmp	r3, #0
   1148a:	d109      	bne.n	114a0 <prvTaskIsTaskSuspended+0x2c>
   1148c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11490:	f383 8811 	msr	BASEPRI, r3
   11494:	f3bf 8f6f 	isb	sy
   11498:	f3bf 8f4f 	dsb	sy
   1149c:	617b      	str	r3, [r7, #20]
   1149e:	e7fe      	b.n	1149e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   114a0:	693b      	ldr	r3, [r7, #16]
   114a2:	695a      	ldr	r2, [r3, #20]
   114a4:	f642 4398 	movw	r3, #11416	; 0x2c98
   114a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114ac:	429a      	cmp	r2, r3
   114ae:	d10e      	bne.n	114ce <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   114b0:	693b      	ldr	r3, [r7, #16]
   114b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   114b4:	f642 436c 	movw	r3, #11372	; 0x2c6c
   114b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114bc:	429a      	cmp	r2, r3
   114be:	d006      	beq.n	114ce <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   114c0:	693b      	ldr	r3, [r7, #16]
   114c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   114c4:	2b00      	cmp	r3, #0
   114c6:	d102      	bne.n	114ce <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   114c8:	f04f 0301 	mov.w	r3, #1
   114cc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   114ce:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   114d0:	4618      	mov	r0, r3
   114d2:	f107 071c 	add.w	r7, r7, #28
   114d6:	46bd      	mov	sp, r7
   114d8:	bc80      	pop	{r7}
   114da:	4770      	bx	lr

000114dc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   114dc:	b580      	push	{r7, lr}
   114de:	b084      	sub	sp, #16
   114e0:	af00      	add	r7, sp, #0
   114e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   114e4:	687b      	ldr	r3, [r7, #4]
   114e6:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   114e8:	687b      	ldr	r3, [r7, #4]
   114ea:	2b00      	cmp	r3, #0
   114ec:	d109      	bne.n	11502 <vTaskResume+0x26>
   114ee:	f04f 0328 	mov.w	r3, #40	; 0x28
   114f2:	f383 8811 	msr	BASEPRI, r3
   114f6:	f3bf 8f6f 	isb	sy
   114fa:	f3bf 8f4f 	dsb	sy
   114fe:	60fb      	str	r3, [r7, #12]
   11500:	e7fe      	b.n	11500 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   11502:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11506:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1150a:	681b      	ldr	r3, [r3, #0]
   1150c:	68ba      	ldr	r2, [r7, #8]
   1150e:	429a      	cmp	r2, r3
   11510:	d04e      	beq.n	115b0 <vTaskResume+0xd4>
   11512:	68bb      	ldr	r3, [r7, #8]
   11514:	2b00      	cmp	r3, #0
   11516:	d04b      	beq.n	115b0 <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   11518:	f003 f826 	bl	14568 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   1151c:	68b8      	ldr	r0, [r7, #8]
   1151e:	f7ff ffa9 	bl	11474 <prvTaskIsTaskSuspended>
   11522:	4603      	mov	r3, r0
   11524:	2b00      	cmp	r3, #0
   11526:	d041      	beq.n	115ac <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   11528:	68bb      	ldr	r3, [r7, #8]
   1152a:	f103 0304 	add.w	r3, r3, #4
   1152e:	4618      	mov	r0, r3
   11530:	f7fd ffdc 	bl	f4ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11534:	68bb      	ldr	r3, [r7, #8]
   11536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11538:	f04f 0201 	mov.w	r2, #1
   1153c:	fa02 f203 	lsl.w	r2, r2, r3
   11540:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11544:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11548:	681b      	ldr	r3, [r3, #0]
   1154a:	ea42 0203 	orr.w	r2, r2, r3
   1154e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11552:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11556:	601a      	str	r2, [r3, #0]
   11558:	68bb      	ldr	r3, [r7, #8]
   1155a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1155c:	4613      	mov	r3, r2
   1155e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11562:	4413      	add	r3, r2
   11564:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11568:	461a      	mov	r2, r3
   1156a:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   1156e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11572:	441a      	add	r2, r3
   11574:	68bb      	ldr	r3, [r7, #8]
   11576:	f103 0304 	add.w	r3, r3, #4
   1157a:	4610      	mov	r0, r2
   1157c:	4619      	mov	r1, r3
   1157e:	f7fd ff57 	bl	f430 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11582:	68bb      	ldr	r3, [r7, #8]
   11584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11586:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1158a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1158e:	681b      	ldr	r3, [r3, #0]
   11590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11592:	429a      	cmp	r2, r3
   11594:	d30a      	bcc.n	115ac <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   11596:	f64e 5304 	movw	r3, #60676	; 0xed04
   1159a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1159e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   115a2:	601a      	str	r2, [r3, #0]
   115a4:	f3bf 8f4f 	dsb	sy
   115a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   115ac:	f003 f814 	bl	145d8 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   115b0:	f107 0710 	add.w	r7, r7, #16
   115b4:	46bd      	mov	sp, r7
   115b6:	bd80      	pop	{r7, pc}

000115b8 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   115b8:	b580      	push	{r7, lr}
   115ba:	b08a      	sub	sp, #40	; 0x28
   115bc:	af00      	add	r7, sp, #0
   115be:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   115c0:	f04f 0300 	mov.w	r3, #0
   115c4:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   115c6:	687b      	ldr	r3, [r7, #4]
   115c8:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   115ca:	687b      	ldr	r3, [r7, #4]
   115cc:	2b00      	cmp	r3, #0
   115ce:	d109      	bne.n	115e4 <xTaskResumeFromISR+0x2c>
   115d0:	f04f 0328 	mov.w	r3, #40	; 0x28
   115d4:	f383 8811 	msr	BASEPRI, r3
   115d8:	f3bf 8f6f 	isb	sy
   115dc:	f3bf 8f4f 	dsb	sy
   115e0:	61bb      	str	r3, [r7, #24]
   115e2:	e7fe      	b.n	115e2 <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   115e4:	f003 f8a4 	bl	14730 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   115e8:	f3ef 8211 	mrs	r2, BASEPRI
   115ec:	f04f 0328 	mov.w	r3, #40	; 0x28
   115f0:	f383 8811 	msr	BASEPRI, r3
   115f4:	f3bf 8f6f 	isb	sy
   115f8:	f3bf 8f4f 	dsb	sy
   115fc:	623a      	str	r2, [r7, #32]
   115fe:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   11600:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   11602:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   11604:	6938      	ldr	r0, [r7, #16]
   11606:	f7ff ff35 	bl	11474 <prvTaskIsTaskSuspended>
   1160a:	4603      	mov	r3, r0
   1160c:	2b00      	cmp	r3, #0
   1160e:	d04b      	beq.n	116a8 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11610:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11614:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11618:	681b      	ldr	r3, [r3, #0]
   1161a:	2b00      	cmp	r3, #0
   1161c:	d13a      	bne.n	11694 <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1161e:	693b      	ldr	r3, [r7, #16]
   11620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11622:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11626:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1162a:	681b      	ldr	r3, [r3, #0]
   1162c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1162e:	429a      	cmp	r2, r3
   11630:	d302      	bcc.n	11638 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   11632:	f04f 0301 	mov.w	r3, #1
   11636:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11638:	693b      	ldr	r3, [r7, #16]
   1163a:	f103 0304 	add.w	r3, r3, #4
   1163e:	4618      	mov	r0, r3
   11640:	f7fd ff54 	bl	f4ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11644:	693b      	ldr	r3, [r7, #16]
   11646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11648:	f04f 0201 	mov.w	r2, #1
   1164c:	fa02 f203 	lsl.w	r2, r2, r3
   11650:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11654:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11658:	681b      	ldr	r3, [r3, #0]
   1165a:	ea42 0203 	orr.w	r2, r2, r3
   1165e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11662:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11666:	601a      	str	r2, [r3, #0]
   11668:	693b      	ldr	r3, [r7, #16]
   1166a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1166c:	4613      	mov	r3, r2
   1166e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11672:	4413      	add	r3, r2
   11674:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11678:	461a      	mov	r2, r3
   1167a:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   1167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11682:	441a      	add	r2, r3
   11684:	693b      	ldr	r3, [r7, #16]
   11686:	f103 0304 	add.w	r3, r3, #4
   1168a:	4610      	mov	r0, r2
   1168c:	4619      	mov	r1, r3
   1168e:	f7fd fecf 	bl	f430 <vListInsertEnd>
   11692:	e009      	b.n	116a8 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   11694:	693b      	ldr	r3, [r7, #16]
   11696:	f103 0318 	add.w	r3, r3, #24
   1169a:	f642 406c 	movw	r0, #11372	; 0x2c6c
   1169e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   116a2:	4619      	mov	r1, r3
   116a4:	f7fd fec4 	bl	f430 <vListInsertEnd>
   116a8:	697b      	ldr	r3, [r7, #20]
   116aa:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   116ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   116ae:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   116b2:	68fb      	ldr	r3, [r7, #12]
	}
   116b4:	4618      	mov	r0, r3
   116b6:	f107 0728 	add.w	r7, r7, #40	; 0x28
   116ba:	46bd      	mov	sp, r7
   116bc:	bd80      	pop	{r7, pc}
   116be:	bf00      	nop

000116c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   116c0:	b580      	push	{r7, lr}
   116c2:	b086      	sub	sp, #24
   116c4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   116c6:	f04f 0300 	mov.w	r3, #0
   116ca:	9300      	str	r3, [sp, #0]
   116cc:	f642 43d0 	movw	r3, #11472	; 0x2cd0
   116d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116d4:	9301      	str	r3, [sp, #4]
   116d6:	f242 30dd 	movw	r0, #9181	; 0x23dd
   116da:	f2c0 0001 	movt	r0, #1
   116de:	f64e 2164 	movw	r1, #60004	; 0xea64
   116e2:	f2c0 0101 	movt	r1, #1
   116e6:	f04f 025a 	mov.w	r2, #90	; 0x5a
   116ea:	f04f 0300 	mov.w	r3, #0
   116ee:	f7ff f977 	bl	109e0 <xTaskCreate>
   116f2:	4603      	mov	r3, r0
   116f4:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   116f6:	687b      	ldr	r3, [r7, #4]
   116f8:	2b01      	cmp	r3, #1
   116fa:	d103      	bne.n	11704 <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   116fc:	f002 f826 	bl	1374c <xTimerCreateTimerTask>
   11700:	4603      	mov	r3, r0
   11702:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   11704:	687b      	ldr	r3, [r7, #4]
   11706:	2b01      	cmp	r3, #1
   11708:	d122      	bne.n	11750 <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1170a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1170e:	f383 8811 	msr	BASEPRI, r3
   11712:	f3bf 8f6f 	isb	sy
   11716:	f3bf 8f4f 	dsb	sy
   1171a:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   1171c:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   11720:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11724:	f04f 32ff 	mov.w	r2, #4294967295
   11728:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   1172a:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   1172e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11732:	f04f 0201 	mov.w	r2, #1
   11736:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   11738:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   1173c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11740:	f04f 0200 	mov.w	r2, #0
   11744:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   11746:	f7ef fa51 	bl	bec <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   1174a:	f002 fe59 	bl	14400 <xPortStartScheduler>
   1174e:	e00d      	b.n	1176c <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   11750:	687b      	ldr	r3, [r7, #4]
   11752:	f1b3 3fff 	cmp.w	r3, #4294967295
   11756:	d109      	bne.n	1176c <vTaskStartScheduler+0xac>
   11758:	f04f 0328 	mov.w	r3, #40	; 0x28
   1175c:	f383 8811 	msr	BASEPRI, r3
   11760:	f3bf 8f6f 	isb	sy
   11764:	f3bf 8f4f 	dsb	sy
   11768:	60fb      	str	r3, [r7, #12]
   1176a:	e7fe      	b.n	1176a <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   1176c:	f107 0710 	add.w	r7, r7, #16
   11770:	46bd      	mov	sp, r7
   11772:	bd80      	pop	{r7, pc}

00011774 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   11774:	b580      	push	{r7, lr}
   11776:	b082      	sub	sp, #8
   11778:	af00      	add	r7, sp, #0
   1177a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1177e:	f383 8811 	msr	BASEPRI, r3
   11782:	f3bf 8f6f 	isb	sy
   11786:	f3bf 8f4f 	dsb	sy
   1178a:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   1178c:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   11790:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11794:	f04f 0200 	mov.w	r2, #0
   11798:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   1179a:	f002 fecb 	bl	14534 <vPortEndScheduler>
}
   1179e:	f107 0708 	add.w	r7, r7, #8
   117a2:	46bd      	mov	sp, r7
   117a4:	bd80      	pop	{r7, pc}
   117a6:	bf00      	nop

000117a8 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   117a8:	b480      	push	{r7}
   117aa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   117ac:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   117b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117b4:	681b      	ldr	r3, [r3, #0]
   117b6:	f103 0201 	add.w	r2, r3, #1
   117ba:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   117be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117c2:	601a      	str	r2, [r3, #0]
}
   117c4:	46bd      	mov	sp, r7
   117c6:	bc80      	pop	{r7}
   117c8:	4770      	bx	lr
   117ca:	bf00      	nop

000117cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   117cc:	b580      	push	{r7, lr}
   117ce:	b084      	sub	sp, #16
   117d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   117d2:	f04f 0300 	mov.w	r3, #0
   117d6:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   117d8:	f04f 0300 	mov.w	r3, #0
   117dc:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   117de:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   117e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117e6:	681b      	ldr	r3, [r3, #0]
   117e8:	2b00      	cmp	r3, #0
   117ea:	d109      	bne.n	11800 <xTaskResumeAll+0x34>
   117ec:	f04f 0328 	mov.w	r3, #40	; 0x28
   117f0:	f383 8811 	msr	BASEPRI, r3
   117f4:	f3bf 8f6f 	isb	sy
   117f8:	f3bf 8f4f 	dsb	sy
   117fc:	60fb      	str	r3, [r7, #12]
   117fe:	e7fe      	b.n	117fe <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   11800:	f002 feb2 	bl	14568 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   11804:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11808:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1180c:	681b      	ldr	r3, [r3, #0]
   1180e:	f103 32ff 	add.w	r2, r3, #4294967295
   11812:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11816:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1181a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1181c:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11820:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11824:	681b      	ldr	r3, [r3, #0]
   11826:	2b00      	cmp	r3, #0
   11828:	f040 8098 	bne.w	1195c <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   1182c:	f642 43ac 	movw	r3, #11436	; 0x2cac
   11830:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11834:	681b      	ldr	r3, [r3, #0]
   11836:	2b00      	cmp	r3, #0
   11838:	f000 8090 	beq.w	1195c <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   1183c:	e04a      	b.n	118d4 <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1183e:	f642 436c 	movw	r3, #11372	; 0x2c6c
   11842:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11846:	68db      	ldr	r3, [r3, #12]
   11848:	68db      	ldr	r3, [r3, #12]
   1184a:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1184c:	683b      	ldr	r3, [r7, #0]
   1184e:	f103 0318 	add.w	r3, r3, #24
   11852:	4618      	mov	r0, r3
   11854:	f7fd fe4a 	bl	f4ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11858:	683b      	ldr	r3, [r7, #0]
   1185a:	f103 0304 	add.w	r3, r3, #4
   1185e:	4618      	mov	r0, r3
   11860:	f7fd fe44 	bl	f4ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11864:	683b      	ldr	r3, [r7, #0]
   11866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11868:	f04f 0201 	mov.w	r2, #1
   1186c:	fa02 f203 	lsl.w	r2, r2, r3
   11870:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11874:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11878:	681b      	ldr	r3, [r3, #0]
   1187a:	ea42 0203 	orr.w	r2, r2, r3
   1187e:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11882:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11886:	601a      	str	r2, [r3, #0]
   11888:	683b      	ldr	r3, [r7, #0]
   1188a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1188c:	4613      	mov	r3, r2
   1188e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11892:	4413      	add	r3, r2
   11894:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11898:	461a      	mov	r2, r3
   1189a:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   1189e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118a2:	441a      	add	r2, r3
   118a4:	683b      	ldr	r3, [r7, #0]
   118a6:	f103 0304 	add.w	r3, r3, #4
   118aa:	4610      	mov	r0, r2
   118ac:	4619      	mov	r1, r3
   118ae:	f7fd fdbf 	bl	f430 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   118b2:	683b      	ldr	r3, [r7, #0]
   118b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   118b6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   118ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118be:	681b      	ldr	r3, [r3, #0]
   118c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   118c2:	429a      	cmp	r2, r3
   118c4:	d306      	bcc.n	118d4 <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   118c6:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   118ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118ce:	f04f 0201 	mov.w	r2, #1
   118d2:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   118d4:	f642 436c 	movw	r3, #11372	; 0x2c6c
   118d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118dc:	681b      	ldr	r3, [r3, #0]
   118de:	2b00      	cmp	r3, #0
   118e0:	d1ad      	bne.n	1183e <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   118e2:	683b      	ldr	r3, [r7, #0]
   118e4:	2b00      	cmp	r3, #0
   118e6:	d001      	beq.n	118ec <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   118e8:	f000 ff1e 	bl	12728 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   118ec:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   118f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118f4:	681b      	ldr	r3, [r3, #0]
   118f6:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   118f8:	68bb      	ldr	r3, [r7, #8]
   118fa:	2b00      	cmp	r3, #0
   118fc:	d019      	beq.n	11932 <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   118fe:	f000 f93b 	bl	11b78 <xTaskIncrementTick>
   11902:	4603      	mov	r3, r0
   11904:	2b00      	cmp	r3, #0
   11906:	d006      	beq.n	11916 <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   11908:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   1190c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11910:	f04f 0201 	mov.w	r2, #1
   11914:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   11916:	68bb      	ldr	r3, [r7, #8]
   11918:	f103 33ff 	add.w	r3, r3, #4294967295
   1191c:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   1191e:	68bb      	ldr	r3, [r7, #8]
   11920:	2b00      	cmp	r3, #0
   11922:	d1ec      	bne.n	118fe <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   11924:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   11928:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1192c:	f04f 0200 	mov.w	r2, #0
   11930:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   11932:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11936:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1193a:	681b      	ldr	r3, [r3, #0]
   1193c:	2b00      	cmp	r3, #0
   1193e:	d00d      	beq.n	1195c <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   11940:	f04f 0301 	mov.w	r3, #1
   11944:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   11946:	f64e 5304 	movw	r3, #60676	; 0xed04
   1194a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1194e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11952:	601a      	str	r2, [r3, #0]
   11954:	f3bf 8f4f 	dsb	sy
   11958:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   1195c:	f002 fe3c 	bl	145d8 <vPortExitCritical>

	return xAlreadyYielded;
   11960:	687b      	ldr	r3, [r7, #4]
}
   11962:	4618      	mov	r0, r3
   11964:	f107 0710 	add.w	r7, r7, #16
   11968:	46bd      	mov	sp, r7
   1196a:	bd80      	pop	{r7, pc}

0001196c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   1196c:	b480      	push	{r7}
   1196e:	b083      	sub	sp, #12
   11970:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   11972:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   11976:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1197a:	681b      	ldr	r3, [r3, #0]
   1197c:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   1197e:	687b      	ldr	r3, [r7, #4]
}
   11980:	4618      	mov	r0, r3
   11982:	f107 070c 	add.w	r7, r7, #12
   11986:	46bd      	mov	sp, r7
   11988:	bc80      	pop	{r7}
   1198a:	4770      	bx	lr

0001198c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   1198c:	b580      	push	{r7, lr}
   1198e:	b082      	sub	sp, #8
   11990:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   11992:	f002 fecd 	bl	14730 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   11996:	f04f 0300 	mov.w	r3, #0
   1199a:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   1199c:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   119a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119a4:	681b      	ldr	r3, [r3, #0]
   119a6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   119a8:	683b      	ldr	r3, [r7, #0]
}
   119aa:	4618      	mov	r0, r3
   119ac:	f107 0708 	add.w	r7, r7, #8
   119b0:	46bd      	mov	sp, r7
   119b2:	bd80      	pop	{r7, pc}

000119b4 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   119b4:	b480      	push	{r7}
   119b6:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   119b8:	f642 43ac 	movw	r3, #11436	; 0x2cac
   119bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119c0:	681b      	ldr	r3, [r3, #0]
}
   119c2:	4618      	mov	r0, r3
   119c4:	46bd      	mov	sp, r7
   119c6:	bc80      	pop	{r7}
   119c8:	4770      	bx	lr
   119ca:	bf00      	nop

000119cc <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   119cc:	b480      	push	{r7}
   119ce:	b085      	sub	sp, #20
   119d0:	af00      	add	r7, sp, #0
   119d2:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   119d4:	687b      	ldr	r3, [r7, #4]
   119d6:	2b00      	cmp	r3, #0
   119d8:	d105      	bne.n	119e6 <pcTaskGetName+0x1a>
   119da:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   119de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119e2:	681b      	ldr	r3, [r3, #0]
   119e4:	e000      	b.n	119e8 <pcTaskGetName+0x1c>
   119e6:	687b      	ldr	r3, [r7, #4]
   119e8:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   119ea:	68bb      	ldr	r3, [r7, #8]
   119ec:	2b00      	cmp	r3, #0
   119ee:	d109      	bne.n	11a04 <pcTaskGetName+0x38>
   119f0:	f04f 0328 	mov.w	r3, #40	; 0x28
   119f4:	f383 8811 	msr	BASEPRI, r3
   119f8:	f3bf 8f6f 	isb	sy
   119fc:	f3bf 8f4f 	dsb	sy
   11a00:	60fb      	str	r3, [r7, #12]
   11a02:	e7fe      	b.n	11a02 <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   11a04:	68bb      	ldr	r3, [r7, #8]
   11a06:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   11a0a:	4618      	mov	r0, r3
   11a0c:	f107 0714 	add.w	r7, r7, #20
   11a10:	46bd      	mov	sp, r7
   11a12:	bc80      	pop	{r7}
   11a14:	4770      	bx	lr
   11a16:	bf00      	nop

00011a18 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   11a18:	b580      	push	{r7, lr}
   11a1a:	b086      	sub	sp, #24
   11a1c:	af00      	add	r7, sp, #0
   11a1e:	60f8      	str	r0, [r7, #12]
   11a20:	60b9      	str	r1, [r7, #8]
   11a22:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   11a24:	f04f 0300 	mov.w	r3, #0
   11a28:	613b      	str	r3, [r7, #16]
   11a2a:	f04f 0305 	mov.w	r3, #5
   11a2e:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   11a30:	f7ff feba 	bl	117a8 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   11a34:	f642 43ac 	movw	r3, #11436	; 0x2cac
   11a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a3c:	681b      	ldr	r3, [r3, #0]
   11a3e:	68ba      	ldr	r2, [r7, #8]
   11a40:	429a      	cmp	r2, r3
   11a42:	f0c0 8091 	bcc.w	11b68 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   11a46:	697b      	ldr	r3, [r7, #20]
   11a48:	f103 33ff 	add.w	r3, r3, #4294967295
   11a4c:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   11a4e:	693a      	ldr	r2, [r7, #16]
   11a50:	4613      	mov	r3, r2
   11a52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11a56:	4413      	add	r3, r2
   11a58:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a5c:	461a      	mov	r2, r3
   11a5e:	68fb      	ldr	r3, [r7, #12]
   11a60:	eb02 0103 	add.w	r1, r2, r3
   11a64:	697a      	ldr	r2, [r7, #20]
   11a66:	4613      	mov	r3, r2
   11a68:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a6c:	4413      	add	r3, r2
   11a6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a72:	461a      	mov	r2, r3
   11a74:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a7c:	4413      	add	r3, r2
   11a7e:	4608      	mov	r0, r1
   11a80:	4619      	mov	r1, r3
   11a82:	f04f 0201 	mov.w	r2, #1
   11a86:	f000 fdc3 	bl	12610 <prvListTasksWithinSingleList>
   11a8a:	4603      	mov	r3, r0
   11a8c:	693a      	ldr	r2, [r7, #16]
   11a8e:	4413      	add	r3, r2
   11a90:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11a92:	697b      	ldr	r3, [r7, #20]
   11a94:	2b00      	cmp	r3, #0
   11a96:	d1d6      	bne.n	11a46 <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   11a98:	693a      	ldr	r2, [r7, #16]
   11a9a:	4613      	mov	r3, r2
   11a9c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11aa0:	4413      	add	r3, r2
   11aa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11aa6:	461a      	mov	r2, r3
   11aa8:	68fb      	ldr	r3, [r7, #12]
   11aaa:	441a      	add	r2, r3
   11aac:	f642 4364 	movw	r3, #11364	; 0x2c64
   11ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ab4:	681b      	ldr	r3, [r3, #0]
   11ab6:	4610      	mov	r0, r2
   11ab8:	4619      	mov	r1, r3
   11aba:	f04f 0202 	mov.w	r2, #2
   11abe:	f000 fda7 	bl	12610 <prvListTasksWithinSingleList>
   11ac2:	4603      	mov	r3, r0
   11ac4:	693a      	ldr	r2, [r7, #16]
   11ac6:	4413      	add	r3, r2
   11ac8:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   11aca:	693a      	ldr	r2, [r7, #16]
   11acc:	4613      	mov	r3, r2
   11ace:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11ad2:	4413      	add	r3, r2
   11ad4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ad8:	461a      	mov	r2, r3
   11ada:	68fb      	ldr	r3, [r7, #12]
   11adc:	441a      	add	r2, r3
   11ade:	f642 4368 	movw	r3, #11368	; 0x2c68
   11ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ae6:	681b      	ldr	r3, [r3, #0]
   11ae8:	4610      	mov	r0, r2
   11aea:	4619      	mov	r1, r3
   11aec:	f04f 0202 	mov.w	r2, #2
   11af0:	f000 fd8e 	bl	12610 <prvListTasksWithinSingleList>
   11af4:	4603      	mov	r3, r0
   11af6:	693a      	ldr	r2, [r7, #16]
   11af8:	4413      	add	r3, r2
   11afa:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   11afc:	693a      	ldr	r2, [r7, #16]
   11afe:	4613      	mov	r3, r2
   11b00:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11b04:	4413      	add	r3, r2
   11b06:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b0a:	461a      	mov	r2, r3
   11b0c:	68fb      	ldr	r3, [r7, #12]
   11b0e:	4413      	add	r3, r2
   11b10:	4618      	mov	r0, r3
   11b12:	f642 4180 	movw	r1, #11392	; 0x2c80
   11b16:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11b1a:	f04f 0204 	mov.w	r2, #4
   11b1e:	f000 fd77 	bl	12610 <prvListTasksWithinSingleList>
   11b22:	4603      	mov	r3, r0
   11b24:	693a      	ldr	r2, [r7, #16]
   11b26:	4413      	add	r3, r2
   11b28:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   11b2a:	693a      	ldr	r2, [r7, #16]
   11b2c:	4613      	mov	r3, r2
   11b2e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11b32:	4413      	add	r3, r2
   11b34:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b38:	461a      	mov	r2, r3
   11b3a:	68fb      	ldr	r3, [r7, #12]
   11b3c:	4413      	add	r3, r2
   11b3e:	4618      	mov	r0, r3
   11b40:	f642 4198 	movw	r1, #11416	; 0x2c98
   11b44:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11b48:	f04f 0203 	mov.w	r2, #3
   11b4c:	f000 fd60 	bl	12610 <prvListTasksWithinSingleList>
   11b50:	4603      	mov	r3, r0
   11b52:	693a      	ldr	r2, [r7, #16]
   11b54:	4413      	add	r3, r2
   11b56:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   11b58:	687b      	ldr	r3, [r7, #4]
   11b5a:	2b00      	cmp	r3, #0
   11b5c:	d004      	beq.n	11b68 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11b5e:	f7ef f859 	bl	c14 <ulGetRunTimeCounterValue>
   11b62:	4602      	mov	r2, r0
   11b64:	687b      	ldr	r3, [r7, #4]
   11b66:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   11b68:	f7ff fe30 	bl	117cc <xTaskResumeAll>

		return uxTask;
   11b6c:	693b      	ldr	r3, [r7, #16]
	}
   11b6e:	4618      	mov	r0, r3
   11b70:	f107 0718 	add.w	r7, r7, #24
   11b74:	46bd      	mov	sp, r7
   11b76:	bd80      	pop	{r7, pc}

00011b78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   11b78:	b580      	push	{r7, lr}
   11b7a:	b086      	sub	sp, #24
   11b7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   11b7e:	f04f 0300 	mov.w	r3, #0
   11b82:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11b84:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b8c:	681b      	ldr	r3, [r3, #0]
   11b8e:	2b00      	cmp	r3, #0
   11b90:	f040 80d5 	bne.w	11d3e <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   11b94:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   11b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b9c:	681b      	ldr	r3, [r3, #0]
   11b9e:	f103 0301 	add.w	r3, r3, #1
   11ba2:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   11ba4:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   11ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bac:	68fa      	ldr	r2, [r7, #12]
   11bae:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   11bb0:	68fb      	ldr	r3, [r7, #12]
   11bb2:	2b00      	cmp	r3, #0
   11bb4:	d135      	bne.n	11c22 <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   11bb6:	f642 4364 	movw	r3, #11364	; 0x2c64
   11bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bbe:	681b      	ldr	r3, [r3, #0]
   11bc0:	681b      	ldr	r3, [r3, #0]
   11bc2:	2b00      	cmp	r3, #0
   11bc4:	d009      	beq.n	11bda <xTaskIncrementTick+0x62>
   11bc6:	f04f 0328 	mov.w	r3, #40	; 0x28
   11bca:	f383 8811 	msr	BASEPRI, r3
   11bce:	f3bf 8f6f 	isb	sy
   11bd2:	f3bf 8f4f 	dsb	sy
   11bd6:	617b      	str	r3, [r7, #20]
   11bd8:	e7fe      	b.n	11bd8 <xTaskIncrementTick+0x60>
   11bda:	f642 4364 	movw	r3, #11364	; 0x2c64
   11bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11be2:	681b      	ldr	r3, [r3, #0]
   11be4:	613b      	str	r3, [r7, #16]
   11be6:	f642 4368 	movw	r3, #11368	; 0x2c68
   11bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bee:	681a      	ldr	r2, [r3, #0]
   11bf0:	f642 4364 	movw	r3, #11364	; 0x2c64
   11bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bf8:	601a      	str	r2, [r3, #0]
   11bfa:	f642 4368 	movw	r3, #11368	; 0x2c68
   11bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c02:	693a      	ldr	r2, [r7, #16]
   11c04:	601a      	str	r2, [r3, #0]
   11c06:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   11c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c0e:	681b      	ldr	r3, [r3, #0]
   11c10:	f103 0201 	add.w	r2, r3, #1
   11c14:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   11c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c1c:	601a      	str	r2, [r3, #0]
   11c1e:	f000 fd83 	bl	12728 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   11c22:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   11c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c2a:	681b      	ldr	r3, [r3, #0]
   11c2c:	68fa      	ldr	r2, [r7, #12]
   11c2e:	429a      	cmp	r2, r3
   11c30:	d36c      	bcc.n	11d0c <xTaskIncrementTick+0x194>
   11c32:	e000      	b.n	11c36 <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11c34:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   11c36:	f642 4364 	movw	r3, #11364	; 0x2c64
   11c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c3e:	681b      	ldr	r3, [r3, #0]
   11c40:	681b      	ldr	r3, [r3, #0]
   11c42:	2b00      	cmp	r3, #0
   11c44:	d107      	bne.n	11c56 <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11c46:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   11c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c4e:	f04f 32ff 	mov.w	r2, #4294967295
   11c52:	601a      	str	r2, [r3, #0]
					break;
   11c54:	e05a      	b.n	11d0c <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11c56:	f642 4364 	movw	r3, #11364	; 0x2c64
   11c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c5e:	681b      	ldr	r3, [r3, #0]
   11c60:	68db      	ldr	r3, [r3, #12]
   11c62:	68db      	ldr	r3, [r3, #12]
   11c64:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   11c66:	683b      	ldr	r3, [r7, #0]
   11c68:	685b      	ldr	r3, [r3, #4]
   11c6a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   11c6c:	68fa      	ldr	r2, [r7, #12]
   11c6e:	687b      	ldr	r3, [r7, #4]
   11c70:	429a      	cmp	r2, r3
   11c72:	d206      	bcs.n	11c82 <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   11c74:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   11c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c7c:	687a      	ldr	r2, [r7, #4]
   11c7e:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   11c80:	e044      	b.n	11d0c <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11c82:	683b      	ldr	r3, [r7, #0]
   11c84:	f103 0304 	add.w	r3, r3, #4
   11c88:	4618      	mov	r0, r3
   11c8a:	f7fd fc2f 	bl	f4ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   11c8e:	683b      	ldr	r3, [r7, #0]
   11c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11c92:	2b00      	cmp	r3, #0
   11c94:	d005      	beq.n	11ca2 <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11c96:	683b      	ldr	r3, [r7, #0]
   11c98:	f103 0318 	add.w	r3, r3, #24
   11c9c:	4618      	mov	r0, r3
   11c9e:	f7fd fc25 	bl	f4ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   11ca2:	683b      	ldr	r3, [r7, #0]
   11ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11ca6:	f04f 0201 	mov.w	r2, #1
   11caa:	fa02 f203 	lsl.w	r2, r2, r3
   11cae:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cb6:	681b      	ldr	r3, [r3, #0]
   11cb8:	ea42 0203 	orr.w	r2, r2, r3
   11cbc:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cc4:	601a      	str	r2, [r3, #0]
   11cc6:	683b      	ldr	r3, [r7, #0]
   11cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11cca:	4613      	mov	r3, r2
   11ccc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cd0:	4413      	add	r3, r2
   11cd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cd6:	461a      	mov	r2, r3
   11cd8:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ce0:	441a      	add	r2, r3
   11ce2:	683b      	ldr	r3, [r7, #0]
   11ce4:	f103 0304 	add.w	r3, r3, #4
   11ce8:	4610      	mov	r0, r2
   11cea:	4619      	mov	r1, r3
   11cec:	f7fd fba0 	bl	f430 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11cf0:	683b      	ldr	r3, [r7, #0]
   11cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11cf4:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cfc:	681b      	ldr	r3, [r3, #0]
   11cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11d00:	429a      	cmp	r2, r3
   11d02:	d397      	bcc.n	11c34 <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   11d04:	f04f 0301 	mov.w	r3, #1
   11d08:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11d0a:	e794      	b.n	11c36 <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   11d0c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d14:	681b      	ldr	r3, [r3, #0]
   11d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11d18:	4613      	mov	r3, r2
   11d1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d1e:	4413      	add	r3, r2
   11d20:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d24:	461a      	mov	r2, r3
   11d26:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d2e:	4413      	add	r3, r2
   11d30:	681b      	ldr	r3, [r3, #0]
   11d32:	2b01      	cmp	r3, #1
   11d34:	d910      	bls.n	11d58 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   11d36:	f04f 0301 	mov.w	r3, #1
   11d3a:	60bb      	str	r3, [r7, #8]
   11d3c:	e00d      	b.n	11d5a <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   11d3e:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   11d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d46:	681b      	ldr	r3, [r3, #0]
   11d48:	f103 0201 	add.w	r2, r3, #1
   11d4c:	f642 43bc 	movw	r3, #11452	; 0x2cbc
   11d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d54:	601a      	str	r2, [r3, #0]
   11d56:	e000      	b.n	11d5a <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   11d58:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   11d5a:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d62:	681b      	ldr	r3, [r3, #0]
   11d64:	2b00      	cmp	r3, #0
   11d66:	d002      	beq.n	11d6e <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   11d68:	f04f 0301 	mov.w	r3, #1
   11d6c:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   11d6e:	68bb      	ldr	r3, [r7, #8]
}
   11d70:	4618      	mov	r0, r3
   11d72:	f107 0718 	add.w	r7, r7, #24
   11d76:	46bd      	mov	sp, r7
   11d78:	bd80      	pop	{r7, pc}
   11d7a:	bf00      	nop

00011d7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   11d7c:	b580      	push	{r7, lr}
   11d7e:	b088      	sub	sp, #32
   11d80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   11d82:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d8a:	681b      	ldr	r3, [r3, #0]
   11d8c:	2b00      	cmp	r3, #0
   11d8e:	d007      	beq.n	11da0 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   11d90:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d98:	f04f 0201 	mov.w	r2, #1
   11d9c:	601a      	str	r2, [r3, #0]
   11d9e:	e0bc      	b.n	11f1a <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   11da0:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   11da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11da8:	f04f 0200 	mov.w	r2, #0
   11dac:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11dae:	f7ee ff31 	bl	c14 <ulGetRunTimeCounterValue>
   11db2:	4602      	mov	r2, r0
   11db4:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dbc:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   11dbe:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dc6:	681a      	ldr	r2, [r3, #0]
   11dc8:	f642 43d8 	movw	r3, #11480	; 0x2cd8
   11dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dd0:	681b      	ldr	r3, [r3, #0]
   11dd2:	429a      	cmp	r2, r3
   11dd4:	d913      	bls.n	11dfe <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   11dd6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dde:	681a      	ldr	r2, [r3, #0]
   11de0:	6d11      	ldr	r1, [r2, #80]	; 0x50
   11de2:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dea:	6818      	ldr	r0, [r3, #0]
   11dec:	f642 43d8 	movw	r3, #11480	; 0x2cd8
   11df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11df4:	681b      	ldr	r3, [r3, #0]
   11df6:	ebc3 0300 	rsb	r3, r3, r0
   11dfa:	440b      	add	r3, r1
   11dfc:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   11dfe:	f642 43dc 	movw	r3, #11484	; 0x2cdc
   11e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e06:	681a      	ldr	r2, [r3, #0]
   11e08:	f642 43d8 	movw	r3, #11480	; 0x2cd8
   11e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e10:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   11e12:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e1a:	681b      	ldr	r3, [r3, #0]
   11e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   11e1e:	607b      	str	r3, [r7, #4]
   11e20:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   11e24:	60bb      	str	r3, [r7, #8]
   11e26:	687b      	ldr	r3, [r7, #4]
   11e28:	681a      	ldr	r2, [r3, #0]
   11e2a:	68bb      	ldr	r3, [r7, #8]
   11e2c:	429a      	cmp	r2, r3
   11e2e:	d114      	bne.n	11e5a <vTaskSwitchContext+0xde>
   11e30:	687b      	ldr	r3, [r7, #4]
   11e32:	f103 0304 	add.w	r3, r3, #4
   11e36:	681a      	ldr	r2, [r3, #0]
   11e38:	68bb      	ldr	r3, [r7, #8]
   11e3a:	429a      	cmp	r2, r3
   11e3c:	d10d      	bne.n	11e5a <vTaskSwitchContext+0xde>
   11e3e:	687b      	ldr	r3, [r7, #4]
   11e40:	f103 0308 	add.w	r3, r3, #8
   11e44:	681a      	ldr	r2, [r3, #0]
   11e46:	68bb      	ldr	r3, [r7, #8]
   11e48:	429a      	cmp	r2, r3
   11e4a:	d106      	bne.n	11e5a <vTaskSwitchContext+0xde>
   11e4c:	687b      	ldr	r3, [r7, #4]
   11e4e:	f103 030c 	add.w	r3, r3, #12
   11e52:	681a      	ldr	r2, [r3, #0]
   11e54:	68bb      	ldr	r3, [r7, #8]
   11e56:	429a      	cmp	r2, r3
   11e58:	d00f      	beq.n	11e7a <vTaskSwitchContext+0xfe>
   11e5a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e62:	681a      	ldr	r2, [r3, #0]
   11e64:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e6c:	681b      	ldr	r3, [r3, #0]
   11e6e:	f103 0334 	add.w	r3, r3, #52	; 0x34
   11e72:	4610      	mov	r0, r2
   11e74:	4619      	mov	r1, r3
   11e76:	f7ee fe85 	bl	b84 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11e7a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   11e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e82:	681b      	ldr	r3, [r3, #0]
   11e84:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   11e86:	697b      	ldr	r3, [r7, #20]
   11e88:	fab3 f383 	clz	r3, r3
   11e8c:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   11e8e:	7efb      	ldrb	r3, [r7, #27]
   11e90:	f1c3 031f 	rsb	r3, r3, #31
   11e94:	60fb      	str	r3, [r7, #12]
   11e96:	68fa      	ldr	r2, [r7, #12]
   11e98:	4613      	mov	r3, r2
   11e9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11e9e:	4413      	add	r3, r2
   11ea0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ea4:	461a      	mov	r2, r3
   11ea6:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11eae:	4413      	add	r3, r2
   11eb0:	681b      	ldr	r3, [r3, #0]
   11eb2:	2b00      	cmp	r3, #0
   11eb4:	d109      	bne.n	11eca <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11eb6:	f04f 0328 	mov.w	r3, #40	; 0x28
   11eba:	f383 8811 	msr	BASEPRI, r3
   11ebe:	f3bf 8f6f 	isb	sy
   11ec2:	f3bf 8f4f 	dsb	sy
   11ec6:	61fb      	str	r3, [r7, #28]
   11ec8:	e7fe      	b.n	11ec8 <vTaskSwitchContext+0x14c>
   11eca:	68fa      	ldr	r2, [r7, #12]
   11ecc:	4613      	mov	r3, r2
   11ece:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ed2:	4413      	add	r3, r2
   11ed4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ed8:	461a      	mov	r2, r3
   11eda:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   11ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ee2:	4413      	add	r3, r2
   11ee4:	613b      	str	r3, [r7, #16]
   11ee6:	693b      	ldr	r3, [r7, #16]
   11ee8:	685b      	ldr	r3, [r3, #4]
   11eea:	685a      	ldr	r2, [r3, #4]
   11eec:	693b      	ldr	r3, [r7, #16]
   11eee:	605a      	str	r2, [r3, #4]
   11ef0:	693b      	ldr	r3, [r7, #16]
   11ef2:	685a      	ldr	r2, [r3, #4]
   11ef4:	693b      	ldr	r3, [r7, #16]
   11ef6:	f103 0308 	add.w	r3, r3, #8
   11efa:	429a      	cmp	r2, r3
   11efc:	d104      	bne.n	11f08 <vTaskSwitchContext+0x18c>
   11efe:	693b      	ldr	r3, [r7, #16]
   11f00:	685b      	ldr	r3, [r3, #4]
   11f02:	685a      	ldr	r2, [r3, #4]
   11f04:	693b      	ldr	r3, [r7, #16]
   11f06:	605a      	str	r2, [r3, #4]
   11f08:	693b      	ldr	r3, [r7, #16]
   11f0a:	685b      	ldr	r3, [r3, #4]
   11f0c:	68db      	ldr	r3, [r3, #12]
   11f0e:	461a      	mov	r2, r3
   11f10:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f18:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   11f1a:	f107 0720 	add.w	r7, r7, #32
   11f1e:	46bd      	mov	sp, r7
   11f20:	bd80      	pop	{r7, pc}
   11f22:	bf00      	nop

00011f24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   11f24:	b580      	push	{r7, lr}
   11f26:	b084      	sub	sp, #16
   11f28:	af00      	add	r7, sp, #0
   11f2a:	6078      	str	r0, [r7, #4]
   11f2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   11f2e:	687b      	ldr	r3, [r7, #4]
   11f30:	2b00      	cmp	r3, #0
   11f32:	d109      	bne.n	11f48 <vTaskPlaceOnEventList+0x24>
   11f34:	f04f 0328 	mov.w	r3, #40	; 0x28
   11f38:	f383 8811 	msr	BASEPRI, r3
   11f3c:	f3bf 8f6f 	isb	sy
   11f40:	f3bf 8f4f 	dsb	sy
   11f44:	60fb      	str	r3, [r7, #12]
   11f46:	e7fe      	b.n	11f46 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11f48:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f50:	681b      	ldr	r3, [r3, #0]
   11f52:	f103 0318 	add.w	r3, r3, #24
   11f56:	6878      	ldr	r0, [r7, #4]
   11f58:	4619      	mov	r1, r3
   11f5a:	f7fd fa8d 	bl	f478 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11f5e:	6838      	ldr	r0, [r7, #0]
   11f60:	f04f 0101 	mov.w	r1, #1
   11f64:	f001 fb6a 	bl	1363c <prvAddCurrentTaskToDelayedList>
}
   11f68:	f107 0710 	add.w	r7, r7, #16
   11f6c:	46bd      	mov	sp, r7
   11f6e:	bd80      	pop	{r7, pc}

00011f70 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11f70:	b580      	push	{r7, lr}
   11f72:	b086      	sub	sp, #24
   11f74:	af00      	add	r7, sp, #0
   11f76:	60f8      	str	r0, [r7, #12]
   11f78:	60b9      	str	r1, [r7, #8]
   11f7a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   11f7c:	68fb      	ldr	r3, [r7, #12]
   11f7e:	2b00      	cmp	r3, #0
   11f80:	d109      	bne.n	11f96 <vTaskPlaceOnUnorderedEventList+0x26>
   11f82:	f04f 0328 	mov.w	r3, #40	; 0x28
   11f86:	f383 8811 	msr	BASEPRI, r3
   11f8a:	f3bf 8f6f 	isb	sy
   11f8e:	f3bf 8f4f 	dsb	sy
   11f92:	613b      	str	r3, [r7, #16]
   11f94:	e7fe      	b.n	11f94 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   11f96:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   11f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f9e:	681b      	ldr	r3, [r3, #0]
   11fa0:	2b00      	cmp	r3, #0
   11fa2:	d109      	bne.n	11fb8 <vTaskPlaceOnUnorderedEventList+0x48>
   11fa4:	f04f 0328 	mov.w	r3, #40	; 0x28
   11fa8:	f383 8811 	msr	BASEPRI, r3
   11fac:	f3bf 8f6f 	isb	sy
   11fb0:	f3bf 8f4f 	dsb	sy
   11fb4:	617b      	str	r3, [r7, #20]
   11fb6:	e7fe      	b.n	11fb6 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11fb8:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fc0:	681b      	ldr	r3, [r3, #0]
   11fc2:	68ba      	ldr	r2, [r7, #8]
   11fc4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   11fc8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11fca:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   11fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fd2:	681b      	ldr	r3, [r3, #0]
   11fd4:	f103 0318 	add.w	r3, r3, #24
   11fd8:	68f8      	ldr	r0, [r7, #12]
   11fda:	4619      	mov	r1, r3
   11fdc:	f7fd fa28 	bl	f430 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11fe0:	6878      	ldr	r0, [r7, #4]
   11fe2:	f04f 0101 	mov.w	r1, #1
   11fe6:	f001 fb29 	bl	1363c <prvAddCurrentTaskToDelayedList>
}
   11fea:	f107 0718 	add.w	r7, r7, #24
   11fee:	46bd      	mov	sp, r7
   11ff0:	bd80      	pop	{r7, pc}
   11ff2:	bf00      	nop

00011ff4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11ff4:	b580      	push	{r7, lr}
   11ff6:	b086      	sub	sp, #24
   11ff8:	af00      	add	r7, sp, #0
   11ffa:	60f8      	str	r0, [r7, #12]
   11ffc:	60b9      	str	r1, [r7, #8]
   11ffe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   12000:	68fb      	ldr	r3, [r7, #12]
   12002:	2b00      	cmp	r3, #0
   12004:	d109      	bne.n	1201a <vTaskPlaceOnEventListRestricted+0x26>
   12006:	f04f 0328 	mov.w	r3, #40	; 0x28
   1200a:	f383 8811 	msr	BASEPRI, r3
   1200e:	f3bf 8f6f 	isb	sy
   12012:	f3bf 8f4f 	dsb	sy
   12016:	617b      	str	r3, [r7, #20]
   12018:	e7fe      	b.n	12018 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   1201a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1201e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12022:	681b      	ldr	r3, [r3, #0]
   12024:	f103 0318 	add.w	r3, r3, #24
   12028:	68f8      	ldr	r0, [r7, #12]
   1202a:	4619      	mov	r1, r3
   1202c:	f7fd fa00 	bl	f430 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   12030:	687b      	ldr	r3, [r7, #4]
   12032:	2b00      	cmp	r3, #0
   12034:	d002      	beq.n	1203c <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   12036:	f04f 33ff 	mov.w	r3, #4294967295
   1203a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   1203c:	68b8      	ldr	r0, [r7, #8]
   1203e:	6879      	ldr	r1, [r7, #4]
   12040:	f001 fafc 	bl	1363c <prvAddCurrentTaskToDelayedList>
	}
   12044:	f107 0718 	add.w	r7, r7, #24
   12048:	46bd      	mov	sp, r7
   1204a:	bd80      	pop	{r7, pc}

0001204c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   1204c:	b580      	push	{r7, lr}
   1204e:	b086      	sub	sp, #24
   12050:	af00      	add	r7, sp, #0
   12052:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12054:	687b      	ldr	r3, [r7, #4]
   12056:	68db      	ldr	r3, [r3, #12]
   12058:	68db      	ldr	r3, [r3, #12]
   1205a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   1205c:	68fb      	ldr	r3, [r7, #12]
   1205e:	2b00      	cmp	r3, #0
   12060:	d109      	bne.n	12076 <xTaskRemoveFromEventList+0x2a>
   12062:	f04f 0328 	mov.w	r3, #40	; 0x28
   12066:	f383 8811 	msr	BASEPRI, r3
   1206a:	f3bf 8f6f 	isb	sy
   1206e:	f3bf 8f4f 	dsb	sy
   12072:	617b      	str	r3, [r7, #20]
   12074:	e7fe      	b.n	12074 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   12076:	68fb      	ldr	r3, [r7, #12]
   12078:	f103 0318 	add.w	r3, r3, #24
   1207c:	4618      	mov	r0, r3
   1207e:	f7fd fa35 	bl	f4ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12082:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   12086:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1208a:	681b      	ldr	r3, [r3, #0]
   1208c:	2b00      	cmp	r3, #0
   1208e:	d12d      	bne.n	120ec <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   12090:	68fb      	ldr	r3, [r7, #12]
   12092:	f103 0304 	add.w	r3, r3, #4
   12096:	4618      	mov	r0, r3
   12098:	f7fd fa28 	bl	f4ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   1209c:	68fb      	ldr	r3, [r7, #12]
   1209e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   120a0:	f04f 0201 	mov.w	r2, #1
   120a4:	fa02 f203 	lsl.w	r2, r2, r3
   120a8:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   120ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120b0:	681b      	ldr	r3, [r3, #0]
   120b2:	ea42 0203 	orr.w	r2, r2, r3
   120b6:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   120ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120be:	601a      	str	r2, [r3, #0]
   120c0:	68fb      	ldr	r3, [r7, #12]
   120c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   120c4:	4613      	mov	r3, r2
   120c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   120ca:	4413      	add	r3, r2
   120cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   120d0:	461a      	mov	r2, r3
   120d2:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   120d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120da:	441a      	add	r2, r3
   120dc:	68fb      	ldr	r3, [r7, #12]
   120de:	f103 0304 	add.w	r3, r3, #4
   120e2:	4610      	mov	r0, r2
   120e4:	4619      	mov	r1, r3
   120e6:	f7fd f9a3 	bl	f430 <vListInsertEnd>
   120ea:	e009      	b.n	12100 <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   120ec:	68fb      	ldr	r3, [r7, #12]
   120ee:	f103 0318 	add.w	r3, r3, #24
   120f2:	f642 406c 	movw	r0, #11372	; 0x2c6c
   120f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   120fa:	4619      	mov	r1, r3
   120fc:	f7fd f998 	bl	f430 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   12100:	68fb      	ldr	r3, [r7, #12]
   12102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12104:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12108:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1210c:	681b      	ldr	r3, [r3, #0]
   1210e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12110:	429a      	cmp	r2, r3
   12112:	d90a      	bls.n	1212a <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   12114:	f04f 0301 	mov.w	r3, #1
   12118:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   1211a:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   1211e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12122:	f04f 0201 	mov.w	r2, #1
   12126:	601a      	str	r2, [r3, #0]
   12128:	e002      	b.n	12130 <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   1212a:	f04f 0300 	mov.w	r3, #0
   1212e:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   12130:	693b      	ldr	r3, [r7, #16]
}
   12132:	4618      	mov	r0, r3
   12134:	f107 0718 	add.w	r7, r7, #24
   12138:	46bd      	mov	sp, r7
   1213a:	bd80      	pop	{r7, pc}

0001213c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   1213c:	b580      	push	{r7, lr}
   1213e:	b086      	sub	sp, #24
   12140:	af00      	add	r7, sp, #0
   12142:	6078      	str	r0, [r7, #4]
   12144:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   12146:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   1214a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1214e:	681b      	ldr	r3, [r3, #0]
   12150:	2b00      	cmp	r3, #0
   12152:	d109      	bne.n	12168 <vTaskRemoveFromUnorderedEventList+0x2c>
   12154:	f04f 0328 	mov.w	r3, #40	; 0x28
   12158:	f383 8811 	msr	BASEPRI, r3
   1215c:	f3bf 8f6f 	isb	sy
   12160:	f3bf 8f4f 	dsb	sy
   12164:	613b      	str	r3, [r7, #16]
   12166:	e7fe      	b.n	12166 <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   12168:	683b      	ldr	r3, [r7, #0]
   1216a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   1216e:	687b      	ldr	r3, [r7, #4]
   12170:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12172:	687b      	ldr	r3, [r7, #4]
   12174:	68db      	ldr	r3, [r3, #12]
   12176:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   12178:	68fb      	ldr	r3, [r7, #12]
   1217a:	2b00      	cmp	r3, #0
   1217c:	d109      	bne.n	12192 <vTaskRemoveFromUnorderedEventList+0x56>
   1217e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12182:	f383 8811 	msr	BASEPRI, r3
   12186:	f3bf 8f6f 	isb	sy
   1218a:	f3bf 8f4f 	dsb	sy
   1218e:	617b      	str	r3, [r7, #20]
   12190:	e7fe      	b.n	12190 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   12192:	6878      	ldr	r0, [r7, #4]
   12194:	f7fd f9aa 	bl	f4ec <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   12198:	68fb      	ldr	r3, [r7, #12]
   1219a:	f103 0304 	add.w	r3, r3, #4
   1219e:	4618      	mov	r0, r3
   121a0:	f7fd f9a4 	bl	f4ec <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   121a4:	68fb      	ldr	r3, [r7, #12]
   121a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   121a8:	f04f 0201 	mov.w	r2, #1
   121ac:	fa02 f203 	lsl.w	r2, r2, r3
   121b0:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   121b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121b8:	681b      	ldr	r3, [r3, #0]
   121ba:	ea42 0203 	orr.w	r2, r2, r3
   121be:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   121c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121c6:	601a      	str	r2, [r3, #0]
   121c8:	68fb      	ldr	r3, [r7, #12]
   121ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   121cc:	4613      	mov	r3, r2
   121ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   121d2:	4413      	add	r3, r2
   121d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   121d8:	461a      	mov	r2, r3
   121da:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   121de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121e2:	441a      	add	r2, r3
   121e4:	68fb      	ldr	r3, [r7, #12]
   121e6:	f103 0304 	add.w	r3, r3, #4
   121ea:	4610      	mov	r0, r2
   121ec:	4619      	mov	r1, r3
   121ee:	f7fd f91f 	bl	f430 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   121f2:	68fb      	ldr	r3, [r7, #12]
   121f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   121f6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   121fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121fe:	681b      	ldr	r3, [r3, #0]
   12200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12202:	429a      	cmp	r2, r3
   12204:	d906      	bls.n	12214 <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   12206:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   1220a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1220e:	f04f 0201 	mov.w	r2, #1
   12212:	601a      	str	r2, [r3, #0]
	}
}
   12214:	f107 0718 	add.w	r7, r7, #24
   12218:	46bd      	mov	sp, r7
   1221a:	bd80      	pop	{r7, pc}

0001221c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   1221c:	b580      	push	{r7, lr}
   1221e:	b084      	sub	sp, #16
   12220:	af00      	add	r7, sp, #0
   12222:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   12224:	687b      	ldr	r3, [r7, #4]
   12226:	2b00      	cmp	r3, #0
   12228:	d109      	bne.n	1223e <vTaskSetTimeOutState+0x22>
   1222a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1222e:	f383 8811 	msr	BASEPRI, r3
   12232:	f3bf 8f6f 	isb	sy
   12236:	f3bf 8f4f 	dsb	sy
   1223a:	60fb      	str	r3, [r7, #12]
   1223c:	e7fe      	b.n	1223c <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   1223e:	f002 f993 	bl	14568 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   12242:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   12246:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1224a:	681a      	ldr	r2, [r3, #0]
   1224c:	687b      	ldr	r3, [r7, #4]
   1224e:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   12250:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   12254:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12258:	681a      	ldr	r2, [r3, #0]
   1225a:	687b      	ldr	r3, [r7, #4]
   1225c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   1225e:	f002 f9bb 	bl	145d8 <vPortExitCritical>
}
   12262:	f107 0710 	add.w	r7, r7, #16
   12266:	46bd      	mov	sp, r7
   12268:	bd80      	pop	{r7, pc}
   1226a:	bf00      	nop

0001226c <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   1226c:	b480      	push	{r7}
   1226e:	b083      	sub	sp, #12
   12270:	af00      	add	r7, sp, #0
   12272:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   12274:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   12278:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1227c:	681a      	ldr	r2, [r3, #0]
   1227e:	687b      	ldr	r3, [r7, #4]
   12280:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   12282:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   12286:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1228a:	681a      	ldr	r2, [r3, #0]
   1228c:	687b      	ldr	r3, [r7, #4]
   1228e:	605a      	str	r2, [r3, #4]
}
   12290:	f107 070c 	add.w	r7, r7, #12
   12294:	46bd      	mov	sp, r7
   12296:	bc80      	pop	{r7}
   12298:	4770      	bx	lr
   1229a:	bf00      	nop

0001229c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   1229c:	b580      	push	{r7, lr}
   1229e:	b088      	sub	sp, #32
   122a0:	af00      	add	r7, sp, #0
   122a2:	6078      	str	r0, [r7, #4]
   122a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   122a6:	687b      	ldr	r3, [r7, #4]
   122a8:	2b00      	cmp	r3, #0
   122aa:	d109      	bne.n	122c0 <xTaskCheckForTimeOut+0x24>
   122ac:	f04f 0328 	mov.w	r3, #40	; 0x28
   122b0:	f383 8811 	msr	BASEPRI, r3
   122b4:	f3bf 8f6f 	isb	sy
   122b8:	f3bf 8f4f 	dsb	sy
   122bc:	61bb      	str	r3, [r7, #24]
   122be:	e7fe      	b.n	122be <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   122c0:	683b      	ldr	r3, [r7, #0]
   122c2:	2b00      	cmp	r3, #0
   122c4:	d109      	bne.n	122da <xTaskCheckForTimeOut+0x3e>
   122c6:	f04f 0328 	mov.w	r3, #40	; 0x28
   122ca:	f383 8811 	msr	BASEPRI, r3
   122ce:	f3bf 8f6f 	isb	sy
   122d2:	f3bf 8f4f 	dsb	sy
   122d6:	61fb      	str	r3, [r7, #28]
   122d8:	e7fe      	b.n	122d8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   122da:	f002 f945 	bl	14568 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   122de:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   122e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122e6:	681b      	ldr	r3, [r3, #0]
   122e8:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   122ea:	687b      	ldr	r3, [r7, #4]
   122ec:	685b      	ldr	r3, [r3, #4]
   122ee:	693a      	ldr	r2, [r7, #16]
   122f0:	ebc3 0302 	rsb	r3, r3, r2
   122f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   122f6:	683b      	ldr	r3, [r7, #0]
   122f8:	681b      	ldr	r3, [r3, #0]
   122fa:	f1b3 3fff 	cmp.w	r3, #4294967295
   122fe:	d103      	bne.n	12308 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   12300:	f04f 0300 	mov.w	r3, #0
   12304:	60fb      	str	r3, [r7, #12]
   12306:	e02b      	b.n	12360 <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   12308:	687b      	ldr	r3, [r7, #4]
   1230a:	681a      	ldr	r2, [r3, #0]
   1230c:	f642 43c4 	movw	r3, #11460	; 0x2cc4
   12310:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12314:	681b      	ldr	r3, [r3, #0]
   12316:	429a      	cmp	r2, r3
   12318:	d008      	beq.n	1232c <xTaskCheckForTimeOut+0x90>
   1231a:	687b      	ldr	r3, [r7, #4]
   1231c:	685a      	ldr	r2, [r3, #4]
   1231e:	693b      	ldr	r3, [r7, #16]
   12320:	429a      	cmp	r2, r3
   12322:	d803      	bhi.n	1232c <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   12324:	f04f 0301 	mov.w	r3, #1
   12328:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   1232a:	e019      	b.n	12360 <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   1232c:	683b      	ldr	r3, [r7, #0]
   1232e:	681a      	ldr	r2, [r3, #0]
   12330:	697b      	ldr	r3, [r7, #20]
   12332:	429a      	cmp	r2, r3
   12334:	d90d      	bls.n	12352 <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   12336:	683b      	ldr	r3, [r7, #0]
   12338:	681a      	ldr	r2, [r3, #0]
   1233a:	697b      	ldr	r3, [r7, #20]
   1233c:	ebc3 0202 	rsb	r2, r3, r2
   12340:	683b      	ldr	r3, [r7, #0]
   12342:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   12344:	6878      	ldr	r0, [r7, #4]
   12346:	f7ff ff91 	bl	1226c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   1234a:	f04f 0300 	mov.w	r3, #0
   1234e:	60fb      	str	r3, [r7, #12]
   12350:	e006      	b.n	12360 <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   12352:	683b      	ldr	r3, [r7, #0]
   12354:	f04f 0200 	mov.w	r2, #0
   12358:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   1235a:	f04f 0301 	mov.w	r3, #1
   1235e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   12360:	f002 f93a 	bl	145d8 <vPortExitCritical>

	return xReturn;
   12364:	68fb      	ldr	r3, [r7, #12]
}
   12366:	4618      	mov	r0, r3
   12368:	f107 0720 	add.w	r7, r7, #32
   1236c:	46bd      	mov	sp, r7
   1236e:	bd80      	pop	{r7, pc}

00012370 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   12370:	b480      	push	{r7}
   12372:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   12374:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   12378:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1237c:	f04f 0201 	mov.w	r2, #1
   12380:	601a      	str	r2, [r3, #0]
}
   12382:	46bd      	mov	sp, r7
   12384:	bc80      	pop	{r7}
   12386:	4770      	bx	lr

00012388 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   12388:	b480      	push	{r7}
   1238a:	b085      	sub	sp, #20
   1238c:	af00      	add	r7, sp, #0
   1238e:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   12390:	687b      	ldr	r3, [r7, #4]
   12392:	2b00      	cmp	r3, #0
   12394:	d005      	beq.n	123a2 <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   12396:	687b      	ldr	r3, [r7, #4]
   12398:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   1239a:	68fb      	ldr	r3, [r7, #12]
   1239c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   1239e:	60bb      	str	r3, [r7, #8]
   123a0:	e002      	b.n	123a8 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   123a2:	f04f 0300 	mov.w	r3, #0
   123a6:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   123a8:	68bb      	ldr	r3, [r7, #8]
	}
   123aa:	4618      	mov	r0, r3
   123ac:	f107 0714 	add.w	r7, r7, #20
   123b0:	46bd      	mov	sp, r7
   123b2:	bc80      	pop	{r7}
   123b4:	4770      	bx	lr
   123b6:	bf00      	nop

000123b8 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   123b8:	b480      	push	{r7}
   123ba:	b085      	sub	sp, #20
   123bc:	af00      	add	r7, sp, #0
   123be:	6078      	str	r0, [r7, #4]
   123c0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   123c2:	687b      	ldr	r3, [r7, #4]
   123c4:	2b00      	cmp	r3, #0
   123c6:	d004      	beq.n	123d2 <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   123c8:	687b      	ldr	r3, [r7, #4]
   123ca:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   123cc:	68fb      	ldr	r3, [r7, #12]
   123ce:	683a      	ldr	r2, [r7, #0]
   123d0:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   123d2:	f107 0714 	add.w	r7, r7, #20
   123d6:	46bd      	mov	sp, r7
   123d8:	bc80      	pop	{r7}
   123da:	4770      	bx	lr

000123dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   123dc:	b580      	push	{r7, lr}
   123de:	b082      	sub	sp, #8
   123e0:	af00      	add	r7, sp, #0
   123e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   123e4:	f000 f868 	bl	124b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   123e8:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   123ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123f0:	681b      	ldr	r3, [r3, #0]
   123f2:	2b01      	cmp	r3, #1
   123f4:	d90a      	bls.n	1240c <prvIdleTask+0x30>
			{
				taskYIELD();
   123f6:	f64e 5304 	movw	r3, #60676	; 0xed04
   123fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
   123fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12402:	601a      	str	r2, [r3, #0]
   12404:	f3bf 8f4f 	dsb	sy
   12408:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   1240c:	f7ee fbca 	bl	ba4 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   12410:	e7e8      	b.n	123e4 <prvIdleTask+0x8>
   12412:	bf00      	nop

00012414 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   12414:	b580      	push	{r7, lr}
   12416:	b082      	sub	sp, #8
   12418:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   1241a:	f04f 0300 	mov.w	r3, #0
   1241e:	607b      	str	r3, [r7, #4]
   12420:	e013      	b.n	1244a <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   12422:	687a      	ldr	r2, [r7, #4]
   12424:	4613      	mov	r3, r2
   12426:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1242a:	4413      	add	r3, r2
   1242c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12430:	461a      	mov	r2, r3
   12432:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12436:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1243a:	4413      	add	r3, r2
   1243c:	4618      	mov	r0, r3
   1243e:	f7fc ffc5 	bl	f3cc <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   12442:	687b      	ldr	r3, [r7, #4]
   12444:	f103 0301 	add.w	r3, r3, #1
   12448:	607b      	str	r3, [r7, #4]
   1244a:	687b      	ldr	r3, [r7, #4]
   1244c:	2b04      	cmp	r3, #4
   1244e:	d9e8      	bls.n	12422 <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   12450:	f642 403c 	movw	r0, #11324	; 0x2c3c
   12454:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12458:	f7fc ffb8 	bl	f3cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   1245c:	f642 4050 	movw	r0, #11344	; 0x2c50
   12460:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12464:	f7fc ffb2 	bl	f3cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
   12468:	f642 406c 	movw	r0, #11372	; 0x2c6c
   1246c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12470:	f7fc ffac 	bl	f3cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   12474:	f642 4080 	movw	r0, #11392	; 0x2c80
   12478:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1247c:	f7fc ffa6 	bl	f3cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   12480:	f642 4098 	movw	r0, #11416	; 0x2c98
   12484:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12488:	f7fc ffa0 	bl	f3cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   1248c:	f642 4364 	movw	r3, #11364	; 0x2c64
   12490:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12494:	f642 423c 	movw	r2, #11324	; 0x2c3c
   12498:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1249c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   1249e:	f642 4368 	movw	r3, #11368	; 0x2c68
   124a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124a6:	f642 4250 	movw	r2, #11344	; 0x2c50
   124aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
   124ae:	601a      	str	r2, [r3, #0]
}
   124b0:	f107 0708 	add.w	r7, r7, #8
   124b4:	46bd      	mov	sp, r7
   124b6:	bd80      	pop	{r7, pc}

000124b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   124b8:	b580      	push	{r7, lr}
   124ba:	b082      	sub	sp, #8
   124bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   124be:	e02b      	b.n	12518 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   124c0:	f002 f852 	bl	14568 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   124c4:	f642 4380 	movw	r3, #11392	; 0x2c80
   124c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124cc:	68db      	ldr	r3, [r3, #12]
   124ce:	68db      	ldr	r3, [r3, #12]
   124d0:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   124d2:	687b      	ldr	r3, [r7, #4]
   124d4:	f103 0304 	add.w	r3, r3, #4
   124d8:	4618      	mov	r0, r3
   124da:	f7fd f807 	bl	f4ec <uxListRemove>
				--uxCurrentNumberOfTasks;
   124de:	f642 43ac 	movw	r3, #11436	; 0x2cac
   124e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124e6:	681b      	ldr	r3, [r3, #0]
   124e8:	f103 32ff 	add.w	r2, r3, #4294967295
   124ec:	f642 43ac 	movw	r3, #11436	; 0x2cac
   124f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124f4:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   124f6:	f642 4394 	movw	r3, #11412	; 0x2c94
   124fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124fe:	681b      	ldr	r3, [r3, #0]
   12500:	f103 32ff 	add.w	r2, r3, #4294967295
   12504:	f642 4394 	movw	r3, #11412	; 0x2c94
   12508:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1250c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   1250e:	f002 f863 	bl	145d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   12512:	6878      	ldr	r0, [r7, #4]
   12514:	f000 f8f8 	bl	12708 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   12518:	f642 4394 	movw	r3, #11412	; 0x2c94
   1251c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12520:	681b      	ldr	r3, [r3, #0]
   12522:	2b00      	cmp	r3, #0
   12524:	d1cc      	bne.n	124c0 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   12526:	f107 0708 	add.w	r7, r7, #8
   1252a:	46bd      	mov	sp, r7
   1252c:	bd80      	pop	{r7, pc}
   1252e:	bf00      	nop

00012530 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   12530:	b580      	push	{r7, lr}
   12532:	b086      	sub	sp, #24
   12534:	af00      	add	r7, sp, #0
   12536:	60f8      	str	r0, [r7, #12]
   12538:	60b9      	str	r1, [r7, #8]
   1253a:	607a      	str	r2, [r7, #4]
   1253c:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   1253e:	68fb      	ldr	r3, [r7, #12]
   12540:	2b00      	cmp	r3, #0
   12542:	d105      	bne.n	12550 <vTaskGetInfo+0x20>
   12544:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12548:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1254c:	681b      	ldr	r3, [r3, #0]
   1254e:	e000      	b.n	12552 <vTaskGetInfo+0x22>
   12550:	68fb      	ldr	r3, [r7, #12]
   12552:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   12554:	68bb      	ldr	r3, [r7, #8]
   12556:	697a      	ldr	r2, [r7, #20]
   12558:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   1255a:	697b      	ldr	r3, [r7, #20]
   1255c:	f103 0234 	add.w	r2, r3, #52	; 0x34
   12560:	68bb      	ldr	r3, [r7, #8]
   12562:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   12564:	697b      	ldr	r3, [r7, #20]
   12566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12568:	68bb      	ldr	r3, [r7, #8]
   1256a:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   1256c:	697b      	ldr	r3, [r7, #20]
   1256e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   12570:	68bb      	ldr	r3, [r7, #8]
   12572:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   12574:	697b      	ldr	r3, [r7, #20]
   12576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   12578:	68bb      	ldr	r3, [r7, #8]
   1257a:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   1257c:	697b      	ldr	r3, [r7, #20]
   1257e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12580:	68bb      	ldr	r3, [r7, #8]
   12582:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   12584:	697b      	ldr	r3, [r7, #20]
   12586:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   12588:	68bb      	ldr	r3, [r7, #8]
   1258a:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   1258c:	78fb      	ldrb	r3, [r7, #3]
   1258e:	2b05      	cmp	r3, #5
   12590:	d01f      	beq.n	125d2 <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   12592:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12596:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1259a:	681b      	ldr	r3, [r3, #0]
   1259c:	697a      	ldr	r2, [r7, #20]
   1259e:	429a      	cmp	r2, r3
   125a0:	d104      	bne.n	125ac <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   125a2:	68bb      	ldr	r3, [r7, #8]
   125a4:	f04f 0200 	mov.w	r2, #0
   125a8:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   125aa:	e01b      	b.n	125e4 <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   125ac:	68bb      	ldr	r3, [r7, #8]
   125ae:	78fa      	ldrb	r2, [r7, #3]
   125b0:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   125b2:	78fb      	ldrb	r3, [r7, #3]
   125b4:	2b03      	cmp	r3, #3
   125b6:	d114      	bne.n	125e2 <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   125b8:	f7ff f8f6 	bl	117a8 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   125bc:	697b      	ldr	r3, [r7, #20]
   125be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   125c0:	2b00      	cmp	r3, #0
   125c2:	d003      	beq.n	125cc <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   125c4:	68bb      	ldr	r3, [r7, #8]
   125c6:	f04f 0202 	mov.w	r2, #2
   125ca:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   125cc:	f7ff f8fe 	bl	117cc <xTaskResumeAll>
   125d0:	e008      	b.n	125e4 <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   125d2:	6978      	ldr	r0, [r7, #20]
   125d4:	f7fe fd06 	bl	10fe4 <eTaskGetState>
   125d8:	4603      	mov	r3, r0
   125da:	461a      	mov	r2, r3
   125dc:	68bb      	ldr	r3, [r7, #8]
   125de:	731a      	strb	r2, [r3, #12]
   125e0:	e000      	b.n	125e4 <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   125e2:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   125e4:	687b      	ldr	r3, [r7, #4]
   125e6:	2b00      	cmp	r3, #0
   125e8:	d009      	beq.n	125fe <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   125ea:	697b      	ldr	r3, [r7, #20]
   125ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   125ee:	4618      	mov	r0, r3
   125f0:	f000 f86a 	bl	126c8 <prvTaskCheckFreeStackSpace>
   125f4:	4603      	mov	r3, r0
   125f6:	461a      	mov	r2, r3
   125f8:	68bb      	ldr	r3, [r7, #8]
   125fa:	841a      	strh	r2, [r3, #32]
   125fc:	e003      	b.n	12606 <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   125fe:	68bb      	ldr	r3, [r7, #8]
   12600:	f04f 0200 	mov.w	r2, #0
   12604:	841a      	strh	r2, [r3, #32]
		}
	}
   12606:	f107 0718 	add.w	r7, r7, #24
   1260a:	46bd      	mov	sp, r7
   1260c:	bd80      	pop	{r7, pc}
   1260e:	bf00      	nop

00012610 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   12610:	b580      	push	{r7, lr}
   12612:	b08a      	sub	sp, #40	; 0x28
   12614:	af00      	add	r7, sp, #0
   12616:	60f8      	str	r0, [r7, #12]
   12618:	60b9      	str	r1, [r7, #8]
   1261a:	4613      	mov	r3, r2
   1261c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   1261e:	f04f 0300 	mov.w	r3, #0
   12622:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   12624:	68bb      	ldr	r3, [r7, #8]
   12626:	681b      	ldr	r3, [r3, #0]
   12628:	2b00      	cmp	r3, #0
   1262a:	d046      	beq.n	126ba <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1262c:	68bb      	ldr	r3, [r7, #8]
   1262e:	623b      	str	r3, [r7, #32]
   12630:	6a3b      	ldr	r3, [r7, #32]
   12632:	685b      	ldr	r3, [r3, #4]
   12634:	685a      	ldr	r2, [r3, #4]
   12636:	6a3b      	ldr	r3, [r7, #32]
   12638:	605a      	str	r2, [r3, #4]
   1263a:	6a3b      	ldr	r3, [r7, #32]
   1263c:	685a      	ldr	r2, [r3, #4]
   1263e:	6a3b      	ldr	r3, [r7, #32]
   12640:	f103 0308 	add.w	r3, r3, #8
   12644:	429a      	cmp	r2, r3
   12646:	d104      	bne.n	12652 <prvListTasksWithinSingleList+0x42>
   12648:	6a3b      	ldr	r3, [r7, #32]
   1264a:	685b      	ldr	r3, [r3, #4]
   1264c:	685a      	ldr	r2, [r3, #4]
   1264e:	6a3b      	ldr	r3, [r7, #32]
   12650:	605a      	str	r2, [r3, #4]
   12652:	6a3b      	ldr	r3, [r7, #32]
   12654:	685b      	ldr	r3, [r3, #4]
   12656:	68db      	ldr	r3, [r3, #12]
   12658:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1265a:	68bb      	ldr	r3, [r7, #8]
   1265c:	627b      	str	r3, [r7, #36]	; 0x24
   1265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12660:	685b      	ldr	r3, [r3, #4]
   12662:	685a      	ldr	r2, [r3, #4]
   12664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12666:	605a      	str	r2, [r3, #4]
   12668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1266a:	685a      	ldr	r2, [r3, #4]
   1266c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1266e:	f103 0308 	add.w	r3, r3, #8
   12672:	429a      	cmp	r2, r3
   12674:	d104      	bne.n	12680 <prvListTasksWithinSingleList+0x70>
   12676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12678:	685b      	ldr	r3, [r3, #4]
   1267a:	685a      	ldr	r2, [r3, #4]
   1267c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1267e:	605a      	str	r2, [r3, #4]
   12680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12682:	685b      	ldr	r3, [r3, #4]
   12684:	68db      	ldr	r3, [r3, #12]
   12686:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   12688:	69fa      	ldr	r2, [r7, #28]
   1268a:	4613      	mov	r3, r2
   1268c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12690:	4413      	add	r3, r2
   12692:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12696:	461a      	mov	r2, r3
   12698:	68fb      	ldr	r3, [r7, #12]
   1269a:	441a      	add	r2, r3
   1269c:	79fb      	ldrb	r3, [r7, #7]
   1269e:	6978      	ldr	r0, [r7, #20]
   126a0:	4611      	mov	r1, r2
   126a2:	f04f 0201 	mov.w	r2, #1
   126a6:	f7ff ff43 	bl	12530 <vTaskGetInfo>
				uxTask++;
   126aa:	69fb      	ldr	r3, [r7, #28]
   126ac:	f103 0301 	add.w	r3, r3, #1
   126b0:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   126b2:	697a      	ldr	r2, [r7, #20]
   126b4:	69bb      	ldr	r3, [r7, #24]
   126b6:	429a      	cmp	r2, r3
   126b8:	d1cf      	bne.n	1265a <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   126ba:	69fb      	ldr	r3, [r7, #28]
	}
   126bc:	4618      	mov	r0, r3
   126be:	f107 0728 	add.w	r7, r7, #40	; 0x28
   126c2:	46bd      	mov	sp, r7
   126c4:	bd80      	pop	{r7, pc}
   126c6:	bf00      	nop

000126c8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   126c8:	b480      	push	{r7}
   126ca:	b085      	sub	sp, #20
   126cc:	af00      	add	r7, sp, #0
   126ce:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   126d0:	f04f 0300 	mov.w	r3, #0
   126d4:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   126d6:	e007      	b.n	126e8 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   126d8:	687b      	ldr	r3, [r7, #4]
   126da:	f103 0301 	add.w	r3, r3, #1
   126de:	607b      	str	r3, [r7, #4]
			ulCount++;
   126e0:	68fb      	ldr	r3, [r7, #12]
   126e2:	f103 0301 	add.w	r3, r3, #1
   126e6:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   126e8:	687b      	ldr	r3, [r7, #4]
   126ea:	781b      	ldrb	r3, [r3, #0]
   126ec:	2ba5      	cmp	r3, #165	; 0xa5
   126ee:	d0f3      	beq.n	126d8 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   126f0:	68fb      	ldr	r3, [r7, #12]
   126f2:	ea4f 0393 	mov.w	r3, r3, lsr #2
   126f6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   126f8:	68fb      	ldr	r3, [r7, #12]
   126fa:	b29b      	uxth	r3, r3
	}
   126fc:	4618      	mov	r0, r3
   126fe:	f107 0714 	add.w	r7, r7, #20
   12702:	46bd      	mov	sp, r7
   12704:	bc80      	pop	{r7}
   12706:	4770      	bx	lr

00012708 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   12708:	b580      	push	{r7, lr}
   1270a:	b082      	sub	sp, #8
   1270c:	af00      	add	r7, sp, #0
   1270e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   12710:	687b      	ldr	r3, [r7, #4]
   12712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   12714:	4618      	mov	r0, r3
   12716:	f001 fd61 	bl	141dc <vPortFree>
			vPortFree( pxTCB );
   1271a:	6878      	ldr	r0, [r7, #4]
   1271c:	f001 fd5e 	bl	141dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   12720:	f107 0708 	add.w	r7, r7, #8
   12724:	46bd      	mov	sp, r7
   12726:	bd80      	pop	{r7, pc}

00012728 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   12728:	b480      	push	{r7}
   1272a:	b083      	sub	sp, #12
   1272c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   1272e:	f642 4364 	movw	r3, #11364	; 0x2c64
   12732:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12736:	681b      	ldr	r3, [r3, #0]
   12738:	681b      	ldr	r3, [r3, #0]
   1273a:	2b00      	cmp	r3, #0
   1273c:	d107      	bne.n	1274e <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   1273e:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   12742:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12746:	f04f 32ff 	mov.w	r2, #4294967295
   1274a:	601a      	str	r2, [r3, #0]
   1274c:	e00e      	b.n	1276c <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1274e:	f642 4364 	movw	r3, #11364	; 0x2c64
   12752:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12756:	681b      	ldr	r3, [r3, #0]
   12758:	68db      	ldr	r3, [r3, #12]
   1275a:	68db      	ldr	r3, [r3, #12]
   1275c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   1275e:	687b      	ldr	r3, [r7, #4]
   12760:	685a      	ldr	r2, [r3, #4]
   12762:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   12766:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1276a:	601a      	str	r2, [r3, #0]
	}
}
   1276c:	f107 070c 	add.w	r7, r7, #12
   12770:	46bd      	mov	sp, r7
   12772:	bc80      	pop	{r7}
   12774:	4770      	bx	lr
   12776:	bf00      	nop

00012778 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   12778:	b480      	push	{r7}
   1277a:	b083      	sub	sp, #12
   1277c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   1277e:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12782:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12786:	681b      	ldr	r3, [r3, #0]
   12788:	607b      	str	r3, [r7, #4]

		return xReturn;
   1278a:	687b      	ldr	r3, [r7, #4]
	}
   1278c:	4618      	mov	r0, r3
   1278e:	f107 070c 	add.w	r7, r7, #12
   12792:	46bd      	mov	sp, r7
   12794:	bc80      	pop	{r7}
   12796:	4770      	bx	lr

00012798 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   12798:	b480      	push	{r7}
   1279a:	b083      	sub	sp, #12
   1279c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   1279e:	f642 43b8 	movw	r3, #11448	; 0x2cb8
   127a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127a6:	681b      	ldr	r3, [r3, #0]
   127a8:	2b00      	cmp	r3, #0
   127aa:	d103      	bne.n	127b4 <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   127ac:	f04f 0301 	mov.w	r3, #1
   127b0:	607b      	str	r3, [r7, #4]
   127b2:	e00d      	b.n	127d0 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   127b4:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   127b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127bc:	681b      	ldr	r3, [r3, #0]
   127be:	2b00      	cmp	r3, #0
   127c0:	d103      	bne.n	127ca <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   127c2:	f04f 0302 	mov.w	r3, #2
   127c6:	607b      	str	r3, [r7, #4]
   127c8:	e002      	b.n	127d0 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   127ca:	f04f 0300 	mov.w	r3, #0
   127ce:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   127d0:	687b      	ldr	r3, [r7, #4]
	}
   127d2:	4618      	mov	r0, r3
   127d4:	f107 070c 	add.w	r7, r7, #12
   127d8:	46bd      	mov	sp, r7
   127da:	bc80      	pop	{r7}
   127dc:	4770      	bx	lr
   127de:	bf00      	nop

000127e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   127e0:	b580      	push	{r7, lr}
   127e2:	b084      	sub	sp, #16
   127e4:	af00      	add	r7, sp, #0
   127e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   127e8:	687b      	ldr	r3, [r7, #4]
   127ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   127ec:	f04f 0300 	mov.w	r3, #0
   127f0:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   127f2:	687b      	ldr	r3, [r7, #4]
   127f4:	2b00      	cmp	r3, #0
   127f6:	f000 80a2 	beq.w	1293e <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   127fa:	68bb      	ldr	r3, [r7, #8]
   127fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   127fe:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12802:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12806:	681b      	ldr	r3, [r3, #0]
   12808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1280a:	429a      	cmp	r2, r3
   1280c:	f080 808a 	bcs.w	12924 <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12810:	68bb      	ldr	r3, [r7, #8]
   12812:	699b      	ldr	r3, [r3, #24]
   12814:	2b00      	cmp	r3, #0
   12816:	db09      	blt.n	1282c <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12818:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1281c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12820:	681b      	ldr	r3, [r3, #0]
   12822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12824:	f1c3 0205 	rsb	r2, r3, #5
   12828:	68bb      	ldr	r3, [r7, #8]
   1282a:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   1282c:	68bb      	ldr	r3, [r7, #8]
   1282e:	6959      	ldr	r1, [r3, #20]
   12830:	68bb      	ldr	r3, [r7, #8]
   12832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12834:	4613      	mov	r3, r2
   12836:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1283a:	4413      	add	r3, r2
   1283c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12840:	461a      	mov	r2, r3
   12842:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12846:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1284a:	4413      	add	r3, r2
   1284c:	4299      	cmp	r1, r3
   1284e:	d15d      	bne.n	1290c <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12850:	68bb      	ldr	r3, [r7, #8]
   12852:	f103 0304 	add.w	r3, r3, #4
   12856:	4618      	mov	r0, r3
   12858:	f7fc fe48 	bl	f4ec <uxListRemove>
   1285c:	4603      	mov	r3, r0
   1285e:	2b00      	cmp	r3, #0
   12860:	d124      	bne.n	128ac <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   12862:	68bb      	ldr	r3, [r7, #8]
   12864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12866:	4613      	mov	r3, r2
   12868:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1286c:	4413      	add	r3, r2
   1286e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12872:	461a      	mov	r2, r3
   12874:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12878:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1287c:	4413      	add	r3, r2
   1287e:	681b      	ldr	r3, [r3, #0]
   12880:	2b00      	cmp	r3, #0
   12882:	d113      	bne.n	128ac <xTaskPriorityInherit+0xcc>
   12884:	68bb      	ldr	r3, [r7, #8]
   12886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12888:	f04f 0201 	mov.w	r2, #1
   1288c:	fa02 f303 	lsl.w	r3, r2, r3
   12890:	ea6f 0203 	mvn.w	r2, r3
   12894:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12898:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1289c:	681b      	ldr	r3, [r3, #0]
   1289e:	ea02 0203 	and.w	r2, r2, r3
   128a2:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   128a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   128ac:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   128b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128b4:	681b      	ldr	r3, [r3, #0]
   128b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   128b8:	68bb      	ldr	r3, [r7, #8]
   128ba:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   128bc:	68bb      	ldr	r3, [r7, #8]
   128be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   128c0:	f04f 0201 	mov.w	r2, #1
   128c4:	fa02 f203 	lsl.w	r2, r2, r3
   128c8:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   128cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128d0:	681b      	ldr	r3, [r3, #0]
   128d2:	ea42 0203 	orr.w	r2, r2, r3
   128d6:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   128da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128de:	601a      	str	r2, [r3, #0]
   128e0:	68bb      	ldr	r3, [r7, #8]
   128e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   128e4:	4613      	mov	r3, r2
   128e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128ea:	4413      	add	r3, r2
   128ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128f0:	461a      	mov	r2, r3
   128f2:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   128f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128fa:	441a      	add	r2, r3
   128fc:	68bb      	ldr	r3, [r7, #8]
   128fe:	f103 0304 	add.w	r3, r3, #4
   12902:	4610      	mov	r0, r2
   12904:	4619      	mov	r1, r3
   12906:	f7fc fd93 	bl	f430 <vListInsertEnd>
   1290a:	e007      	b.n	1291c <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   1290c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12910:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12914:	681b      	ldr	r3, [r3, #0]
   12916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12918:	68bb      	ldr	r3, [r7, #8]
   1291a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   1291c:	f04f 0301 	mov.w	r3, #1
   12920:	60fb      	str	r3, [r7, #12]
   12922:	e00c      	b.n	1293e <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   12924:	68bb      	ldr	r3, [r7, #8]
   12926:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12928:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1292c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12930:	681b      	ldr	r3, [r3, #0]
   12932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12934:	429a      	cmp	r2, r3
   12936:	d202      	bcs.n	1293e <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   12938:	f04f 0301 	mov.w	r3, #1
   1293c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   1293e:	68fb      	ldr	r3, [r7, #12]
	}
   12940:	4618      	mov	r0, r3
   12942:	f107 0710 	add.w	r7, r7, #16
   12946:	46bd      	mov	sp, r7
   12948:	bd80      	pop	{r7, pc}
   1294a:	bf00      	nop

0001294c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   1294c:	b580      	push	{r7, lr}
   1294e:	b086      	sub	sp, #24
   12950:	af00      	add	r7, sp, #0
   12952:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   12954:	687b      	ldr	r3, [r7, #4]
   12956:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12958:	f04f 0300 	mov.w	r3, #0
   1295c:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   1295e:	687b      	ldr	r3, [r7, #4]
   12960:	2b00      	cmp	r3, #0
   12962:	f000 8092 	beq.w	12a8a <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   12966:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1296a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1296e:	681b      	ldr	r3, [r3, #0]
   12970:	68ba      	ldr	r2, [r7, #8]
   12972:	429a      	cmp	r2, r3
   12974:	d009      	beq.n	1298a <xTaskPriorityDisinherit+0x3e>
   12976:	f04f 0328 	mov.w	r3, #40	; 0x28
   1297a:	f383 8811 	msr	BASEPRI, r3
   1297e:	f3bf 8f6f 	isb	sy
   12982:	f3bf 8f4f 	dsb	sy
   12986:	613b      	str	r3, [r7, #16]
   12988:	e7fe      	b.n	12988 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   1298a:	68bb      	ldr	r3, [r7, #8]
   1298c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1298e:	2b00      	cmp	r3, #0
   12990:	d109      	bne.n	129a6 <xTaskPriorityDisinherit+0x5a>
   12992:	f04f 0328 	mov.w	r3, #40	; 0x28
   12996:	f383 8811 	msr	BASEPRI, r3
   1299a:	f3bf 8f6f 	isb	sy
   1299e:	f3bf 8f4f 	dsb	sy
   129a2:	617b      	str	r3, [r7, #20]
   129a4:	e7fe      	b.n	129a4 <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   129a6:	68bb      	ldr	r3, [r7, #8]
   129a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   129aa:	f103 32ff 	add.w	r2, r3, #4294967295
   129ae:	68bb      	ldr	r3, [r7, #8]
   129b0:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   129b2:	68bb      	ldr	r3, [r7, #8]
   129b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   129b6:	68bb      	ldr	r3, [r7, #8]
   129b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   129ba:	429a      	cmp	r2, r3
   129bc:	d065      	beq.n	12a8a <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   129be:	68bb      	ldr	r3, [r7, #8]
   129c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   129c2:	2b00      	cmp	r3, #0
   129c4:	d161      	bne.n	12a8a <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   129c6:	68bb      	ldr	r3, [r7, #8]
   129c8:	f103 0304 	add.w	r3, r3, #4
   129cc:	4618      	mov	r0, r3
   129ce:	f7fc fd8d 	bl	f4ec <uxListRemove>
   129d2:	4603      	mov	r3, r0
   129d4:	2b00      	cmp	r3, #0
   129d6:	d124      	bne.n	12a22 <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   129d8:	68bb      	ldr	r3, [r7, #8]
   129da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   129dc:	4613      	mov	r3, r2
   129de:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129e2:	4413      	add	r3, r2
   129e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129e8:	461a      	mov	r2, r3
   129ea:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   129ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129f2:	4413      	add	r3, r2
   129f4:	681b      	ldr	r3, [r3, #0]
   129f6:	2b00      	cmp	r3, #0
   129f8:	d113      	bne.n	12a22 <xTaskPriorityDisinherit+0xd6>
   129fa:	68bb      	ldr	r3, [r7, #8]
   129fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   129fe:	f04f 0201 	mov.w	r2, #1
   12a02:	fa02 f303 	lsl.w	r3, r2, r3
   12a06:	ea6f 0203 	mvn.w	r2, r3
   12a0a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a12:	681b      	ldr	r3, [r3, #0]
   12a14:	ea02 0203 	and.w	r2, r2, r3
   12a18:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a20:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   12a22:	68bb      	ldr	r3, [r7, #8]
   12a24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12a26:	68bb      	ldr	r3, [r7, #8]
   12a28:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12a2a:	68bb      	ldr	r3, [r7, #8]
   12a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12a2e:	f1c3 0205 	rsb	r2, r3, #5
   12a32:	68bb      	ldr	r3, [r7, #8]
   12a34:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   12a36:	68bb      	ldr	r3, [r7, #8]
   12a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12a3a:	f04f 0201 	mov.w	r2, #1
   12a3e:	fa02 f203 	lsl.w	r2, r2, r3
   12a42:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a4a:	681b      	ldr	r3, [r3, #0]
   12a4c:	ea42 0203 	orr.w	r2, r2, r3
   12a50:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a58:	601a      	str	r2, [r3, #0]
   12a5a:	68bb      	ldr	r3, [r7, #8]
   12a5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12a5e:	4613      	mov	r3, r2
   12a60:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a64:	4413      	add	r3, r2
   12a66:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a6a:	461a      	mov	r2, r3
   12a6c:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a74:	441a      	add	r2, r3
   12a76:	68bb      	ldr	r3, [r7, #8]
   12a78:	f103 0304 	add.w	r3, r3, #4
   12a7c:	4610      	mov	r0, r2
   12a7e:	4619      	mov	r1, r3
   12a80:	f7fc fcd6 	bl	f430 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   12a84:	f04f 0301 	mov.w	r3, #1
   12a88:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   12a8a:	68fb      	ldr	r3, [r7, #12]
	}
   12a8c:	4618      	mov	r0, r3
   12a8e:	f107 0718 	add.w	r7, r7, #24
   12a92:	46bd      	mov	sp, r7
   12a94:	bd80      	pop	{r7, pc}
   12a96:	bf00      	nop

00012a98 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   12a98:	b580      	push	{r7, lr}
   12a9a:	b088      	sub	sp, #32
   12a9c:	af00      	add	r7, sp, #0
   12a9e:	6078      	str	r0, [r7, #4]
   12aa0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   12aa2:	687b      	ldr	r3, [r7, #4]
   12aa4:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   12aa6:	f04f 0301 	mov.w	r3, #1
   12aaa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   12aac:	687b      	ldr	r3, [r7, #4]
   12aae:	2b00      	cmp	r3, #0
   12ab0:	f000 80ac 	beq.w	12c0c <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   12ab4:	68bb      	ldr	r3, [r7, #8]
   12ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12ab8:	2b00      	cmp	r3, #0
   12aba:	d109      	bne.n	12ad0 <vTaskPriorityDisinheritAfterTimeout+0x38>
   12abc:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ac0:	f383 8811 	msr	BASEPRI, r3
   12ac4:	f3bf 8f6f 	isb	sy
   12ac8:	f3bf 8f4f 	dsb	sy
   12acc:	61bb      	str	r3, [r7, #24]
   12ace:	e7fe      	b.n	12ace <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   12ad0:	68bb      	ldr	r3, [r7, #8]
   12ad2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12ad4:	683b      	ldr	r3, [r7, #0]
   12ad6:	429a      	cmp	r2, r3
   12ad8:	d202      	bcs.n	12ae0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   12ada:	683b      	ldr	r3, [r7, #0]
   12adc:	613b      	str	r3, [r7, #16]
   12ade:	e002      	b.n	12ae6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   12ae0:	68bb      	ldr	r3, [r7, #8]
   12ae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   12ae4:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   12ae6:	68bb      	ldr	r3, [r7, #8]
   12ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12aea:	693b      	ldr	r3, [r7, #16]
   12aec:	429a      	cmp	r2, r3
   12aee:	f000 808d 	beq.w	12c0c <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   12af2:	68bb      	ldr	r3, [r7, #8]
   12af4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12af6:	697b      	ldr	r3, [r7, #20]
   12af8:	429a      	cmp	r2, r3
   12afa:	f040 8087 	bne.w	12c0c <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   12afe:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b06:	681b      	ldr	r3, [r3, #0]
   12b08:	68ba      	ldr	r2, [r7, #8]
   12b0a:	429a      	cmp	r2, r3
   12b0c:	d109      	bne.n	12b22 <vTaskPriorityDisinheritAfterTimeout+0x8a>
   12b0e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12b12:	f383 8811 	msr	BASEPRI, r3
   12b16:	f3bf 8f6f 	isb	sy
   12b1a:	f3bf 8f4f 	dsb	sy
   12b1e:	61fb      	str	r3, [r7, #28]
   12b20:	e7fe      	b.n	12b20 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   12b22:	68bb      	ldr	r3, [r7, #8]
   12b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12b26:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   12b28:	68bb      	ldr	r3, [r7, #8]
   12b2a:	693a      	ldr	r2, [r7, #16]
   12b2c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12b2e:	68bb      	ldr	r3, [r7, #8]
   12b30:	699b      	ldr	r3, [r3, #24]
   12b32:	2b00      	cmp	r3, #0
   12b34:	db04      	blt.n	12b40 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12b36:	693b      	ldr	r3, [r7, #16]
   12b38:	f1c3 0205 	rsb	r2, r3, #5
   12b3c:	68bb      	ldr	r3, [r7, #8]
   12b3e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   12b40:	68bb      	ldr	r3, [r7, #8]
   12b42:	6959      	ldr	r1, [r3, #20]
   12b44:	68fa      	ldr	r2, [r7, #12]
   12b46:	4613      	mov	r3, r2
   12b48:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b4c:	4413      	add	r3, r2
   12b4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b52:	461a      	mov	r2, r3
   12b54:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b5c:	4413      	add	r3, r2
   12b5e:	4299      	cmp	r1, r3
   12b60:	d154      	bne.n	12c0c <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12b62:	68bb      	ldr	r3, [r7, #8]
   12b64:	f103 0304 	add.w	r3, r3, #4
   12b68:	4618      	mov	r0, r3
   12b6a:	f7fc fcbf 	bl	f4ec <uxListRemove>
   12b6e:	4603      	mov	r3, r0
   12b70:	2b00      	cmp	r3, #0
   12b72:	d124      	bne.n	12bbe <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   12b74:	68bb      	ldr	r3, [r7, #8]
   12b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12b78:	4613      	mov	r3, r2
   12b7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b7e:	4413      	add	r3, r2
   12b80:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b84:	461a      	mov	r2, r3
   12b86:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b8e:	4413      	add	r3, r2
   12b90:	681b      	ldr	r3, [r3, #0]
   12b92:	2b00      	cmp	r3, #0
   12b94:	d113      	bne.n	12bbe <vTaskPriorityDisinheritAfterTimeout+0x126>
   12b96:	68bb      	ldr	r3, [r7, #8]
   12b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12b9a:	f04f 0201 	mov.w	r2, #1
   12b9e:	fa02 f303 	lsl.w	r3, r2, r3
   12ba2:	ea6f 0203 	mvn.w	r2, r3
   12ba6:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bae:	681b      	ldr	r3, [r3, #0]
   12bb0:	ea02 0203 	and.w	r2, r2, r3
   12bb4:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bbc:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   12bbe:	68bb      	ldr	r3, [r7, #8]
   12bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12bc2:	f04f 0201 	mov.w	r2, #1
   12bc6:	fa02 f203 	lsl.w	r2, r2, r3
   12bca:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bd2:	681b      	ldr	r3, [r3, #0]
   12bd4:	ea42 0203 	orr.w	r2, r2, r3
   12bd8:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   12bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12be0:	601a      	str	r2, [r3, #0]
   12be2:	68bb      	ldr	r3, [r7, #8]
   12be4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12be6:	4613      	mov	r3, r2
   12be8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12bec:	4413      	add	r3, r2
   12bee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12bf2:	461a      	mov	r2, r3
   12bf4:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   12bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bfc:	441a      	add	r2, r3
   12bfe:	68bb      	ldr	r3, [r7, #8]
   12c00:	f103 0304 	add.w	r3, r3, #4
   12c04:	4610      	mov	r0, r2
   12c06:	4619      	mov	r1, r3
   12c08:	f7fc fc12 	bl	f430 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12c0c:	f107 0720 	add.w	r7, r7, #32
   12c10:	46bd      	mov	sp, r7
   12c12:	bd80      	pop	{r7, pc}

00012c14 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   12c14:	b580      	push	{r7, lr}
   12c16:	b084      	sub	sp, #16
   12c18:	af00      	add	r7, sp, #0
   12c1a:	6078      	str	r0, [r7, #4]
   12c1c:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   12c1e:	6878      	ldr	r0, [r7, #4]
   12c20:	6839      	ldr	r1, [r7, #0]
   12c22:	f001 ffab 	bl	14b7c <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12c26:	6878      	ldr	r0, [r7, #4]
   12c28:	f002 f806 	bl	14c38 <strlen>
   12c2c:	4603      	mov	r3, r0
   12c2e:	60fb      	str	r3, [r7, #12]
   12c30:	e009      	b.n	12c46 <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   12c32:	687a      	ldr	r2, [r7, #4]
   12c34:	68fb      	ldr	r3, [r7, #12]
   12c36:	4413      	add	r3, r2
   12c38:	f04f 0220 	mov.w	r2, #32
   12c3c:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12c3e:	68fb      	ldr	r3, [r7, #12]
   12c40:	f103 0301 	add.w	r3, r3, #1
   12c44:	60fb      	str	r3, [r7, #12]
   12c46:	68fb      	ldr	r3, [r7, #12]
   12c48:	2b08      	cmp	r3, #8
   12c4a:	d9f2      	bls.n	12c32 <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   12c4c:	687a      	ldr	r2, [r7, #4]
   12c4e:	68fb      	ldr	r3, [r7, #12]
   12c50:	4413      	add	r3, r2
   12c52:	f04f 0200 	mov.w	r2, #0
   12c56:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   12c58:	687a      	ldr	r2, [r7, #4]
   12c5a:	68fb      	ldr	r3, [r7, #12]
   12c5c:	4413      	add	r3, r2
	}
   12c5e:	4618      	mov	r0, r3
   12c60:	f107 0710 	add.w	r7, r7, #16
   12c64:	46bd      	mov	sp, r7
   12c66:	bd80      	pop	{r7, pc}

00012c68 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   12c68:	b580      	push	{r7, lr}
   12c6a:	b088      	sub	sp, #32
   12c6c:	af02      	add	r7, sp, #8
   12c6e:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12c70:	687b      	ldr	r3, [r7, #4]
   12c72:	f04f 0200 	mov.w	r2, #0
   12c76:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12c78:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c80:	681b      	ldr	r3, [r3, #0]
   12c82:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12c84:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c8c:	681a      	ldr	r2, [r3, #0]
   12c8e:	4613      	mov	r3, r2
   12c90:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12c94:	4413      	add	r3, r2
   12c96:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12c9a:	4618      	mov	r0, r3
   12c9c:	f001 f9e8 	bl	14070 <pvPortMalloc>
   12ca0:	4603      	mov	r3, r0
   12ca2:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   12ca4:	68bb      	ldr	r3, [r7, #8]
   12ca6:	2b00      	cmp	r3, #0
   12ca8:	f000 8091 	beq.w	12dce <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   12cac:	68b8      	ldr	r0, [r7, #8]
   12cae:	68f9      	ldr	r1, [r7, #12]
   12cb0:	f04f 0200 	mov.w	r2, #0
   12cb4:	f7fe feb0 	bl	11a18 <uxTaskGetSystemState>
   12cb8:	4603      	mov	r3, r0
   12cba:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12cbc:	f04f 0300 	mov.w	r3, #0
   12cc0:	613b      	str	r3, [r7, #16]
   12cc2:	e07c      	b.n	12dbe <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   12cc4:	693a      	ldr	r2, [r7, #16]
   12cc6:	4613      	mov	r3, r2
   12cc8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12ccc:	4413      	add	r3, r2
   12cce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12cd2:	461a      	mov	r2, r3
   12cd4:	68bb      	ldr	r3, [r7, #8]
   12cd6:	4413      	add	r3, r2
   12cd8:	7b1b      	ldrb	r3, [r3, #12]
   12cda:	2b04      	cmp	r3, #4
   12cdc:	d820      	bhi.n	12d20 <vTaskList+0xb8>
   12cde:	a201      	add	r2, pc, #4	; (adr r2, 12ce4 <vTaskList+0x7c>)
   12ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12ce4:	00012cf9 	.word	0x00012cf9
   12ce8:	00012d01 	.word	0x00012d01
   12cec:	00012d09 	.word	0x00012d09
   12cf0:	00012d11 	.word	0x00012d11
   12cf4:	00012d19 	.word	0x00012d19
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   12cf8:	f04f 0358 	mov.w	r3, #88	; 0x58
   12cfc:	75fb      	strb	r3, [r7, #23]
										break;
   12cfe:	e012      	b.n	12d26 <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   12d00:	f04f 0352 	mov.w	r3, #82	; 0x52
   12d04:	75fb      	strb	r3, [r7, #23]
										break;
   12d06:	e00e      	b.n	12d26 <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   12d08:	f04f 0342 	mov.w	r3, #66	; 0x42
   12d0c:	75fb      	strb	r3, [r7, #23]
										break;
   12d0e:	e00a      	b.n	12d26 <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   12d10:	f04f 0353 	mov.w	r3, #83	; 0x53
   12d14:	75fb      	strb	r3, [r7, #23]
										break;
   12d16:	e006      	b.n	12d26 <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   12d18:	f04f 0344 	mov.w	r3, #68	; 0x44
   12d1c:	75fb      	strb	r3, [r7, #23]
										break;
   12d1e:	e002      	b.n	12d26 <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   12d20:	f04f 0300 	mov.w	r3, #0
   12d24:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12d26:	693a      	ldr	r2, [r7, #16]
   12d28:	4613      	mov	r3, r2
   12d2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d2e:	4413      	add	r3, r2
   12d30:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d34:	461a      	mov	r2, r3
   12d36:	68bb      	ldr	r3, [r7, #8]
   12d38:	4413      	add	r3, r2
   12d3a:	685b      	ldr	r3, [r3, #4]
   12d3c:	6878      	ldr	r0, [r7, #4]
   12d3e:	4619      	mov	r1, r3
   12d40:	f7ff ff68 	bl	12c14 <prvWriteNameToBuffer>
   12d44:	4603      	mov	r3, r0
   12d46:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12d48:	f897 e017 	ldrb.w	lr, [r7, #23]
   12d4c:	693a      	ldr	r2, [r7, #16]
   12d4e:	4613      	mov	r3, r2
   12d50:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d54:	4413      	add	r3, r2
   12d56:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d5a:	461a      	mov	r2, r3
   12d5c:	68bb      	ldr	r3, [r7, #8]
   12d5e:	4413      	add	r3, r2
   12d60:	f8d3 c010 	ldr.w	ip, [r3, #16]
   12d64:	693a      	ldr	r2, [r7, #16]
   12d66:	4613      	mov	r3, r2
   12d68:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d6c:	4413      	add	r3, r2
   12d6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d72:	461a      	mov	r2, r3
   12d74:	68bb      	ldr	r3, [r7, #8]
   12d76:	4413      	add	r3, r2
   12d78:	8c1b      	ldrh	r3, [r3, #32]
   12d7a:	4619      	mov	r1, r3
   12d7c:	693a      	ldr	r2, [r7, #16]
   12d7e:	4613      	mov	r3, r2
   12d80:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d84:	4413      	add	r3, r2
   12d86:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d8a:	461a      	mov	r2, r3
   12d8c:	68bb      	ldr	r3, [r7, #8]
   12d8e:	4413      	add	r3, r2
   12d90:	689b      	ldr	r3, [r3, #8]
   12d92:	9100      	str	r1, [sp, #0]
   12d94:	9301      	str	r3, [sp, #4]
   12d96:	6878      	ldr	r0, [r7, #4]
   12d98:	f64e 216c 	movw	r1, #60012	; 0xea6c
   12d9c:	f2c0 0101 	movt	r1, #1
   12da0:	4672      	mov	r2, lr
   12da2:	4663      	mov	r3, ip
   12da4:	f7ee f988 	bl	10b8 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12da8:	6878      	ldr	r0, [r7, #4]
   12daa:	f001 ff45 	bl	14c38 <strlen>
   12dae:	4603      	mov	r3, r0
   12db0:	687a      	ldr	r2, [r7, #4]
   12db2:	4413      	add	r3, r2
   12db4:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12db6:	693b      	ldr	r3, [r7, #16]
   12db8:	f103 0301 	add.w	r3, r3, #1
   12dbc:	613b      	str	r3, [r7, #16]
   12dbe:	693a      	ldr	r2, [r7, #16]
   12dc0:	68fb      	ldr	r3, [r7, #12]
   12dc2:	429a      	cmp	r2, r3
   12dc4:	f4ff af7e 	bcc.w	12cc4 <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12dc8:	68b8      	ldr	r0, [r7, #8]
   12dca:	f001 fa07 	bl	141dc <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12dce:	f107 0718 	add.w	r7, r7, #24
   12dd2:	46bd      	mov	sp, r7
   12dd4:	bd80      	pop	{r7, pc}
   12dd6:	bf00      	nop

00012dd8 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12dd8:	b580      	push	{r7, lr}
   12dda:	b088      	sub	sp, #32
   12ddc:	af00      	add	r7, sp, #0
   12dde:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12de0:	687b      	ldr	r3, [r7, #4]
   12de2:	f04f 0200 	mov.w	r2, #0
   12de6:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12de8:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12df0:	681b      	ldr	r3, [r3, #0]
   12df2:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12df4:	f642 43ac 	movw	r3, #11436	; 0x2cac
   12df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dfc:	681a      	ldr	r2, [r3, #0]
   12dfe:	4613      	mov	r3, r2
   12e00:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e04:	4413      	add	r3, r2
   12e06:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e0a:	4618      	mov	r0, r3
   12e0c:	f001 f930 	bl	14070 <pvPortMalloc>
   12e10:	4603      	mov	r3, r0
   12e12:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   12e14:	693b      	ldr	r3, [r7, #16]
   12e16:	2b00      	cmp	r3, #0
   12e18:	d076      	beq.n	12f08 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   12e1a:	f107 030c 	add.w	r3, r7, #12
   12e1e:	6938      	ldr	r0, [r7, #16]
   12e20:	6979      	ldr	r1, [r7, #20]
   12e22:	461a      	mov	r2, r3
   12e24:	f7fe fdf8 	bl	11a18 <uxTaskGetSystemState>
   12e28:	4603      	mov	r3, r0
   12e2a:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   12e2c:	68fa      	ldr	r2, [r7, #12]
   12e2e:	f248 531f 	movw	r3, #34079	; 0x851f
   12e32:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   12e36:	fba3 1302 	umull	r1, r3, r3, r2
   12e3a:	ea4f 1353 	mov.w	r3, r3, lsr #5
   12e3e:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   12e40:	68fb      	ldr	r3, [r7, #12]
   12e42:	2b00      	cmp	r3, #0
   12e44:	d05d      	beq.n	12f02 <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12e46:	f04f 0300 	mov.w	r3, #0
   12e4a:	61bb      	str	r3, [r7, #24]
   12e4c:	e055      	b.n	12efa <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   12e4e:	69ba      	ldr	r2, [r7, #24]
   12e50:	4613      	mov	r3, r2
   12e52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e56:	4413      	add	r3, r2
   12e58:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e5c:	461a      	mov	r2, r3
   12e5e:	693b      	ldr	r3, [r7, #16]
   12e60:	4413      	add	r3, r2
   12e62:	699a      	ldr	r2, [r3, #24]
   12e64:	68fb      	ldr	r3, [r7, #12]
   12e66:	fbb2 f3f3 	udiv	r3, r2, r3
   12e6a:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12e6c:	69ba      	ldr	r2, [r7, #24]
   12e6e:	4613      	mov	r3, r2
   12e70:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e74:	4413      	add	r3, r2
   12e76:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e7a:	461a      	mov	r2, r3
   12e7c:	693b      	ldr	r3, [r7, #16]
   12e7e:	4413      	add	r3, r2
   12e80:	685b      	ldr	r3, [r3, #4]
   12e82:	6878      	ldr	r0, [r7, #4]
   12e84:	4619      	mov	r1, r3
   12e86:	f7ff fec5 	bl	12c14 <prvWriteNameToBuffer>
   12e8a:	4603      	mov	r3, r0
   12e8c:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   12e8e:	69fb      	ldr	r3, [r7, #28]
   12e90:	2b00      	cmp	r3, #0
   12e92:	d014      	beq.n	12ebe <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12e94:	69ba      	ldr	r2, [r7, #24]
   12e96:	4613      	mov	r3, r2
   12e98:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12e9c:	4413      	add	r3, r2
   12e9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12ea2:	461a      	mov	r2, r3
   12ea4:	693b      	ldr	r3, [r7, #16]
   12ea6:	4413      	add	r3, r2
   12ea8:	699b      	ldr	r3, [r3, #24]
   12eaa:	6878      	ldr	r0, [r7, #4]
   12eac:	f64e 217c 	movw	r1, #60028	; 0xea7c
   12eb0:	f2c0 0101 	movt	r1, #1
   12eb4:	461a      	mov	r2, r3
   12eb6:	69fb      	ldr	r3, [r7, #28]
   12eb8:	f7ee f8fe 	bl	10b8 <sprintf>
   12ebc:	e012      	b.n	12ee4 <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12ebe:	69ba      	ldr	r2, [r7, #24]
   12ec0:	4613      	mov	r3, r2
   12ec2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12ec6:	4413      	add	r3, r2
   12ec8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12ecc:	461a      	mov	r2, r3
   12ece:	693b      	ldr	r3, [r7, #16]
   12ed0:	4413      	add	r3, r2
   12ed2:	699b      	ldr	r3, [r3, #24]
   12ed4:	6878      	ldr	r0, [r7, #4]
   12ed6:	f64e 2188 	movw	r1, #60040	; 0xea88
   12eda:	f2c0 0101 	movt	r1, #1
   12ede:	461a      	mov	r2, r3
   12ee0:	f7ee f8ea 	bl	10b8 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12ee4:	6878      	ldr	r0, [r7, #4]
   12ee6:	f001 fea7 	bl	14c38 <strlen>
   12eea:	4603      	mov	r3, r0
   12eec:	687a      	ldr	r2, [r7, #4]
   12eee:	4413      	add	r3, r2
   12ef0:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12ef2:	69bb      	ldr	r3, [r7, #24]
   12ef4:	f103 0301 	add.w	r3, r3, #1
   12ef8:	61bb      	str	r3, [r7, #24]
   12efa:	69ba      	ldr	r2, [r7, #24]
   12efc:	697b      	ldr	r3, [r7, #20]
   12efe:	429a      	cmp	r2, r3
   12f00:	d3a5      	bcc.n	12e4e <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12f02:	6938      	ldr	r0, [r7, #16]
   12f04:	f001 f96a 	bl	141dc <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12f08:	f107 0720 	add.w	r7, r7, #32
   12f0c:	46bd      	mov	sp, r7
   12f0e:	bd80      	pop	{r7, pc}

00012f10 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   12f10:	b480      	push	{r7}
   12f12:	b083      	sub	sp, #12
   12f14:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   12f16:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f1e:	681b      	ldr	r3, [r3, #0]
   12f20:	699b      	ldr	r3, [r3, #24]
   12f22:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12f24:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f2c:	681a      	ldr	r2, [r3, #0]
   12f2e:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f36:	681b      	ldr	r3, [r3, #0]
   12f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12f3a:	f1c3 0305 	rsb	r3, r3, #5
   12f3e:	6193      	str	r3, [r2, #24]

	return uxReturn;
   12f40:	687b      	ldr	r3, [r7, #4]
}
   12f42:	4618      	mov	r0, r3
   12f44:	f107 070c 	add.w	r7, r7, #12
   12f48:	46bd      	mov	sp, r7
   12f4a:	bc80      	pop	{r7}
   12f4c:	4770      	bx	lr
   12f4e:	bf00      	nop

00012f50 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   12f50:	b480      	push	{r7}
   12f52:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   12f54:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f5c:	681b      	ldr	r3, [r3, #0]
   12f5e:	2b00      	cmp	r3, #0
   12f60:	d008      	beq.n	12f74 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   12f62:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f6a:	681b      	ldr	r3, [r3, #0]
   12f6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12f6e:	f102 0201 	add.w	r2, r2, #1
   12f72:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   12f74:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f7c:	681b      	ldr	r3, [r3, #0]
	}
   12f7e:	4618      	mov	r0, r3
   12f80:	46bd      	mov	sp, r7
   12f82:	bc80      	pop	{r7}
   12f84:	4770      	bx	lr
   12f86:	bf00      	nop

00012f88 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   12f88:	b580      	push	{r7, lr}
   12f8a:	b084      	sub	sp, #16
   12f8c:	af00      	add	r7, sp, #0
   12f8e:	6078      	str	r0, [r7, #4]
   12f90:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   12f92:	f001 fae9 	bl	14568 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   12f96:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f9e:	681b      	ldr	r3, [r3, #0]
   12fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12fa2:	2b00      	cmp	r3, #0
   12fa4:	d11b      	bne.n	12fde <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12fa6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fae:	681b      	ldr	r3, [r3, #0]
   12fb0:	f04f 0201 	mov.w	r2, #1
   12fb4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12fb8:	683b      	ldr	r3, [r7, #0]
   12fba:	2b00      	cmp	r3, #0
   12fbc:	d00f      	beq.n	12fde <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12fbe:	6838      	ldr	r0, [r7, #0]
   12fc0:	f04f 0101 	mov.w	r1, #1
   12fc4:	f000 fb3a 	bl	1363c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12fc8:	f64e 5304 	movw	r3, #60676	; 0xed04
   12fcc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12fd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12fd4:	601a      	str	r2, [r3, #0]
   12fd6:	f3bf 8f4f 	dsb	sy
   12fda:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12fde:	f001 fafb 	bl	145d8 <vPortExitCritical>

		taskENTER_CRITICAL();
   12fe2:	f001 fac1 	bl	14568 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12fe6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   12fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fee:	681b      	ldr	r3, [r3, #0]
   12ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12ff2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12ff4:	68fb      	ldr	r3, [r7, #12]
   12ff6:	2b00      	cmp	r3, #0
   12ff8:	d014      	beq.n	13024 <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12ffa:	687b      	ldr	r3, [r7, #4]
   12ffc:	2b00      	cmp	r3, #0
   12ffe:	d008      	beq.n	13012 <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   13000:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13004:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13008:	681b      	ldr	r3, [r3, #0]
   1300a:	f04f 0200 	mov.w	r2, #0
   1300e:	655a      	str	r2, [r3, #84]	; 0x54
   13010:	e008      	b.n	13024 <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   13012:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13016:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1301a:	681b      	ldr	r3, [r3, #0]
   1301c:	68fa      	ldr	r2, [r7, #12]
   1301e:	f102 32ff 	add.w	r2, r2, #4294967295
   13022:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   13024:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13028:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1302c:	681b      	ldr	r3, [r3, #0]
   1302e:	f04f 0200 	mov.w	r2, #0
   13032:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   13036:	f001 facf 	bl	145d8 <vPortExitCritical>

		return ulReturn;
   1303a:	68fb      	ldr	r3, [r7, #12]
	}
   1303c:	4618      	mov	r0, r3
   1303e:	f107 0710 	add.w	r7, r7, #16
   13042:	46bd      	mov	sp, r7
   13044:	bd80      	pop	{r7, pc}
   13046:	bf00      	nop

00013048 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   13048:	b580      	push	{r7, lr}
   1304a:	b086      	sub	sp, #24
   1304c:	af00      	add	r7, sp, #0
   1304e:	60f8      	str	r0, [r7, #12]
   13050:	60b9      	str	r1, [r7, #8]
   13052:	607a      	str	r2, [r7, #4]
   13054:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   13056:	f001 fa87 	bl	14568 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   1305a:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1305e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13062:	681b      	ldr	r3, [r3, #0]
   13064:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13068:	b2db      	uxtb	r3, r3
   1306a:	2b02      	cmp	r3, #2
   1306c:	d027      	beq.n	130be <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   1306e:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13072:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13076:	681b      	ldr	r3, [r3, #0]
   13078:	6d59      	ldr	r1, [r3, #84]	; 0x54
   1307a:	68fa      	ldr	r2, [r7, #12]
   1307c:	ea6f 0202 	mvn.w	r2, r2
   13080:	ea01 0202 	and.w	r2, r1, r2
   13084:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   13086:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1308a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1308e:	681b      	ldr	r3, [r3, #0]
   13090:	f04f 0201 	mov.w	r2, #1
   13094:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   13098:	683b      	ldr	r3, [r7, #0]
   1309a:	2b00      	cmp	r3, #0
   1309c:	d00f      	beq.n	130be <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   1309e:	6838      	ldr	r0, [r7, #0]
   130a0:	f04f 0101 	mov.w	r1, #1
   130a4:	f000 faca 	bl	1363c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   130a8:	f64e 5304 	movw	r3, #60676	; 0xed04
   130ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
   130b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   130b4:	601a      	str	r2, [r3, #0]
   130b6:	f3bf 8f4f 	dsb	sy
   130ba:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   130be:	f001 fa8b 	bl	145d8 <vPortExitCritical>

		taskENTER_CRITICAL();
   130c2:	f001 fa51 	bl	14568 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   130c6:	687b      	ldr	r3, [r7, #4]
   130c8:	2b00      	cmp	r3, #0
   130ca:	d007      	beq.n	130dc <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   130cc:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   130d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130d4:	681b      	ldr	r3, [r3, #0]
   130d6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   130d8:	687b      	ldr	r3, [r7, #4]
   130da:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   130dc:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   130e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130e4:	681b      	ldr	r3, [r3, #0]
   130e6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   130ea:	b2db      	uxtb	r3, r3
   130ec:	2b02      	cmp	r3, #2
   130ee:	d003      	beq.n	130f8 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   130f0:	f04f 0300 	mov.w	r3, #0
   130f4:	617b      	str	r3, [r7, #20]
   130f6:	e00e      	b.n	13116 <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   130f8:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   130fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13100:	681b      	ldr	r3, [r3, #0]
   13102:	6d59      	ldr	r1, [r3, #84]	; 0x54
   13104:	68ba      	ldr	r2, [r7, #8]
   13106:	ea6f 0202 	mvn.w	r2, r2
   1310a:	ea01 0202 	and.w	r2, r1, r2
   1310e:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   13110:	f04f 0301 	mov.w	r3, #1
   13114:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   13116:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1311a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1311e:	681b      	ldr	r3, [r3, #0]
   13120:	f04f 0200 	mov.w	r2, #0
   13124:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   13128:	f001 fa56 	bl	145d8 <vPortExitCritical>

		return xReturn;
   1312c:	697b      	ldr	r3, [r7, #20]
	}
   1312e:	4618      	mov	r0, r3
   13130:	f107 0718 	add.w	r7, r7, #24
   13134:	46bd      	mov	sp, r7
   13136:	bd80      	pop	{r7, pc}

00013138 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   13138:	b580      	push	{r7, lr}
   1313a:	b08a      	sub	sp, #40	; 0x28
   1313c:	af00      	add	r7, sp, #0
   1313e:	60f8      	str	r0, [r7, #12]
   13140:	60b9      	str	r1, [r7, #8]
   13142:	603b      	str	r3, [r7, #0]
   13144:	4613      	mov	r3, r2
   13146:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   13148:	f04f 0301 	mov.w	r3, #1
   1314c:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   1314e:	68fb      	ldr	r3, [r7, #12]
   13150:	2b00      	cmp	r3, #0
   13152:	d109      	bne.n	13168 <xTaskGenericNotify+0x30>
   13154:	f04f 0328 	mov.w	r3, #40	; 0x28
   13158:	f383 8811 	msr	BASEPRI, r3
   1315c:	f3bf 8f6f 	isb	sy
   13160:	f3bf 8f4f 	dsb	sy
   13164:	61fb      	str	r3, [r7, #28]
   13166:	e7fe      	b.n	13166 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   13168:	68fb      	ldr	r3, [r7, #12]
   1316a:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   1316c:	f001 f9fc 	bl	14568 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   13170:	683b      	ldr	r3, [r7, #0]
   13172:	2b00      	cmp	r3, #0
   13174:	d003      	beq.n	1317e <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   13176:	693b      	ldr	r3, [r7, #16]
   13178:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1317a:	683b      	ldr	r3, [r7, #0]
   1317c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   1317e:	693b      	ldr	r3, [r7, #16]
   13180:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13184:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   13186:	693b      	ldr	r3, [r7, #16]
   13188:	f04f 0202 	mov.w	r2, #2
   1318c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   13190:	79fb      	ldrb	r3, [r7, #7]
   13192:	2b04      	cmp	r3, #4
   13194:	d82a      	bhi.n	131ec <xTaskGenericNotify+0xb4>
   13196:	a201      	add	r2, pc, #4	; (adr r2, 1319c <xTaskGenericNotify+0x64>)
   13198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1319c:	0001320b 	.word	0x0001320b
   131a0:	000131b1 	.word	0x000131b1
   131a4:	000131c1 	.word	0x000131c1
   131a8:	000131cf 	.word	0x000131cf
   131ac:	000131d7 	.word	0x000131d7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   131b0:	693b      	ldr	r3, [r7, #16]
   131b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   131b4:	68bb      	ldr	r3, [r7, #8]
   131b6:	ea42 0203 	orr.w	r2, r2, r3
   131ba:	693b      	ldr	r3, [r7, #16]
   131bc:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   131be:	e025      	b.n	1320c <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   131c0:	693b      	ldr	r3, [r7, #16]
   131c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   131c4:	f103 0201 	add.w	r2, r3, #1
   131c8:	693b      	ldr	r3, [r7, #16]
   131ca:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   131cc:	e01e      	b.n	1320c <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   131ce:	693b      	ldr	r3, [r7, #16]
   131d0:	68ba      	ldr	r2, [r7, #8]
   131d2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   131d4:	e01a      	b.n	1320c <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   131d6:	7efb      	ldrb	r3, [r7, #27]
   131d8:	2b02      	cmp	r3, #2
   131da:	d003      	beq.n	131e4 <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   131dc:	693b      	ldr	r3, [r7, #16]
   131de:	68ba      	ldr	r2, [r7, #8]
   131e0:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   131e2:	e013      	b.n	1320c <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   131e4:	f04f 0300 	mov.w	r3, #0
   131e8:	617b      	str	r3, [r7, #20]
					}
					break;
   131ea:	e00f      	b.n	1320c <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   131ec:	693b      	ldr	r3, [r7, #16]
   131ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   131f0:	f1b3 3fff 	cmp.w	r3, #4294967295
   131f4:	d00a      	beq.n	1320c <xTaskGenericNotify+0xd4>
   131f6:	f04f 0328 	mov.w	r3, #40	; 0x28
   131fa:	f383 8811 	msr	BASEPRI, r3
   131fe:	f3bf 8f6f 	isb	sy
   13202:	f3bf 8f4f 	dsb	sy
   13206:	623b      	str	r3, [r7, #32]
   13208:	e7fe      	b.n	13208 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   1320a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   1320c:	7efb      	ldrb	r3, [r7, #27]
   1320e:	2b01      	cmp	r3, #1
   13210:	d14f      	bne.n	132b2 <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   13212:	693b      	ldr	r3, [r7, #16]
   13214:	f103 0304 	add.w	r3, r3, #4
   13218:	4618      	mov	r0, r3
   1321a:	f7fc f967 	bl	f4ec <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   1321e:	693b      	ldr	r3, [r7, #16]
   13220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13222:	f04f 0201 	mov.w	r2, #1
   13226:	fa02 f203 	lsl.w	r2, r2, r3
   1322a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1322e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13232:	681b      	ldr	r3, [r3, #0]
   13234:	ea42 0203 	orr.w	r2, r2, r3
   13238:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1323c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13240:	601a      	str	r2, [r3, #0]
   13242:	693b      	ldr	r3, [r7, #16]
   13244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13246:	4613      	mov	r3, r2
   13248:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1324c:	4413      	add	r3, r2
   1324e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13252:	461a      	mov	r2, r3
   13254:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   13258:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1325c:	441a      	add	r2, r3
   1325e:	693b      	ldr	r3, [r7, #16]
   13260:	f103 0304 	add.w	r3, r3, #4
   13264:	4610      	mov	r0, r2
   13266:	4619      	mov	r1, r3
   13268:	f7fc f8e2 	bl	f430 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   1326c:	693b      	ldr	r3, [r7, #16]
   1326e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13270:	2b00      	cmp	r3, #0
   13272:	d009      	beq.n	13288 <xTaskGenericNotify+0x150>
   13274:	f04f 0328 	mov.w	r3, #40	; 0x28
   13278:	f383 8811 	msr	BASEPRI, r3
   1327c:	f3bf 8f6f 	isb	sy
   13280:	f3bf 8f4f 	dsb	sy
   13284:	627b      	str	r3, [r7, #36]	; 0x24
   13286:	e7fe      	b.n	13286 <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   13288:	693b      	ldr	r3, [r7, #16]
   1328a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1328c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13290:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13294:	681b      	ldr	r3, [r3, #0]
   13296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13298:	429a      	cmp	r2, r3
   1329a:	d90a      	bls.n	132b2 <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   1329c:	f64e 5304 	movw	r3, #60676	; 0xed04
   132a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
   132a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   132a8:	601a      	str	r2, [r3, #0]
   132aa:	f3bf 8f4f 	dsb	sy
   132ae:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   132b2:	f001 f991 	bl	145d8 <vPortExitCritical>

		return xReturn;
   132b6:	697b      	ldr	r3, [r7, #20]
	}
   132b8:	4618      	mov	r0, r3
   132ba:	f107 0728 	add.w	r7, r7, #40	; 0x28
   132be:	46bd      	mov	sp, r7
   132c0:	bd80      	pop	{r7, pc}
   132c2:	bf00      	nop

000132c4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   132c4:	b580      	push	{r7, lr}
   132c6:	b08e      	sub	sp, #56	; 0x38
   132c8:	af00      	add	r7, sp, #0
   132ca:	60f8      	str	r0, [r7, #12]
   132cc:	60b9      	str	r1, [r7, #8]
   132ce:	603b      	str	r3, [r7, #0]
   132d0:	4613      	mov	r3, r2
   132d2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   132d4:	f04f 0301 	mov.w	r3, #1
   132d8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   132da:	68fb      	ldr	r3, [r7, #12]
   132dc:	2b00      	cmp	r3, #0
   132de:	d109      	bne.n	132f4 <xTaskGenericNotifyFromISR+0x30>
   132e0:	f04f 0328 	mov.w	r3, #40	; 0x28
   132e4:	f383 8811 	msr	BASEPRI, r3
   132e8:	f3bf 8f6f 	isb	sy
   132ec:	f3bf 8f4f 	dsb	sy
   132f0:	623b      	str	r3, [r7, #32]
   132f2:	e7fe      	b.n	132f2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   132f4:	f001 fa1c 	bl	14730 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   132f8:	68fb      	ldr	r3, [r7, #12]
   132fa:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   132fc:	f3ef 8211 	mrs	r2, BASEPRI
   13300:	f04f 0328 	mov.w	r3, #40	; 0x28
   13304:	f383 8811 	msr	BASEPRI, r3
   13308:	f3bf 8f6f 	isb	sy
   1330c:	f3bf 8f4f 	dsb	sy
   13310:	62ba      	str	r2, [r7, #40]	; 0x28
   13312:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   13314:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   13316:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   13318:	683b      	ldr	r3, [r7, #0]
   1331a:	2b00      	cmp	r3, #0
   1331c:	d003      	beq.n	13326 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   1331e:	693b      	ldr	r3, [r7, #16]
   13320:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   13322:	683b      	ldr	r3, [r7, #0]
   13324:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   13326:	693b      	ldr	r3, [r7, #16]
   13328:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   1332c:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   1332e:	693b      	ldr	r3, [r7, #16]
   13330:	f04f 0202 	mov.w	r2, #2
   13334:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   13338:	79fb      	ldrb	r3, [r7, #7]
   1333a:	2b04      	cmp	r3, #4
   1333c:	d82a      	bhi.n	13394 <xTaskGenericNotifyFromISR+0xd0>
   1333e:	a201      	add	r2, pc, #4	; (adr r2, 13344 <xTaskGenericNotifyFromISR+0x80>)
   13340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   13344:	000133b3 	.word	0x000133b3
   13348:	00013359 	.word	0x00013359
   1334c:	00013369 	.word	0x00013369
   13350:	00013377 	.word	0x00013377
   13354:	0001337f 	.word	0x0001337f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   13358:	693b      	ldr	r3, [r7, #16]
   1335a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1335c:	68bb      	ldr	r3, [r7, #8]
   1335e:	ea42 0203 	orr.w	r2, r2, r3
   13362:	693b      	ldr	r3, [r7, #16]
   13364:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   13366:	e025      	b.n	133b4 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   13368:	693b      	ldr	r3, [r7, #16]
   1336a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   1336c:	f103 0201 	add.w	r2, r3, #1
   13370:	693b      	ldr	r3, [r7, #16]
   13372:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   13374:	e01e      	b.n	133b4 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   13376:	693b      	ldr	r3, [r7, #16]
   13378:	68ba      	ldr	r2, [r7, #8]
   1337a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   1337c:	e01a      	b.n	133b4 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   1337e:	7dfb      	ldrb	r3, [r7, #23]
   13380:	2b02      	cmp	r3, #2
   13382:	d003      	beq.n	1338c <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   13384:	693b      	ldr	r3, [r7, #16]
   13386:	68ba      	ldr	r2, [r7, #8]
   13388:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   1338a:	e013      	b.n	133b4 <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   1338c:	f04f 0300 	mov.w	r3, #0
   13390:	61bb      	str	r3, [r7, #24]
					}
					break;
   13392:	e00f      	b.n	133b4 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   13394:	693b      	ldr	r3, [r7, #16]
   13396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13398:	f1b3 3fff 	cmp.w	r3, #4294967295
   1339c:	d00a      	beq.n	133b4 <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1339e:	f04f 0328 	mov.w	r3, #40	; 0x28
   133a2:	f383 8811 	msr	BASEPRI, r3
   133a6:	f3bf 8f6f 	isb	sy
   133aa:	f3bf 8f4f 	dsb	sy
   133ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   133b0:	e7fe      	b.n	133b0 <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   133b2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   133b4:	7dfb      	ldrb	r3, [r7, #23]
   133b6:	2b01      	cmp	r3, #1
   133b8:	d164      	bne.n	13484 <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   133ba:	693b      	ldr	r3, [r7, #16]
   133bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   133be:	2b00      	cmp	r3, #0
   133c0:	d009      	beq.n	133d6 <xTaskGenericNotifyFromISR+0x112>
   133c2:	f04f 0328 	mov.w	r3, #40	; 0x28
   133c6:	f383 8811 	msr	BASEPRI, r3
   133ca:	f3bf 8f6f 	isb	sy
   133ce:	f3bf 8f4f 	dsb	sy
   133d2:	633b      	str	r3, [r7, #48]	; 0x30
   133d4:	e7fe      	b.n	133d4 <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   133d6:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   133da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133de:	681b      	ldr	r3, [r3, #0]
   133e0:	2b00      	cmp	r3, #0
   133e2:	d12d      	bne.n	13440 <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   133e4:	693b      	ldr	r3, [r7, #16]
   133e6:	f103 0304 	add.w	r3, r3, #4
   133ea:	4618      	mov	r0, r3
   133ec:	f7fc f87e 	bl	f4ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   133f0:	693b      	ldr	r3, [r7, #16]
   133f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   133f4:	f04f 0201 	mov.w	r2, #1
   133f8:	fa02 f203 	lsl.w	r2, r2, r3
   133fc:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   13400:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13404:	681b      	ldr	r3, [r3, #0]
   13406:	ea42 0203 	orr.w	r2, r2, r3
   1340a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1340e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13412:	601a      	str	r2, [r3, #0]
   13414:	693b      	ldr	r3, [r7, #16]
   13416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13418:	4613      	mov	r3, r2
   1341a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1341e:	4413      	add	r3, r2
   13420:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13424:	461a      	mov	r2, r3
   13426:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   1342a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1342e:	441a      	add	r2, r3
   13430:	693b      	ldr	r3, [r7, #16]
   13432:	f103 0304 	add.w	r3, r3, #4
   13436:	4610      	mov	r0, r2
   13438:	4619      	mov	r1, r3
   1343a:	f7fb fff9 	bl	f430 <vListInsertEnd>
   1343e:	e009      	b.n	13454 <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   13440:	693b      	ldr	r3, [r7, #16]
   13442:	f103 0318 	add.w	r3, r3, #24
   13446:	f642 406c 	movw	r0, #11372	; 0x2c6c
   1344a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1344e:	4619      	mov	r1, r3
   13450:	f7fb ffee 	bl	f430 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   13454:	693b      	ldr	r3, [r7, #16]
   13456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13458:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   1345c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13460:	681b      	ldr	r3, [r3, #0]
   13462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13464:	429a      	cmp	r2, r3
   13466:	d90d      	bls.n	13484 <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   13468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   1346a:	2b00      	cmp	r3, #0
   1346c:	d003      	beq.n	13476 <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   1346e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13470:	f04f 0201 	mov.w	r2, #1
   13474:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   13476:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   1347a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1347e:	f04f 0201 	mov.w	r2, #1
   13482:	601a      	str	r2, [r3, #0]
   13484:	69fb      	ldr	r3, [r7, #28]
   13486:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   13488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1348a:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   1348e:	69bb      	ldr	r3, [r7, #24]
	}
   13490:	4618      	mov	r0, r3
   13492:	f107 0738 	add.w	r7, r7, #56	; 0x38
   13496:	46bd      	mov	sp, r7
   13498:	bd80      	pop	{r7, pc}
   1349a:	bf00      	nop

0001349c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   1349c:	b580      	push	{r7, lr}
   1349e:	b08a      	sub	sp, #40	; 0x28
   134a0:	af00      	add	r7, sp, #0
   134a2:	6078      	str	r0, [r7, #4]
   134a4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   134a6:	687b      	ldr	r3, [r7, #4]
   134a8:	2b00      	cmp	r3, #0
   134aa:	d109      	bne.n	134c0 <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   134ac:	f04f 0328 	mov.w	r3, #40	; 0x28
   134b0:	f383 8811 	msr	BASEPRI, r3
   134b4:	f3bf 8f6f 	isb	sy
   134b8:	f3bf 8f4f 	dsb	sy
   134bc:	617b      	str	r3, [r7, #20]
   134be:	e7fe      	b.n	134be <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   134c0:	f001 f936 	bl	14730 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   134c4:	687b      	ldr	r3, [r7, #4]
   134c6:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   134c8:	f3ef 8211 	mrs	r2, BASEPRI
   134cc:	f04f 0328 	mov.w	r3, #40	; 0x28
   134d0:	f383 8811 	msr	BASEPRI, r3
   134d4:	f3bf 8f6f 	isb	sy
   134d8:	f3bf 8f4f 	dsb	sy
   134dc:	61fa      	str	r2, [r7, #28]
   134de:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   134e0:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   134e2:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   134e4:	68bb      	ldr	r3, [r7, #8]
   134e6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   134ea:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   134ec:	68bb      	ldr	r3, [r7, #8]
   134ee:	f04f 0202 	mov.w	r2, #2
   134f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   134f6:	68bb      	ldr	r3, [r7, #8]
   134f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   134fa:	f103 0201 	add.w	r2, r3, #1
   134fe:	68bb      	ldr	r3, [r7, #8]
   13500:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   13502:	7bfb      	ldrb	r3, [r7, #15]
   13504:	2b01      	cmp	r3, #1
   13506:	d164      	bne.n	135d2 <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   13508:	68bb      	ldr	r3, [r7, #8]
   1350a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1350c:	2b00      	cmp	r3, #0
   1350e:	d009      	beq.n	13524 <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13510:	f04f 0328 	mov.w	r3, #40	; 0x28
   13514:	f383 8811 	msr	BASEPRI, r3
   13518:	f3bf 8f6f 	isb	sy
   1351c:	f3bf 8f4f 	dsb	sy
   13520:	623b      	str	r3, [r7, #32]
   13522:	e7fe      	b.n	13522 <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   13524:	f642 43d4 	movw	r3, #11476	; 0x2cd4
   13528:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1352c:	681b      	ldr	r3, [r3, #0]
   1352e:	2b00      	cmp	r3, #0
   13530:	d12d      	bne.n	1358e <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   13532:	68bb      	ldr	r3, [r7, #8]
   13534:	f103 0304 	add.w	r3, r3, #4
   13538:	4618      	mov	r0, r3
   1353a:	f7fb ffd7 	bl	f4ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1353e:	68bb      	ldr	r3, [r7, #8]
   13540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13542:	f04f 0201 	mov.w	r2, #1
   13546:	fa02 f203 	lsl.w	r2, r2, r3
   1354a:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1354e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13552:	681b      	ldr	r3, [r3, #0]
   13554:	ea42 0203 	orr.w	r2, r2, r3
   13558:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   1355c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13560:	601a      	str	r2, [r3, #0]
   13562:	68bb      	ldr	r3, [r7, #8]
   13564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13566:	4613      	mov	r3, r2
   13568:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1356c:	4413      	add	r3, r2
   1356e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13572:	461a      	mov	r2, r3
   13574:	f642 33d8 	movw	r3, #11224	; 0x2bd8
   13578:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1357c:	441a      	add	r2, r3
   1357e:	68bb      	ldr	r3, [r7, #8]
   13580:	f103 0304 	add.w	r3, r3, #4
   13584:	4610      	mov	r0, r2
   13586:	4619      	mov	r1, r3
   13588:	f7fb ff52 	bl	f430 <vListInsertEnd>
   1358c:	e009      	b.n	135a2 <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   1358e:	68bb      	ldr	r3, [r7, #8]
   13590:	f103 0318 	add.w	r3, r3, #24
   13594:	f642 406c 	movw	r0, #11372	; 0x2c6c
   13598:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1359c:	4619      	mov	r1, r3
   1359e:	f7fb ff47 	bl	f430 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   135a2:	68bb      	ldr	r3, [r7, #8]
   135a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   135a6:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   135aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135ae:	681b      	ldr	r3, [r3, #0]
   135b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   135b2:	429a      	cmp	r2, r3
   135b4:	d90d      	bls.n	135d2 <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   135b6:	683b      	ldr	r3, [r7, #0]
   135b8:	2b00      	cmp	r3, #0
   135ba:	d003      	beq.n	135c4 <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   135bc:	683b      	ldr	r3, [r7, #0]
   135be:	f04f 0201 	mov.w	r2, #1
   135c2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   135c4:	f642 43c0 	movw	r3, #11456	; 0x2cc0
   135c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135cc:	f04f 0201 	mov.w	r2, #1
   135d0:	601a      	str	r2, [r3, #0]
   135d2:	693b      	ldr	r3, [r7, #16]
   135d4:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   135d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   135d8:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   135dc:	f107 0728 	add.w	r7, r7, #40	; 0x28
   135e0:	46bd      	mov	sp, r7
   135e2:	bd80      	pop	{r7, pc}

000135e4 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   135e4:	b580      	push	{r7, lr}
   135e6:	b084      	sub	sp, #16
   135e8:	af00      	add	r7, sp, #0
   135ea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   135ec:	687b      	ldr	r3, [r7, #4]
   135ee:	2b00      	cmp	r3, #0
   135f0:	d105      	bne.n	135fe <xTaskNotifyStateClear+0x1a>
   135f2:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   135f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135fa:	681b      	ldr	r3, [r3, #0]
   135fc:	e000      	b.n	13600 <xTaskNotifyStateClear+0x1c>
   135fe:	687b      	ldr	r3, [r7, #4]
   13600:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   13602:	f000 ffb1 	bl	14568 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   13606:	68bb      	ldr	r3, [r7, #8]
   13608:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   1360c:	b2db      	uxtb	r3, r3
   1360e:	2b02      	cmp	r3, #2
   13610:	d108      	bne.n	13624 <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   13612:	68bb      	ldr	r3, [r7, #8]
   13614:	f04f 0200 	mov.w	r2, #0
   13618:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   1361c:	f04f 0301 	mov.w	r3, #1
   13620:	60fb      	str	r3, [r7, #12]
   13622:	e002      	b.n	1362a <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   13624:	f04f 0300 	mov.w	r3, #0
   13628:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   1362a:	f000 ffd5 	bl	145d8 <vPortExitCritical>

		return xReturn;
   1362e:	68fb      	ldr	r3, [r7, #12]
	}
   13630:	4618      	mov	r0, r3
   13632:	f107 0710 	add.w	r7, r7, #16
   13636:	46bd      	mov	sp, r7
   13638:	bd80      	pop	{r7, pc}
   1363a:	bf00      	nop

0001363c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   1363c:	b580      	push	{r7, lr}
   1363e:	b084      	sub	sp, #16
   13640:	af00      	add	r7, sp, #0
   13642:	6078      	str	r0, [r7, #4]
   13644:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   13646:	f642 43b0 	movw	r3, #11440	; 0x2cb0
   1364a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1364e:	681b      	ldr	r3, [r3, #0]
   13650:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   13652:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13656:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1365a:	681b      	ldr	r3, [r3, #0]
   1365c:	f103 0304 	add.w	r3, r3, #4
   13660:	4618      	mov	r0, r3
   13662:	f7fb ff43 	bl	f4ec <uxListRemove>
   13666:	4603      	mov	r3, r0
   13668:	2b00      	cmp	r3, #0
   1366a:	d117      	bne.n	1369c <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   1366c:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13670:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13674:	681b      	ldr	r3, [r3, #0]
   13676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13678:	f04f 0201 	mov.w	r2, #1
   1367c:	fa02 f303 	lsl.w	r3, r2, r3
   13680:	ea6f 0203 	mvn.w	r2, r3
   13684:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   13688:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1368c:	681b      	ldr	r3, [r3, #0]
   1368e:	ea02 0203 	and.w	r2, r2, r3
   13692:	f642 43b4 	movw	r3, #11444	; 0x2cb4
   13696:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1369a:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   1369c:	687b      	ldr	r3, [r7, #4]
   1369e:	f1b3 3fff 	cmp.w	r3, #4294967295
   136a2:	d111      	bne.n	136c8 <prvAddCurrentTaskToDelayedList+0x8c>
   136a4:	683b      	ldr	r3, [r7, #0]
   136a6:	2b00      	cmp	r3, #0
   136a8:	d00e      	beq.n	136c8 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   136aa:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   136ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136b2:	681b      	ldr	r3, [r3, #0]
   136b4:	f103 0304 	add.w	r3, r3, #4
   136b8:	f642 4098 	movw	r0, #11416	; 0x2c98
   136bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
   136c0:	4619      	mov	r1, r3
   136c2:	f7fb feb5 	bl	f430 <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   136c6:	e03d      	b.n	13744 <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   136c8:	68fa      	ldr	r2, [r7, #12]
   136ca:	687b      	ldr	r3, [r7, #4]
   136cc:	4413      	add	r3, r2
   136ce:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   136d0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   136d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136d8:	681b      	ldr	r3, [r3, #0]
   136da:	68ba      	ldr	r2, [r7, #8]
   136dc:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   136de:	68ba      	ldr	r2, [r7, #8]
   136e0:	68fb      	ldr	r3, [r7, #12]
   136e2:	429a      	cmp	r2, r3
   136e4:	d210      	bcs.n	13708 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   136e6:	f642 4368 	movw	r3, #11368	; 0x2c68
   136ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136ee:	681a      	ldr	r2, [r3, #0]
   136f0:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   136f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136f8:	681b      	ldr	r3, [r3, #0]
   136fa:	f103 0304 	add.w	r3, r3, #4
   136fe:	4610      	mov	r0, r2
   13700:	4619      	mov	r1, r3
   13702:	f7fb feb9 	bl	f478 <vListInsert>
   13706:	e01d      	b.n	13744 <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13708:	f642 4364 	movw	r3, #11364	; 0x2c64
   1370c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13710:	681a      	ldr	r2, [r3, #0]
   13712:	f642 33d4 	movw	r3, #11220	; 0x2bd4
   13716:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1371a:	681b      	ldr	r3, [r3, #0]
   1371c:	f103 0304 	add.w	r3, r3, #4
   13720:	4610      	mov	r0, r2
   13722:	4619      	mov	r1, r3
   13724:	f7fb fea8 	bl	f478 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   13728:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   1372c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13730:	681b      	ldr	r3, [r3, #0]
   13732:	68ba      	ldr	r2, [r7, #8]
   13734:	429a      	cmp	r2, r3
   13736:	d205      	bcs.n	13744 <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   13738:	f642 43cc 	movw	r3, #11468	; 0x2ccc
   1373c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13740:	68ba      	ldr	r2, [r7, #8]
   13742:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   13744:	f107 0710 	add.w	r7, r7, #16
   13748:	46bd      	mov	sp, r7
   1374a:	bd80      	pop	{r7, pc}

0001374c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   1374c:	b580      	push	{r7, lr}
   1374e:	b084      	sub	sp, #16
   13750:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   13752:	f04f 0300 	mov.w	r3, #0
   13756:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   13758:	f000 fbce 	bl	13ef8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   1375c:	f642 5310 	movw	r3, #11536	; 0x2d10
   13760:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13764:	681b      	ldr	r3, [r3, #0]
   13766:	2b00      	cmp	r3, #0
   13768:	d017      	beq.n	1379a <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   1376a:	f04f 0302 	mov.w	r3, #2
   1376e:	9300      	str	r3, [sp, #0]
   13770:	f642 5314 	movw	r3, #11540	; 0x2d14
   13774:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13778:	9301      	str	r3, [sp, #4]
   1377a:	f643 20a9 	movw	r0, #15017	; 0x3aa9
   1377e:	f2c0 0001 	movt	r0, #1
   13782:	f64e 2194 	movw	r1, #60052	; 0xea94
   13786:	f2c0 0101 	movt	r1, #1
   1378a:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   1378e:	f04f 0300 	mov.w	r3, #0
   13792:	f7fd f925 	bl	109e0 <xTaskCreate>
   13796:	4603      	mov	r3, r0
   13798:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   1379a:	683b      	ldr	r3, [r7, #0]
   1379c:	2b00      	cmp	r3, #0
   1379e:	d109      	bne.n	137b4 <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   137a0:	f04f 0328 	mov.w	r3, #40	; 0x28
   137a4:	f383 8811 	msr	BASEPRI, r3
   137a8:	f3bf 8f6f 	isb	sy
   137ac:	f3bf 8f4f 	dsb	sy
   137b0:	607b      	str	r3, [r7, #4]
   137b2:	e7fe      	b.n	137b2 <xTimerCreateTimerTask+0x66>
	return xReturn;
   137b4:	683b      	ldr	r3, [r7, #0]
}
   137b6:	4618      	mov	r0, r3
   137b8:	f107 0708 	add.w	r7, r7, #8
   137bc:	46bd      	mov	sp, r7
   137be:	bd80      	pop	{r7, pc}

000137c0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   137c0:	b580      	push	{r7, lr}
   137c2:	b088      	sub	sp, #32
   137c4:	af02      	add	r7, sp, #8
   137c6:	60f8      	str	r0, [r7, #12]
   137c8:	60b9      	str	r1, [r7, #8]
   137ca:	607a      	str	r2, [r7, #4]
   137cc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   137ce:	f04f 002c 	mov.w	r0, #44	; 0x2c
   137d2:	f000 fc4d 	bl	14070 <pvPortMalloc>
   137d6:	4603      	mov	r3, r0
   137d8:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   137da:	697b      	ldr	r3, [r7, #20]
   137dc:	2b00      	cmp	r3, #0
   137de:	d009      	beq.n	137f4 <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   137e0:	6a3b      	ldr	r3, [r7, #32]
   137e2:	9300      	str	r3, [sp, #0]
   137e4:	697b      	ldr	r3, [r7, #20]
   137e6:	9301      	str	r3, [sp, #4]
   137e8:	68f8      	ldr	r0, [r7, #12]
   137ea:	68b9      	ldr	r1, [r7, #8]
   137ec:	687a      	ldr	r2, [r7, #4]
   137ee:	683b      	ldr	r3, [r7, #0]
   137f0:	f000 f806 	bl	13800 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   137f4:	697b      	ldr	r3, [r7, #20]
	}
   137f6:	4618      	mov	r0, r3
   137f8:	f107 0718 	add.w	r7, r7, #24
   137fc:	46bd      	mov	sp, r7
   137fe:	bd80      	pop	{r7, pc}

00013800 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   13800:	b580      	push	{r7, lr}
   13802:	b086      	sub	sp, #24
   13804:	af00      	add	r7, sp, #0
   13806:	60f8      	str	r0, [r7, #12]
   13808:	60b9      	str	r1, [r7, #8]
   1380a:	607a      	str	r2, [r7, #4]
   1380c:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   1380e:	68bb      	ldr	r3, [r7, #8]
   13810:	2b00      	cmp	r3, #0
   13812:	d109      	bne.n	13828 <prvInitialiseNewTimer+0x28>
   13814:	f04f 0328 	mov.w	r3, #40	; 0x28
   13818:	f383 8811 	msr	BASEPRI, r3
   1381c:	f3bf 8f6f 	isb	sy
   13820:	f3bf 8f4f 	dsb	sy
   13824:	617b      	str	r3, [r7, #20]
   13826:	e7fe      	b.n	13826 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   13828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1382a:	2b00      	cmp	r3, #0
   1382c:	d016      	beq.n	1385c <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   1382e:	f000 fb63 	bl	13ef8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   13832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13834:	68fa      	ldr	r2, [r7, #12]
   13836:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   13838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1383a:	68ba      	ldr	r2, [r7, #8]
   1383c:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   1383e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13840:	687a      	ldr	r2, [r7, #4]
   13842:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   13844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13846:	683a      	ldr	r2, [r7, #0]
   13848:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   1384a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1384c:	6a3a      	ldr	r2, [r7, #32]
   1384e:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   13850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13852:	f103 0304 	add.w	r3, r3, #4
   13856:	4618      	mov	r0, r3
   13858:	f7fb fddc 	bl	f414 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   1385c:	f107 0718 	add.w	r7, r7, #24
   13860:	46bd      	mov	sp, r7
   13862:	bd80      	pop	{r7, pc}

00013864 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   13864:	b580      	push	{r7, lr}
   13866:	b08a      	sub	sp, #40	; 0x28
   13868:	af00      	add	r7, sp, #0
   1386a:	60f8      	str	r0, [r7, #12]
   1386c:	60b9      	str	r1, [r7, #8]
   1386e:	607a      	str	r2, [r7, #4]
   13870:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   13872:	f04f 0300 	mov.w	r3, #0
   13876:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   13878:	68fb      	ldr	r3, [r7, #12]
   1387a:	2b00      	cmp	r3, #0
   1387c:	d109      	bne.n	13892 <xTimerGenericCommand+0x2e>
   1387e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13882:	f383 8811 	msr	BASEPRI, r3
   13886:	f3bf 8f6f 	isb	sy
   1388a:	f3bf 8f4f 	dsb	sy
   1388e:	627b      	str	r3, [r7, #36]	; 0x24
   13890:	e7fe      	b.n	13890 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   13892:	f642 5310 	movw	r3, #11536	; 0x2d10
   13896:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1389a:	681b      	ldr	r3, [r3, #0]
   1389c:	2b00      	cmp	r3, #0
   1389e:	d040      	beq.n	13922 <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   138a0:	68bb      	ldr	r3, [r7, #8]
   138a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   138a4:	687b      	ldr	r3, [r7, #4]
   138a6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   138a8:	68fb      	ldr	r3, [r7, #12]
   138aa:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   138ac:	68bb      	ldr	r3, [r7, #8]
   138ae:	2b05      	cmp	r3, #5
   138b0:	dc27      	bgt.n	13902 <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   138b2:	f7fe ff71 	bl	12798 <xTaskGetSchedulerState>
   138b6:	4603      	mov	r3, r0
   138b8:	2b02      	cmp	r3, #2
   138ba:	d110      	bne.n	138de <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   138bc:	f642 5310 	movw	r3, #11536	; 0x2d10
   138c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138c4:	681a      	ldr	r2, [r3, #0]
   138c6:	f107 0314 	add.w	r3, r7, #20
   138ca:	4610      	mov	r0, r2
   138cc:	4619      	mov	r1, r3
   138ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   138d0:	f04f 0300 	mov.w	r3, #0
   138d4:	f7fb ffc0 	bl	f858 <xQueueGenericSend>
   138d8:	4603      	mov	r3, r0
   138da:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   138dc:	e021      	b.n	13922 <xTimerGenericCommand+0xbe>
   138de:	f642 5310 	movw	r3, #11536	; 0x2d10
   138e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138e6:	681a      	ldr	r2, [r3, #0]
   138e8:	f107 0314 	add.w	r3, r7, #20
   138ec:	4610      	mov	r0, r2
   138ee:	4619      	mov	r1, r3
   138f0:	f04f 0200 	mov.w	r2, #0
   138f4:	f04f 0300 	mov.w	r3, #0
   138f8:	f7fb ffae 	bl	f858 <xQueueGenericSend>
   138fc:	4603      	mov	r3, r0
   138fe:	623b      	str	r3, [r7, #32]
   13900:	e00f      	b.n	13922 <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   13902:	f642 5310 	movw	r3, #11536	; 0x2d10
   13906:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1390a:	681a      	ldr	r2, [r3, #0]
   1390c:	f107 0314 	add.w	r3, r7, #20
   13910:	4610      	mov	r0, r2
   13912:	4619      	mov	r1, r3
   13914:	683a      	ldr	r2, [r7, #0]
   13916:	f04f 0300 	mov.w	r3, #0
   1391a:	f7fc f8b5 	bl	fa88 <xQueueGenericSendFromISR>
   1391e:	4603      	mov	r3, r0
   13920:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   13922:	6a3b      	ldr	r3, [r7, #32]
}
   13924:	4618      	mov	r0, r3
   13926:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1392a:	46bd      	mov	sp, r7
   1392c:	bd80      	pop	{r7, pc}
   1392e:	bf00      	nop

00013930 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   13930:	b480      	push	{r7}
   13932:	b083      	sub	sp, #12
   13934:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   13936:	f642 5314 	movw	r3, #11540	; 0x2d14
   1393a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1393e:	681b      	ldr	r3, [r3, #0]
   13940:	2b00      	cmp	r3, #0
   13942:	d109      	bne.n	13958 <xTimerGetTimerDaemonTaskHandle+0x28>
   13944:	f04f 0328 	mov.w	r3, #40	; 0x28
   13948:	f383 8811 	msr	BASEPRI, r3
   1394c:	f3bf 8f6f 	isb	sy
   13950:	f3bf 8f4f 	dsb	sy
   13954:	607b      	str	r3, [r7, #4]
   13956:	e7fe      	b.n	13956 <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   13958:	f642 5314 	movw	r3, #11540	; 0x2d14
   1395c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13960:	681b      	ldr	r3, [r3, #0]
}
   13962:	4618      	mov	r0, r3
   13964:	f107 070c 	add.w	r7, r7, #12
   13968:	46bd      	mov	sp, r7
   1396a:	bc80      	pop	{r7}
   1396c:	4770      	bx	lr
   1396e:	bf00      	nop

00013970 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   13970:	b480      	push	{r7}
   13972:	b085      	sub	sp, #20
   13974:	af00      	add	r7, sp, #0
   13976:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13978:	687b      	ldr	r3, [r7, #4]
   1397a:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   1397c:	687b      	ldr	r3, [r7, #4]
   1397e:	2b00      	cmp	r3, #0
   13980:	d109      	bne.n	13996 <xTimerGetPeriod+0x26>
   13982:	f04f 0328 	mov.w	r3, #40	; 0x28
   13986:	f383 8811 	msr	BASEPRI, r3
   1398a:	f3bf 8f6f 	isb	sy
   1398e:	f3bf 8f4f 	dsb	sy
   13992:	60fb      	str	r3, [r7, #12]
   13994:	e7fe      	b.n	13994 <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   13996:	68bb      	ldr	r3, [r7, #8]
   13998:	699b      	ldr	r3, [r3, #24]
}
   1399a:	4618      	mov	r0, r3
   1399c:	f107 0714 	add.w	r7, r7, #20
   139a0:	46bd      	mov	sp, r7
   139a2:	bc80      	pop	{r7}
   139a4:	4770      	bx	lr
   139a6:	bf00      	nop

000139a8 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   139a8:	b480      	push	{r7}
   139aa:	b087      	sub	sp, #28
   139ac:	af00      	add	r7, sp, #0
   139ae:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   139b0:	687b      	ldr	r3, [r7, #4]
   139b2:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   139b4:	687b      	ldr	r3, [r7, #4]
   139b6:	2b00      	cmp	r3, #0
   139b8:	d109      	bne.n	139ce <xTimerGetExpiryTime+0x26>
   139ba:	f04f 0328 	mov.w	r3, #40	; 0x28
   139be:	f383 8811 	msr	BASEPRI, r3
   139c2:	f3bf 8f6f 	isb	sy
   139c6:	f3bf 8f4f 	dsb	sy
   139ca:	617b      	str	r3, [r7, #20]
   139cc:	e7fe      	b.n	139cc <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   139ce:	68fb      	ldr	r3, [r7, #12]
   139d0:	685b      	ldr	r3, [r3, #4]
   139d2:	613b      	str	r3, [r7, #16]
	return xReturn;
   139d4:	693b      	ldr	r3, [r7, #16]
}
   139d6:	4618      	mov	r0, r3
   139d8:	f107 071c 	add.w	r7, r7, #28
   139dc:	46bd      	mov	sp, r7
   139de:	bc80      	pop	{r7}
   139e0:	4770      	bx	lr
   139e2:	bf00      	nop

000139e4 <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   139e4:	b480      	push	{r7}
   139e6:	b085      	sub	sp, #20
   139e8:	af00      	add	r7, sp, #0
   139ea:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   139ec:	687b      	ldr	r3, [r7, #4]
   139ee:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   139f0:	687b      	ldr	r3, [r7, #4]
   139f2:	2b00      	cmp	r3, #0
   139f4:	d109      	bne.n	13a0a <pcTimerGetName+0x26>
   139f6:	f04f 0328 	mov.w	r3, #40	; 0x28
   139fa:	f383 8811 	msr	BASEPRI, r3
   139fe:	f3bf 8f6f 	isb	sy
   13a02:	f3bf 8f4f 	dsb	sy
   13a06:	60fb      	str	r3, [r7, #12]
   13a08:	e7fe      	b.n	13a08 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   13a0a:	68bb      	ldr	r3, [r7, #8]
   13a0c:	681b      	ldr	r3, [r3, #0]
}
   13a0e:	4618      	mov	r0, r3
   13a10:	f107 0714 	add.w	r7, r7, #20
   13a14:	46bd      	mov	sp, r7
   13a16:	bc80      	pop	{r7}
   13a18:	4770      	bx	lr
   13a1a:	bf00      	nop

00013a1c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   13a1c:	b580      	push	{r7, lr}
   13a1e:	b088      	sub	sp, #32
   13a20:	af02      	add	r7, sp, #8
   13a22:	6078      	str	r0, [r7, #4]
   13a24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13a26:	f642 5308 	movw	r3, #11528	; 0x2d08
   13a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a2e:	681b      	ldr	r3, [r3, #0]
   13a30:	68db      	ldr	r3, [r3, #12]
   13a32:	68db      	ldr	r3, [r3, #12]
   13a34:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13a36:	693b      	ldr	r3, [r7, #16]
   13a38:	f103 0304 	add.w	r3, r3, #4
   13a3c:	4618      	mov	r0, r3
   13a3e:	f7fb fd55 	bl	f4ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13a42:	693b      	ldr	r3, [r7, #16]
   13a44:	69db      	ldr	r3, [r3, #28]
   13a46:	2b01      	cmp	r3, #1
   13a48:	d126      	bne.n	13a98 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   13a4a:	693b      	ldr	r3, [r7, #16]
   13a4c:	699a      	ldr	r2, [r3, #24]
   13a4e:	687b      	ldr	r3, [r7, #4]
   13a50:	4413      	add	r3, r2
   13a52:	6938      	ldr	r0, [r7, #16]
   13a54:	4619      	mov	r1, r3
   13a56:	683a      	ldr	r2, [r7, #0]
   13a58:	687b      	ldr	r3, [r7, #4]
   13a5a:	f000 f8e3 	bl	13c24 <prvInsertTimerInActiveList>
   13a5e:	4603      	mov	r3, r0
   13a60:	2b00      	cmp	r3, #0
   13a62:	d019      	beq.n	13a98 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13a64:	f04f 0300 	mov.w	r3, #0
   13a68:	9300      	str	r3, [sp, #0]
   13a6a:	6938      	ldr	r0, [r7, #16]
   13a6c:	f04f 0100 	mov.w	r1, #0
   13a70:	687a      	ldr	r2, [r7, #4]
   13a72:	f04f 0300 	mov.w	r3, #0
   13a76:	f7ff fef5 	bl	13864 <xTimerGenericCommand>
   13a7a:	4603      	mov	r3, r0
   13a7c:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   13a7e:	68fb      	ldr	r3, [r7, #12]
   13a80:	2b00      	cmp	r3, #0
   13a82:	d109      	bne.n	13a98 <prvProcessExpiredTimer+0x7c>
   13a84:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a88:	f383 8811 	msr	BASEPRI, r3
   13a8c:	f3bf 8f6f 	isb	sy
   13a90:	f3bf 8f4f 	dsb	sy
   13a94:	617b      	str	r3, [r7, #20]
   13a96:	e7fe      	b.n	13a96 <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13a98:	693b      	ldr	r3, [r7, #16]
   13a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13a9c:	6938      	ldr	r0, [r7, #16]
   13a9e:	4798      	blx	r3
}
   13aa0:	f107 0718 	add.w	r7, r7, #24
   13aa4:	46bd      	mov	sp, r7
   13aa6:	bd80      	pop	{r7, pc}

00013aa8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   13aa8:	b580      	push	{r7, lr}
   13aaa:	b084      	sub	sp, #16
   13aac:	af00      	add	r7, sp, #0
   13aae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   13ab0:	f107 0308 	add.w	r3, r7, #8
   13ab4:	4618      	mov	r0, r3
   13ab6:	f000 f863 	bl	13b80 <prvGetNextExpireTime>
   13aba:	4603      	mov	r3, r0
   13abc:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   13abe:	68bb      	ldr	r3, [r7, #8]
   13ac0:	68f8      	ldr	r0, [r7, #12]
   13ac2:	4619      	mov	r1, r3
   13ac4:	f000 f804 	bl	13ad0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   13ac8:	f000 f8f8 	bl	13cbc <prvProcessReceivedCommands>
	}
   13acc:	e7f0      	b.n	13ab0 <prvTimerTask+0x8>
   13ace:	bf00      	nop

00013ad0 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   13ad0:	b580      	push	{r7, lr}
   13ad2:	b084      	sub	sp, #16
   13ad4:	af00      	add	r7, sp, #0
   13ad6:	6078      	str	r0, [r7, #4]
   13ad8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   13ada:	f7fd fe65 	bl	117a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13ade:	f107 0308 	add.w	r3, r7, #8
   13ae2:	4618      	mov	r0, r3
   13ae4:	f000 f876 	bl	13bd4 <prvSampleTimeNow>
   13ae8:	4603      	mov	r3, r0
   13aea:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   13aec:	68bb      	ldr	r3, [r7, #8]
   13aee:	2b00      	cmp	r3, #0
   13af0:	d13e      	bne.n	13b70 <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13af2:	683b      	ldr	r3, [r7, #0]
   13af4:	2b00      	cmp	r3, #0
   13af6:	d10b      	bne.n	13b10 <prvProcessTimerOrBlockTask+0x40>
   13af8:	687a      	ldr	r2, [r7, #4]
   13afa:	68fb      	ldr	r3, [r7, #12]
   13afc:	429a      	cmp	r2, r3
   13afe:	d807      	bhi.n	13b10 <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   13b00:	f7fd fe64 	bl	117cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   13b04:	6878      	ldr	r0, [r7, #4]
   13b06:	68f9      	ldr	r1, [r7, #12]
   13b08:	f7ff ff88 	bl	13a1c <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13b0c:	bf00      	nop
   13b0e:	e033      	b.n	13b78 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   13b10:	683b      	ldr	r3, [r7, #0]
   13b12:	2b00      	cmp	r3, #0
   13b14:	d00d      	beq.n	13b32 <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   13b16:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b1e:	681b      	ldr	r3, [r3, #0]
   13b20:	681b      	ldr	r3, [r3, #0]
   13b22:	2b00      	cmp	r3, #0
   13b24:	d102      	bne.n	13b2c <prvProcessTimerOrBlockTask+0x5c>
   13b26:	f04f 0301 	mov.w	r3, #1
   13b2a:	e001      	b.n	13b30 <prvProcessTimerOrBlockTask+0x60>
   13b2c:	f04f 0300 	mov.w	r3, #0
   13b30:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   13b32:	f642 5310 	movw	r3, #11536	; 0x2d10
   13b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b3a:	681a      	ldr	r2, [r3, #0]
   13b3c:	6879      	ldr	r1, [r7, #4]
   13b3e:	68fb      	ldr	r3, [r7, #12]
   13b40:	ebc3 0301 	rsb	r3, r3, r1
   13b44:	4610      	mov	r0, r2
   13b46:	4619      	mov	r1, r3
   13b48:	683a      	ldr	r2, [r7, #0]
   13b4a:	f7fc ff0f 	bl	1096c <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   13b4e:	f7fd fe3d 	bl	117cc <xTaskResumeAll>
   13b52:	4603      	mov	r3, r0
   13b54:	2b00      	cmp	r3, #0
   13b56:	d10e      	bne.n	13b76 <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13b58:	f64e 5304 	movw	r3, #60676	; 0xed04
   13b5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13b60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   13b64:	601a      	str	r2, [r3, #0]
   13b66:	f3bf 8f4f 	dsb	sy
   13b6a:	f3bf 8f6f 	isb	sy
   13b6e:	e003      	b.n	13b78 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   13b70:	f7fd fe2c 	bl	117cc <xTaskResumeAll>
   13b74:	e000      	b.n	13b78 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13b76:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   13b78:	f107 0710 	add.w	r7, r7, #16
   13b7c:	46bd      	mov	sp, r7
   13b7e:	bd80      	pop	{r7, pc}

00013b80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   13b80:	b480      	push	{r7}
   13b82:	b085      	sub	sp, #20
   13b84:	af00      	add	r7, sp, #0
   13b86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   13b88:	f642 5308 	movw	r3, #11528	; 0x2d08
   13b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b90:	681b      	ldr	r3, [r3, #0]
   13b92:	681b      	ldr	r3, [r3, #0]
   13b94:	2b00      	cmp	r3, #0
   13b96:	d102      	bne.n	13b9e <prvGetNextExpireTime+0x1e>
   13b98:	f04f 0301 	mov.w	r3, #1
   13b9c:	e001      	b.n	13ba2 <prvGetNextExpireTime+0x22>
   13b9e:	f04f 0300 	mov.w	r3, #0
   13ba2:	687a      	ldr	r2, [r7, #4]
   13ba4:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   13ba6:	687b      	ldr	r3, [r7, #4]
   13ba8:	681b      	ldr	r3, [r3, #0]
   13baa:	2b00      	cmp	r3, #0
   13bac:	d108      	bne.n	13bc0 <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13bae:	f642 5308 	movw	r3, #11528	; 0x2d08
   13bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bb6:	681b      	ldr	r3, [r3, #0]
   13bb8:	68db      	ldr	r3, [r3, #12]
   13bba:	681b      	ldr	r3, [r3, #0]
   13bbc:	60fb      	str	r3, [r7, #12]
   13bbe:	e002      	b.n	13bc6 <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   13bc0:	f04f 0300 	mov.w	r3, #0
   13bc4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   13bc6:	68fb      	ldr	r3, [r7, #12]
}
   13bc8:	4618      	mov	r0, r3
   13bca:	f107 0714 	add.w	r7, r7, #20
   13bce:	46bd      	mov	sp, r7
   13bd0:	bc80      	pop	{r7}
   13bd2:	4770      	bx	lr

00013bd4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   13bd4:	b580      	push	{r7, lr}
   13bd6:	b084      	sub	sp, #16
   13bd8:	af00      	add	r7, sp, #0
   13bda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   13bdc:	f7fd fec6 	bl	1196c <xTaskGetTickCount>
   13be0:	4603      	mov	r3, r0
   13be2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   13be4:	f642 5318 	movw	r3, #11544	; 0x2d18
   13be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bec:	681b      	ldr	r3, [r3, #0]
   13bee:	68fa      	ldr	r2, [r7, #12]
   13bf0:	429a      	cmp	r2, r3
   13bf2:	d206      	bcs.n	13c02 <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   13bf4:	f000 f906 	bl	13e04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   13bf8:	687b      	ldr	r3, [r7, #4]
   13bfa:	f04f 0201 	mov.w	r2, #1
   13bfe:	601a      	str	r2, [r3, #0]
   13c00:	e003      	b.n	13c0a <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   13c02:	687b      	ldr	r3, [r7, #4]
   13c04:	f04f 0200 	mov.w	r2, #0
   13c08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   13c0a:	f642 5318 	movw	r3, #11544	; 0x2d18
   13c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c12:	68fa      	ldr	r2, [r7, #12]
   13c14:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   13c16:	68fb      	ldr	r3, [r7, #12]
}
   13c18:	4618      	mov	r0, r3
   13c1a:	f107 0710 	add.w	r7, r7, #16
   13c1e:	46bd      	mov	sp, r7
   13c20:	bd80      	pop	{r7, pc}
   13c22:	bf00      	nop

00013c24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   13c24:	b580      	push	{r7, lr}
   13c26:	b086      	sub	sp, #24
   13c28:	af00      	add	r7, sp, #0
   13c2a:	60f8      	str	r0, [r7, #12]
   13c2c:	60b9      	str	r1, [r7, #8]
   13c2e:	607a      	str	r2, [r7, #4]
   13c30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   13c32:	f04f 0300 	mov.w	r3, #0
   13c36:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   13c38:	68fb      	ldr	r3, [r7, #12]
   13c3a:	68ba      	ldr	r2, [r7, #8]
   13c3c:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13c3e:	68fb      	ldr	r3, [r7, #12]
   13c40:	68fa      	ldr	r2, [r7, #12]
   13c42:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   13c44:	68ba      	ldr	r2, [r7, #8]
   13c46:	687b      	ldr	r3, [r7, #4]
   13c48:	429a      	cmp	r2, r3
   13c4a:	d818      	bhi.n	13c7e <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   13c4c:	687a      	ldr	r2, [r7, #4]
   13c4e:	683b      	ldr	r3, [r7, #0]
   13c50:	ebc3 0202 	rsb	r2, r3, r2
   13c54:	68fb      	ldr	r3, [r7, #12]
   13c56:	699b      	ldr	r3, [r3, #24]
   13c58:	429a      	cmp	r2, r3
   13c5a:	d303      	bcc.n	13c64 <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   13c5c:	f04f 0301 	mov.w	r3, #1
   13c60:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   13c62:	e024      	b.n	13cae <prvInsertTimerInActiveList+0x8a>
   13c64:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c6c:	681a      	ldr	r2, [r3, #0]
   13c6e:	68fb      	ldr	r3, [r7, #12]
   13c70:	f103 0304 	add.w	r3, r3, #4
   13c74:	4610      	mov	r0, r2
   13c76:	4619      	mov	r1, r3
   13c78:	f7fb fbfe 	bl	f478 <vListInsert>
   13c7c:	e017      	b.n	13cae <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13c7e:	687a      	ldr	r2, [r7, #4]
   13c80:	683b      	ldr	r3, [r7, #0]
   13c82:	429a      	cmp	r2, r3
   13c84:	d207      	bcs.n	13c96 <prvInsertTimerInActiveList+0x72>
   13c86:	68ba      	ldr	r2, [r7, #8]
   13c88:	683b      	ldr	r3, [r7, #0]
   13c8a:	429a      	cmp	r2, r3
   13c8c:	d303      	bcc.n	13c96 <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   13c8e:	f04f 0301 	mov.w	r3, #1
   13c92:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13c94:	e00b      	b.n	13cae <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13c96:	f642 5308 	movw	r3, #11528	; 0x2d08
   13c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c9e:	681a      	ldr	r2, [r3, #0]
   13ca0:	68fb      	ldr	r3, [r7, #12]
   13ca2:	f103 0304 	add.w	r3, r3, #4
   13ca6:	4610      	mov	r0, r2
   13ca8:	4619      	mov	r1, r3
   13caa:	f7fb fbe5 	bl	f478 <vListInsert>
		}
	}

	return xProcessTimerNow;
   13cae:	697b      	ldr	r3, [r7, #20]
}
   13cb0:	4618      	mov	r0, r3
   13cb2:	f107 0718 	add.w	r7, r7, #24
   13cb6:	46bd      	mov	sp, r7
   13cb8:	bd80      	pop	{r7, pc}
   13cba:	bf00      	nop

00013cbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   13cbc:	b580      	push	{r7, lr}
   13cbe:	b08c      	sub	sp, #48	; 0x30
   13cc0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13cc2:	e089      	b.n	13dd8 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   13cc4:	68bb      	ldr	r3, [r7, #8]
   13cc6:	2b00      	cmp	r3, #0
   13cc8:	f2c0 8086 	blt.w	13dd8 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   13ccc:	693b      	ldr	r3, [r7, #16]
   13cce:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   13cd0:	697b      	ldr	r3, [r7, #20]
   13cd2:	695b      	ldr	r3, [r3, #20]
   13cd4:	2b00      	cmp	r3, #0
   13cd6:	d005      	beq.n	13ce4 <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13cd8:	697b      	ldr	r3, [r7, #20]
   13cda:	f103 0304 	add.w	r3, r3, #4
   13cde:	4618      	mov	r0, r3
   13ce0:	f7fb fc04 	bl	f4ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13ce4:	f107 0304 	add.w	r3, r7, #4
   13ce8:	4618      	mov	r0, r3
   13cea:	f7ff ff73 	bl	13bd4 <prvSampleTimeNow>
   13cee:	4603      	mov	r3, r0
   13cf0:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   13cf2:	68bb      	ldr	r3, [r7, #8]
   13cf4:	2b09      	cmp	r3, #9
   13cf6:	d86f      	bhi.n	13dd8 <prvProcessReceivedCommands+0x11c>
   13cf8:	a201      	add	r2, pc, #4	; (adr r2, 13d00 <prvProcessReceivedCommands+0x44>)
   13cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   13cfe:	bf00      	nop
   13d00:	00013d29 	.word	0x00013d29
   13d04:	00013d29 	.word	0x00013d29
   13d08:	00013d29 	.word	0x00013d29
   13d0c:	00013dd9 	.word	0x00013dd9
   13d10:	00013d8f 	.word	0x00013d8f
   13d14:	00013dc7 	.word	0x00013dc7
   13d18:	00013d29 	.word	0x00013d29
   13d1c:	00013d29 	.word	0x00013d29
   13d20:	00013dd9 	.word	0x00013dd9
   13d24:	00013d8f 	.word	0x00013d8f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   13d28:	68fa      	ldr	r2, [r7, #12]
   13d2a:	697b      	ldr	r3, [r7, #20]
   13d2c:	699b      	ldr	r3, [r3, #24]
   13d2e:	441a      	add	r2, r3
   13d30:	68fb      	ldr	r3, [r7, #12]
   13d32:	6978      	ldr	r0, [r7, #20]
   13d34:	4611      	mov	r1, r2
   13d36:	69fa      	ldr	r2, [r7, #28]
   13d38:	f7ff ff74 	bl	13c24 <prvInsertTimerInActiveList>
   13d3c:	4603      	mov	r3, r0
   13d3e:	2b00      	cmp	r3, #0
   13d40:	d045      	beq.n	13dce <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13d42:	697b      	ldr	r3, [r7, #20]
   13d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13d46:	6978      	ldr	r0, [r7, #20]
   13d48:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13d4a:	697b      	ldr	r3, [r7, #20]
   13d4c:	69db      	ldr	r3, [r3, #28]
   13d4e:	2b01      	cmp	r3, #1
   13d50:	d13f      	bne.n	13dd2 <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   13d52:	68fa      	ldr	r2, [r7, #12]
   13d54:	697b      	ldr	r3, [r7, #20]
   13d56:	699b      	ldr	r3, [r3, #24]
   13d58:	4413      	add	r3, r2
   13d5a:	f04f 0200 	mov.w	r2, #0
   13d5e:	9200      	str	r2, [sp, #0]
   13d60:	6978      	ldr	r0, [r7, #20]
   13d62:	f04f 0100 	mov.w	r1, #0
   13d66:	461a      	mov	r2, r3
   13d68:	f04f 0300 	mov.w	r3, #0
   13d6c:	f7ff fd7a 	bl	13864 <xTimerGenericCommand>
   13d70:	4603      	mov	r3, r0
   13d72:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   13d74:	69bb      	ldr	r3, [r7, #24]
   13d76:	2b00      	cmp	r3, #0
   13d78:	d12d      	bne.n	13dd6 <prvProcessReceivedCommands+0x11a>
   13d7a:	f04f 0328 	mov.w	r3, #40	; 0x28
   13d7e:	f383 8811 	msr	BASEPRI, r3
   13d82:	f3bf 8f6f 	isb	sy
   13d86:	f3bf 8f4f 	dsb	sy
   13d8a:	623b      	str	r3, [r7, #32]
   13d8c:	e7fe      	b.n	13d8c <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   13d8e:	68fa      	ldr	r2, [r7, #12]
   13d90:	697b      	ldr	r3, [r7, #20]
   13d92:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   13d94:	697b      	ldr	r3, [r7, #20]
   13d96:	699b      	ldr	r3, [r3, #24]
   13d98:	2b00      	cmp	r3, #0
   13d9a:	d109      	bne.n	13db0 <prvProcessReceivedCommands+0xf4>
   13d9c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13da0:	f383 8811 	msr	BASEPRI, r3
   13da4:	f3bf 8f6f 	isb	sy
   13da8:	f3bf 8f4f 	dsb	sy
   13dac:	627b      	str	r3, [r7, #36]	; 0x24
   13dae:	e7fe      	b.n	13dae <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   13db0:	697b      	ldr	r3, [r7, #20]
   13db2:	699a      	ldr	r2, [r3, #24]
   13db4:	69fb      	ldr	r3, [r7, #28]
   13db6:	4413      	add	r3, r2
   13db8:	6978      	ldr	r0, [r7, #20]
   13dba:	4619      	mov	r1, r3
   13dbc:	69fa      	ldr	r2, [r7, #28]
   13dbe:	69fb      	ldr	r3, [r7, #28]
   13dc0:	f7ff ff30 	bl	13c24 <prvInsertTimerInActiveList>
					break;
   13dc4:	e008      	b.n	13dd8 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   13dc6:	6978      	ldr	r0, [r7, #20]
   13dc8:	f000 fa08 	bl	141dc <vPortFree>
   13dcc:	e004      	b.n	13dd8 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   13dce:	bf00      	nop
   13dd0:	e002      	b.n	13dd8 <prvProcessReceivedCommands+0x11c>
   13dd2:	bf00      	nop
   13dd4:	e000      	b.n	13dd8 <prvProcessReceivedCommands+0x11c>
   13dd6:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13dd8:	f642 5310 	movw	r3, #11536	; 0x2d10
   13ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13de0:	681a      	ldr	r2, [r3, #0]
   13de2:	f107 0308 	add.w	r3, r7, #8
   13de6:	4610      	mov	r0, r2
   13de8:	4619      	mov	r1, r3
   13dea:	f04f 0200 	mov.w	r2, #0
   13dee:	f7fb ff83 	bl	fcf8 <xQueueReceive>
   13df2:	4603      	mov	r3, r0
   13df4:	2b00      	cmp	r3, #0
   13df6:	f47f af65 	bne.w	13cc4 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   13dfa:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13dfe:	46bd      	mov	sp, r7
   13e00:	bd80      	pop	{r7, pc}
   13e02:	bf00      	nop

00013e04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   13e04:	b580      	push	{r7, lr}
   13e06:	b088      	sub	sp, #32
   13e08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13e0a:	e053      	b.n	13eb4 <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13e0c:	f642 5308 	movw	r3, #11528	; 0x2d08
   13e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e14:	681b      	ldr	r3, [r3, #0]
   13e16:	68db      	ldr	r3, [r3, #12]
   13e18:	681b      	ldr	r3, [r3, #0]
   13e1a:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13e1c:	f642 5308 	movw	r3, #11528	; 0x2d08
   13e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e24:	681b      	ldr	r3, [r3, #0]
   13e26:	68db      	ldr	r3, [r3, #12]
   13e28:	68db      	ldr	r3, [r3, #12]
   13e2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13e2c:	68fb      	ldr	r3, [r7, #12]
   13e2e:	f103 0304 	add.w	r3, r3, #4
   13e32:	4618      	mov	r0, r3
   13e34:	f7fb fb5a 	bl	f4ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13e38:	68fb      	ldr	r3, [r7, #12]
   13e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13e3c:	68f8      	ldr	r0, [r7, #12]
   13e3e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13e40:	68fb      	ldr	r3, [r7, #12]
   13e42:	69db      	ldr	r3, [r3, #28]
   13e44:	2b01      	cmp	r3, #1
   13e46:	d135      	bne.n	13eb4 <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   13e48:	68fb      	ldr	r3, [r7, #12]
   13e4a:	699a      	ldr	r2, [r3, #24]
   13e4c:	683b      	ldr	r3, [r7, #0]
   13e4e:	4413      	add	r3, r2
   13e50:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   13e52:	687a      	ldr	r2, [r7, #4]
   13e54:	683b      	ldr	r3, [r7, #0]
   13e56:	429a      	cmp	r2, r3
   13e58:	d912      	bls.n	13e80 <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   13e5a:	68fb      	ldr	r3, [r7, #12]
   13e5c:	687a      	ldr	r2, [r7, #4]
   13e5e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13e60:	68fb      	ldr	r3, [r7, #12]
   13e62:	68fa      	ldr	r2, [r7, #12]
   13e64:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13e66:	f642 5308 	movw	r3, #11528	; 0x2d08
   13e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e6e:	681a      	ldr	r2, [r3, #0]
   13e70:	68fb      	ldr	r3, [r7, #12]
   13e72:	f103 0304 	add.w	r3, r3, #4
   13e76:	4610      	mov	r0, r2
   13e78:	4619      	mov	r1, r3
   13e7a:	f7fb fafd 	bl	f478 <vListInsert>
   13e7e:	e019      	b.n	13eb4 <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13e80:	f04f 0300 	mov.w	r3, #0
   13e84:	9300      	str	r3, [sp, #0]
   13e86:	68f8      	ldr	r0, [r7, #12]
   13e88:	f04f 0100 	mov.w	r1, #0
   13e8c:	683a      	ldr	r2, [r7, #0]
   13e8e:	f04f 0300 	mov.w	r3, #0
   13e92:	f7ff fce7 	bl	13864 <xTimerGenericCommand>
   13e96:	4603      	mov	r3, r0
   13e98:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   13e9a:	693b      	ldr	r3, [r7, #16]
   13e9c:	2b00      	cmp	r3, #0
   13e9e:	d109      	bne.n	13eb4 <prvSwitchTimerLists+0xb0>
   13ea0:	f04f 0328 	mov.w	r3, #40	; 0x28
   13ea4:	f383 8811 	msr	BASEPRI, r3
   13ea8:	f3bf 8f6f 	isb	sy
   13eac:	f3bf 8f4f 	dsb	sy
   13eb0:	617b      	str	r3, [r7, #20]
   13eb2:	e7fe      	b.n	13eb2 <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13eb4:	f642 5308 	movw	r3, #11528	; 0x2d08
   13eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ebc:	681b      	ldr	r3, [r3, #0]
   13ebe:	681b      	ldr	r3, [r3, #0]
   13ec0:	2b00      	cmp	r3, #0
   13ec2:	d1a3      	bne.n	13e0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   13ec4:	f642 5308 	movw	r3, #11528	; 0x2d08
   13ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ecc:	681b      	ldr	r3, [r3, #0]
   13ece:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   13ed0:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ed8:	681a      	ldr	r2, [r3, #0]
   13eda:	f642 5308 	movw	r3, #11528	; 0x2d08
   13ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ee2:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   13ee4:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13eec:	68ba      	ldr	r2, [r7, #8]
   13eee:	601a      	str	r2, [r3, #0]
}
   13ef0:	f107 0718 	add.w	r7, r7, #24
   13ef4:	46bd      	mov	sp, r7
   13ef6:	bd80      	pop	{r7, pc}

00013ef8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   13ef8:	b580      	push	{r7, lr}
   13efa:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   13efc:	f000 fb34 	bl	14568 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   13f00:	f642 5310 	movw	r3, #11536	; 0x2d10
   13f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f08:	681b      	ldr	r3, [r3, #0]
   13f0a:	2b00      	cmp	r3, #0
   13f0c:	d12b      	bne.n	13f66 <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   13f0e:	f642 40e0 	movw	r0, #11488	; 0x2ce0
   13f12:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13f16:	f7fb fa59 	bl	f3cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   13f1a:	f642 40f4 	movw	r0, #11508	; 0x2cf4
   13f1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13f22:	f7fb fa53 	bl	f3cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   13f26:	f642 5308 	movw	r3, #11528	; 0x2d08
   13f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f2e:	f642 42e0 	movw	r2, #11488	; 0x2ce0
   13f32:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13f36:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   13f38:	f642 530c 	movw	r3, #11532	; 0x2d0c
   13f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f40:	f642 42f4 	movw	r2, #11508	; 0x2cf4
   13f44:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13f48:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   13f4a:	f04f 000a 	mov.w	r0, #10
   13f4e:	f04f 010c 	mov.w	r1, #12
   13f52:	f04f 0200 	mov.w	r2, #0
   13f56:	f7fb fb6b 	bl	f630 <xQueueGenericCreate>
   13f5a:	4602      	mov	r2, r0
   13f5c:	f642 5310 	movw	r3, #11536	; 0x2d10
   13f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f64:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   13f66:	f000 fb37 	bl	145d8 <vPortExitCritical>
}
   13f6a:	bd80      	pop	{r7, pc}

00013f6c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13f6c:	b580      	push	{r7, lr}
   13f6e:	b086      	sub	sp, #24
   13f70:	af00      	add	r7, sp, #0
   13f72:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   13f74:	687b      	ldr	r3, [r7, #4]
   13f76:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   13f78:	687b      	ldr	r3, [r7, #4]
   13f7a:	2b00      	cmp	r3, #0
   13f7c:	d109      	bne.n	13f92 <xTimerIsTimerActive+0x26>
   13f7e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13f82:	f383 8811 	msr	BASEPRI, r3
   13f86:	f3bf 8f6f 	isb	sy
   13f8a:	f3bf 8f4f 	dsb	sy
   13f8e:	617b      	str	r3, [r7, #20]
   13f90:	e7fe      	b.n	13f90 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   13f92:	f000 fae9 	bl	14568 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   13f96:	693b      	ldr	r3, [r7, #16]
   13f98:	695b      	ldr	r3, [r3, #20]
   13f9a:	2b00      	cmp	r3, #0
   13f9c:	d103      	bne.n	13fa6 <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   13f9e:	f04f 0300 	mov.w	r3, #0
   13fa2:	60fb      	str	r3, [r7, #12]
   13fa4:	e002      	b.n	13fac <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   13fa6:	f04f 0301 	mov.w	r3, #1
   13faa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   13fac:	f000 fb14 	bl	145d8 <vPortExitCritical>

	return xTimerIsInActiveList;
   13fb0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   13fb2:	4618      	mov	r0, r3
   13fb4:	f107 0718 	add.w	r7, r7, #24
   13fb8:	46bd      	mov	sp, r7
   13fba:	bd80      	pop	{r7, pc}

00013fbc <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   13fbc:	b580      	push	{r7, lr}
   13fbe:	b086      	sub	sp, #24
   13fc0:	af00      	add	r7, sp, #0
   13fc2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   13fc4:	687b      	ldr	r3, [r7, #4]
   13fc6:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   13fc8:	687b      	ldr	r3, [r7, #4]
   13fca:	2b00      	cmp	r3, #0
   13fcc:	d109      	bne.n	13fe2 <pvTimerGetTimerID+0x26>
   13fce:	f04f 0328 	mov.w	r3, #40	; 0x28
   13fd2:	f383 8811 	msr	BASEPRI, r3
   13fd6:	f3bf 8f6f 	isb	sy
   13fda:	f3bf 8f4f 	dsb	sy
   13fde:	617b      	str	r3, [r7, #20]
   13fe0:	e7fe      	b.n	13fe0 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13fe2:	f000 fac1 	bl	14568 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13fe6:	68fb      	ldr	r3, [r7, #12]
   13fe8:	6a1b      	ldr	r3, [r3, #32]
   13fea:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13fec:	f000 faf4 	bl	145d8 <vPortExitCritical>

	return pvReturn;
   13ff0:	693b      	ldr	r3, [r7, #16]
}
   13ff2:	4618      	mov	r0, r3
   13ff4:	f107 0718 	add.w	r7, r7, #24
   13ff8:	46bd      	mov	sp, r7
   13ffa:	bd80      	pop	{r7, pc}

00013ffc <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13ffc:	b580      	push	{r7, lr}
   13ffe:	b084      	sub	sp, #16
   14000:	af00      	add	r7, sp, #0
   14002:	6078      	str	r0, [r7, #4]
   14004:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   14006:	687b      	ldr	r3, [r7, #4]
   14008:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   1400a:	687b      	ldr	r3, [r7, #4]
   1400c:	2b00      	cmp	r3, #0
   1400e:	d109      	bne.n	14024 <vTimerSetTimerID+0x28>
   14010:	f04f 0328 	mov.w	r3, #40	; 0x28
   14014:	f383 8811 	msr	BASEPRI, r3
   14018:	f3bf 8f6f 	isb	sy
   1401c:	f3bf 8f4f 	dsb	sy
   14020:	60fb      	str	r3, [r7, #12]
   14022:	e7fe      	b.n	14022 <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   14024:	f000 faa0 	bl	14568 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   14028:	68bb      	ldr	r3, [r7, #8]
   1402a:	683a      	ldr	r2, [r7, #0]
   1402c:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   1402e:	f000 fad3 	bl	145d8 <vPortExitCritical>
}
   14032:	f107 0710 	add.w	r7, r7, #16
   14036:	46bd      	mov	sp, r7
   14038:	bd80      	pop	{r7, pc}
   1403a:	bf00      	nop

0001403c <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   1403c:	b480      	push	{r7}
   1403e:	b083      	sub	sp, #12
   14040:	af00      	add	r7, sp, #0
   14042:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   14044:	687b      	ldr	r3, [r7, #4]
   14046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   14048:	4618      	mov	r0, r3
   1404a:	f107 070c 	add.w	r7, r7, #12
   1404e:	46bd      	mov	sp, r7
   14050:	bc80      	pop	{r7}
   14052:	4770      	bx	lr

00014054 <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   14054:	b480      	push	{r7}
   14056:	b083      	sub	sp, #12
   14058:	af00      	add	r7, sp, #0
   1405a:	6078      	str	r0, [r7, #4]
   1405c:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   1405e:	687b      	ldr	r3, [r7, #4]
   14060:	683a      	ldr	r2, [r7, #0]
   14062:	629a      	str	r2, [r3, #40]	; 0x28
	}
   14064:	f107 070c 	add.w	r7, r7, #12
   14068:	46bd      	mov	sp, r7
   1406a:	bc80      	pop	{r7}
   1406c:	4770      	bx	lr
   1406e:	bf00      	nop

00014070 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   14070:	b580      	push	{r7, lr}
   14072:	b088      	sub	sp, #32
   14074:	af00      	add	r7, sp, #0
   14076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   14078:	f04f 0300 	mov.w	r3, #0
   1407c:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   1407e:	f7fd fb93 	bl	117a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   14082:	f24a 532c 	movw	r3, #42284	; 0xa52c
   14086:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1408a:	681b      	ldr	r3, [r3, #0]
   1408c:	2b00      	cmp	r3, #0
   1408e:	d108      	bne.n	140a2 <pvPortMalloc+0x32>
		{
			prvHeapInit();
   14090:	f000 f8fa 	bl	14288 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   14094:	f24a 532c 	movw	r3, #42284	; 0xa52c
   14098:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1409c:	f04f 0201 	mov.w	r2, #1
   140a0:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   140a2:	687b      	ldr	r3, [r7, #4]
   140a4:	2b00      	cmp	r3, #0
   140a6:	d012      	beq.n	140ce <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   140a8:	f64e 239c 	movw	r3, #60060	; 0xea9c
   140ac:	f2c0 0301 	movt	r3, #1
   140b0:	881b      	ldrh	r3, [r3, #0]
   140b2:	687a      	ldr	r2, [r7, #4]
   140b4:	4413      	add	r3, r2
   140b6:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   140b8:	687b      	ldr	r3, [r7, #4]
   140ba:	f003 0307 	and.w	r3, r3, #7
   140be:	2b00      	cmp	r3, #0
   140c0:	d005      	beq.n	140ce <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   140c2:	687b      	ldr	r3, [r7, #4]
   140c4:	f023 0307 	bic.w	r3, r3, #7
   140c8:	f103 0308 	add.w	r3, r3, #8
   140cc:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   140ce:	687b      	ldr	r3, [r7, #4]
   140d0:	2b00      	cmp	r3, #0
   140d2:	d075      	beq.n	141c0 <pvPortMalloc+0x150>
   140d4:	687a      	ldr	r2, [r7, #4]
   140d6:	f247 73f7 	movw	r3, #30711	; 0x77f7
   140da:	429a      	cmp	r2, r3
   140dc:	d870      	bhi.n	141c0 <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   140de:	f24a 531c 	movw	r3, #42268	; 0xa51c
   140e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140e6:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   140e8:	f24a 531c 	movw	r3, #42268	; 0xa51c
   140ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140f0:	681b      	ldr	r3, [r3, #0]
   140f2:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   140f4:	e004      	b.n	14100 <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   140f6:	68bb      	ldr	r3, [r7, #8]
   140f8:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   140fa:	68bb      	ldr	r3, [r7, #8]
   140fc:	681b      	ldr	r3, [r3, #0]
   140fe:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   14100:	68bb      	ldr	r3, [r7, #8]
   14102:	685a      	ldr	r2, [r3, #4]
   14104:	687b      	ldr	r3, [r7, #4]
   14106:	429a      	cmp	r2, r3
   14108:	d203      	bcs.n	14112 <pvPortMalloc+0xa2>
   1410a:	68bb      	ldr	r3, [r7, #8]
   1410c:	681b      	ldr	r3, [r3, #0]
   1410e:	2b00      	cmp	r3, #0
   14110:	d1f1      	bne.n	140f6 <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   14112:	68ba      	ldr	r2, [r7, #8]
   14114:	f24a 5324 	movw	r3, #42276	; 0xa524
   14118:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1411c:	429a      	cmp	r2, r3
   1411e:	d04f      	beq.n	141c0 <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   14120:	68fb      	ldr	r3, [r7, #12]
   14122:	681a      	ldr	r2, [r3, #0]
   14124:	f64e 239c 	movw	r3, #60060	; 0xea9c
   14128:	f2c0 0301 	movt	r3, #1
   1412c:	881b      	ldrh	r3, [r3, #0]
   1412e:	4413      	add	r3, r2
   14130:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   14132:	68bb      	ldr	r3, [r7, #8]
   14134:	681a      	ldr	r2, [r3, #0]
   14136:	68fb      	ldr	r3, [r7, #12]
   14138:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   1413a:	68bb      	ldr	r3, [r7, #8]
   1413c:	685a      	ldr	r2, [r3, #4]
   1413e:	687b      	ldr	r3, [r7, #4]
   14140:	ebc3 0202 	rsb	r2, r3, r2
   14144:	f64e 239c 	movw	r3, #60060	; 0xea9c
   14148:	f2c0 0301 	movt	r3, #1
   1414c:	881b      	ldrh	r3, [r3, #0]
   1414e:	ea4f 0343 	mov.w	r3, r3, lsl #1
   14152:	429a      	cmp	r2, r3
   14154:	d926      	bls.n	141a4 <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   14156:	68ba      	ldr	r2, [r7, #8]
   14158:	687b      	ldr	r3, [r7, #4]
   1415a:	4413      	add	r3, r2
   1415c:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   1415e:	68bb      	ldr	r3, [r7, #8]
   14160:	685a      	ldr	r2, [r3, #4]
   14162:	687b      	ldr	r3, [r7, #4]
   14164:	ebc3 0202 	rsb	r2, r3, r2
   14168:	693b      	ldr	r3, [r7, #16]
   1416a:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   1416c:	68bb      	ldr	r3, [r7, #8]
   1416e:	687a      	ldr	r2, [r7, #4]
   14170:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   14172:	693b      	ldr	r3, [r7, #16]
   14174:	685b      	ldr	r3, [r3, #4]
   14176:	61fb      	str	r3, [r7, #28]
   14178:	f24a 531c 	movw	r3, #42268	; 0xa51c
   1417c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14180:	61bb      	str	r3, [r7, #24]
   14182:	e002      	b.n	1418a <pvPortMalloc+0x11a>
   14184:	69bb      	ldr	r3, [r7, #24]
   14186:	681b      	ldr	r3, [r3, #0]
   14188:	61bb      	str	r3, [r7, #24]
   1418a:	69bb      	ldr	r3, [r7, #24]
   1418c:	681b      	ldr	r3, [r3, #0]
   1418e:	685a      	ldr	r2, [r3, #4]
   14190:	69fb      	ldr	r3, [r7, #28]
   14192:	429a      	cmp	r2, r3
   14194:	d3f6      	bcc.n	14184 <pvPortMalloc+0x114>
   14196:	69bb      	ldr	r3, [r7, #24]
   14198:	681a      	ldr	r2, [r3, #0]
   1419a:	693b      	ldr	r3, [r7, #16]
   1419c:	601a      	str	r2, [r3, #0]
   1419e:	69bb      	ldr	r3, [r7, #24]
   141a0:	693a      	ldr	r2, [r7, #16]
   141a2:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   141a4:	f240 03c4 	movw	r3, #196	; 0xc4
   141a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141ac:	681a      	ldr	r2, [r3, #0]
   141ae:	68bb      	ldr	r3, [r7, #8]
   141b0:	685b      	ldr	r3, [r3, #4]
   141b2:	ebc3 0202 	rsb	r2, r3, r2
   141b6:	f240 03c4 	movw	r3, #196	; 0xc4
   141ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141be:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   141c0:	f7fd fb04 	bl	117cc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   141c4:	697b      	ldr	r3, [r7, #20]
   141c6:	2b00      	cmp	r3, #0
   141c8:	d101      	bne.n	141ce <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   141ca:	f7ec fcd7 	bl	b7c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   141ce:	697b      	ldr	r3, [r7, #20]
}
   141d0:	4618      	mov	r0, r3
   141d2:	f107 0720 	add.w	r7, r7, #32
   141d6:	46bd      	mov	sp, r7
   141d8:	bd80      	pop	{r7, pc}
   141da:	bf00      	nop

000141dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   141dc:	b580      	push	{r7, lr}
   141de:	b086      	sub	sp, #24
   141e0:	af00      	add	r7, sp, #0
   141e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   141e4:	687b      	ldr	r3, [r7, #4]
   141e6:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   141e8:	687b      	ldr	r3, [r7, #4]
   141ea:	2b00      	cmp	r3, #0
   141ec:	d035      	beq.n	1425a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   141ee:	f64e 239c 	movw	r3, #60060	; 0xea9c
   141f2:	f2c0 0301 	movt	r3, #1
   141f6:	881b      	ldrh	r3, [r3, #0]
   141f8:	f1c3 0300 	rsb	r3, r3, #0
   141fc:	68ba      	ldr	r2, [r7, #8]
   141fe:	4413      	add	r3, r2
   14200:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   14202:	68bb      	ldr	r3, [r7, #8]
   14204:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   14206:	f7fd facf 	bl	117a8 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   1420a:	68fb      	ldr	r3, [r7, #12]
   1420c:	685b      	ldr	r3, [r3, #4]
   1420e:	617b      	str	r3, [r7, #20]
   14210:	f24a 531c 	movw	r3, #42268	; 0xa51c
   14214:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14218:	613b      	str	r3, [r7, #16]
   1421a:	e002      	b.n	14222 <vPortFree+0x46>
   1421c:	693b      	ldr	r3, [r7, #16]
   1421e:	681b      	ldr	r3, [r3, #0]
   14220:	613b      	str	r3, [r7, #16]
   14222:	693b      	ldr	r3, [r7, #16]
   14224:	681b      	ldr	r3, [r3, #0]
   14226:	685a      	ldr	r2, [r3, #4]
   14228:	697b      	ldr	r3, [r7, #20]
   1422a:	429a      	cmp	r2, r3
   1422c:	d3f6      	bcc.n	1421c <vPortFree+0x40>
   1422e:	693b      	ldr	r3, [r7, #16]
   14230:	681a      	ldr	r2, [r3, #0]
   14232:	68fb      	ldr	r3, [r7, #12]
   14234:	601a      	str	r2, [r3, #0]
   14236:	693b      	ldr	r3, [r7, #16]
   14238:	68fa      	ldr	r2, [r7, #12]
   1423a:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   1423c:	68fb      	ldr	r3, [r7, #12]
   1423e:	685a      	ldr	r2, [r3, #4]
   14240:	f240 03c4 	movw	r3, #196	; 0xc4
   14244:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14248:	681b      	ldr	r3, [r3, #0]
   1424a:	441a      	add	r2, r3
   1424c:	f240 03c4 	movw	r3, #196	; 0xc4
   14250:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14254:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   14256:	f7fd fab9 	bl	117cc <xTaskResumeAll>
	}
}
   1425a:	f107 0718 	add.w	r7, r7, #24
   1425e:	46bd      	mov	sp, r7
   14260:	bd80      	pop	{r7, pc}
   14262:	bf00      	nop

00014264 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   14264:	b480      	push	{r7}
   14266:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   14268:	f240 03c4 	movw	r3, #196	; 0xc4
   1426c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14270:	681b      	ldr	r3, [r3, #0]
}
   14272:	4618      	mov	r0, r3
   14274:	46bd      	mov	sp, r7
   14276:	bc80      	pop	{r7}
   14278:	4770      	bx	lr
   1427a:	bf00      	nop

0001427c <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   1427c:	b480      	push	{r7}
   1427e:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   14280:	46bd      	mov	sp, r7
   14282:	bc80      	pop	{r7}
   14284:	4770      	bx	lr
   14286:	bf00      	nop

00014288 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   14288:	b480      	push	{r7}
   1428a:	b083      	sub	sp, #12
   1428c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   1428e:	4b18      	ldr	r3, [pc, #96]	; (142f0 <prvHeapInit+0x68>)
   14290:	f023 0307 	bic.w	r3, r3, #7
   14294:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   14296:	687a      	ldr	r2, [r7, #4]
   14298:	f24a 531c 	movw	r3, #42268	; 0xa51c
   1429c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142a0:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   142a2:	f24a 531c 	movw	r3, #42268	; 0xa51c
   142a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142aa:	f04f 0200 	mov.w	r2, #0
   142ae:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   142b0:	f24a 5324 	movw	r3, #42276	; 0xa524
   142b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142b8:	f247 72f8 	movw	r2, #30712	; 0x77f8
   142bc:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   142be:	f24a 5324 	movw	r3, #42276	; 0xa524
   142c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142c6:	f04f 0200 	mov.w	r2, #0
   142ca:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   142cc:	687b      	ldr	r3, [r7, #4]
   142ce:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   142d0:	683b      	ldr	r3, [r7, #0]
   142d2:	f247 72f8 	movw	r2, #30712	; 0x77f8
   142d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   142d8:	683a      	ldr	r2, [r7, #0]
   142da:	f24a 5324 	movw	r3, #42276	; 0xa524
   142de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142e2:	6013      	str	r3, [r2, #0]
}
   142e4:	f107 070c 	add.w	r7, r7, #12
   142e8:	46bd      	mov	sp, r7
   142ea:	bc80      	pop	{r7}
   142ec:	4770      	bx	lr
   142ee:	bf00      	nop
   142f0:	20002d24 	.word	0x20002d24

000142f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   142f4:	b480      	push	{r7}
   142f6:	b085      	sub	sp, #20
   142f8:	af00      	add	r7, sp, #0
   142fa:	60f8      	str	r0, [r7, #12]
   142fc:	60b9      	str	r1, [r7, #8]
   142fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   14300:	68fb      	ldr	r3, [r7, #12]
   14302:	f1a3 0304 	sub.w	r3, r3, #4
   14306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   14308:	68fb      	ldr	r3, [r7, #12]
   1430a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   1430e:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   14310:	68fb      	ldr	r3, [r7, #12]
   14312:	f1a3 0304 	sub.w	r3, r3, #4
   14316:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   14318:	68bb      	ldr	r3, [r7, #8]
   1431a:	f023 0201 	bic.w	r2, r3, #1
   1431e:	68fb      	ldr	r3, [r7, #12]
   14320:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   14322:	68fb      	ldr	r3, [r7, #12]
   14324:	f1a3 0304 	sub.w	r3, r3, #4
   14328:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   1432a:	f244 335d 	movw	r3, #17245	; 0x435d
   1432e:	f2c0 0301 	movt	r3, #1
   14332:	68fa      	ldr	r2, [r7, #12]
   14334:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   14336:	68fb      	ldr	r3, [r7, #12]
   14338:	f1a3 0314 	sub.w	r3, r3, #20
   1433c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   1433e:	687a      	ldr	r2, [r7, #4]
   14340:	68fb      	ldr	r3, [r7, #12]
   14342:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   14344:	68fb      	ldr	r3, [r7, #12]
   14346:	f1a3 0320 	sub.w	r3, r3, #32
   1434a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   1434c:	68fb      	ldr	r3, [r7, #12]
}
   1434e:	4618      	mov	r0, r3
   14350:	f107 0714 	add.w	r7, r7, #20
   14354:	46bd      	mov	sp, r7
   14356:	bc80      	pop	{r7}
   14358:	4770      	bx	lr
   1435a:	bf00      	nop

0001435c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   1435c:	b480      	push	{r7}
   1435e:	b085      	sub	sp, #20
   14360:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   14362:	f04f 0300 	mov.w	r3, #0
   14366:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   14368:	f240 03c8 	movw	r3, #200	; 0xc8
   1436c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14370:	681b      	ldr	r3, [r3, #0]
   14372:	f1b3 3fff 	cmp.w	r3, #4294967295
   14376:	d009      	beq.n	1438c <prvTaskExitError+0x30>
   14378:	f04f 0328 	mov.w	r3, #40	; 0x28
   1437c:	f383 8811 	msr	BASEPRI, r3
   14380:	f3bf 8f6f 	isb	sy
   14384:	f3bf 8f4f 	dsb	sy
   14388:	60bb      	str	r3, [r7, #8]
   1438a:	e7fe      	b.n	1438a <prvTaskExitError+0x2e>
   1438c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14390:	f383 8811 	msr	BASEPRI, r3
   14394:	f3bf 8f6f 	isb	sy
   14398:	f3bf 8f4f 	dsb	sy
   1439c:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   1439e:	687b      	ldr	r3, [r7, #4]
   143a0:	2b00      	cmp	r3, #0
   143a2:	d0fc      	beq.n	1439e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   143a4:	f107 0714 	add.w	r7, r7, #20
   143a8:	46bd      	mov	sp, r7
   143aa:	bc80      	pop	{r7}
   143ac:	4770      	bx	lr
   143ae:	bf00      	nop

000143b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   143b0:	4b07      	ldr	r3, [pc, #28]	; (143d0 <pxCurrentTCBConst2>)
   143b2:	6819      	ldr	r1, [r3, #0]
   143b4:	6808      	ldr	r0, [r1, #0]
   143b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   143ba:	f380 8809 	msr	PSP, r0
   143be:	f3bf 8f6f 	isb	sy
   143c2:	f04f 0000 	mov.w	r0, #0
   143c6:	f380 8811 	msr	BASEPRI, r0
   143ca:	f04e 0e0d 	orr.w	lr, lr, #13
   143ce:	4770      	bx	lr

000143d0 <pxCurrentTCBConst2>:
   143d0:	20002bd4 	.word	0x20002bd4
   143d4:	f3af 8000 	nop.w
   143d8:	f3af 8000 	nop.w
   143dc:	f3af 8000 	nop.w

000143e0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   143e0:	4806      	ldr	r0, [pc, #24]	; (143fc <prvPortStartFirstTask+0x1c>)
   143e2:	6800      	ldr	r0, [r0, #0]
   143e4:	6800      	ldr	r0, [r0, #0]
   143e6:	f380 8808 	msr	MSP, r0
   143ea:	b662      	cpsie	i
   143ec:	b661      	cpsie	f
   143ee:	f3bf 8f4f 	dsb	sy
   143f2:	f3bf 8f6f 	isb	sy
   143f6:	df00      	svc	0
   143f8:	bf00      	nop
   143fa:	0000      	.short	0x0000
   143fc:	e000ed08 	.word	0xe000ed08

00014400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   14400:	b580      	push	{r7, lr}
   14402:	b084      	sub	sp, #16
   14404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   14406:	f24e 4300 	movw	r3, #58368	; 0xe400
   1440a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1440e:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   14410:	68bb      	ldr	r3, [r7, #8]
   14412:	781b      	ldrb	r3, [r3, #0]
   14414:	b2db      	uxtb	r3, r3
   14416:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   14418:	68bb      	ldr	r3, [r7, #8]
   1441a:	f04f 32ff 	mov.w	r2, #4294967295
   1441e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   14420:	68bb      	ldr	r3, [r7, #8]
   14422:	781b      	ldrb	r3, [r3, #0]
   14424:	b2db      	uxtb	r3, r3
   14426:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   14428:	78fb      	ldrb	r3, [r7, #3]
   1442a:	b2db      	uxtb	r3, r3
   1442c:	461a      	mov	r2, r3
   1442e:	f002 0228 	and.w	r2, r2, #40	; 0x28
   14432:	f24a 5330 	movw	r3, #42288	; 0xa530
   14436:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1443a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   1443c:	f24a 5334 	movw	r3, #42292	; 0xa534
   14440:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14444:	f04f 0207 	mov.w	r2, #7
   14448:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   1444a:	e011      	b.n	14470 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   1444c:	f24a 5334 	movw	r3, #42292	; 0xa534
   14450:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14454:	681b      	ldr	r3, [r3, #0]
   14456:	f103 32ff 	add.w	r2, r3, #4294967295
   1445a:	f24a 5334 	movw	r3, #42292	; 0xa534
   1445e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14462:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   14464:	78fb      	ldrb	r3, [r7, #3]
   14466:	b2db      	uxtb	r3, r3
   14468:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1446c:	b2db      	uxtb	r3, r3
   1446e:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   14470:	78fb      	ldrb	r3, [r7, #3]
   14472:	b2db      	uxtb	r3, r3
   14474:	b25b      	sxtb	r3, r3
   14476:	2b00      	cmp	r3, #0
   14478:	dbe8      	blt.n	1444c <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   1447a:	f24a 5334 	movw	r3, #42292	; 0xa534
   1447e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14482:	681b      	ldr	r3, [r3, #0]
   14484:	f1c3 0307 	rsb	r3, r3, #7
   14488:	2b05      	cmp	r3, #5
   1448a:	d009      	beq.n	144a0 <xPortStartScheduler+0xa0>
   1448c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14490:	f383 8811 	msr	BASEPRI, r3
   14494:	f3bf 8f6f 	isb	sy
   14498:	f3bf 8f4f 	dsb	sy
   1449c:	60fb      	str	r3, [r7, #12]
   1449e:	e7fe      	b.n	1449e <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   144a0:	f24a 5334 	movw	r3, #42292	; 0xa534
   144a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144a8:	681b      	ldr	r3, [r3, #0]
   144aa:	ea4f 2203 	mov.w	r2, r3, lsl #8
   144ae:	f24a 5334 	movw	r3, #42292	; 0xa534
   144b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144b6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   144b8:	f24a 5334 	movw	r3, #42292	; 0xa534
   144bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144c0:	681b      	ldr	r3, [r3, #0]
   144c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   144c6:	f24a 5334 	movw	r3, #42292	; 0xa534
   144ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144ce:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   144d0:	687b      	ldr	r3, [r7, #4]
   144d2:	b2da      	uxtb	r2, r3
   144d4:	68bb      	ldr	r3, [r7, #8]
   144d6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   144d8:	f64e 5320 	movw	r3, #60704	; 0xed20
   144dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   144e0:	f64e 5220 	movw	r2, #60704	; 0xed20
   144e4:	f2ce 0200 	movt	r2, #57344	; 0xe000
   144e8:	6812      	ldr	r2, [r2, #0]
   144ea:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   144ee:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   144f0:	f64e 5320 	movw	r3, #60704	; 0xed20
   144f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
   144f8:	f64e 5220 	movw	r2, #60704	; 0xed20
   144fc:	f2ce 0200 	movt	r2, #57344	; 0xe000
   14500:	6812      	ldr	r2, [r2, #0]
   14502:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   14506:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   14508:	f000 f8e4 	bl	146d4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   1450c:	f240 03c8 	movw	r3, #200	; 0xc8
   14510:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14514:	f04f 0200 	mov.w	r2, #0
   14518:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   1451a:	f7ff ff61 	bl	143e0 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   1451e:	f7fd fc2d 	bl	11d7c <vTaskSwitchContext>
	prvTaskExitError();
   14522:	f7ff ff1b 	bl	1435c <prvTaskExitError>

	/* Should not get here! */
	return 0;
   14526:	f04f 0300 	mov.w	r3, #0
}
   1452a:	4618      	mov	r0, r3
   1452c:	f107 0710 	add.w	r7, r7, #16
   14530:	46bd      	mov	sp, r7
   14532:	bd80      	pop	{r7, pc}

00014534 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   14534:	b480      	push	{r7}
   14536:	b083      	sub	sp, #12
   14538:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   1453a:	f240 03c8 	movw	r3, #200	; 0xc8
   1453e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14542:	681b      	ldr	r3, [r3, #0]
   14544:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   14548:	d009      	beq.n	1455e <vPortEndScheduler+0x2a>
   1454a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1454e:	f383 8811 	msr	BASEPRI, r3
   14552:	f3bf 8f6f 	isb	sy
   14556:	f3bf 8f4f 	dsb	sy
   1455a:	607b      	str	r3, [r7, #4]
   1455c:	e7fe      	b.n	1455c <vPortEndScheduler+0x28>
}
   1455e:	f107 070c 	add.w	r7, r7, #12
   14562:	46bd      	mov	sp, r7
   14564:	bc80      	pop	{r7}
   14566:	4770      	bx	lr

00014568 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   14568:	b480      	push	{r7}
   1456a:	b083      	sub	sp, #12
   1456c:	af00      	add	r7, sp, #0
   1456e:	f04f 0328 	mov.w	r3, #40	; 0x28
   14572:	f383 8811 	msr	BASEPRI, r3
   14576:	f3bf 8f6f 	isb	sy
   1457a:	f3bf 8f4f 	dsb	sy
   1457e:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   14580:	f240 03c8 	movw	r3, #200	; 0xc8
   14584:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14588:	681b      	ldr	r3, [r3, #0]
   1458a:	f103 0201 	add.w	r2, r3, #1
   1458e:	f240 03c8 	movw	r3, #200	; 0xc8
   14592:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14596:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   14598:	f240 03c8 	movw	r3, #200	; 0xc8
   1459c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145a0:	681b      	ldr	r3, [r3, #0]
   145a2:	2b01      	cmp	r3, #1
   145a4:	d112      	bne.n	145cc <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   145a6:	f64e 5304 	movw	r3, #60676	; 0xed04
   145aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
   145ae:	681b      	ldr	r3, [r3, #0]
   145b0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   145b4:	2b00      	cmp	r3, #0
   145b6:	d009      	beq.n	145cc <vPortEnterCritical+0x64>
   145b8:	f04f 0328 	mov.w	r3, #40	; 0x28
   145bc:	f383 8811 	msr	BASEPRI, r3
   145c0:	f3bf 8f6f 	isb	sy
   145c4:	f3bf 8f4f 	dsb	sy
   145c8:	607b      	str	r3, [r7, #4]
   145ca:	e7fe      	b.n	145ca <vPortEnterCritical+0x62>
	}
}
   145cc:	f107 070c 	add.w	r7, r7, #12
   145d0:	46bd      	mov	sp, r7
   145d2:	bc80      	pop	{r7}
   145d4:	4770      	bx	lr
   145d6:	bf00      	nop

000145d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   145d8:	b480      	push	{r7}
   145da:	b083      	sub	sp, #12
   145dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   145de:	f240 03c8 	movw	r3, #200	; 0xc8
   145e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145e6:	681b      	ldr	r3, [r3, #0]
   145e8:	2b00      	cmp	r3, #0
   145ea:	d109      	bne.n	14600 <vPortExitCritical+0x28>
   145ec:	f04f 0328 	mov.w	r3, #40	; 0x28
   145f0:	f383 8811 	msr	BASEPRI, r3
   145f4:	f3bf 8f6f 	isb	sy
   145f8:	f3bf 8f4f 	dsb	sy
   145fc:	603b      	str	r3, [r7, #0]
   145fe:	e7fe      	b.n	145fe <vPortExitCritical+0x26>
	uxCriticalNesting--;
   14600:	f240 03c8 	movw	r3, #200	; 0xc8
   14604:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14608:	681b      	ldr	r3, [r3, #0]
   1460a:	f103 32ff 	add.w	r2, r3, #4294967295
   1460e:	f240 03c8 	movw	r3, #200	; 0xc8
   14612:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14616:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   14618:	f240 03c8 	movw	r3, #200	; 0xc8
   1461c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14620:	681b      	ldr	r3, [r3, #0]
   14622:	2b00      	cmp	r3, #0
   14624:	d105      	bne.n	14632 <vPortExitCritical+0x5a>
   14626:	f04f 0300 	mov.w	r3, #0
   1462a:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1462c:	687b      	ldr	r3, [r7, #4]
   1462e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   14632:	f107 070c 	add.w	r7, r7, #12
   14636:	46bd      	mov	sp, r7
   14638:	bc80      	pop	{r7}
   1463a:	4770      	bx	lr
   1463c:	0000      	lsls	r0, r0, #0
	...

00014640 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   14640:	f3ef 8009 	mrs	r0, PSP
   14644:	f3bf 8f6f 	isb	sy
   14648:	4b0d      	ldr	r3, [pc, #52]	; (14680 <pxCurrentTCBConst>)
   1464a:	681a      	ldr	r2, [r3, #0]
   1464c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14650:	6010      	str	r0, [r2, #0]
   14652:	e92d 4008 	stmdb	sp!, {r3, lr}
   14656:	f04f 0028 	mov.w	r0, #40	; 0x28
   1465a:	f380 8811 	msr	BASEPRI, r0
   1465e:	f7fd fb8d 	bl	11d7c <vTaskSwitchContext>
   14662:	f04f 0000 	mov.w	r0, #0
   14666:	f380 8811 	msr	BASEPRI, r0
   1466a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1466e:	6819      	ldr	r1, [r3, #0]
   14670:	6808      	ldr	r0, [r1, #0]
   14672:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14676:	f380 8809 	msr	PSP, r0
   1467a:	f3bf 8f6f 	isb	sy
   1467e:	4770      	bx	lr

00014680 <pxCurrentTCBConst>:
   14680:	20002bd4 	.word	0x20002bd4
   14684:	f3af 8000 	nop.w
   14688:	f3af 8000 	nop.w
   1468c:	f3af 8000 	nop.w

00014690 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   14690:	b580      	push	{r7, lr}
   14692:	b082      	sub	sp, #8
   14694:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14696:	f04f 0328 	mov.w	r3, #40	; 0x28
   1469a:	f383 8811 	msr	BASEPRI, r3
   1469e:	f3bf 8f6f 	isb	sy
   146a2:	f3bf 8f4f 	dsb	sy
   146a6:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   146a8:	f7fd fa66 	bl	11b78 <xTaskIncrementTick>
   146ac:	4603      	mov	r3, r0
   146ae:	2b00      	cmp	r3, #0
   146b0:	d006      	beq.n	146c0 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   146b2:	f64e 5304 	movw	r3, #60676	; 0xed04
   146b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   146be:	601a      	str	r2, [r3, #0]
   146c0:	f04f 0300 	mov.w	r3, #0
   146c4:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   146c6:	687b      	ldr	r3, [r7, #4]
   146c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   146cc:	f107 0708 	add.w	r7, r7, #8
   146d0:	46bd      	mov	sp, r7
   146d2:	bd80      	pop	{r7, pc}

000146d4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   146d4:	b480      	push	{r7}
   146d6:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   146d8:	f24e 0310 	movw	r3, #57360	; 0xe010
   146dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146e0:	f04f 0200 	mov.w	r2, #0
   146e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   146e6:	f24e 0318 	movw	r3, #57368	; 0xe018
   146ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146ee:	f04f 0200 	mov.w	r2, #0
   146f2:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   146f4:	f24e 0314 	movw	r3, #57364	; 0xe014
   146f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   146fc:	f240 02a8 	movw	r2, #168	; 0xa8
   14700:	f2c2 0200 	movt	r2, #8192	; 0x2000
   14704:	6811      	ldr	r1, [r2, #0]
   14706:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   1470a:	f2c1 0262 	movt	r2, #4194	; 0x1062
   1470e:	fba2 0201 	umull	r0, r2, r2, r1
   14712:	ea4f 1292 	mov.w	r2, r2, lsr #6
   14716:	f102 32ff 	add.w	r2, r2, #4294967295
   1471a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   1471c:	f24e 0310 	movw	r3, #57360	; 0xe010
   14720:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14724:	f04f 0207 	mov.w	r2, #7
   14728:	601a      	str	r2, [r3, #0]
}
   1472a:	46bd      	mov	sp, r7
   1472c:	bc80      	pop	{r7}
   1472e:	4770      	bx	lr

00014730 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   14730:	b480      	push	{r7}
   14732:	b085      	sub	sp, #20
   14734:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   14736:	f3ef 8305 	mrs	r3, IPSR
   1473a:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   1473c:	683b      	ldr	r3, [r7, #0]
   1473e:	2b0f      	cmp	r3, #15
   14740:	d91a      	bls.n	14778 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   14742:	f64e 23a0 	movw	r3, #60064	; 0xeaa0
   14746:	f2c0 0301 	movt	r3, #1
   1474a:	681a      	ldr	r2, [r3, #0]
   1474c:	683b      	ldr	r3, [r7, #0]
   1474e:	4413      	add	r3, r2
   14750:	781b      	ldrb	r3, [r3, #0]
   14752:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   14754:	f24a 5330 	movw	r3, #42288	; 0xa530
   14758:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1475c:	781b      	ldrb	r3, [r3, #0]
   1475e:	79fa      	ldrb	r2, [r7, #7]
   14760:	429a      	cmp	r2, r3
   14762:	d209      	bcs.n	14778 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14764:	f04f 0328 	mov.w	r3, #40	; 0x28
   14768:	f383 8811 	msr	BASEPRI, r3
   1476c:	f3bf 8f6f 	isb	sy
   14770:	f3bf 8f4f 	dsb	sy
   14774:	60bb      	str	r3, [r7, #8]
   14776:	e7fe      	b.n	14776 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   14778:	f64e 530c 	movw	r3, #60684	; 0xed0c
   1477c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14780:	681b      	ldr	r3, [r3, #0]
   14782:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14786:	f24a 5334 	movw	r3, #42292	; 0xa534
   1478a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1478e:	681b      	ldr	r3, [r3, #0]
   14790:	429a      	cmp	r2, r3
   14792:	d909      	bls.n	147a8 <vPortValidateInterruptPriority+0x78>
   14794:	f04f 0328 	mov.w	r3, #40	; 0x28
   14798:	f383 8811 	msr	BASEPRI, r3
   1479c:	f3bf 8f6f 	isb	sy
   147a0:	f3bf 8f4f 	dsb	sy
   147a4:	60fb      	str	r3, [r7, #12]
   147a6:	e7fe      	b.n	147a6 <vPortValidateInterruptPriority+0x76>
	}
   147a8:	f107 0714 	add.w	r7, r7, #20
   147ac:	46bd      	mov	sp, r7
   147ae:	bc80      	pop	{r7}
   147b0:	4770      	bx	lr
   147b2:	bf00      	nop

000147b4 <__errno>:
   147b4:	f240 03cc 	movw	r3, #204	; 0xcc
   147b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   147bc:	6818      	ldr	r0, [r3, #0]
   147be:	4770      	bx	lr

000147c0 <__libc_init_array>:
   147c0:	b570      	push	{r4, r5, r6, lr}
   147c2:	f64e 26c4 	movw	r6, #60100	; 0xeac4
   147c6:	f64e 25c4 	movw	r5, #60100	; 0xeac4
   147ca:	f2c0 0601 	movt	r6, #1
   147ce:	f2c0 0501 	movt	r5, #1
   147d2:	1b76      	subs	r6, r6, r5
   147d4:	10b6      	asrs	r6, r6, #2
   147d6:	d006      	beq.n	147e6 <__libc_init_array+0x26>
   147d8:	2400      	movs	r4, #0
   147da:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   147de:	3401      	adds	r4, #1
   147e0:	4798      	blx	r3
   147e2:	42a6      	cmp	r6, r4
   147e4:	d8f9      	bhi.n	147da <__libc_init_array+0x1a>
   147e6:	f64e 25c4 	movw	r5, #60100	; 0xeac4
   147ea:	f64e 26c8 	movw	r6, #60104	; 0xeac8
   147ee:	f2c0 0501 	movt	r5, #1
   147f2:	f2c0 0601 	movt	r6, #1
   147f6:	1b76      	subs	r6, r6, r5
   147f8:	f00a f958 	bl	1eaac <_init>
   147fc:	10b6      	asrs	r6, r6, #2
   147fe:	d006      	beq.n	1480e <__libc_init_array+0x4e>
   14800:	2400      	movs	r4, #0
   14802:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   14806:	3401      	adds	r4, #1
   14808:	4798      	blx	r3
   1480a:	42a6      	cmp	r6, r4
   1480c:	d8f9      	bhi.n	14802 <__libc_init_array+0x42>
   1480e:	bd70      	pop	{r4, r5, r6, pc}

00014810 <memcpy>:
   14810:	2a03      	cmp	r2, #3
   14812:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14816:	d80b      	bhi.n	14830 <memcpy+0x20>
   14818:	b13a      	cbz	r2, 1482a <memcpy+0x1a>
   1481a:	2300      	movs	r3, #0
   1481c:	f811 c003 	ldrb.w	ip, [r1, r3]
   14820:	f800 c003 	strb.w	ip, [r0, r3]
   14824:	3301      	adds	r3, #1
   14826:	4293      	cmp	r3, r2
   14828:	d1f8      	bne.n	1481c <memcpy+0xc>
   1482a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   1482e:	4770      	bx	lr
   14830:	1882      	adds	r2, r0, r2
   14832:	460c      	mov	r4, r1
   14834:	4603      	mov	r3, r0
   14836:	e003      	b.n	14840 <memcpy+0x30>
   14838:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   1483c:	f803 1c01 	strb.w	r1, [r3, #-1]
   14840:	f003 0603 	and.w	r6, r3, #3
   14844:	4619      	mov	r1, r3
   14846:	46a4      	mov	ip, r4
   14848:	3301      	adds	r3, #1
   1484a:	3401      	adds	r4, #1
   1484c:	2e00      	cmp	r6, #0
   1484e:	d1f3      	bne.n	14838 <memcpy+0x28>
   14850:	f01c 0403 	ands.w	r4, ip, #3
   14854:	4663      	mov	r3, ip
   14856:	bf08      	it	eq
   14858:	ebc1 0c02 	rsbeq	ip, r1, r2
   1485c:	d068      	beq.n	14930 <memcpy+0x120>
   1485e:	4265      	negs	r5, r4
   14860:	f1c4 0a04 	rsb	sl, r4, #4
   14864:	eb0c 0705 	add.w	r7, ip, r5
   14868:	4633      	mov	r3, r6
   1486a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   1486e:	f85c 6005 	ldr.w	r6, [ip, r5]
   14872:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   14876:	1a55      	subs	r5, r2, r1
   14878:	e008      	b.n	1488c <memcpy+0x7c>
   1487a:	f857 4f04 	ldr.w	r4, [r7, #4]!
   1487e:	4626      	mov	r6, r4
   14880:	fa04 f40a 	lsl.w	r4, r4, sl
   14884:	ea49 0404 	orr.w	r4, r9, r4
   14888:	50cc      	str	r4, [r1, r3]
   1488a:	3304      	adds	r3, #4
   1488c:	185c      	adds	r4, r3, r1
   1488e:	2d03      	cmp	r5, #3
   14890:	fa26 f908 	lsr.w	r9, r6, r8
   14894:	f1a5 0504 	sub.w	r5, r5, #4
   14898:	eb0c 0603 	add.w	r6, ip, r3
   1489c:	dced      	bgt.n	1487a <memcpy+0x6a>
   1489e:	2300      	movs	r3, #0
   148a0:	e002      	b.n	148a8 <memcpy+0x98>
   148a2:	5cf1      	ldrb	r1, [r6, r3]
   148a4:	54e1      	strb	r1, [r4, r3]
   148a6:	3301      	adds	r3, #1
   148a8:	1919      	adds	r1, r3, r4
   148aa:	4291      	cmp	r1, r2
   148ac:	d3f9      	bcc.n	148a2 <memcpy+0x92>
   148ae:	e7bc      	b.n	1482a <memcpy+0x1a>
   148b0:	f853 4c40 	ldr.w	r4, [r3, #-64]
   148b4:	f841 4c40 	str.w	r4, [r1, #-64]
   148b8:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   148bc:	f841 4c3c 	str.w	r4, [r1, #-60]
   148c0:	f853 4c38 	ldr.w	r4, [r3, #-56]
   148c4:	f841 4c38 	str.w	r4, [r1, #-56]
   148c8:	f853 4c34 	ldr.w	r4, [r3, #-52]
   148cc:	f841 4c34 	str.w	r4, [r1, #-52]
   148d0:	f853 4c30 	ldr.w	r4, [r3, #-48]
   148d4:	f841 4c30 	str.w	r4, [r1, #-48]
   148d8:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   148dc:	f841 4c2c 	str.w	r4, [r1, #-44]
   148e0:	f853 4c28 	ldr.w	r4, [r3, #-40]
   148e4:	f841 4c28 	str.w	r4, [r1, #-40]
   148e8:	f853 4c24 	ldr.w	r4, [r3, #-36]
   148ec:	f841 4c24 	str.w	r4, [r1, #-36]
   148f0:	f853 4c20 	ldr.w	r4, [r3, #-32]
   148f4:	f841 4c20 	str.w	r4, [r1, #-32]
   148f8:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   148fc:	f841 4c1c 	str.w	r4, [r1, #-28]
   14900:	f853 4c18 	ldr.w	r4, [r3, #-24]
   14904:	f841 4c18 	str.w	r4, [r1, #-24]
   14908:	f853 4c14 	ldr.w	r4, [r3, #-20]
   1490c:	f841 4c14 	str.w	r4, [r1, #-20]
   14910:	f853 4c10 	ldr.w	r4, [r3, #-16]
   14914:	f841 4c10 	str.w	r4, [r1, #-16]
   14918:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   1491c:	f841 4c0c 	str.w	r4, [r1, #-12]
   14920:	f853 4c08 	ldr.w	r4, [r3, #-8]
   14924:	f841 4c08 	str.w	r4, [r1, #-8]
   14928:	f853 4c04 	ldr.w	r4, [r3, #-4]
   1492c:	f841 4c04 	str.w	r4, [r1, #-4]
   14930:	461c      	mov	r4, r3
   14932:	460d      	mov	r5, r1
   14934:	3340      	adds	r3, #64	; 0x40
   14936:	3140      	adds	r1, #64	; 0x40
   14938:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   1493c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   14940:	dcb6      	bgt.n	148b0 <memcpy+0xa0>
   14942:	4621      	mov	r1, r4
   14944:	462b      	mov	r3, r5
   14946:	1b54      	subs	r4, r2, r5
   14948:	e00f      	b.n	1496a <memcpy+0x15a>
   1494a:	f851 5c10 	ldr.w	r5, [r1, #-16]
   1494e:	f843 5c10 	str.w	r5, [r3, #-16]
   14952:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   14956:	f843 5c0c 	str.w	r5, [r3, #-12]
   1495a:	f851 5c08 	ldr.w	r5, [r1, #-8]
   1495e:	f843 5c08 	str.w	r5, [r3, #-8]
   14962:	f851 5c04 	ldr.w	r5, [r1, #-4]
   14966:	f843 5c04 	str.w	r5, [r3, #-4]
   1496a:	2c0f      	cmp	r4, #15
   1496c:	460d      	mov	r5, r1
   1496e:	469c      	mov	ip, r3
   14970:	f101 0110 	add.w	r1, r1, #16
   14974:	f103 0310 	add.w	r3, r3, #16
   14978:	f1a4 0410 	sub.w	r4, r4, #16
   1497c:	dce5      	bgt.n	1494a <memcpy+0x13a>
   1497e:	ebcc 0102 	rsb	r1, ip, r2
   14982:	2300      	movs	r3, #0
   14984:	e003      	b.n	1498e <memcpy+0x17e>
   14986:	58ec      	ldr	r4, [r5, r3]
   14988:	f84c 4003 	str.w	r4, [ip, r3]
   1498c:	3304      	adds	r3, #4
   1498e:	195e      	adds	r6, r3, r5
   14990:	2903      	cmp	r1, #3
   14992:	eb03 040c 	add.w	r4, r3, ip
   14996:	f1a1 0104 	sub.w	r1, r1, #4
   1499a:	dcf4      	bgt.n	14986 <memcpy+0x176>
   1499c:	e77f      	b.n	1489e <memcpy+0x8e>
   1499e:	bf00      	nop

000149a0 <memset>:
   149a0:	2a03      	cmp	r2, #3
   149a2:	b2c9      	uxtb	r1, r1
   149a4:	b430      	push	{r4, r5}
   149a6:	d807      	bhi.n	149b8 <memset+0x18>
   149a8:	b122      	cbz	r2, 149b4 <memset+0x14>
   149aa:	2300      	movs	r3, #0
   149ac:	54c1      	strb	r1, [r0, r3]
   149ae:	3301      	adds	r3, #1
   149b0:	4293      	cmp	r3, r2
   149b2:	d1fb      	bne.n	149ac <memset+0xc>
   149b4:	bc30      	pop	{r4, r5}
   149b6:	4770      	bx	lr
   149b8:	eb00 0c02 	add.w	ip, r0, r2
   149bc:	4603      	mov	r3, r0
   149be:	e001      	b.n	149c4 <memset+0x24>
   149c0:	f803 1c01 	strb.w	r1, [r3, #-1]
   149c4:	f003 0403 	and.w	r4, r3, #3
   149c8:	461a      	mov	r2, r3
   149ca:	3301      	adds	r3, #1
   149cc:	2c00      	cmp	r4, #0
   149ce:	d1f7      	bne.n	149c0 <memset+0x20>
   149d0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   149d4:	ebc2 040c 	rsb	r4, r2, ip
   149d8:	fb03 f301 	mul.w	r3, r3, r1
   149dc:	e01f      	b.n	14a1e <memset+0x7e>
   149de:	f842 3c40 	str.w	r3, [r2, #-64]
   149e2:	f842 3c3c 	str.w	r3, [r2, #-60]
   149e6:	f842 3c38 	str.w	r3, [r2, #-56]
   149ea:	f842 3c34 	str.w	r3, [r2, #-52]
   149ee:	f842 3c30 	str.w	r3, [r2, #-48]
   149f2:	f842 3c2c 	str.w	r3, [r2, #-44]
   149f6:	f842 3c28 	str.w	r3, [r2, #-40]
   149fa:	f842 3c24 	str.w	r3, [r2, #-36]
   149fe:	f842 3c20 	str.w	r3, [r2, #-32]
   14a02:	f842 3c1c 	str.w	r3, [r2, #-28]
   14a06:	f842 3c18 	str.w	r3, [r2, #-24]
   14a0a:	f842 3c14 	str.w	r3, [r2, #-20]
   14a0e:	f842 3c10 	str.w	r3, [r2, #-16]
   14a12:	f842 3c0c 	str.w	r3, [r2, #-12]
   14a16:	f842 3c08 	str.w	r3, [r2, #-8]
   14a1a:	f842 3c04 	str.w	r3, [r2, #-4]
   14a1e:	4615      	mov	r5, r2
   14a20:	3240      	adds	r2, #64	; 0x40
   14a22:	2c3f      	cmp	r4, #63	; 0x3f
   14a24:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   14a28:	dcd9      	bgt.n	149de <memset+0x3e>
   14a2a:	462a      	mov	r2, r5
   14a2c:	ebc5 040c 	rsb	r4, r5, ip
   14a30:	e007      	b.n	14a42 <memset+0xa2>
   14a32:	f842 3c10 	str.w	r3, [r2, #-16]
   14a36:	f842 3c0c 	str.w	r3, [r2, #-12]
   14a3a:	f842 3c08 	str.w	r3, [r2, #-8]
   14a3e:	f842 3c04 	str.w	r3, [r2, #-4]
   14a42:	4615      	mov	r5, r2
   14a44:	3210      	adds	r2, #16
   14a46:	2c0f      	cmp	r4, #15
   14a48:	f1a4 0410 	sub.w	r4, r4, #16
   14a4c:	dcf1      	bgt.n	14a32 <memset+0x92>
   14a4e:	462a      	mov	r2, r5
   14a50:	ebc5 050c 	rsb	r5, r5, ip
   14a54:	e001      	b.n	14a5a <memset+0xba>
   14a56:	f842 3c04 	str.w	r3, [r2, #-4]
   14a5a:	4614      	mov	r4, r2
   14a5c:	3204      	adds	r2, #4
   14a5e:	2d03      	cmp	r5, #3
   14a60:	f1a5 0504 	sub.w	r5, r5, #4
   14a64:	dcf7      	bgt.n	14a56 <memset+0xb6>
   14a66:	e001      	b.n	14a6c <memset+0xcc>
   14a68:	f804 1b01 	strb.w	r1, [r4], #1
   14a6c:	4564      	cmp	r4, ip
   14a6e:	d3fb      	bcc.n	14a68 <memset+0xc8>
   14a70:	e7a0      	b.n	149b4 <memset+0x14>
   14a72:	bf00      	nop

00014a74 <strcat>:
   14a74:	f010 0f03 	tst.w	r0, #3
   14a78:	b510      	push	{r4, lr}
   14a7a:	4604      	mov	r4, r0
   14a7c:	bf18      	it	ne
   14a7e:	4600      	movne	r0, r0
   14a80:	d111      	bne.n	14aa6 <strcat+0x32>
   14a82:	6823      	ldr	r3, [r4, #0]
   14a84:	4620      	mov	r0, r4
   14a86:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14a8a:	ea22 0303 	bic.w	r3, r2, r3
   14a8e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14a92:	d108      	bne.n	14aa6 <strcat+0x32>
   14a94:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14a98:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14a9c:	ea22 0303 	bic.w	r3, r2, r3
   14aa0:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14aa4:	d0f6      	beq.n	14a94 <strcat+0x20>
   14aa6:	7803      	ldrb	r3, [r0, #0]
   14aa8:	b11b      	cbz	r3, 14ab2 <strcat+0x3e>
   14aaa:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14aae:	2b00      	cmp	r3, #0
   14ab0:	d1fb      	bne.n	14aaa <strcat+0x36>
   14ab2:	f000 f863 	bl	14b7c <strcpy>
   14ab6:	4620      	mov	r0, r4
   14ab8:	bd10      	pop	{r4, pc}
   14aba:	bf00      	nop

00014abc <strchr>:
   14abc:	b2c9      	uxtb	r1, r1
   14abe:	b430      	push	{r4, r5}
   14ac0:	b119      	cbz	r1, 14aca <strchr+0xe>
   14ac2:	e024      	b.n	14b0e <strchr+0x52>
   14ac4:	7803      	ldrb	r3, [r0, #0]
   14ac6:	b1d3      	cbz	r3, 14afe <strchr+0x42>
   14ac8:	3001      	adds	r0, #1
   14aca:	f010 0f03 	tst.w	r0, #3
   14ace:	d1f9      	bne.n	14ac4 <strchr+0x8>
   14ad0:	6803      	ldr	r3, [r0, #0]
   14ad2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14ad6:	ea22 0303 	bic.w	r3, r2, r3
   14ada:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14ade:	d108      	bne.n	14af2 <strchr+0x36>
   14ae0:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14ae4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14ae8:	ea22 0303 	bic.w	r3, r2, r3
   14aec:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14af0:	d0f6      	beq.n	14ae0 <strchr+0x24>
   14af2:	7803      	ldrb	r3, [r0, #0]
   14af4:	b11b      	cbz	r3, 14afe <strchr+0x42>
   14af6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14afa:	2b00      	cmp	r3, #0
   14afc:	d1fb      	bne.n	14af6 <strchr+0x3a>
   14afe:	bc30      	pop	{r4, r5}
   14b00:	4770      	bx	lr
   14b02:	7803      	ldrb	r3, [r0, #0]
   14b04:	2b00      	cmp	r3, #0
   14b06:	d036      	beq.n	14b76 <strchr+0xba>
   14b08:	4299      	cmp	r1, r3
   14b0a:	d0f8      	beq.n	14afe <strchr+0x42>
   14b0c:	3001      	adds	r0, #1
   14b0e:	f010 0f03 	tst.w	r0, #3
   14b12:	d1f6      	bne.n	14b02 <strchr+0x46>
   14b14:	6803      	ldr	r3, [r0, #0]
   14b16:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   14b1a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14b1e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   14b22:	ea22 0203 	bic.w	r2, r2, r3
   14b26:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14b2a:	d11b      	bne.n	14b64 <strchr+0xa8>
   14b2c:	ea85 0303 	eor.w	r3, r5, r3
   14b30:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14b34:	ea22 0303 	bic.w	r3, r2, r3
   14b38:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14b3c:	d003      	beq.n	14b46 <strchr+0x8a>
   14b3e:	e011      	b.n	14b64 <strchr+0xa8>
   14b40:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14b44:	d10e      	bne.n	14b64 <strchr+0xa8>
   14b46:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14b4a:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   14b4e:	ea85 0203 	eor.w	r2, r5, r3
   14b52:	ea24 0303 	bic.w	r3, r4, r3
   14b56:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   14b5a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14b5e:	ea2c 0202 	bic.w	r2, ip, r2
   14b62:	d0ed      	beq.n	14b40 <strchr+0x84>
   14b64:	7803      	ldrb	r3, [r0, #0]
   14b66:	b91b      	cbnz	r3, 14b70 <strchr+0xb4>
   14b68:	e005      	b.n	14b76 <strchr+0xba>
   14b6a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14b6e:	b113      	cbz	r3, 14b76 <strchr+0xba>
   14b70:	4299      	cmp	r1, r3
   14b72:	d1fa      	bne.n	14b6a <strchr+0xae>
   14b74:	e7c3      	b.n	14afe <strchr+0x42>
   14b76:	2000      	movs	r0, #0
   14b78:	e7c1      	b.n	14afe <strchr+0x42>
   14b7a:	bf00      	nop

00014b7c <strcpy>:
   14b7c:	ea80 0201 	eor.w	r2, r0, r1
   14b80:	4684      	mov	ip, r0
   14b82:	f012 0f03 	tst.w	r2, #3
   14b86:	d14f      	bne.n	14c28 <strcpy+0xac>
   14b88:	f011 0f03 	tst.w	r1, #3
   14b8c:	d132      	bne.n	14bf4 <strcpy+0x78>
   14b8e:	f84d 4d04 	str.w	r4, [sp, #-4]!
   14b92:	f011 0f04 	tst.w	r1, #4
   14b96:	f851 3b04 	ldr.w	r3, [r1], #4
   14b9a:	d00b      	beq.n	14bb4 <strcpy+0x38>
   14b9c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14ba0:	439a      	bics	r2, r3
   14ba2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14ba6:	bf04      	itt	eq
   14ba8:	f84c 3b04 	streq.w	r3, [ip], #4
   14bac:	f851 3b04 	ldreq.w	r3, [r1], #4
   14bb0:	d116      	bne.n	14be0 <strcpy+0x64>
   14bb2:	bf00      	nop
   14bb4:	f851 4b04 	ldr.w	r4, [r1], #4
   14bb8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14bbc:	439a      	bics	r2, r3
   14bbe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14bc2:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   14bc6:	d10b      	bne.n	14be0 <strcpy+0x64>
   14bc8:	f84c 3b04 	str.w	r3, [ip], #4
   14bcc:	43a2      	bics	r2, r4
   14bce:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14bd2:	bf04      	itt	eq
   14bd4:	f851 3b04 	ldreq.w	r3, [r1], #4
   14bd8:	f84c 4b04 	streq.w	r4, [ip], #4
   14bdc:	d0ea      	beq.n	14bb4 <strcpy+0x38>
   14bde:	4623      	mov	r3, r4
   14be0:	f80c 3b01 	strb.w	r3, [ip], #1
   14be4:	f013 0fff 	tst.w	r3, #255	; 0xff
   14be8:	ea4f 2333 	mov.w	r3, r3, ror #8
   14bec:	d1f8      	bne.n	14be0 <strcpy+0x64>
   14bee:	f85d 4b04 	ldr.w	r4, [sp], #4
   14bf2:	4770      	bx	lr
   14bf4:	f011 0f01 	tst.w	r1, #1
   14bf8:	d006      	beq.n	14c08 <strcpy+0x8c>
   14bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
   14bfe:	f80c 2b01 	strb.w	r2, [ip], #1
   14c02:	2a00      	cmp	r2, #0
   14c04:	bf08      	it	eq
   14c06:	4770      	bxeq	lr
   14c08:	f011 0f02 	tst.w	r1, #2
   14c0c:	d0bf      	beq.n	14b8e <strcpy+0x12>
   14c0e:	f831 2b02 	ldrh.w	r2, [r1], #2
   14c12:	f012 0fff 	tst.w	r2, #255	; 0xff
   14c16:	bf16      	itet	ne
   14c18:	f82c 2b02 	strhne.w	r2, [ip], #2
   14c1c:	f88c 2000 	strbeq.w	r2, [ip]
   14c20:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   14c24:	d1b3      	bne.n	14b8e <strcpy+0x12>
   14c26:	4770      	bx	lr
   14c28:	f811 2b01 	ldrb.w	r2, [r1], #1
   14c2c:	f80c 2b01 	strb.w	r2, [ip], #1
   14c30:	2a00      	cmp	r2, #0
   14c32:	d1f9      	bne.n	14c28 <strcpy+0xac>
   14c34:	4770      	bx	lr
   14c36:	bf00      	nop

00014c38 <strlen>:
   14c38:	f020 0103 	bic.w	r1, r0, #3
   14c3c:	f010 0003 	ands.w	r0, r0, #3
   14c40:	f1c0 0000 	rsb	r0, r0, #0
   14c44:	f851 3b04 	ldr.w	r3, [r1], #4
   14c48:	f100 0c04 	add.w	ip, r0, #4
   14c4c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   14c50:	f06f 0200 	mvn.w	r2, #0
   14c54:	bf1c      	itt	ne
   14c56:	fa22 f20c 	lsrne.w	r2, r2, ip
   14c5a:	4313      	orrne	r3, r2
   14c5c:	f04f 0c01 	mov.w	ip, #1
   14c60:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   14c64:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   14c68:	eba3 020c 	sub.w	r2, r3, ip
   14c6c:	ea22 0203 	bic.w	r2, r2, r3
   14c70:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   14c74:	bf04      	itt	eq
   14c76:	f851 3b04 	ldreq.w	r3, [r1], #4
   14c7a:	3004      	addeq	r0, #4
   14c7c:	d0f4      	beq.n	14c68 <strlen+0x30>
   14c7e:	f013 0fff 	tst.w	r3, #255	; 0xff
   14c82:	bf1f      	itttt	ne
   14c84:	3001      	addne	r0, #1
   14c86:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   14c8a:	3001      	addne	r0, #1
   14c8c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   14c90:	bf18      	it	ne
   14c92:	3001      	addne	r0, #1
   14c94:	4770      	bx	lr
   14c96:	bf00      	nop

00014c98 <strncmp>:
   14c98:	b430      	push	{r4, r5}
   14c9a:	4613      	mov	r3, r2
   14c9c:	2a00      	cmp	r2, #0
   14c9e:	d043      	beq.n	14d28 <strncmp+0x90>
   14ca0:	ea41 0200 	orr.w	r2, r1, r0
   14ca4:	f012 0f03 	tst.w	r2, #3
   14ca8:	d125      	bne.n	14cf6 <strncmp+0x5e>
   14caa:	2b03      	cmp	r3, #3
   14cac:	4604      	mov	r4, r0
   14cae:	460d      	mov	r5, r1
   14cb0:	d93d      	bls.n	14d2e <strncmp+0x96>
   14cb2:	6802      	ldr	r2, [r0, #0]
   14cb4:	6809      	ldr	r1, [r1, #0]
   14cb6:	428a      	cmp	r2, r1
   14cb8:	d139      	bne.n	14d2e <strncmp+0x96>
   14cba:	3b04      	subs	r3, #4
   14cbc:	d034      	beq.n	14d28 <strncmp+0x90>
   14cbe:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   14cc2:	ea21 0202 	bic.w	r2, r1, r2
   14cc6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14cca:	d00d      	beq.n	14ce8 <strncmp+0x50>
   14ccc:	e02c      	b.n	14d28 <strncmp+0x90>
   14cce:	6822      	ldr	r2, [r4, #0]
   14cd0:	6829      	ldr	r1, [r5, #0]
   14cd2:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   14cd6:	428a      	cmp	r2, r1
   14cd8:	ea20 0002 	bic.w	r0, r0, r2
   14cdc:	d127      	bne.n	14d2e <strncmp+0x96>
   14cde:	3b04      	subs	r3, #4
   14ce0:	d022      	beq.n	14d28 <strncmp+0x90>
   14ce2:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   14ce6:	d11f      	bne.n	14d28 <strncmp+0x90>
   14ce8:	3404      	adds	r4, #4
   14cea:	3504      	adds	r5, #4
   14cec:	2b03      	cmp	r3, #3
   14cee:	d8ee      	bhi.n	14cce <strncmp+0x36>
   14cf0:	4620      	mov	r0, r4
   14cf2:	4629      	mov	r1, r5
   14cf4:	b1f3      	cbz	r3, 14d34 <strncmp+0x9c>
   14cf6:	7804      	ldrb	r4, [r0, #0]
   14cf8:	3b01      	subs	r3, #1
   14cfa:	f891 c000 	ldrb.w	ip, [r1]
   14cfe:	4564      	cmp	r4, ip
   14d00:	d10f      	bne.n	14d22 <strncmp+0x8a>
   14d02:	b18b      	cbz	r3, 14d28 <strncmp+0x90>
   14d04:	b184      	cbz	r4, 14d28 <strncmp+0x90>
   14d06:	3b01      	subs	r3, #1
   14d08:	2200      	movs	r2, #0
   14d0a:	e002      	b.n	14d12 <strncmp+0x7a>
   14d0c:	b163      	cbz	r3, 14d28 <strncmp+0x90>
   14d0e:	b15c      	cbz	r4, 14d28 <strncmp+0x90>
   14d10:	3b01      	subs	r3, #1
   14d12:	1884      	adds	r4, r0, r2
   14d14:	188d      	adds	r5, r1, r2
   14d16:	3201      	adds	r2, #1
   14d18:	7864      	ldrb	r4, [r4, #1]
   14d1a:	f895 c001 	ldrb.w	ip, [r5, #1]
   14d1e:	4564      	cmp	r4, ip
   14d20:	d0f4      	beq.n	14d0c <strncmp+0x74>
   14d22:	ebcc 0004 	rsb	r0, ip, r4
   14d26:	e000      	b.n	14d2a <strncmp+0x92>
   14d28:	2000      	movs	r0, #0
   14d2a:	bc30      	pop	{r4, r5}
   14d2c:	4770      	bx	lr
   14d2e:	4620      	mov	r0, r4
   14d30:	4629      	mov	r1, r5
   14d32:	e7e0      	b.n	14cf6 <strncmp+0x5e>
   14d34:	7824      	ldrb	r4, [r4, #0]
   14d36:	f895 c000 	ldrb.w	ip, [r5]
   14d3a:	ebcc 0004 	rsb	r0, ip, r4
   14d3e:	e7f4      	b.n	14d2a <strncmp+0x92>

00014d40 <strncpy>:
   14d40:	ea41 0300 	orr.w	r3, r1, r0
   14d44:	f013 0f03 	tst.w	r3, #3
   14d48:	bf14      	ite	ne
   14d4a:	2300      	movne	r3, #0
   14d4c:	2301      	moveq	r3, #1
   14d4e:	2a03      	cmp	r2, #3
   14d50:	bf94      	ite	ls
   14d52:	2300      	movls	r3, #0
   14d54:	f003 0301 	andhi.w	r3, r3, #1
   14d58:	b430      	push	{r4, r5}
   14d5a:	2b00      	cmp	r3, #0
   14d5c:	d02a      	beq.n	14db4 <strncpy+0x74>
   14d5e:	4604      	mov	r4, r0
   14d60:	680b      	ldr	r3, [r1, #0]
   14d62:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   14d66:	ea2c 0c03 	bic.w	ip, ip, r3
   14d6a:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   14d6e:	d105      	bne.n	14d7c <strncpy+0x3c>
   14d70:	3a04      	subs	r2, #4
   14d72:	3104      	adds	r1, #4
   14d74:	2a03      	cmp	r2, #3
   14d76:	f844 3b04 	str.w	r3, [r4], #4
   14d7a:	d8f1      	bhi.n	14d60 <strncpy+0x20>
   14d7c:	4623      	mov	r3, r4
   14d7e:	b1ba      	cbz	r2, 14db0 <strncpy+0x70>
   14d80:	780d      	ldrb	r5, [r1, #0]
   14d82:	461c      	mov	r4, r3
   14d84:	3a01      	subs	r2, #1
   14d86:	f804 5b01 	strb.w	r5, [r4], #1
   14d8a:	b155      	cbz	r5, 14da2 <strncpy+0x62>
   14d8c:	3302      	adds	r3, #2
   14d8e:	b17a      	cbz	r2, 14db0 <strncpy+0x70>
   14d90:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   14d94:	461c      	mov	r4, r3
   14d96:	3a01      	subs	r2, #1
   14d98:	f803 5c01 	strb.w	r5, [r3, #-1]
   14d9c:	3301      	adds	r3, #1
   14d9e:	2d00      	cmp	r5, #0
   14da0:	d1f5      	bne.n	14d8e <strncpy+0x4e>
   14da2:	b12a      	cbz	r2, 14db0 <strncpy+0x70>
   14da4:	2300      	movs	r3, #0
   14da6:	4619      	mov	r1, r3
   14da8:	54e1      	strb	r1, [r4, r3]
   14daa:	3301      	adds	r3, #1
   14dac:	4293      	cmp	r3, r2
   14dae:	d1fb      	bne.n	14da8 <strncpy+0x68>
   14db0:	bc30      	pop	{r4, r5}
   14db2:	4770      	bx	lr
   14db4:	4603      	mov	r3, r0
   14db6:	e7e2      	b.n	14d7e <strncpy+0x3e>

00014db8 <strrchr>:
   14db8:	b570      	push	{r4, r5, r6, lr}
   14dba:	4603      	mov	r3, r0
   14dbc:	460c      	mov	r4, r1
   14dbe:	b161      	cbz	r1, 14dda <strrchr+0x22>
   14dc0:	2500      	movs	r5, #0
   14dc2:	e000      	b.n	14dc6 <strrchr+0xe>
   14dc4:	4615      	mov	r5, r2
   14dc6:	4618      	mov	r0, r3
   14dc8:	4621      	mov	r1, r4
   14dca:	f7ff fe77 	bl	14abc <strchr>
   14dce:	4602      	mov	r2, r0
   14dd0:	1c43      	adds	r3, r0, #1
   14dd2:	2800      	cmp	r0, #0
   14dd4:	d1f6      	bne.n	14dc4 <strrchr+0xc>
   14dd6:	4628      	mov	r0, r5
   14dd8:	bd70      	pop	{r4, r5, r6, pc}
   14dda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   14dde:	f7ff be6d 	b.w	14abc <strchr>
   14de2:	bf00      	nop

00014de4 <critical_factorization>:
   14de4:	2301      	movs	r3, #1
   14de6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14dea:	461c      	mov	r4, r3
   14dec:	2500      	movs	r5, #0
   14dee:	f04f 36ff 	mov.w	r6, #4294967295
   14df2:	eb04 0c05 	add.w	ip, r4, r5
   14df6:	19a7      	adds	r7, r4, r6
   14df8:	458c      	cmp	ip, r1
   14dfa:	d20d      	bcs.n	14e18 <critical_factorization+0x34>
   14dfc:	5c3f      	ldrb	r7, [r7, r0]
   14dfe:	f810 800c 	ldrb.w	r8, [r0, ip]
   14e02:	45b8      	cmp	r8, r7
   14e04:	d22f      	bcs.n	14e66 <critical_factorization+0x82>
   14e06:	ebc6 030c 	rsb	r3, r6, ip
   14e0a:	2401      	movs	r4, #1
   14e0c:	4665      	mov	r5, ip
   14e0e:	eb04 0c05 	add.w	ip, r4, r5
   14e12:	19a7      	adds	r7, r4, r6
   14e14:	458c      	cmp	ip, r1
   14e16:	d3f1      	bcc.n	14dfc <critical_factorization+0x18>
   14e18:	f04f 0a01 	mov.w	sl, #1
   14e1c:	2500      	movs	r5, #0
   14e1e:	4654      	mov	r4, sl
   14e20:	f04f 37ff 	mov.w	r7, #4294967295
   14e24:	eb04 0c05 	add.w	ip, r4, r5
   14e28:	6013      	str	r3, [r2, #0]
   14e2a:	4561      	cmp	r1, ip
   14e2c:	eb04 0807 	add.w	r8, r4, r7
   14e30:	d90f      	bls.n	14e52 <critical_factorization+0x6e>
   14e32:	f818 8000 	ldrb.w	r8, [r8, r0]
   14e36:	f810 900c 	ldrb.w	r9, [r0, ip]
   14e3a:	45c1      	cmp	r9, r8
   14e3c:	d924      	bls.n	14e88 <critical_factorization+0xa4>
   14e3e:	ebc7 0a0c 	rsb	sl, r7, ip
   14e42:	2401      	movs	r4, #1
   14e44:	4665      	mov	r5, ip
   14e46:	eb04 0c05 	add.w	ip, r4, r5
   14e4a:	eb04 0807 	add.w	r8, r4, r7
   14e4e:	4561      	cmp	r1, ip
   14e50:	d8ef      	bhi.n	14e32 <critical_factorization+0x4e>
   14e52:	3701      	adds	r7, #1
   14e54:	1c70      	adds	r0, r6, #1
   14e56:	4287      	cmp	r7, r0
   14e58:	bf24      	itt	cs
   14e5a:	4653      	movcs	r3, sl
   14e5c:	4638      	movcs	r0, r7
   14e5e:	6013      	str	r3, [r2, #0]
   14e60:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14e64:	4770      	bx	lr
   14e66:	d006      	beq.n	14e76 <critical_factorization+0x92>
   14e68:	2301      	movs	r3, #1
   14e6a:	462e      	mov	r6, r5
   14e6c:	eb05 0c03 	add.w	ip, r5, r3
   14e70:	461c      	mov	r4, r3
   14e72:	4665      	mov	r5, ip
   14e74:	e7cb      	b.n	14e0e <critical_factorization+0x2a>
   14e76:	429c      	cmp	r4, r3
   14e78:	f104 0401 	add.w	r4, r4, #1
   14e7c:	bf18      	it	ne
   14e7e:	46ac      	movne	ip, r5
   14e80:	d1c4      	bne.n	14e0c <critical_factorization+0x28>
   14e82:	2401      	movs	r4, #1
   14e84:	4665      	mov	r5, ip
   14e86:	e7c2      	b.n	14e0e <critical_factorization+0x2a>
   14e88:	d007      	beq.n	14e9a <critical_factorization+0xb6>
   14e8a:	f04f 0a01 	mov.w	sl, #1
   14e8e:	462f      	mov	r7, r5
   14e90:	eb05 0c0a 	add.w	ip, r5, sl
   14e94:	4654      	mov	r4, sl
   14e96:	4665      	mov	r5, ip
   14e98:	e7d5      	b.n	14e46 <critical_factorization+0x62>
   14e9a:	4554      	cmp	r4, sl
   14e9c:	f104 0401 	add.w	r4, r4, #1
   14ea0:	bf18      	it	ne
   14ea2:	46ac      	movne	ip, r5
   14ea4:	d1ce      	bne.n	14e44 <critical_factorization+0x60>
   14ea6:	2401      	movs	r4, #1
   14ea8:	4665      	mov	r5, ip
   14eaa:	e7cc      	b.n	14e46 <critical_factorization+0x62>

00014eac <two_way_long_needle>:
   14eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14eb0:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   14eb4:	b081      	sub	sp, #4
   14eb6:	4606      	mov	r6, r0
   14eb8:	4610      	mov	r0, r2
   14eba:	4689      	mov	r9, r1
   14ebc:	9203      	str	r2, [sp, #12]
   14ebe:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   14ec2:	4619      	mov	r1, r3
   14ec4:	320c      	adds	r2, #12
   14ec6:	461c      	mov	r4, r3
   14ec8:	f7ff ff8c 	bl	14de4 <critical_factorization>
   14ecc:	2300      	movs	r3, #0
   14ece:	aa07      	add	r2, sp, #28
   14ed0:	4680      	mov	r8, r0
   14ed2:	50d4      	str	r4, [r2, r3]
   14ed4:	3304      	adds	r3, #4
   14ed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   14eda:	d1fa      	bne.n	14ed2 <two_way_long_needle+0x26>
   14edc:	b164      	cbz	r4, 14ef8 <two_way_long_needle+0x4c>
   14ede:	f8dd c00c 	ldr.w	ip, [sp, #12]
   14ee2:	1e62      	subs	r2, r4, #1
   14ee4:	2300      	movs	r3, #0
   14ee6:	a807      	add	r0, sp, #28
   14ee8:	f81c 1003 	ldrb.w	r1, [ip, r3]
   14eec:	3301      	adds	r3, #1
   14eee:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   14ef2:	3a01      	subs	r2, #1
   14ef4:	429c      	cmp	r4, r3
   14ef6:	d8f7      	bhi.n	14ee8 <two_way_long_needle+0x3c>
   14ef8:	9803      	ldr	r0, [sp, #12]
   14efa:	4642      	mov	r2, r8
   14efc:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   14f00:	1841      	adds	r1, r0, r1
   14f02:	f000 fa4d 	bl	153a0 <memcmp>
   14f06:	4605      	mov	r5, r0
   14f08:	2800      	cmp	r0, #0
   14f0a:	f040 808b 	bne.w	15024 <two_way_long_needle+0x178>
   14f0e:	9402      	str	r4, [sp, #8]
   14f10:	4682      	mov	sl, r0
   14f12:	9b02      	ldr	r3, [sp, #8]
   14f14:	f1c8 0201 	rsb	r2, r8, #1
   14f18:	9903      	ldr	r1, [sp, #12]
   14f1a:	1e67      	subs	r7, r4, #1
   14f1c:	9205      	str	r2, [sp, #20]
   14f1e:	eb0a 0403 	add.w	r4, sl, r3
   14f22:	464a      	mov	r2, r9
   14f24:	f108 30ff 	add.w	r0, r8, #4294967295
   14f28:	4441      	add	r1, r8
   14f2a:	9001      	str	r0, [sp, #4]
   14f2c:	9104      	str	r1, [sp, #16]
   14f2e:	18b0      	adds	r0, r6, r2
   14f30:	2100      	movs	r1, #0
   14f32:	1aa2      	subs	r2, r4, r2
   14f34:	f8dd b00c 	ldr.w	fp, [sp, #12]
   14f38:	f000 f9f8 	bl	1532c <memchr>
   14f3c:	4603      	mov	r3, r0
   14f3e:	2800      	cmp	r0, #0
   14f40:	d159      	bne.n	14ff6 <two_way_long_needle+0x14a>
   14f42:	2c00      	cmp	r4, #0
   14f44:	d057      	beq.n	14ff6 <two_way_long_needle+0x14a>
   14f46:	19a2      	adds	r2, r4, r6
   14f48:	a807      	add	r0, sp, #28
   14f4a:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   14f4e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   14f52:	2a00      	cmp	r2, #0
   14f54:	d15b      	bne.n	1500e <two_way_long_needle+0x162>
   14f56:	4545      	cmp	r5, r8
   14f58:	bf2c      	ite	cs
   14f5a:	462b      	movcs	r3, r5
   14f5c:	4643      	movcc	r3, r8
   14f5e:	42bb      	cmp	r3, r7
   14f60:	d213      	bcs.n	14f8a <two_way_long_needle+0xde>
   14f62:	eb03 000a 	add.w	r0, r3, sl
   14f66:	f81b c003 	ldrb.w	ip, [fp, r3]
   14f6a:	1832      	adds	r2, r6, r0
   14f6c:	eb0b 0103 	add.w	r1, fp, r3
   14f70:	5c30      	ldrb	r0, [r6, r0]
   14f72:	4584      	cmp	ip, r0
   14f74:	d006      	beq.n	14f84 <two_way_long_needle+0xd8>
   14f76:	e044      	b.n	15002 <two_way_long_needle+0x156>
   14f78:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   14f7c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   14f80:	4584      	cmp	ip, r0
   14f82:	d13e      	bne.n	15002 <two_way_long_needle+0x156>
   14f84:	3301      	adds	r3, #1
   14f86:	42bb      	cmp	r3, r7
   14f88:	d3f6      	bcc.n	14f78 <two_way_long_needle+0xcc>
   14f8a:	4545      	cmp	r5, r8
   14f8c:	f080 80b0 	bcs.w	150f0 <two_way_long_needle+0x244>
   14f90:	9901      	ldr	r1, [sp, #4]
   14f92:	9b01      	ldr	r3, [sp, #4]
   14f94:	eb01 020a 	add.w	r2, r1, sl
   14f98:	f81b 1001 	ldrb.w	r1, [fp, r1]
   14f9c:	5d92      	ldrb	r2, [r2, r6]
   14f9e:	4291      	cmp	r1, r2
   14fa0:	f040 80a6 	bne.w	150f0 <two_way_long_needle+0x244>
   14fa4:	eb0a 0208 	add.w	r2, sl, r8
   14fa8:	9904      	ldr	r1, [sp, #16]
   14faa:	18b2      	adds	r2, r6, r2
   14fac:	46a1      	mov	r9, r4
   14fae:	e008      	b.n	14fc2 <two_way_long_needle+0x116>
   14fb0:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   14fb4:	3901      	subs	r1, #1
   14fb6:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   14fba:	3a01      	subs	r2, #1
   14fbc:	4564      	cmp	r4, ip
   14fbe:	d104      	bne.n	14fca <two_way_long_needle+0x11e>
   14fc0:	4603      	mov	r3, r0
   14fc2:	429d      	cmp	r5, r3
   14fc4:	f103 30ff 	add.w	r0, r3, #4294967295
   14fc8:	d3f2      	bcc.n	14fb0 <two_way_long_needle+0x104>
   14fca:	3501      	adds	r5, #1
   14fcc:	464c      	mov	r4, r9
   14fce:	429d      	cmp	r5, r3
   14fd0:	f200 8093 	bhi.w	150fa <two_way_long_needle+0x24e>
   14fd4:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   14fd8:	9a02      	ldr	r2, [sp, #8]
   14fda:	44aa      	add	sl, r5
   14fdc:	1b55      	subs	r5, r2, r5
   14fde:	4622      	mov	r2, r4
   14fe0:	9b02      	ldr	r3, [sp, #8]
   14fe2:	18b0      	adds	r0, r6, r2
   14fe4:	2100      	movs	r1, #0
   14fe6:	eb0a 0403 	add.w	r4, sl, r3
   14fea:	1aa2      	subs	r2, r4, r2
   14fec:	f000 f99e 	bl	1532c <memchr>
   14ff0:	4603      	mov	r3, r0
   14ff2:	2800      	cmp	r0, #0
   14ff4:	d0a5      	beq.n	14f42 <two_way_long_needle+0x96>
   14ff6:	2000      	movs	r0, #0
   14ff8:	b009      	add	sp, #36	; 0x24
   14ffa:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   14ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15002:	9905      	ldr	r1, [sp, #20]
   15004:	2500      	movs	r5, #0
   15006:	4622      	mov	r2, r4
   15008:	448a      	add	sl, r1
   1500a:	449a      	add	sl, r3
   1500c:	e7e8      	b.n	14fe0 <two_way_long_needle+0x134>
   1500e:	b135      	cbz	r5, 1501e <two_way_long_needle+0x172>
   15010:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   15014:	428a      	cmp	r2, r1
   15016:	d202      	bcs.n	1501e <two_way_long_needle+0x172>
   15018:	9802      	ldr	r0, [sp, #8]
   1501a:	461d      	mov	r5, r3
   1501c:	1a42      	subs	r2, r0, r1
   1501e:	4492      	add	sl, r2
   15020:	4622      	mov	r2, r4
   15022:	e7dd      	b.n	14fe0 <two_way_long_needle+0x134>
   15024:	9803      	ldr	r0, [sp, #12]
   15026:	ebc8 0304 	rsb	r3, r8, r4
   1502a:	464a      	mov	r2, r9
   1502c:	2700      	movs	r7, #0
   1502e:	1e65      	subs	r5, r4, #1
   15030:	f108 3aff 	add.w	sl, r8, #4294967295
   15034:	eb00 0b08 	add.w	fp, r0, r8
   15038:	46a1      	mov	r9, r4
   1503a:	4543      	cmp	r3, r8
   1503c:	bf38      	it	cc
   1503e:	4643      	movcc	r3, r8
   15040:	f1c8 0101 	rsb	r1, r8, #1
   15044:	3301      	adds	r3, #1
   15046:	9101      	str	r1, [sp, #4]
   15048:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   1504c:	eb07 0409 	add.w	r4, r7, r9
   15050:	18b0      	adds	r0, r6, r2
   15052:	2100      	movs	r1, #0
   15054:	1aa2      	subs	r2, r4, r2
   15056:	f000 f969 	bl	1532c <memchr>
   1505a:	2800      	cmp	r0, #0
   1505c:	d1cb      	bne.n	14ff6 <two_way_long_needle+0x14a>
   1505e:	2c00      	cmp	r4, #0
   15060:	d0c9      	beq.n	14ff6 <two_way_long_needle+0x14a>
   15062:	19a3      	adds	r3, r4, r6
   15064:	aa07      	add	r2, sp, #28
   15066:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   1506a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1506e:	2b00      	cmp	r3, #0
   15070:	d135      	bne.n	150de <two_way_long_needle+0x232>
   15072:	45a8      	cmp	r8, r5
   15074:	d214      	bcs.n	150a0 <two_way_long_needle+0x1f4>
   15076:	eb07 0308 	add.w	r3, r7, r8
   1507a:	f89b 2000 	ldrb.w	r2, [fp]
   1507e:	18f1      	adds	r1, r6, r3
   15080:	5cf3      	ldrb	r3, [r6, r3]
   15082:	429a      	cmp	r2, r3
   15084:	bf04      	itt	eq
   15086:	465a      	moveq	r2, fp
   15088:	4643      	moveq	r3, r8
   1508a:	d006      	beq.n	1509a <two_way_long_needle+0x1ee>
   1508c:	e02a      	b.n	150e4 <two_way_long_needle+0x238>
   1508e:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15092:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15096:	4584      	cmp	ip, r0
   15098:	d125      	bne.n	150e6 <two_way_long_needle+0x23a>
   1509a:	3301      	adds	r3, #1
   1509c:	42ab      	cmp	r3, r5
   1509e:	d3f6      	bcc.n	1508e <two_way_long_needle+0x1e2>
   150a0:	f1ba 3fff 	cmp.w	sl, #4294967295
   150a4:	4653      	mov	r3, sl
   150a6:	d016      	beq.n	150d6 <two_way_long_needle+0x22a>
   150a8:	9803      	ldr	r0, [sp, #12]
   150aa:	eb0a 0207 	add.w	r2, sl, r7
   150ae:	5d92      	ldrb	r2, [r2, r6]
   150b0:	f810 100a 	ldrb.w	r1, [r0, sl]
   150b4:	4291      	cmp	r1, r2
   150b6:	d110      	bne.n	150da <two_way_long_needle+0x22e>
   150b8:	eb07 0208 	add.w	r2, r7, r8
   150bc:	4659      	mov	r1, fp
   150be:	18b2      	adds	r2, r6, r2
   150c0:	e007      	b.n	150d2 <two_way_long_needle+0x226>
   150c2:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   150c6:	3901      	subs	r1, #1
   150c8:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   150cc:	3a01      	subs	r2, #1
   150ce:	4584      	cmp	ip, r0
   150d0:	d103      	bne.n	150da <two_way_long_needle+0x22e>
   150d2:	3b01      	subs	r3, #1
   150d4:	d2f5      	bcs.n	150c2 <two_way_long_needle+0x216>
   150d6:	19f0      	adds	r0, r6, r7
   150d8:	e78e      	b.n	14ff8 <two_way_long_needle+0x14c>
   150da:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   150de:	18ff      	adds	r7, r7, r3
   150e0:	4622      	mov	r2, r4
   150e2:	e7b3      	b.n	1504c <two_way_long_needle+0x1a0>
   150e4:	4643      	mov	r3, r8
   150e6:	9a01      	ldr	r2, [sp, #4]
   150e8:	19d7      	adds	r7, r2, r7
   150ea:	4622      	mov	r2, r4
   150ec:	18ff      	adds	r7, r7, r3
   150ee:	e7ad      	b.n	1504c <two_way_long_needle+0x1a0>
   150f0:	4643      	mov	r3, r8
   150f2:	3501      	adds	r5, #1
   150f4:	429d      	cmp	r5, r3
   150f6:	f67f af6d 	bls.w	14fd4 <two_way_long_needle+0x128>
   150fa:	eb06 000a 	add.w	r0, r6, sl
   150fe:	e77b      	b.n	14ff8 <two_way_long_needle+0x14c>

00015100 <strstr>:
   15100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15104:	7803      	ldrb	r3, [r0, #0]
   15106:	b087      	sub	sp, #28
   15108:	4606      	mov	r6, r0
   1510a:	460d      	mov	r5, r1
   1510c:	2b00      	cmp	r3, #0
   1510e:	f000 8104 	beq.w	1531a <strstr+0x21a>
   15112:	780a      	ldrb	r2, [r1, #0]
   15114:	b192      	cbz	r2, 1513c <strstr+0x3c>
   15116:	4601      	mov	r1, r0
   15118:	462c      	mov	r4, r5
   1511a:	2001      	movs	r0, #1
   1511c:	e001      	b.n	15122 <strstr+0x22>
   1511e:	7822      	ldrb	r2, [r4, #0]
   15120:	b182      	cbz	r2, 15144 <strstr+0x44>
   15122:	4293      	cmp	r3, r2
   15124:	bf14      	ite	ne
   15126:	2000      	movne	r0, #0
   15128:	f000 0001 	andeq.w	r0, r0, #1
   1512c:	784b      	ldrb	r3, [r1, #1]
   1512e:	3401      	adds	r4, #1
   15130:	3101      	adds	r1, #1
   15132:	2b00      	cmp	r3, #0
   15134:	d1f3      	bne.n	1511e <strstr+0x1e>
   15136:	7823      	ldrb	r3, [r4, #0]
   15138:	b123      	cbz	r3, 15144 <strstr+0x44>
   1513a:	2600      	movs	r6, #0
   1513c:	4630      	mov	r0, r6
   1513e:	b007      	add	sp, #28
   15140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15144:	2800      	cmp	r0, #0
   15146:	d1f9      	bne.n	1513c <strstr+0x3c>
   15148:	1c70      	adds	r0, r6, #1
   1514a:	7829      	ldrb	r1, [r5, #0]
   1514c:	f7ff fcb6 	bl	14abc <strchr>
   15150:	1b64      	subs	r4, r4, r5
   15152:	2c01      	cmp	r4, #1
   15154:	bf14      	ite	ne
   15156:	2300      	movne	r3, #0
   15158:	2301      	moveq	r3, #1
   1515a:	2800      	cmp	r0, #0
   1515c:	bf08      	it	eq
   1515e:	f043 0301 	orreq.w	r3, r3, #1
   15162:	4607      	mov	r7, r0
   15164:	b97b      	cbnz	r3, 15186 <strstr+0x86>
   15166:	1936      	adds	r6, r6, r4
   15168:	42b0      	cmp	r0, r6
   1516a:	bf8c      	ite	hi
   1516c:	f04f 0a01 	movhi.w	sl, #1
   15170:	ebc0 0a06 	rsbls	sl, r0, r6
   15174:	2c1f      	cmp	r4, #31
   15176:	d908      	bls.n	1518a <strstr+0x8a>
   15178:	4651      	mov	r1, sl
   1517a:	462a      	mov	r2, r5
   1517c:	4623      	mov	r3, r4
   1517e:	f7ff fe95 	bl	14eac <two_way_long_needle>
   15182:	4606      	mov	r6, r0
   15184:	e7da      	b.n	1513c <strstr+0x3c>
   15186:	4606      	mov	r6, r0
   15188:	e7d8      	b.n	1513c <strstr+0x3c>
   1518a:	4621      	mov	r1, r4
   1518c:	aa05      	add	r2, sp, #20
   1518e:	4628      	mov	r0, r5
   15190:	f7ff fe28 	bl	14de4 <critical_factorization>
   15194:	9905      	ldr	r1, [sp, #20]
   15196:	1869      	adds	r1, r5, r1
   15198:	4680      	mov	r8, r0
   1519a:	4628      	mov	r0, r5
   1519c:	4642      	mov	r2, r8
   1519e:	f000 f8ff 	bl	153a0 <memcmp>
   151a2:	4606      	mov	r6, r0
   151a4:	2800      	cmp	r0, #0
   151a6:	d158      	bne.n	1525a <strstr+0x15a>
   151a8:	f108 32ff 	add.w	r2, r8, #4294967295
   151ac:	eb05 0308 	add.w	r3, r5, r8
   151b0:	9201      	str	r2, [sp, #4]
   151b2:	46c3      	mov	fp, r8
   151b4:	f1c8 0201 	rsb	r2, r8, #1
   151b8:	4681      	mov	r9, r0
   151ba:	9203      	str	r2, [sp, #12]
   151bc:	46a8      	mov	r8, r5
   151be:	4652      	mov	r2, sl
   151c0:	9302      	str	r3, [sp, #8]
   151c2:	eb09 0504 	add.w	r5, r9, r4
   151c6:	18b8      	adds	r0, r7, r2
   151c8:	2100      	movs	r1, #0
   151ca:	1aaa      	subs	r2, r5, r2
   151cc:	f000 f8ae 	bl	1532c <memchr>
   151d0:	2800      	cmp	r0, #0
   151d2:	d1b2      	bne.n	1513a <strstr+0x3a>
   151d4:	2d00      	cmp	r5, #0
   151d6:	d0b0      	beq.n	1513a <strstr+0x3a>
   151d8:	455e      	cmp	r6, fp
   151da:	bf2c      	ite	cs
   151dc:	4633      	movcs	r3, r6
   151de:	465b      	movcc	r3, fp
   151e0:	429c      	cmp	r4, r3
   151e2:	d913      	bls.n	1520c <strstr+0x10c>
   151e4:	eb03 0009 	add.w	r0, r3, r9
   151e8:	f818 c003 	ldrb.w	ip, [r8, r3]
   151ec:	183a      	adds	r2, r7, r0
   151ee:	eb08 0103 	add.w	r1, r8, r3
   151f2:	5c38      	ldrb	r0, [r7, r0]
   151f4:	4584      	cmp	ip, r0
   151f6:	d006      	beq.n	15206 <strstr+0x106>
   151f8:	e085      	b.n	15306 <strstr+0x206>
   151fa:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   151fe:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15202:	4584      	cmp	ip, r0
   15204:	d17f      	bne.n	15306 <strstr+0x206>
   15206:	3301      	adds	r3, #1
   15208:	429c      	cmp	r4, r3
   1520a:	d8f6      	bhi.n	151fa <strstr+0xfa>
   1520c:	45b3      	cmp	fp, r6
   1520e:	f240 8087 	bls.w	15320 <strstr+0x220>
   15212:	9b01      	ldr	r3, [sp, #4]
   15214:	eb03 0209 	add.w	r2, r3, r9
   15218:	f818 1003 	ldrb.w	r1, [r8, r3]
   1521c:	5dd2      	ldrb	r2, [r2, r7]
   1521e:	4291      	cmp	r1, r2
   15220:	d17e      	bne.n	15320 <strstr+0x220>
   15222:	eb09 020b 	add.w	r2, r9, fp
   15226:	9902      	ldr	r1, [sp, #8]
   15228:	18ba      	adds	r2, r7, r2
   1522a:	46aa      	mov	sl, r5
   1522c:	e008      	b.n	15240 <strstr+0x140>
   1522e:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   15232:	3901      	subs	r1, #1
   15234:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15238:	3a01      	subs	r2, #1
   1523a:	4565      	cmp	r5, ip
   1523c:	d104      	bne.n	15248 <strstr+0x148>
   1523e:	4603      	mov	r3, r0
   15240:	429e      	cmp	r6, r3
   15242:	f103 30ff 	add.w	r0, r3, #4294967295
   15246:	d3f2      	bcc.n	1522e <strstr+0x12e>
   15248:	4655      	mov	r5, sl
   1524a:	3601      	adds	r6, #1
   1524c:	429e      	cmp	r6, r3
   1524e:	d869      	bhi.n	15324 <strstr+0x224>
   15250:	9e05      	ldr	r6, [sp, #20]
   15252:	462a      	mov	r2, r5
   15254:	44b1      	add	r9, r6
   15256:	1ba6      	subs	r6, r4, r6
   15258:	e7b3      	b.n	151c2 <strstr+0xc2>
   1525a:	f1c8 0201 	rsb	r2, r8, #1
   1525e:	ebc8 0304 	rsb	r3, r8, r4
   15262:	9201      	str	r2, [sp, #4]
   15264:	2600      	movs	r6, #0
   15266:	4652      	mov	r2, sl
   15268:	eb05 0908 	add.w	r9, r5, r8
   1526c:	f108 3bff 	add.w	fp, r8, #4294967295
   15270:	46aa      	mov	sl, r5
   15272:	4543      	cmp	r3, r8
   15274:	bf38      	it	cc
   15276:	4643      	movcc	r3, r8
   15278:	3301      	adds	r3, #1
   1527a:	9305      	str	r3, [sp, #20]
   1527c:	1935      	adds	r5, r6, r4
   1527e:	18b8      	adds	r0, r7, r2
   15280:	2100      	movs	r1, #0
   15282:	1aaa      	subs	r2, r5, r2
   15284:	f000 f852 	bl	1532c <memchr>
   15288:	2800      	cmp	r0, #0
   1528a:	f47f af56 	bne.w	1513a <strstr+0x3a>
   1528e:	2d00      	cmp	r5, #0
   15290:	f43f af53 	beq.w	1513a <strstr+0x3a>
   15294:	4544      	cmp	r4, r8
   15296:	d915      	bls.n	152c4 <strstr+0x1c4>
   15298:	eb06 0308 	add.w	r3, r6, r8
   1529c:	f899 2000 	ldrb.w	r2, [r9]
   152a0:	18f9      	adds	r1, r7, r3
   152a2:	5cfb      	ldrb	r3, [r7, r3]
   152a4:	429a      	cmp	r2, r3
   152a6:	bf12      	itee	ne
   152a8:	4643      	movne	r3, r8
   152aa:	464a      	moveq	r2, r9
   152ac:	4643      	moveq	r3, r8
   152ae:	d006      	beq.n	152be <strstr+0x1be>
   152b0:	e024      	b.n	152fc <strstr+0x1fc>
   152b2:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   152b6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   152ba:	4584      	cmp	ip, r0
   152bc:	d11e      	bne.n	152fc <strstr+0x1fc>
   152be:	3301      	adds	r3, #1
   152c0:	429c      	cmp	r4, r3
   152c2:	d8f6      	bhi.n	152b2 <strstr+0x1b2>
   152c4:	f1bb 3fff 	cmp.w	fp, #4294967295
   152c8:	465b      	mov	r3, fp
   152ca:	d015      	beq.n	152f8 <strstr+0x1f8>
   152cc:	eb06 020b 	add.w	r2, r6, fp
   152d0:	f81a 100b 	ldrb.w	r1, [sl, fp]
   152d4:	5dd2      	ldrb	r2, [r2, r7]
   152d6:	4291      	cmp	r1, r2
   152d8:	d11b      	bne.n	15312 <strstr+0x212>
   152da:	eb06 0208 	add.w	r2, r6, r8
   152de:	4649      	mov	r1, r9
   152e0:	18ba      	adds	r2, r7, r2
   152e2:	e007      	b.n	152f4 <strstr+0x1f4>
   152e4:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   152e8:	3901      	subs	r1, #1
   152ea:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   152ee:	3a01      	subs	r2, #1
   152f0:	4584      	cmp	ip, r0
   152f2:	d10e      	bne.n	15312 <strstr+0x212>
   152f4:	3b01      	subs	r3, #1
   152f6:	d2f5      	bcs.n	152e4 <strstr+0x1e4>
   152f8:	19be      	adds	r6, r7, r6
   152fa:	e71f      	b.n	1513c <strstr+0x3c>
   152fc:	9a01      	ldr	r2, [sp, #4]
   152fe:	1996      	adds	r6, r2, r6
   15300:	462a      	mov	r2, r5
   15302:	18f6      	adds	r6, r6, r3
   15304:	e7ba      	b.n	1527c <strstr+0x17c>
   15306:	9a03      	ldr	r2, [sp, #12]
   15308:	2600      	movs	r6, #0
   1530a:	4491      	add	r9, r2
   1530c:	462a      	mov	r2, r5
   1530e:	4499      	add	r9, r3
   15310:	e757      	b.n	151c2 <strstr+0xc2>
   15312:	9b05      	ldr	r3, [sp, #20]
   15314:	462a      	mov	r2, r5
   15316:	18f6      	adds	r6, r6, r3
   15318:	e7b0      	b.n	1527c <strstr+0x17c>
   1531a:	460c      	mov	r4, r1
   1531c:	2001      	movs	r0, #1
   1531e:	e70a      	b.n	15136 <strstr+0x36>
   15320:	465b      	mov	r3, fp
   15322:	e792      	b.n	1524a <strstr+0x14a>
   15324:	eb07 0609 	add.w	r6, r7, r9
   15328:	e708      	b.n	1513c <strstr+0x3c>
   1532a:	bf00      	nop

0001532c <memchr>:
   1532c:	f010 0f03 	tst.w	r0, #3
   15330:	b2c9      	uxtb	r1, r1
   15332:	b410      	push	{r4}
   15334:	d010      	beq.n	15358 <memchr+0x2c>
   15336:	2a00      	cmp	r2, #0
   15338:	d02f      	beq.n	1539a <memchr+0x6e>
   1533a:	7803      	ldrb	r3, [r0, #0]
   1533c:	428b      	cmp	r3, r1
   1533e:	d02a      	beq.n	15396 <memchr+0x6a>
   15340:	3a01      	subs	r2, #1
   15342:	e005      	b.n	15350 <memchr+0x24>
   15344:	2a00      	cmp	r2, #0
   15346:	d028      	beq.n	1539a <memchr+0x6e>
   15348:	7803      	ldrb	r3, [r0, #0]
   1534a:	3a01      	subs	r2, #1
   1534c:	428b      	cmp	r3, r1
   1534e:	d022      	beq.n	15396 <memchr+0x6a>
   15350:	3001      	adds	r0, #1
   15352:	f010 0f03 	tst.w	r0, #3
   15356:	d1f5      	bne.n	15344 <memchr+0x18>
   15358:	2a03      	cmp	r2, #3
   1535a:	d911      	bls.n	15380 <memchr+0x54>
   1535c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   15360:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   15364:	6803      	ldr	r3, [r0, #0]
   15366:	ea84 0303 	eor.w	r3, r4, r3
   1536a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   1536e:	ea2c 0303 	bic.w	r3, ip, r3
   15372:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   15376:	d103      	bne.n	15380 <memchr+0x54>
   15378:	3a04      	subs	r2, #4
   1537a:	3004      	adds	r0, #4
   1537c:	2a03      	cmp	r2, #3
   1537e:	d8f1      	bhi.n	15364 <memchr+0x38>
   15380:	b15a      	cbz	r2, 1539a <memchr+0x6e>
   15382:	7803      	ldrb	r3, [r0, #0]
   15384:	428b      	cmp	r3, r1
   15386:	d006      	beq.n	15396 <memchr+0x6a>
   15388:	3a01      	subs	r2, #1
   1538a:	b132      	cbz	r2, 1539a <memchr+0x6e>
   1538c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   15390:	3a01      	subs	r2, #1
   15392:	428b      	cmp	r3, r1
   15394:	d1f9      	bne.n	1538a <memchr+0x5e>
   15396:	bc10      	pop	{r4}
   15398:	4770      	bx	lr
   1539a:	2000      	movs	r0, #0
   1539c:	e7fb      	b.n	15396 <memchr+0x6a>
   1539e:	bf00      	nop

000153a0 <memcmp>:
   153a0:	2a03      	cmp	r2, #3
   153a2:	b430      	push	{r4, r5}
   153a4:	4605      	mov	r5, r0
   153a6:	460c      	mov	r4, r1
   153a8:	d925      	bls.n	153f6 <memcmp+0x56>
   153aa:	ea41 0300 	orr.w	r3, r1, r0
   153ae:	f013 0f03 	tst.w	r3, #3
   153b2:	d015      	beq.n	153e0 <memcmp+0x40>
   153b4:	7828      	ldrb	r0, [r5, #0]
   153b6:	f894 c000 	ldrb.w	ip, [r4]
   153ba:	4560      	cmp	r0, ip
   153bc:	d11e      	bne.n	153fc <memcmp+0x5c>
   153be:	3a01      	subs	r2, #1
   153c0:	2300      	movs	r3, #0
   153c2:	e006      	b.n	153d2 <memcmp+0x32>
   153c4:	7840      	ldrb	r0, [r0, #1]
   153c6:	3301      	adds	r3, #1
   153c8:	f891 c001 	ldrb.w	ip, [r1, #1]
   153cc:	3a01      	subs	r2, #1
   153ce:	4560      	cmp	r0, ip
   153d0:	d114      	bne.n	153fc <memcmp+0x5c>
   153d2:	18e8      	adds	r0, r5, r3
   153d4:	18e1      	adds	r1, r4, r3
   153d6:	2a00      	cmp	r2, #0
   153d8:	d1f4      	bne.n	153c4 <memcmp+0x24>
   153da:	2000      	movs	r0, #0
   153dc:	bc30      	pop	{r4, r5}
   153de:	4770      	bx	lr
   153e0:	6804      	ldr	r4, [r0, #0]
   153e2:	680b      	ldr	r3, [r1, #0]
   153e4:	429c      	cmp	r4, r3
   153e6:	d104      	bne.n	153f2 <memcmp+0x52>
   153e8:	3a04      	subs	r2, #4
   153ea:	3004      	adds	r0, #4
   153ec:	3104      	adds	r1, #4
   153ee:	2a03      	cmp	r2, #3
   153f0:	d8f6      	bhi.n	153e0 <memcmp+0x40>
   153f2:	4605      	mov	r5, r0
   153f4:	460c      	mov	r4, r1
   153f6:	2a00      	cmp	r2, #0
   153f8:	d1dc      	bne.n	153b4 <memcmp+0x14>
   153fa:	e7ee      	b.n	153da <memcmp+0x3a>
   153fc:	ebcc 0000 	rsb	r0, ip, r0
   15400:	e7ec      	b.n	153dc <memcmp+0x3c>
   15402:	bf00      	nop
   15404:	00007852 	.word	0x00007852
   15408:	00005854 	.word	0x00005854
   1540c:	63656843 	.word	0x63656843
   15410:	6d69546b 	.word	0x6d69546b
   15414:	00007265 	.word	0x00007265
   15418:	00504975 	.word	0x00504975
   1541c:	74726175 	.word	0x74726175
   15420:	7361745f 	.word	0x7361745f
   15424:	0000006b 	.word	0x0000006b
   15428:	206c6c41 	.word	0x206c6c41
   1542c:	6b736174 	.word	0x6b736174
   15430:	75722073 	.word	0x75722073
   15434:	6e696e6e 	.word	0x6e696e6e
   15438:	69772067 	.word	0x69772067
   1543c:	756f6874 	.word	0x756f6874
   15440:	72652074 	.word	0x72652074
   15444:	00726f72 	.word	0x00726f72
   15448:	20200d0a 	.word	0x20200d0a
   1544c:	5f5f5f5f 	.word	0x5f5f5f5f
   15450:	5f5f5f5f 	.word	0x5f5f5f5f
   15454:	5f5f5f5f 	.word	0x5f5f5f5f
   15458:	5f5f5f5f 	.word	0x5f5f5f5f
   1545c:	5f5f5f5f 	.word	0x5f5f5f5f
   15460:	5f5f5f5f 	.word	0x5f5f5f5f
   15464:	5f5f5f5f 	.word	0x5f5f5f5f
   15468:	5f5f5f5f 	.word	0x5f5f5f5f
   1546c:	5f5f5f5f 	.word	0x5f5f5f5f
   15470:	0a5f5f5f 	.word	0x0a5f5f5f
   15474:	202f200d 	.word	0x202f200d
   15478:	20202020 	.word	0x20202020
   1547c:	20202020 	.word	0x20202020
   15480:	20202020 	.word	0x20202020
   15484:	20202020 	.word	0x20202020
   15488:	20202020 	.word	0x20202020
   1548c:	20202020 	.word	0x20202020
   15490:	20202020 	.word	0x20202020
   15494:	20202020 	.word	0x20202020
   15498:	20202020 	.word	0x20202020
   1549c:	6e5c2020 	.word	0x6e5c2020
   154a0:	207c200d 	.word	0x207c200d
   154a4:	23237b20 	.word	0x23237b20
   154a8:	23232323 	.word	0x23232323
   154ac:	23232323 	.word	0x23232323
   154b0:	23232323 	.word	0x23232323
   154b4:	23232323 	.word	0x23232323
   154b8:	23232323 	.word	0x23232323
   154bc:	23232323 	.word	0x23232323
   154c0:	23232323 	.word	0x23232323
   154c4:	23232323 	.word	0x23232323
   154c8:	20207d23 	.word	0x20207d23
   154cc:	200d0a7c 	.word	0x200d0a7c
   154d0:	7b20207c 	.word	0x7b20207c
   154d4:	23232323 	.word	0x23232323
   154d8:	23232323 	.word	0x23232323
   154dc:	23232323 	.word	0x23232323
   154e0:	23232323 	.word	0x23232323
   154e4:	23232323 	.word	0x23232323
   154e8:	23232323 	.word	0x23232323
   154ec:	23232323 	.word	0x23232323
   154f0:	23232323 	.word	0x23232323
   154f4:	7d232323 	.word	0x7d232323
   154f8:	0a7c2020 	.word	0x0a7c2020
   154fc:	207c200d 	.word	0x207c200d
   15500:	23237b20 	.word	0x23237b20
   15504:	23232323 	.word	0x23232323
   15508:	23232323 	.word	0x23232323
   1550c:	23232323 	.word	0x23232323
   15510:	23232323 	.word	0x23232323
   15514:	23232323 	.word	0x23232323
   15518:	23232323 	.word	0x23232323
   1551c:	23232323 	.word	0x23232323
   15520:	23232323 	.word	0x23232323
   15524:	20207d23 	.word	0x20207d23
   15528:	200d0a7c 	.word	0x200d0a7c
   1552c:	7b20207c 	.word	0x7b20207c
   15530:	23232323 	.word	0x23232323
   15534:	23232323 	.word	0x23232323
   15538:	23232323 	.word	0x23232323
   1553c:	23232323 	.word	0x23232323
   15540:	23232323 	.word	0x23232323
   15544:	23232323 	.word	0x23232323
   15548:	23232323 	.word	0x23232323
   1554c:	23232323 	.word	0x23232323
   15550:	7d232323 	.word	0x7d232323
   15554:	0a7c2020 	.word	0x0a7c2020
   15558:	207c200d 	.word	0x207c200d
   1555c:	23237b20 	.word	0x23237b20
   15560:	23232323 	.word	0x23232323
   15564:	23232323 	.word	0x23232323
   15568:	23232323 	.word	0x23232323
   1556c:	23232323 	.word	0x23232323
   15570:	23232323 	.word	0x23232323
   15574:	23232323 	.word	0x23232323
   15578:	23232323 	.word	0x23232323
   1557c:	23232323 	.word	0x23232323
   15580:	20207d23 	.word	0x20207d23
   15584:	200d0a7c 	.word	0x200d0a7c
   15588:	7b20207c 	.word	0x7b20207c
   1558c:	23232323 	.word	0x23232323
   15590:	23232323 	.word	0x23232323
   15594:	23232323 	.word	0x23232323
   15598:	23232323 	.word	0x23232323
   1559c:	23232323 	.word	0x23232323
   155a0:	23232323 	.word	0x23232323
   155a4:	23232323 	.word	0x23232323
   155a8:	23232323 	.word	0x23232323
   155ac:	7d232323 	.word	0x7d232323
   155b0:	0a7c2020 	.word	0x0a7c2020
   155b4:	207c200d 	.word	0x207c200d
   155b8:	20202020 	.word	0x20202020
   155bc:	20202020 	.word	0x20202020
   155c0:	20202020 	.word	0x20202020
   155c4:	20202020 	.word	0x20202020
   155c8:	20202020 	.word	0x20202020
   155cc:	20202020 	.word	0x20202020
   155d0:	20202020 	.word	0x20202020
   155d4:	20202020 	.word	0x20202020
   155d8:	20202020 	.word	0x20202020
   155dc:	20202020 	.word	0x20202020
   155e0:	200d0a7c 	.word	0x200d0a7c
   155e4:	2020207c 	.word	0x2020207c
   155e8:	20202020 	.word	0x20202020
   155ec:	20202020 	.word	0x20202020
   155f0:	20202020 	.word	0x20202020
   155f4:	20203038 	.word	0x20203038
   155f8:	20203039 	.word	0x20203039
   155fc:	20303031 	.word	0x20303031
   15600:	20202020 	.word	0x20202020
   15604:	20202020 	.word	0x20202020
   15608:	20202020 	.word	0x20202020
   1560c:	0a7c2020 	.word	0x0a7c2020
   15610:	207c200d 	.word	0x207c200d
   15614:	20202020 	.word	0x20202020
   15618:	20202020 	.word	0x20202020
   1561c:	37202020 	.word	0x37202020
   15620:	20202030 	.word	0x20202030
   15624:	205e2020 	.word	0x205e2020
   15628:	20202020 	.word	0x20202020
   1562c:	30323120 	.word	0x30323120
   15630:	20202020 	.word	0x20202020
   15634:	20202020 	.word	0x20202020
   15638:	20202020 	.word	0x20202020
   1563c:	200d0a7c 	.word	0x200d0a7c
   15640:	2020207c 	.word	0x2020207c
   15644:	20202020 	.word	0x20202020
   15648:	20303620 	.word	0x20303620
   1564c:	2020202a 	.word	0x2020202a
   15650:	2f202020 	.word	0x2f202020
   15654:	2020207c 	.word	0x2020207c
   15658:	20202020 	.word	0x20202020
   1565c:	3431202a 	.word	0x3431202a
   15660:	20202030 	.word	0x20202030
   15664:	20202020 	.word	0x20202020
   15668:	0d0a7c20 	.word	0x0d0a7c20
   1566c:	20207c20 	.word	0x20207c20
   15670:	35352020 	.word	0x35352020
   15674:	20202020 	.word	0x20202020
   15678:	20202020 	.word	0x20202020
   1567c:	20202020 	.word	0x20202020
   15680:	20207c20 	.word	0x20207c20
   15684:	20202020 	.word	0x20202020
   15688:	20202020 	.word	0x20202020
   1568c:	20202020 	.word	0x20202020
   15690:	20303631 	.word	0x20303631
   15694:	7c202020 	.word	0x7c202020
   15698:	7c200d0a 	.word	0x7c200d0a
   1569c:	20202020 	.word	0x20202020
   156a0:	20202020 	.word	0x20202020
   156a4:	20202020 	.word	0x20202020
   156a8:	20202020 	.word	0x20202020
   156ac:	7c202020 	.word	0x7c202020
   156b0:	20202020 	.word	0x20202020
   156b4:	20202020 	.word	0x20202020
   156b8:	20202020 	.word	0x20202020
   156bc:	20202020 	.word	0x20202020
   156c0:	20202020 	.word	0x20202020
   156c4:	0d0a7c20 	.word	0x0d0a7c20
   156c8:	20207c20 	.word	0x20207c20
   156cc:	20202020 	.word	0x20202020
   156d0:	20202020 	.word	0x20202020
   156d4:	20202020 	.word	0x20202020
   156d8:	20202020 	.word	0x20202020
   156dc:	20207c20 	.word	0x20207c20
   156e0:	20202020 	.word	0x20202020
   156e4:	20202020 	.word	0x20202020
   156e8:	20202020 	.word	0x20202020
   156ec:	20202020 	.word	0x20202020
   156f0:	7c202020 	.word	0x7c202020
   156f4:	7c200d0a 	.word	0x7c200d0a
   156f8:	28202020 	.word	0x28202020
   156fc:	2020294f 	.word	0x2020294f
   15700:	20202020 	.word	0x20202020
   15704:	20202020 	.word	0x20202020
   15708:	2b282020 	.word	0x2b282020
   1570c:	20202029 	.word	0x20202029
   15710:	20202020 	.word	0x20202020
   15714:	20202020 	.word	0x20202020
   15718:	28202020 	.word	0x28202020
   1571c:	2020294f 	.word	0x2020294f
   15720:	0d0a7c20 	.word	0x0d0a7c20
   15724:	5f5f5f20 	.word	0x5f5f5f20
   15728:	5f5f5f5f 	.word	0x5f5f5f5f
   1572c:	5f5f5f5f 	.word	0x5f5f5f5f
   15730:	5f5f5f5f 	.word	0x5f5f5f5f
   15734:	5f5f5f5f 	.word	0x5f5f5f5f
   15738:	5f5f5f5f 	.word	0x5f5f5f5f
   1573c:	5f5f5f5f 	.word	0x5f5f5f5f
   15740:	5f5f5f5f 	.word	0x5f5f5f5f
   15744:	5f5f5f5f 	.word	0x5f5f5f5f
   15748:	5f5f5f5f 	.word	0x5f5f5f5f
   1574c:	0000002f 	.word	0x0000002f
   15750:	2a200d0a 	.word	0x2a200d0a
   15754:	2a2a2a2a 	.word	0x2a2a2a2a
   15758:	2a2a2a2a 	.word	0x2a2a2a2a
   1575c:	6c655720 	.word	0x6c655720
   15760:	656d6f63 	.word	0x656d6f63
   15764:	206f7420 	.word	0x206f7420
   15768:	20656874 	.word	0x20656874
   1576c:	7361654d 	.word	0x7361654d
   15770:	6d657275 	.word	0x6d657275
   15774:	20746e65 	.word	0x20746e65
   15778:	74737953 	.word	0x74737953
   1577c:	20206d65 	.word	0x20206d65
   15780:	2a2a2a2a 	.word	0x2a2a2a2a
   15784:	2a2a2a2a 	.word	0x2a2a2a2a
   15788:	200d0a2a 	.word	0x200d0a2a
   1578c:	2a200d0a 	.word	0x2a200d0a
   15790:	2a2a2a2a 	.word	0x2a2a2a2a
   15794:	2a2a2a2a 	.word	0x2a2a2a2a
   15798:	656c5020 	.word	0x656c5020
   1579c:	20657361 	.word	0x20657361
   157a0:	656c6573 	.word	0x656c6573
   157a4:	6f207463 	.word	0x6f207463
   157a8:	6f697470 	.word	0x6f697470
   157ac:	2a2a206e 	.word	0x2a2a206e
   157b0:	2a2a2a2a 	.word	0x2a2a2a2a
   157b4:	2a2a2a2a 	.word	0x2a2a2a2a
   157b8:	2a2a2a2a 	.word	0x2a2a2a2a
   157bc:	2a200d0a 	.word	0x2a200d0a
   157c0:	2a2a2a2a 	.word	0x2a2a2a2a
   157c4:	2a2a2a2a 	.word	0x2a2a2a2a
   157c8:	202e3020 	.word	0x202e3020
   157cc:	6c754d20 	.word	0x6c754d20
   157d0:	656d6974 	.word	0x656d6974
   157d4:	20726574 	.word	0x20726574
   157d8:	2a2a2a2a 	.word	0x2a2a2a2a
   157dc:	2a2a2a2a 	.word	0x2a2a2a2a
   157e0:	2a2a2a2a 	.word	0x2a2a2a2a
   157e4:	2a2a2a2a 	.word	0x2a2a2a2a
   157e8:	2a2a2a2a 	.word	0x2a2a2a2a
   157ec:	200d0a2a 	.word	0x200d0a2a
   157f0:	00000000 	.word	0x00000000
   157f4:	6c756e28 	.word	0x6c756e28
   157f8:	0000296c 	.word	0x0000296c
   157fc:	54505241 	.word	0x54505241
   15800:	72656d69 	.word	0x72656d69
   15804:	00000000 	.word	0x00000000
   15808:	69726550 	.word	0x69726550
   1580c:	6369646f 	.word	0x6369646f
   15810:	656d6954 	.word	0x656d6954
   15814:	00000072 	.word	0x00000072
   15818:	732e6f69 	.word	0x732e6f69
   1581c:	6c6d7468 	.word	0x6c6d7468
   15820:	00000000 	.word	0x00000000
   15824:	3044454c 	.word	0x3044454c
   15828:	0000313d 	.word	0x0000313d

0001582c <ulARPTimerExpired.4126>:
   1582c:	00000004                                ....

00015830 <ulPeriodicTimerExpired.4127>:
   15830:	00000008 656c6966 6174732d 00007374     ....file-stats..
   15840:	2d706374 6e6e6f63 69746365 00736e6f     tcp-connections.
   15850:	2d74656e 74617473 00000073 736f7472     net-stats...rtos
   15860:	6174732d 00007374 2d6e7572 656d6974     -stats..run-time
   15870:	00000000 2d64656c 00006f69 00753525     ....led-io..%5u.
   15880:	3e72743c 3e64743c 2f3c6425 3c3e6474     <tr><td>%d</td><
   15890:	253e6474 75252e75 2e75252e 253a7525     td>%u.%u.%u.%u:%
   158a0:	742f3c75 743c3e64 73253e64 64742f3c     u</td><td>%s</td
   158b0:	64743c3e 3c75253e 3e64742f 3e64743c     ><td>%u</td><td>
   158c0:	2f3c7525 3c3e6474 253e6474 63252063     %u</td><td>%c %c
   158d0:	64742f3c 742f3c3e 0a0d3e72 00000000     </td></tr>......
   158e0:	0a753525 00000000 3c3e703c 523e7262     %5u.....<p><br>R
   158f0:	65726665 63206873 746e756f 25203d20     efresh count = %
   15900:	3e703c64 3e72623c 00007325 63656863     d<p><br>%s..chec
   15910:	0064656b 00000000 706e693c 74207475     ked.....<input t
   15920:	3d657079 65686322 6f626b63 6e202278     ype="checkbox" n
   15930:	3d656d61 44454c22 76202230 65756c61     ame="LED0" value
   15940:	2231223d 3e732520 3c44454c 703c3e70     ="1" %s>LED<p><p
   15950:	3e703c3e 20776152 746c6f76 20656761     ><p>Raw voltage 
   15960:	75706e69 73692074 00642520 3c3e703c     input is %d.<p><
   15970:	523e7262 65726665 63206873 746e756f     br>Refresh count
   15980:	25203d20 00000064                        = %d...

00015988 <file>:
   15988:	00015834 00001869                       4X..i...

00015990 <tcp>:
   15990:	00015840 000019fd                       @X......

00015998 <net>:
   15998:	00015850 00001afd                       PX......

000159a0 <rtos>:
   159a0:	0001585c 00001c15                       \X......

000159a8 <run>:
   159a8:	00015868 00001d99                       hX......

000159b0 <io>:
   159b0:	00015874 00001e01                       tX......

000159b8 <closed>:
   159b8:	534f4c43 00004445                       CLOSED..

000159c0 <syn_rcvd>:
   159c0:	2d4e5953 44564352 00000000              SYN-RCVD....

000159cc <syn_sent>:
   159cc:	2d4e5953 544e4553 00000000              SYN-SENT....

000159d8 <established>:
   159d8:	41545345 53494c42 00444548              ESTABLISHED.

000159e4 <fin_wait_1>:
   159e4:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

000159f0 <fin_wait_2>:
   159f0:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

000159fc <closing>:
   159fc:	534f4c43 00474e49                       CLOSING.

00015a04 <time_wait>:
   15a04:	454d4954 4941572d 00000054              TIME-WAIT...

00015a10 <last_ack>:
   15a10:	5453414c 4b43412d 00000000              LAST-ACK....

00015a1c <g_ace_current_resistors>:
   15a1c:	000186a0 00000001 00000001 00000001     ................

00015a2c <g_ace_external_varef_used>:
   15a2c:	00000000                                ....

00015a30 <g_ace_channel_0_name>:
   15a30:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   15a40:	00000000                                ....

00015a44 <g_ace_channel_1_name>:
   15a44:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   15a54:	00000000                                ....

00015a58 <g_ace_channel_2_name>:
   15a58:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   15a68:	305f726f 00000000                       or_0....

00015a70 <g_ace_ppe_transforms_desc_table>:
   15a70:	00130012 00004000 001c001b 00004000     .....@.......@..
   15a80:	00250024 00004000                       $.%..@..

00015a88 <g_ace_sse_proc_0_name>:
   15a88:	30434441 49414d5f 0000004e              ADC0_MAIN...

00015a94 <g_ace_sse_proc_0_sequence>:
   15a94:	16011705 8a0c152d 00001309 000014c3     ....-...........
   15aa4:	155c8a04 000014c4 970c152d 0000132f     ..\.....-.../...
   15ab4:	000014c8 10029704                       ........

00015abc <g_ace_sse_proc_1_name>:
   15abc:	31434441 49414d5f 0000004e              ADC1_MAIN...

00015ac8 <g_ace_sse_proc_1_sequence>:
   15ac8:	26012705 00002200                       .'.&."..

00015ad0 <g_config_reg_lut>:
   15ad0:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   15ae0:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   15af0:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   15b00:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   15b10:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   15b20:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   15b30:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   15b40:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00015b50 <g_gpio_irqn_lut>:
   15b50:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   15b60:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   15b70:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   15b80:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

00015b90 <crc32_table>:
   15b90:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   15ba0:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   15bb0:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   15bc0:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   15bd0:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   15be0:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   15bf0:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   15c00:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   15c10:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   15c20:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   15c30:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   15c40:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   15c50:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   15c60:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   15c70:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   15c80:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   15c90:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   15ca0:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   15cb0:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   15cc0:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   15cd0:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   15ce0:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   15cf0:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   15d00:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   15d10:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   15d20:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   15d30:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   15d40:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   15d50:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   15d60:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   15d70:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   15d80:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   15d90:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   15da0:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   15db0:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   15dc0:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   15dd0:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   15de0:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   15df0:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   15e00:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   15e10:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   15e20:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   15e30:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   15e40:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   15e50:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   15e60:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   15e70:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   15e80:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   15e90:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   15ea0:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   15eb0:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   15ec0:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   15ed0:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   15ee0:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   15ef0:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   15f00:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   15f10:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   15f20:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   15f30:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   15f40:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   15f50:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   15f60:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   15f70:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   15f80:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

00015f90 <unknown_error>:
   15f90:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

00015fa0 <ErrorMessages>:
   15fa0:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   15fc8:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   15ff0:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   16000:	65736170 6f742064 6e756620 6f697463     pased to functio
   16010:	0000006e 00000000 6d617246 73692065     n.......Frame is
   16020:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   16040:	20746f4e 756f6e65 73206867 65636170     Not enough space
   16050:	206e6920 66667562 00007265 00000000      in buffer......
	...
   16068:	20746f4e 756f6e65 73206867 65636170     Not enough space
   16078:	206e6920 66667562 00007265 00000000      in buffer......
	...
   16090:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   160b8:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   160c8:	00006c6c 00000000 00000000 00000000     ll..............
	...

000160e0 <C.18.3199>:
   160e0:	10131200 00001115                       ........

000160e8 <channel_type_lut>:
   160e8:	01000000 01000002 00000002 00ffff00     ................
   160f8:	01000000 01000002 00000002 00ffff00     ................
   16108:	01000000 ffffff02 000000ff 00ffff00     ................

00016118 <channel_quad_lut>:
   16118:	000000ff 01010100 ffffff01 ffffffff     ................
   16128:	020202ff 03030302 ffffff03 ffffffff     ................
   16138:	040404ff ffffff04 ffffffff ffffffff     ................

00016148 <abps_channel_lut>:
   16148:	ff0000ff ff0101ff ffffffff ffffffff     ................
   16158:	ff0202ff ff0303ff ffffffff ffffffff     ................
   16168:	ff0404ff ffffffff ffffffff ffffffff     ................

00016178 <abps_idx_lut>:
   16178:	ff0100ff ff0302ff ffffffff ffffffff     ................
   16188:	ff0504ff ff0706ff ffffffff ffffffff     ................
   16198:	ff0908ff ffffffff ffffffff ffffffff     ................

000161a8 <apbs_gain_lut>:
   161a8:	0204080c                                ....

000161ac <apbs_range>:
   161ac:	28003c00 0a001400                       .<.(....

000161b4 <sse_pc_ctrl_lut>:
   161b4:	40020048 40020088 400200c8              H..@...@...@

000161c0 <sse_pc_lo_lut>:
   161c0:	40020040 40020080 400200c0              @..@...@...@

000161cc <sse_pc_hi_lut>:
   161cc:	40020044 40020084 400200c4              D..@...@...@

000161d8 <p_mtd_data>:
   161d8:	60080010                                ...`

000161dc <C.24.3277>:
   161dc:	02010006 02010003 04040403 05060604     ................

000161ec <C.36.3341>:
	...
   16214:	00000001 00000002 00000003 00000000     ................
	...

0001622c <C.18.3187>:
   1622c:	40004000 00000000                       .@.@....

00016234 <adc_status_reg_lut>:
   16234:	40021000 40021004 40021008              ...@...@...@

00016240 <dac_ctrl_reg_lut>:
   16240:	40020060 400200a0 400200e0              `..@...@...@

0001624c <dac_enable_masks_lut>:
   1624c:	00000010 00000020 00000040              .... ...@...

00016258 <dac_byte01_reg_lut>:
   16258:	40020500 40020504 40020508              ...@...@...@

00016264 <dac_byte2_reg_lut>:
   16264:	4002006c 400200ac 400200ec              l..@...@...@

00016270 <p_mtd_data>:
   16270:	60080010                                ...`

00016274 <comp_id_2_scb_lut>:
   16274:	01010000 03030202 00000404              ............

00016280 <C.18.3512>:
   16280:	00040200                                ....

00016284 <C.18.2576>:
   16284:	00000001 00000002 00000004 00000001     ................
   16294:	70616548 646e6120 61747320 63206b63     Heap and stack c
   162a4:	696c6c6f 6e6f6973 0000000a              ollision....

000162b0 <uip_broadcast_addr>:
   162b0:	ffffffff                                ....

000162b4 <uip_all_zeroes_addr>:
   162b4:	00000000                                ....

000162b8 <broadcast_ethaddr>:
   162b8:	ffffffff 0000ffff                       ........

000162c0 <http_http>:
   162c0:	70747468 002f2f3a                       http://.

000162c8 <http_200>:
   162c8:	20303032 00000000                       200 ....

000162d0 <http_301>:
   162d0:	20313033 00000000                       301 ....

000162d8 <http_302>:
   162d8:	20323033 00000000                       302 ....

000162e0 <http_get>:
   162e0:	20544547 00000000                       GET ....

000162e8 <http_10>:
   162e8:	50545448 302e312f 00000000              HTTP/1.0....

000162f4 <http_11>:
   162f4:	50545448 312e312f 00000000              HTTP/1.1....

00016300 <http_content_type>:
   16300:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

00016310 <http_texthtml>:
   16310:	74786574 6d74682f 0000006c              text/html...

0001631c <http_location>:
   1631c:	61636f6c 6e6f6974 0000203a              location: ..

00016328 <http_host>:
   16328:	74736f68 0000203a                       host: ..

00016330 <http_crnl>:
   16330:	00000a0d                                ....

00016334 <http_index_html>:
   16334:	646e692f 682e7865 006c6d74              /index.html.

00016340 <http_404_html>:
   16340:	3430342f 6d74682e 0000006c              /404.html...

0001634c <http_referer>:
   1634c:	65666552 3a726572 00000000              Referer:....

00016358 <http_header_200>:
   16358:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   16368:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   16378:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   16388:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   16398:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   163a8:	000a0d65                                e...

000163ac <http_header_404>:
   163ac:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   163bc:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   163cc:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   163dc:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   163ec:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   163fc:	63203a6e 65736f6c 00000a0d              n: close....

00016408 <http_content_type_plain>:
   16408:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   16418:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

00016428 <http_content_type_html>:
   16428:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   16438:	682f7478 0d6c6d74 000a0d0a              xt/html.....

00016444 <http_content_type_css>:
   16444:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   16454:	632f7478 0a0d7373 00000a0d              xt/css......

00016460 <http_content_type_text>:
   16460:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   16470:	742f7478 0d747865 000a0d0a              xt/text.....

0001647c <http_content_type_png>:
   1647c:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1648c:	2f656761 0d676e70 000a0d0a              age/png.....

00016498 <http_content_type_gif>:
   16498:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   164a8:	2f656761 0d666967 000a0d0a              age/gif.....

000164b4 <http_content_type_jpg>:
   164b4:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   164c4:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

000164d4 <http_content_type_binary>:
   164d4:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   164e4:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   164f4:	65727473 0a0d6d61 00000a0d              stream......

00016500 <http_html>:
   16500:	6d74682e 0000006c                       .html...

00016508 <http_shtml>:
   16508:	7468732e 00006c6d                       .shtml..

00016510 <http_htm>:
   16510:	6d74682e 00000000                       .htm....

00016518 <http_css>:
   16518:	7373632e 00000000                       .css....

00016520 <http_png>:
   16520:	676e702e 00000000                       .png....

00016528 <http_gif>:
   16528:	6669672e 00000000                       .gif....

00016530 <http_jpg>:
   16530:	67706a2e 00000000                       .jpg....

00016538 <http_text>:
   16538:	7478742e 00000000                       .txt....

00016540 <http_txt>:
   16540:	7478742e 00000000                       .txt....

00016548 <data_404_html>:
   16548:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   16558:	20200a0d 646f623c 67622079 6f6c6f63     ..  <body bgcolo
   16568:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   16578:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   16588:	3e31683c 20343034 6966202d 6e20656c     <h1>404 - file n
   16598:	6620746f 646e756f 31682f3c 200a0d3e     ot found</h1>.. 
   165a8:	20202020 33683c20 206f473e 6820613c          <h3>Go <a h
   165b8:	3d666572 3e222f22 65726568 3e612f3c     ref="/">here</a>
   165c8:	736e6920 64616574 682f3c2e 0a0d3e33      instead.</h3>..
   165d8:	20202020 65632f3c 7265746e 200a0d3e         </center>.. 
   165e8:	622f3c20 3e79646f 2f3c0a0d 6c6d7468      </body>..</html
   165f8:	0000003e                                >...

000165fc <data_index_html>:
   165fc:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   1660c:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   1661c:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   1662c:	3c202020 6174656d 74746820 71652d70        <meta http-eq
   1663c:	3d766975 6e6f4322 746e6574 7079542d     uiv="Content-Typ
   1664c:	63202265 65746e6f 223d746e 74786574     e" content="text
   1665c:	6d74682f 63203b6c 73726168 753d7465     /html; charset=u
   1666c:	382d6674 3e2f2022 20200a0d 743c2020     tf-8" />..    <t
   1667c:	656c7469 6572463e 4f545265 726f2e53     itle>FreeRTOS.or
   1668c:	49752067 45572050 65732042 72657672     g uIP WEB server
   1669c:	6d656420 742f3c6f 656c7469 3c0a0d3e      demo</title>..<
   166ac:	6165682f 0a0d3e64 623c0a0d 3e79646f     /head>....<body>
   166bc:	0a0d0a0d 20202020 6820613c 3d666572     ....    <a href=
   166cc:	646e6922 682e7865 226c6d74 7361543e     "index.html">Tas
   166dc:	7453206b 73737461 3c737373 203e612f     k Statsssss</a> 
   166ec:	7c3e623c 3e622f3c 20613c20 66657268     <b>|</b> <a href
   166fc:	7572223d 6d69746e 68732e65 226c6d74     ="runtime.shtml"
   1670c:	6e75523e 6d695420 74532065 3c737461     >Run Time Stats<
   1671c:	203e612f 7c3e623c 3e622f3c 20613c20     /a> <b>|</b> <a 
   1672c:	66657268 7473223d 2e737461 6d746873     href="stats.shtm
   1673c:	543e226c 53205043 73746174 3e612f3c     l">TCP Stats</a>
   1674c:	3e623c20 622f3c7c 613c203e 65726820      <b>|</b> <a hre
   1675c:	74223d66 732e7063 6c6d7468 6f433e22     f="tcp.shtml">Co
   1676c:	63656e6e 6e6f6974 612f3c73 623c203e     nnections</a> <b
   1677c:	2f3c7c3e 3c203e62 72682061 223d6665     >|</b> <a href="
   1678c:	70747468 772f2f3a 662e7777 72656572     http://www.freer
   1679c:	2e736f74 2f67726f 72463e22 54526565     tos.org/">FreeRT
   167ac:	4820534f 70656d6f 3c656761 203e612f     OS Homepage</a> 
   167bc:	3c202020 3c7c3e62 203e622f 6820613c        <b>|</b> <a h
   167cc:	3d666572 2e6f6922 6d746873 493e226c     ref="io.shtml">I
   167dc:	612f3c4f 623c203e 2f3c7c3e 3c203e62     O</a> <b>|</b> <
   167ec:	72682061 223d6665 6f676f6c 67706a2e     a href="logo.jpg
   167fc:	37333e22 706a204b 612f3c67 200a0d3e     ">37K jpg</a>.. 
   1680c:	3c202020 0d3e7262 2020200a 3e703c20        <br>..    <p>
   1681c:	20200a0d 20202020 683c2020 0a0d3e72     ..        <hr>..
   1682c:	20202020 20202020 3e72623c 20200a0d             <br>..  
   1683c:	20202020 703c2020 0d0a0d3e 2020200a           <p>....   
   1684c:	20202020 20202020 3e703c20 73696854              <p>This
   1685c:	67617020 73692065 6d697320 72616c69      page is similar
   1686c:	206f7420 20656874 656d6f68 67617020      to the home pag
   1687c:	75622065 73752074 57207365 6f536265     e but uses WebSo
   1688c:	74656b63 6f662073 65722072 742d6c61     ckets for real-t
   1689c:	20656d69 61647075 2e736574 3e702f3c     ime updates.</p>
   168ac:	20200a0d 20202020 20202020 643c2020     ..            <d
   168bc:	63207669 7373616c 6f63223d 22726576     iv class="cover"
   168cc:	200a0d3e 20202020 20202020 20202020     >..             
   168dc:	3c202020 766e6163 69207361 63223d64        <canvas id="c
   168ec:	74726168 766e6143 20227361 74646977     hartCanvas" widt
   168fc:	35223d68 20223231 67696568 223d7468     h="512" height="
   1690c:	22303031 632f3c3e 61766e61 0a0d3e73     100"></canvas>..
   1691c:	20202020 20202020 20202020 69642f3c                 </di
   1692c:	0a0d3e76 20200a0d 20202020 20202020     v>....          
   1693c:	683c2020 61543e32 73206b73 69746174       <h2>Task stati
   1694c:	63697473 64652073 64657469 32682f3c     stics edited</h2
   1695c:	200a0d3e 20202020 20202020 3c202020     >..            <
   1696c:	69726373 0d3e7470 2020200a 20202020     script>..       
   1697c:	20202020 20202020 66202120 74636e75              ! funct
   1698c:	286e6f69 7b202965 20200a0d 20202020     ion(e) {..      
   1699c:	20202020 20202020 20202020 61762020                   va
   169ac:	20742072 0d7b203d 2020200a 20202020     r t = {..       
   169bc:	20202020 20202020 20202020 20202020                     
   169cc:	74786520 3a646e65 6e756620 6f697463      extend: functio
   169dc:	2029286e 200a0d7b 20202020 20202020     n() {..         
   169ec:	20202020 20202020 20202020 20202020                     
   169fc:	61202020 6d756772 73746e65 205d305b        arguments[0] 
   16a0c:	7261203d 656d7567 5b73746e 7c205d30     = arguments[0] |
   16a1c:	7d7b207c 200a0d3b 20202020 20202020     | {};..         
   16a2c:	20202020 20202020 20202020 20202020                     
   16a3c:	66202020 2820726f 20726176 203d2065        for (var e = 
   16a4c:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   16a5c:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   16a6c:	20200a0d 20202020 20202020 20202020     ..              
   16a7c:	20202020 20202020 20202020 20202020                     
   16a8c:	6f662020 76282072 69207261 206e6920       for (var i in 
   16a9c:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   16aac:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   16abc:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   16acc:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   16adc:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   16aec:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   16afc:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   16b0c:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   16b1c:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   16b2c:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   16b3c:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   16b4c:	7478652e 28646e65 75677261 746e656d     .extend(argument
   16b5c:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   16b6c:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   16b7c:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   16b8c:	656d7567 5b73746e 695b5d65 0d3b295d     guments[e][i]);.
   16b9c:	2020200a 20202020 20202020 20202020     .               
   16bac:	20202020 20202020 20202020 74657220                  ret
   16bbc:	206e7275 75677261 746e656d 5d305b73     urn arguments[0]
   16bcc:	20200a0d 20202020 20202020 20202020     ..              
   16bdc:	20202020 20202020 0d7d2020 2020200a               }..   
   16bec:	20202020 20202020 20202020 20202020                     
   16bfc:	0d3b7d20 200a0d0a 20202020 20202020      };....         
   16c0c:	20202020 20202020 66202020 74636e75                funct
   16c1c:	206e6f69 29652869 0a0d7b20 20202020     ion i(e) {..    
   16c2c:	20202020 20202020 20202020 20202020                     
   16c3c:	20202020 73696874 74706f2e 736e6f69         this.options
   16c4c:	74203d20 7478652e 28646e65 202c7d7b      = t.extend({}, 
   16c5c:	65642e69 6c756166 74704f74 736e6f69     i.defaultOptions
   16c6c:	2965202c 6874202c 632e7369 7261656c     , e), this.clear
   16c7c:	0a0d2928 20202020 20202020 20202020     ()..            
   16c8c:	20202020 20202020 0d0a0d7d 2020200a             }....   
   16c9c:	20202020 20202020 20202020 20202020                     
   16cac:	6e756620 6f697463 2861206e 7b202965      function a(e) {
   16cbc:	20200a0d 20202020 20202020 20202020     ..              
   16ccc:	20202020 20202020 68742020 6f2e7369               this.o
   16cdc:	6f697470 3d20736e 652e7420 6e657478     ptions = t.exten
   16cec:	7d7b2864 2e61202c 61666564 43746c75     d({}, a.defaultC
   16cfc:	74726168 6974704f 2c736e6f 2c296520     hartOptions, e),
   16d0c:	69687420 65732e73 73656972 20746553      this.seriesSet 
   16d1c:	5d5b203d 6874202c 632e7369 65727275     = [], this.curre
   16d2c:	6156746e 5265756c 65676e61 31203d20     ntValueRange = 1
   16d3c:	6874202c 632e7369 65727275 6956746e     , this.currentVi
   16d4c:	6e694d73 756c6156 203d2065 74202c30     sMinValue = 0, t
   16d5c:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   16d6c:	694d656d 73696c6c 30203d20 20200a0d     meMillis = 0..  
   16d7c:	20202020 20202020 20202020 20202020                     
   16d8c:	0d7d2020 2020200a 20202020 20202020       }..           
   16d9c:	20202020 20202020 642e6920 75616665              i.defau
   16dac:	704f746c 6e6f6974 203d2073 200a0d7b     ltOptions = {.. 
   16dbc:	20202020 20202020 20202020 20202020                     
   16dcc:	20202020 72202020 74657365 6e756f42            resetBoun
   16ddc:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   16dec:	20200a0d 20202020 20202020 20202020     ..              
   16dfc:	20202020 20202020 65722020 42746573               resetB
   16e0c:	646e756f 21203a73 200a0d30 20202020     ounds: !0..     
   16e1c:	20202020 20202020 20202020 7d202020                    }
   16e2c:	2e69202c 746f7270 7079746f 6c632e65     , i.prototype.cl
   16e3c:	20726165 7566203d 6974636e 29286e6f     ear = function()
   16e4c:	0a0d7b20 20202020 20202020 20202020      {..            
   16e5c:	20202020 20202020 20202020 73696874                 this
   16e6c:	7461642e 203d2061 202c5d5b 73696874     .data = [], this
   16e7c:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   16e8c:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   16e9c:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   16eac:	0a0d4e61 20202020 20202020 20202020     aN..            
   16ebc:	20202020 20202020 69202c7d 6f72702e             }, i.pro
   16ecc:	79746f74 722e6570 74657365 6e756f42     totype.resetBoun
   16edc:	3d207364 6e756620 6f697463 2029286e     ds = function() 
   16eec:	200a0d7b 20202020 20202020 20202020     {..             
   16efc:	20202020 20202020 69202020 74282066                if (t
   16f0c:	2e736968 61746164 6e656c2e 29687467     his.data.length)
   16f1c:	0a0d7b20 20202020 20202020 20202020      {..            
   16f2c:	20202020 20202020 20202020 20202020                     
   16f3c:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   16f4c:	73696874 7461642e 5d305b61 2c5d315b     this.data[0][1],
   16f5c:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   16f6c:	69687420 61642e73 305b6174 5d315b5d      this.data[0][1]
   16f7c:	200a0d3b 20202020 20202020 20202020     ;..             
   16f8c:	20202020 20202020 20202020 66202020                    f
   16f9c:	2820726f 20726176 203d2065 65203b31     or (var e = 1; e
   16fac:	74203c20 2e736968 61746164 6e656c2e      < this.data.len
   16fbc:	3b687467 2b206520 2931203d 0a0d7b20     gth; e += 1) {..
   16fcc:	20202020 20202020 20202020 20202020                     
   16fdc:	20202020 20202020 20202020 20202020                     
   16fec:	20726176 203d2074 73696874 7461642e     var t = this.dat
   16ffc:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   1700c:	20202020 20202020 20202020 20202020                     
   1701c:	20202020 20202020 20742020 6874203e               t > th
   1702c:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   1703c:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   1704c:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   1705c:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   1706c:	61566e69 2065756c 2974203d 20200a0d     inValue = t)..  
   1707c:	20202020 20202020 20202020 20202020                     
   1708c:	20202020 20202020 0d7d2020 2020200a               }..   
   1709c:	20202020 20202020 20202020 20202020                     
   170ac:	20202020 65207d20 2065736c 73696874          } else this
   170bc:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   170cc:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   170dc:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   170ec:	0a0d4e61 20202020 20202020 20202020     aN..            
   170fc:	20202020 20202020 69202c7d 6f72702e             }, i.pro
   1710c:	79746f74 612e6570 6e657070 203d2064     totype.append = 
   1711c:	636e7566 6e6f6974 202c6528 69202c74     function(e, t, i
   1712c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1713c:	20202020 20202020 20202020 726f6620                  for
   1714c:	61762820 20612072 6874203d 642e7369      (var a = this.d
   1715c:	2e617461 676e656c 2d206874 203b3120     ata.length - 1; 
   1716c:	3d3e2061 26203020 68742026 642e7369     a >= 0 && this.d
   1717c:	5b617461 305b5d61 203e205d 20293b65     ata[a][0] > e;) 
   1718c:	3d2d2061 203b3120 2031202d 203d3d3d     a -= 1; - 1 === 
   1719c:	203f2061 73696874 7461642e 70732e61     a ? this.data.sp
   171ac:	6563696c 202c3028 5b202c30 74202c65     lice(0, 0, [e, t
   171bc:	3a20295d 69687420 61642e73 6c2e6174     ]) : this.data.l
   171cc:	74676e65 203e2068 26262030 69687420     ength > 0 && thi
   171dc:	61642e73 615b6174 5d305b5d 3d3d3d20     s.data[a][0] ===
   171ec:	3f206520 3f206920 68742820 642e7369      e ? i ? (this.d
   171fc:	5b617461 315b5d61 3d2b205d 202c7420     ata[a][1] += t, 
   1720c:	203d2074 73696874 7461642e 5d615b61     t = this.data[a]
   1721c:	295d315b 74203a20 2e736968 61746164     [1]) : this.data
   1722c:	5b5d615b 3d205d31 3a207420 3c206120     [a][1] = t : a <
   1723c:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   1724c:	202d2068 203f2031 73696874 7461642e     h - 1 ? this.dat
   1725c:	70732e61 6563696c 2b206128 202c3120     a.splice(a + 1, 
   1726c:	5b202c30 74202c65 3a20295d 69687420     0, [e, t]) : thi
   1727c:	61642e73 702e6174 28687375 202c655b     s.data.push([e, 
   1728c:	2c295d74 69687420 616d2e73 6c615678     t]), this.maxVal
   1729c:	3d206575 4e736920 74284e61 2e736968     ue = isNaN(this.
   172ac:	5678616d 65756c61 203f2029 203a2074     maxValue) ? t : 
   172bc:	6874614d 78616d2e 69687428 616d2e73     Math.max(this.ma
   172cc:	6c615678 202c6575 202c2974 73696874     xValue, t), this
   172dc:	6e696d2e 756c6156 203d2065 614e7369     .minValue = isNa
   172ec:	6874284e 6d2e7369 61566e69 2965756c     N(this.minValue)
   172fc:	74203f20 4d203a20 2e687461 286e696d      ? t : Math.min(
   1730c:	73696874 6e696d2e 756c6156 74202c65     this.minValue, t
   1731c:	200a0d29 20202020 20202020 20202020     )..             
   1732c:	20202020 7d202020 2e69202c 746f7270            }, i.prot
   1733c:	7079746f 72642e65 6c4f706f 74614464     otype.dropOldDat
   1734c:	203d2061 636e7566 6e6f6974 202c6528     a = function(e, 
   1735c:	7b202974 20200a0d 20202020 20202020     t) {..          
   1736c:	20202020 20202020 20202020 6f662020                   fo
   1737c:	76282072 69207261 30203d20 6874203b     r (var i = 0; th
   1738c:	642e7369 2e617461 676e656c 2d206874     is.data.length -
   1739c:	3e206920 2074203d 74202626 2e736968      i >= t && this.
   173ac:	61746164 2b20695b 5b5d3120 3c205d30     data[i + 1][0] <
   173bc:	293b6520 2b206920 3b31203d 20200a0d      e;) i += 1;..  
   173cc:	20202020 20202020 20202020 20202020                     
   173dc:	20202020 20302020 203d3d21 26262069           0 !== i &&
   173ec:	69687420 61642e73 732e6174 63696c70      this.data.splic
   173fc:	2c302865 0d296920 2020200a 20202020     e(0, i)..       
   1740c:	20202020 20202020 20202020 202c7d20                  }, 
   1741c:	65642e61 6c756166 61684374 704f7472     a.defaultChartOp
   1742c:	6e6f6974 203d2073 200a0d7b 20202020     tions = {..     
   1743c:	20202020 20202020 20202020 20202020                     
   1744c:	6d202020 696c6c69 72655073 65786950        millisPerPixe
   1745c:	32203a6c 0a0d2c30 20202020 20202020     l: 20,..        
   1746c:	20202020 20202020 20202020 20202020                     
   1747c:	62616e65 7044656c 61635369 676e696c     enableDpiScaling
   1748c:	3021203a 200a0d2c 20202020 20202020     : !0,..         
   1749c:	20202020 20202020 20202020 79202020                    y
   174ac:	466e694d 616d726f 72657474 7566203a     MinFormatter: fu
   174bc:	6974636e 65286e6f 2974202c 0a0d7b20     nction(e, t) {..
   174cc:	20202020 20202020 20202020 20202020                     
   174dc:	20202020 20202020 20202020 75746572                 retu
   174ec:	70206e72 65737261 616f6c46 29652874     rn parseFloat(e)
   174fc:	466f742e 64657869 0d297428 2020200a     .toFixed(t)..   
   1750c:	20202020 20202020 20202020 20202020                     
   1751c:	20202020 0d2c7d20 2020200a 20202020          },..       
   1752c:	20202020 20202020 20202020 20202020                     
   1753c:	614d7920 726f4678 7474616d 203a7265      yMaxFormatter: 
   1754c:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   1755c:	20200a0d 20202020 20202020 20202020     ..              
   1756c:	20202020 20202020 20202020 65722020                   re
   1757c:	6e727574 72617020 6c466573 2874616f     turn parseFloat(
   1758c:	742e2965 7869466f 74286465 200a0d29     e).toFixed(t).. 
   1759c:	20202020 20202020 20202020 20202020                     
   175ac:	20202020 7d202020 200a0d2c 20202020            },..     
   175bc:	20202020 20202020 20202020 20202020                     
   175cc:	6d202020 61567861 5365756c 656c6163        maxValueScale
   175dc:	2c31203a 20200a0d 20202020 20202020     : 1,..          
   175ec:	20202020 20202020 20202020 696d2020                   mi
   175fc:	6c61566e 63536575 3a656c61 0d2c3120     nValueScale: 1,.
   1760c:	2020200a 20202020 20202020 20202020     .               
   1761c:	20202020 20202020 746e6920 6f707265              interpo
   1762c:	6974616c 203a6e6f 7a656222 22726569     lation: "bezier"
   1763c:	200a0d2c 20202020 20202020 20202020     ,..             
   1764c:	20202020 20202020 73202020 656c6163                scale
   1765c:	6f6f6d53 6e696874 2e203a67 2c353231     Smoothing: .125,
   1766c:	20200a0d 20202020 20202020 20202020     ..              
   1767c:	20202020 20202020 616d2020 74614478               maxDat
   1768c:	74655361 676e654c 203a6874 0a0d2c32     aSetLength: 2,..
   1769c:	20202020 20202020 20202020 20202020                     
   176ac:	20202020 20202020 6f726373 61426c6c             scrollBa
   176bc:	61776b63 3a736472 2c312120 20200a0d     ckwards: !1,..  
   176cc:	20202020 20202020 20202020 20202020                     
   176dc:	20202020 72672020 203a6469 200a0d7b           grid: {.. 
   176ec:	20202020 20202020 20202020 20202020                     
   176fc:	20202020 20202020 66202020 536c6c69                fillS
   1770c:	656c7974 2322203a 30303030 2c223030     tyle: "#000000",
   1771c:	20200a0d 20202020 20202020 20202020     ..              
   1772c:	20202020 20202020 20202020 74732020                   st
   1773c:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   1774c:	22373737 200a0d2c 20202020 20202020     777",..         
   1775c:	20202020 20202020 20202020 20202020                     
   1776c:	6c202020 57656e69 68746469 2c31203a        lineWidth: 1,
   1777c:	20200a0d 20202020 20202020 20202020     ..              
   1778c:	20202020 20202020 20202020 68732020                   sh
   1779c:	4c707261 73656e69 3121203a 200a0d2c     arpLines: !1,.. 
   177ac:	20202020 20202020 20202020 20202020                     
   177bc:	20202020 20202020 6d202020 696c6c69                milli
   177cc:	72655073 656e694c 6531203a 0a0d2c33     sPerLine: 1e3,..
   177dc:	20202020 20202020 20202020 20202020                     
   177ec:	20202020 20202020 20202020 74726576                 vert
   177fc:	6c616369 74636553 736e6f69 2c32203a     icalSections: 2,
   1780c:	20200a0d 20202020 20202020 20202020     ..              
   1781c:	20202020 20202020 20202020 6f622020                   bo
   1782c:	72656472 69736956 3a656c62 0d302120     rderVisible: !0.
   1783c:	2020200a 20202020 20202020 20202020     .               
   1784c:	20202020 20202020 0d2c7d20 2020200a              },..   
   1785c:	20202020 20202020 20202020 20202020                     
   1786c:	20202020 62616c20 3a736c65 0a0d7b20          labels: {..
   1787c:	20202020 20202020 20202020 20202020                     
   1788c:	20202020 20202020 20202020 6c6c6966                 fill
   1789c:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   178ac:	200a0d2c 20202020 20202020 20202020     ,..             
   178bc:	20202020 20202020 20202020 64202020                    d
   178cc:	62617369 3a64656c 2c312120 20200a0d     isabled: !1,..  
   178dc:	20202020 20202020 20202020 20202020                     
   178ec:	20202020 20202020 6f662020 6953746e               fontSi
   178fc:	203a657a 0d2c3031 2020200a 20202020     ze: 10,..       
   1790c:	20202020 20202020 20202020 20202020                     
   1791c:	20202020 6e6f6620 6d614674 3a796c69          fontFamily:
   1792c:	6f6d2220 70736f6e 22656361 200a0d2c      "monospace",.. 
   1793c:	20202020 20202020 20202020 20202020                     
   1794c:	20202020 20202020 70202020 69636572                preci
   1795c:	6e6f6973 0d32203a 2020200a 20202020     sion: 2..       
   1796c:	20202020 20202020 20202020 20202020                     
   1797c:	0d2c7d20 2020200a 20202020 20202020      },..           
   1798c:	20202020 20202020 20202020 726f6820                  hor
   1799c:	6e6f7a69 4c6c6174 73656e69 5d5b203a     izontalLines: []
   179ac:	20200a0d 20202020 20202020 20202020     ..              
   179bc:	20202020 2c7d2020 412e6120 616d696e           }, a.Anima
   179cc:	6f436574 7461706d 6c696269 20797469     teCompatibility 
   179dc:	0d7b203d 2020200a 20202020 20202020     = {..           
   179ec:	20202020 20202020 20202020 71657220                  req
   179fc:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   17a0c:	203a656d 636e7566 6e6f6974 202c6528     me: function(e, 
   17a1c:	7b202974 20200a0d 20202020 20202020     t) {..          
   17a2c:	20202020 20202020 20202020 20202020                     
   17a3c:	65722020 6e727574 69772820 776f646e       return (window
   17a4c:	7165722e 74736575 6d696e41 6f697461     .requestAnimatio
   17a5c:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   17a6c:	6265772e 5274696b 65757165 6e417473     .webkitRequestAn
   17a7c:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   17a8c:	646e6977 6d2e776f 65527a6f 73657571     window.mozReques
   17a9c:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   17aac:	77207c7c 6f646e69 526f2e77 65757165     || window.oReque
   17abc:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   17acc:	207c7c20 646e6977 6d2e776f 71655273      || window.msReq
   17adc:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   17aec:	7c20656d 7566207c 6974636e 65286e6f     me || function(e
   17afc:	0d7b2029 2020200a 20202020 20202020     ) {..           
   17b0c:	20202020 20202020 20202020 20202020                     
   17b1c:	20202020 74657220 206e7275 646e6977          return wind
   17b2c:	732e776f 69547465 756f656d 75662874     ow.setTimeout(fu
   17b3c:	6974636e 29286e6f 0a0d7b20 20202020     nction() {..    
   17b4c:	20202020 20202020 20202020 20202020                     
   17b5c:	20202020 20202020 20202020 20202020                     
   17b6c:	6e282865 44207765 29657461 7465672e     e((new Date).get
   17b7c:	656d6954 0d292928 2020200a 20202020     Time())..       
   17b8c:	20202020 20202020 20202020 20202020                     
   17b9c:	20202020 20202020 202c7d20 0d293631              }, 16).
   17bac:	2020200a 20202020 20202020 20202020     .               
   17bbc:	20202020 20202020 20202020 2e297d20                  }).
   17bcc:	6c6c6163 6e697728 2c776f64 202c6520     call(window, e, 
   17bdc:	0a0d2974 20202020 20202020 20202020     t)..            
   17bec:	20202020 20202020 20202020 0a0d2c7d                 },..
   17bfc:	20202020 20202020 20202020 20202020                     
   17c0c:	20202020 20202020 636e6163 6e416c65             cancelAn
   17c1c:	74616d69 466e6f69 656d6172 7566203a     imationFrame: fu
   17c2c:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   17c3c:	20202020 20202020 20202020 20202020                     
   17c4c:	20202020 20202020 74657220 206e7275              return 
   17c5c:	6e697728 2e776f64 636e6163 6e416c65     (window.cancelAn
   17c6c:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   17c7c:	636e7566 6e6f6974 20296528 200a0d7b     function(e) {.. 
   17c8c:	20202020 20202020 20202020 20202020                     
   17c9c:	20202020 20202020 20202020 63202020                    c
   17cac:	7261656c 656d6954 2874756f 0a0d2965     learTimeout(e)..
   17cbc:	20202020 20202020 20202020 20202020                     
   17ccc:	20202020 20202020 20202020 632e297d                 }).c
   17cdc:	286c6c61 646e6977 202c776f 0a0d2965     all(window, e)..
   17cec:	20202020 20202020 20202020 20202020                     
   17cfc:	20202020 20202020 200a0d7d 20202020             }..     
   17d0c:	20202020 20202020 20202020 7d202020                    }
   17d1c:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   17d2c:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   17d3c:	736e6f69 7b203d20 20200a0d 20202020     ions = {..      
   17d4c:	20202020 20202020 20202020 20202020                     
   17d5c:	696c2020 6957656e 3a687464 0d2c3120       lineWidth: 1,.
   17d6c:	2020200a 20202020 20202020 20202020     .               
   17d7c:	20202020 20202020 72747320 53656b6f              strokeS
   17d8c:	656c7974 2322203a 66666666 0d226666     tyle: "#ffffff".
   17d9c:	2020200a 20202020 20202020 20202020     .               
   17dac:	20202020 202c7d20 72702e61 746f746f          }, a.protot
   17dbc:	2e657079 54646461 53656d69 65697265     ype.addTimeSerie
   17dcc:	203d2073 636e7566 6e6f6974 202c6528     s = function(e, 
   17ddc:	7b202969 20200a0d 20202020 20202020     i) {..          
   17dec:	20202020 20202020 20202020 68742020                   th
   17dfc:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   17e0c:	0d7b2868 2020200a 20202020 20202020     h({..           
   17e1c:	20202020 20202020 20202020 20202020                     
   17e2c:	6d697420 72655365 3a736569 0d2c6520      timeSeries: e,.
   17e3c:	2020200a 20202020 20202020 20202020     .               
   17e4c:	20202020 20202020 20202020 74706f20                  opt
   17e5c:	736e6f69 2e74203a 65747865 7b28646e     ions: t.extend({
   17e6c:	61202c7d 6665642e 746c7561 69726553     }, a.defaultSeri
   17e7c:	72507365 6e657365 69746174 704f6e6f     esPresentationOp
   17e8c:	6e6f6974 69202c73 200a0d29 20202020     tions, i)..     
   17e9c:	20202020 20202020 20202020 20202020                     
   17eac:	7d202020 65202c29 74706f2e 736e6f69        }), e.options
   17ebc:	7365722e 6f427465 73646e75 20262620     .resetBounds && 
   17ecc:	706f2e65 6e6f6974 65722e73 42746573     e.options.resetB
   17edc:	646e756f 746e4973 61767265 203e206c     oundsInterval > 
   17eec:	26262030 2e652820 65736572 756f4274     0 && (e.resetBou
   17efc:	5473646e 72656d69 3d206449 74657320     ndsTimerId = set
   17f0c:	65746e49 6c617672 6e756628 6f697463     Interval(functio
   17f1c:	2029286e 200a0d7b 20202020 20202020     n() {..         
   17f2c:	20202020 20202020 20202020 20202020                     
   17f3c:	65202020 7365722e 6f427465 73646e75        e.resetBounds
   17f4c:	0a0d2928 20202020 20202020 20202020     ()..            
   17f5c:	20202020 20202020 20202020 65202c7d                 }, e
   17f6c:	74706f2e 736e6f69 7365722e 6f427465     .options.resetBo
   17f7c:	73646e75 65746e49 6c617672 0a0d2929     undsInterval))..
   17f8c:	20202020 20202020 20202020 20202020                     
   17f9c:	20202020 61202c7d 6f72702e 79746f74         }, a.prototy
   17fac:	722e6570 766f6d65 6d695465 72655365     pe.removeTimeSer
   17fbc:	20736569 7566203d 6974636e 65286e6f     ies = function(e
   17fcc:	0d7b2029 2020200a 20202020 20202020     ) {..           
   17fdc:	20202020 20202020 20202020 726f6620                  for
   17fec:	61762820 20742072 6874203d 732e7369      (var t = this.s
   17ffc:	65697265 74655373 6e656c2e 2c687467     eriesSet.length,
   1800c:	3d206920 203b3020 203c2069 69203b74      i = 0; i < t; i
   1801c:	203d2b20 0a0d2931 20202020 20202020      += 1)..        
   1802c:	20202020 20202020 20202020 20202020                     
   1803c:	20202020 28206669 73696874 7265732e         if (this.ser
   1804c:	53736569 695b7465 69742e5d 6553656d     iesSet[i].timeSe
   1805c:	73656972 3d3d3d20 20296520 200a0d7b     ries === e) {.. 
   1806c:	20202020 20202020 20202020 20202020                     
   1807c:	20202020 20202020 20202020 74202020                    t
   1808c:	2e736968 69726573 65537365 70732e74     his.seriesSet.sp
   1809c:	6563696c 202c6928 0d3b2931 2020200a     lice(i, 1);..   
   180ac:	20202020 20202020 20202020 20202020                     
   180bc:	20202020 20202020 20202020 65726220                  bre
   180cc:	0a0d6b61 20202020 20202020 20202020     ak..            
   180dc:	20202020 20202020 20202020 20202020                     
   180ec:	200a0d7d 20202020 20202020 20202020     }..             
   180fc:	20202020 20202020 65202020 7365722e                e.res
   1810c:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   1811c:	63202626 7261656c 65746e49 6c617672     && clearInterval
   1812c:	722e6528 74657365 6e756f42 69547364     (e.resetBoundsTi
   1813c:	4972656d 0a0d2964 20202020 20202020     merId)..        
   1814c:	20202020 20202020 20202020 61202c7d                 }, a
   1815c:	6f72702e 79746f74 672e6570 69547465     .prototype.getTi
   1816c:	6553656d 73656972 6974704f 20736e6f     meSeriesOptions 
   1817c:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   1818c:	2020200a 20202020 20202020 20202020     .               
   1819c:	20202020 20202020 726f6620 61762820              for (va
   181ac:	20742072 6874203d 732e7369 65697265     r t = this.serie
   181bc:	74655373 6e656c2e 2c687467 3d206920     sSet.length, i =
   181cc:	203b3020 203c2069 69203b74 203d2b20      0; i < t; i += 
   181dc:	0a0d2931 20202020 20202020 20202020     1)..            
   181ec:	20202020 20202020 20202020 20202020                     
   181fc:	28206669 73696874 7265732e 53736569     if (this.seriesS
   1820c:	695b7465 69742e5d 6553656d 73656972     et[i].timeSeries
   1821c:	3d3d3d20 20296520 75746572 74206e72      === e) return t
   1822c:	2e736968 69726573 65537365 5d695b74     his.seriesSet[i]
   1823c:	74706f2e 736e6f69 20200a0d 20202020     .options..      
   1824c:	20202020 20202020 20202020 2c7d2020                   },
   1825c:	702e6120 6f746f72 65707974 6972622e      a.prototype.bri
   1826c:	6f54676e 6e6f7246 203d2074 636e7566     ngToFront = func
   1827c:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1828c:	20202020 20202020 20202020 20202020                     
   1829c:	66202020 2820726f 20726176 203d2074        for (var t = 
   182ac:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   182bc:	74676e65 69202c68 30203d20 2069203b     ength, i = 0; i 
   182cc:	3b74203c 2b206920 2931203d 20200a0d     < t; i += 1)..  
   182dc:	20202020 20202020 20202020 20202020                     
   182ec:	20202020 20202020 66692020 68742820               if (th
   182fc:	732e7369 65697265 74655373 2e5d695b     is.seriesSet[i].
   1830c:	656d6974 69726553 3d207365 65203d3d     timeSeries === e
   1831c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1832c:	20202020 20202020 20202020 20202020                     
   1833c:	20202020 72617620 3d206120 69687420          var a = thi
   1834c:	65732e73 73656972 2e746553 696c7073     s.seriesSet.spli
   1835c:	69286563 2931202c 200a0d3b 20202020     ce(i, 1);..     
   1836c:	20202020 20202020 20202020 20202020                     
   1837c:	20202020 20202020 74202020 2e736968                this.
   1838c:	69726573 65537365 75702e74 61286873     seriesSet.push(a
   1839c:	295d305b 200a0d3b 20202020 20202020     [0]);..         
   183ac:	20202020 20202020 20202020 20202020                     
   183bc:	20202020 62202020 6b616572 20200a0d            break..  
   183cc:	20202020 20202020 20202020 20202020                     
   183dc:	20202020 20202020 0d7d2020 2020200a               }..   
   183ec:	20202020 20202020 20202020 20202020                     
   183fc:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   1840c:	65727473 6f546d61 66203d20 74636e75     streamTo = funct
   1841c:	286e6f69 74202c65 0d7b2029 2020200a     ion(e, t) {..   
   1842c:	20202020 20202020 20202020 20202020                     
   1843c:	20202020 69687420 61632e73 7361766e          this.canvas
   1844c:	65203d20 6874202c 642e7369 79616c65      = e, this.delay
   1845c:	74203d20 6874202c 732e7369 74726174      = t, this.start
   1846c:	0a0d2928 20202020 20202020 20202020     ()..            
   1847c:	20202020 20202020 61202c7d 6f72702e             }, a.pro
   1848c:	79746f74 722e6570 7a697365 203d2065     totype.resize = 
   1849c:	636e7566 6e6f6974 7b202928 20200a0d     function() {..  
   184ac:	20202020 20202020 20202020 20202020                     
   184bc:	20202020 66692020 68742820 6f2e7369           if (this.o
   184cc:	6f697470 652e736e 6c62616e 69704465     ptions.enableDpi
   184dc:	6c616353 20676e69 77202626 6f646e69     Scaling && windo
   184ec:	26262077 21203120 77203d3d 6f646e69     w && 1 !== windo
   184fc:	65642e77 65636976 65786950 7461526c     w.devicePixelRat
   1850c:	20296f69 200a0d7b 20202020 20202020     io) {..         
   1851c:	20202020 20202020 20202020 20202020                     
   1852c:	76202020 65207261 77203d20 6f646e69        var e = windo
   1853c:	65642e77 65636976 65786950 7461526c     w.devicePixelRat
   1854c:	0d2c6f69 2020200a 20202020 20202020     io,..           
   1855c:	20202020 20202020 20202020 20202020                     
   1856c:	20202020 3d207420 72617020 6e496573          t = parseIn
   1857c:	68742874 632e7369 61766e61 65672e73     t(this.canvas.ge
   1858c:	74744174 75626972 22286574 74646977     tAttribute("widt
   1859c:	29292268 200a0d2c 20202020 20202020     h")),..         
   185ac:	20202020 20202020 20202020 20202020                     
   185bc:	20202020 69202020 70203d20 65737261            i = parse
   185cc:	28746e49 73696874 6e61632e 2e736176     Int(this.canvas.
   185dc:	41746567 69727474 65747562 65682228     getAttribute("he
   185ec:	74686769 3b292922 20200a0d 20202020     ight"));..      
   185fc:	20202020 20202020 20202020 20202020                     
   1860c:	20202020 68742020 6f2e7369 69676972           this.origi
   1861c:	576c616e 68746469 20262620 6874614d     nalWidth && Math
   1862c:	6f6c662e 7428726f 2e736968 6769726f     .floor(this.orig
   1863c:	6c616e69 74646957 202a2068 3d202965     inalWidth * e) =
   1864c:	74203d3d 207c7c20 69687428 726f2e73     == t || (this.or
   1865c:	6e696769 69576c61 20687464 2c74203d     iginalWidth = t,
   1866c:	69687420 61632e73 7361766e 7465732e      this.canvas.set
   1867c:	72747441 74756269 77222865 68746469     Attribute("width
   1868c:	4d202c22 2e687461 6f6f6c66 20742872     ", Math.floor(t 
   1869c:	2965202a 536f742e 6e697274 29292867     * e).toString())
   186ac:	6874202c 632e7369 61766e61 74732e73     , this.canvas.st
   186bc:	2e656c79 74646977 203d2068 202b2074     yle.width = t + 
   186cc:	22787022 6874202c 632e7369 61766e61     "px", this.canva
   186dc:	65672e73 6e6f4374 74786574 64322228     s.getContext("2d
   186ec:	732e2922 656c6163 202c6528 2c292965     ").scale(e, e)),
   186fc:	69687420 726f2e73 6e696769 65486c61      this.originalHe
   1870c:	74686769 20262620 6874614d 6f6c662e     ight && Math.flo
   1871c:	7428726f 2e736968 6769726f 6c616e69     or(this.original
   1872c:	67696548 2a207468 20296520 203d3d3d     Height * e) === 
   1873c:	7c7c2069 68742820 6f2e7369 69676972     i || (this.origi
   1874c:	486c616e 68676965 203d2074 74202c69     nalHeight = i, t
   1875c:	2e736968 766e6163 732e7361 74417465     his.canvas.setAt
   1876c:	62697274 28657475 69656822 22746867     tribute("height"
   1877c:	614d202c 662e6874 726f6f6c 2a206928     , Math.floor(i *
   1878c:	2e296520 74536f74 676e6972 2c292928      e).toString()),
   1879c:	69687420 61632e73 7361766e 7974732e      this.canvas.sty
   187ac:	682e656c 68676965 203d2074 202b2069     le.height = i + 
   187bc:	22787022 6874202c 632e7369 61766e61     "px", this.canva
   187cc:	65672e73 6e6f4374 74786574 64322228     s.getContext("2d
   187dc:	732e2922 656c6163 202c6528 0d292965     ").scale(e, e)).
   187ec:	2020200a 20202020 20202020 20202020     .               
   187fc:	20202020 20202020 0a0d7d20 20202020              }..    
   1880c:	20202020 20202020 20202020 20202020                     
   1881c:	61202c7d 6f72702e 79746f74 732e6570     }, a.prototype.s
   1882c:	74726174 66203d20 74636e75 286e6f69     tart = function(
   1883c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1884c:	20202020 20202020 20202020 20666920                  if 
   1885c:	68742128 662e7369 656d6172 0d7b2029     (!this.frame) {.
   1886c:	2020200a 20202020 20202020 20202020     .               
   1887c:	20202020 20202020 20202020 72617620                  var
   1888c:	3d206520 6e756620 6f697463 2029286e      e = function() 
   1889c:	200a0d7b 20202020 20202020 20202020     {..             
   188ac:	20202020 20202020 20202020 20202020                     
   188bc:	74202020 2e736968 6d617266 203d2065        this.frame = 
   188cc:	6e412e61 74616d69 6d6f4365 69746170     a.AnimateCompati
   188dc:	696c6962 722e7974 65757165 6e417473     bility.requestAn
   188ec:	74616d69 466e6f69 656d6172 6e756628     imationFrame(fun
   188fc:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1890c:	20202020 20202020 20202020 20202020                     
   1891c:	20202020 20202020 20202020 74202020                    t
   1892c:	2e736968 646e6572 29287265 2865202c     his.render(), e(
   1893c:	200a0d29 20202020 20202020 20202020     )..             
   1894c:	20202020 20202020 20202020 20202020                     
   1895c:	7d202020 6e69622e 68742864 29297369        }.bind(this))
   1896c:	20200a0d 20202020 20202020 20202020     ..              
   1897c:	20202020 20202020 20202020 2e7d2020                   }.
   1898c:	646e6962 69687428 0d3b2973 2020200a     bind(this);..   
   1899c:	20202020 20202020 20202020 20202020                     
   189ac:	20202020 20202020 29286520 20200a0d              e()..  
   189bc:	20202020 20202020 20202020 20202020                     
   189cc:	20202020 0d7d2020 2020200a 20202020           }..       
   189dc:	20202020 20202020 20202020 202c7d20                  }, 
   189ec:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   189fc:	66203d20 74636e75 286e6f69 0d7b2029      = function() {.
   18a0c:	2020200a 20202020 20202020 20202020     .               
   18a1c:	20202020 20202020 69687420 72662e73              this.fr
   18a2c:	20656d61 28202626 6e412e61 74616d69     ame && (a.Animat
   18a3c:	6d6f4365 69746170 696c6962 632e7974     eCompatibility.c
   18a4c:	65636e61 696e416c 6974616d 72466e6f     ancelAnimationFr
   18a5c:	28656d61 73696874 6172662e 2c29656d     ame(this.frame),
   18a6c:	6c656420 20657465 73696874 6172662e      delete this.fra
   18a7c:	0d29656d 2020200a 20202020 20202020     me)..           
   18a8c:	20202020 20202020 202c7d20 72702e61              }, a.pr
   18a9c:	746f746f 2e657079 61647075 61566574     ototype.updateVa
   18aac:	5265756c 65676e61 66203d20 74636e75     lueRange = funct
   18abc:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   18acc:	20202020 20202020 20202020 20202020                     
   18adc:	726f6620 61762820 20652072 6874203d      for (var e = th
   18aec:	6f2e7369 6f697470 202c736e 203d2074     is.options, t = 
   18afc:	626d754e 4e2e7265 202c4e61 203d2069     Number.NaN, i = 
   18b0c:	626d754e 4e2e7265 202c4e61 203d2061     Number.NaN, a = 
   18b1c:	61203b30 74203c20 2e736968 69726573     0; a < this.seri
   18b2c:	65537365 656c2e74 6874676e 2061203b     esSet.length; a 
   18b3c:	31203d2b 0d7b2029 2020200a 20202020     += 1) {..       
   18b4c:	20202020 20202020 20202020 20202020                     
   18b5c:	20202020 72617620 3d207320 69687420          var s = thi
   18b6c:	65732e73 73656972 5b746553 742e5d61     s.seriesSet[a].t
   18b7c:	53656d69 65697265 0a0d3b73 20202020     imeSeries;..    
   18b8c:	20202020 20202020 20202020 20202020                     
   18b9c:	20202020 20202020 614e7369 2e73284e             isNaN(s.
   18bac:	5678616d 65756c61 7c7c2029 20742820     maxValue) || (t 
   18bbc:	7369203d 284e614e 3f202974 6d2e7320     = isNaN(t) ? s.m
   18bcc:	61567861 2065756c 614d203a 6d2e6874     axValue : Math.m
   18bdc:	74287861 2e73202c 5678616d 65756c61     ax(t, s.maxValue
   18bec:	202c2929 614e7369 2e73284e 566e696d     )), isNaN(s.minV
   18bfc:	65756c61 7c7c2029 20692820 7369203d     alue) || (i = is
   18c0c:	284e614e 3f202969 6d2e7320 61566e69     NaN(i) ? s.minVa
   18c1c:	2065756c 614d203a 6d2e6874 69286e69     lue : Math.min(i
   18c2c:	2e73202c 566e696d 65756c61 0a0d2929     , s.minValue))..
   18c3c:	20202020 20202020 20202020 20202020                     
   18c4c:	20202020 20202020 200a0d7d 20202020             }..     
   18c5c:	20202020 20202020 20202020 20202020                     
   18c6c:	69202020 6e282066 206c6c75 65203d21        if (null != e
   18c7c:	78616d2e 756c6156 203f2065 203d2074     .maxValue ? t = 
   18c8c:	616d2e65 6c615678 3a206575 2a207420     e.maxValue : t *
   18c9c:	2e65203d 5678616d 65756c61 6c616353     = e.maxValueScal
   18cac:	6e202c65 206c6c75 65203d21 6e696d2e     e, null != e.min
   18cbc:	756c6156 203f2065 203d2069 696d2e65     Value ? i = e.mi
   18ccc:	6c61566e 3a206575 2d206920 614d203d     nValue : i -= Ma
   18cdc:	612e6874 69287362 65202a20 6e696d2e     th.abs(i * e.min
   18cec:	756c6156 61635365 2d20656c 2c296920     ValueScale - i),
   18cfc:	69687420 706f2e73 6e6f6974 52792e73      this.options.yR
   18d0c:	65676e61 636e7546 6e6f6974 0d7b2029     angeFunction) {.
   18d1c:	2020200a 20202020 20202020 20202020     .               
   18d2c:	20202020 20202020 20202020 72617620                  var
   18d3c:	3d206e20 69687420 706f2e73 6e6f6974      n = this.option
   18d4c:	52792e73 65676e61 636e7546 6e6f6974     s.yRangeFunction
   18d5c:	0a0d7b28 20202020 20202020 20202020     ({..            
   18d6c:	20202020 20202020 20202020 20202020                     
   18d7c:	20202020 3a6e696d 0d2c6920 2020200a         min: i,..   
   18d8c:	20202020 20202020 20202020 20202020                     
   18d9c:	20202020 20202020 20202020 78616d20                  max
   18dac:	0d74203a 2020200a 20202020 20202020     : t..           
   18dbc:	20202020 20202020 20202020 20202020                     
   18dcc:	3b297d20 20200a0d 20202020 20202020      });..          
   18ddc:	20202020 20202020 20202020 20202020                     
   18dec:	20692020 2e6e203d 2c6e696d 3d207420       i = n.min, t =
   18dfc:	6d2e6e20 0a0d7861 20202020 20202020      n.max..        
   18e0c:	20202020 20202020 20202020 20202020                     
   18e1c:	200a0d7d 20202020 20202020 20202020     }..             
   18e2c:	20202020 20202020 69202020 21282066                if (!
   18e3c:	614e7369 2974284e 20262620 4e736921     isNaN(t) && !isN
   18e4c:	69284e61 7b202929 20200a0d 20202020     aN(i)) {..      
   18e5c:	20202020 20202020 20202020 20202020                     
   18e6c:	20202020 61762020 20722072 2074203d           var r = t 
   18e7c:	2069202d 6874202d 632e7369 65727275     - i - this.curre
   18e8c:	6156746e 5265756c 65676e61 200a0d2c     ntValueRange,.. 
   18e9c:	20202020 20202020 20202020 20202020                     
   18eac:	20202020 20202020 20202020 6c202020                    l
   18ebc:	69203d20 74202d20 2e736968 72727563      = i - this.curr
   18ecc:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   18edc:	2020200a 20202020 20202020 20202020     .               
   18eec:	20202020 20202020 20202020 69687420                  thi
   18efc:	73692e73 6d696e41 6e697461 61635367     s.isAnimatingSca
   18f0c:	3d20656c 74614d20 62612e68 29722873     le = Math.abs(r)
   18f1c:	2e203e20 7c7c2031 74614d20 62612e68      > .1 || Math.ab
   18f2c:	296c2873 2e203e20 74202c31 2e736968     s(l) > .1, this.
   18f3c:	72727563 56746e65 65756c61 676e6152     currentValueRang
   18f4c:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   18f5c:	6e696874 202a2067 74202c72 2e736968     thing * r, this.
   18f6c:	72727563 56746e65 694d7369 6c61566e     currentVisMinVal
   18f7c:	2b206575 2e65203d 6c616373 6f6d5365     ue += e.scaleSmo
   18f8c:	6968746f 2a20676e 0a0d6c20 20202020     othing * l..    
   18f9c:	20202020 20202020 20202020 20202020                     
   18fac:	20202020 200a0d7d 20202020 20202020         }..         
   18fbc:	20202020 20202020 20202020 74202020                    t
   18fcc:	2e736968 756c6176 6e615265 3d206567     his.valueRange =
   18fdc:	0a0d7b20 20202020 20202020 20202020      {..            
   18fec:	20202020 20202020 20202020 20202020                     
   18ffc:	3a6e696d 0d2c6920 2020200a 20202020     min: i,..       
   1900c:	20202020 20202020 20202020 20202020                     
   1901c:	20202020 78616d20 0d74203a 2020200a          max: t..   
   1902c:	20202020 20202020 20202020 20202020                     
   1903c:	20202020 0a0d7d20 20202020 20202020          }..        
   1904c:	20202020 20202020 20202020 61202c7d                 }, a
   1905c:	6f72702e 79746f74 722e6570 65646e65     .prototype.rende
   1906c:	203d2072 636e7566 6e6f6974 202c6528     r = function(e, 
   1907c:	7b202974 20200a0d 20202020 20202020     t) {..          
   1908c:	20202020 20202020 20202020 61762020                   va
   1909c:	20692072 6e28203d 44207765 29657461     r i = (new Date)
   190ac:	7465672e 656d6954 0d3b2928 2020200a     .getTime();..   
   190bc:	20202020 20202020 20202020 20202020                     
   190cc:	20202020 20666920 68742128 692e7369          if (!this.i
   190dc:	696e4173 6974616d 6353676e 29656c61     sAnimatingScale)
   190ec:	0a0d7b20 20202020 20202020 20202020      {..            
   190fc:	20202020 20202020 20202020 20202020                     
   1910c:	20726176 203d2061 6874614d 6e696d2e     var a = Math.min
   1911c:	33653128 36202f20 6874202c 6f2e7369     (1e3 / 6, this.o
   1912c:	6f697470 6d2e736e 696c6c69 72655073     ptions.millisPer
   1913c:	65786950 0d3b296c 2020200a 20202020     Pixel);..       
   1914c:	20202020 20202020 20202020 20202020                     
   1915c:	20202020 20666920 2d206928 69687420          if (i - thi
   1916c:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   1917c:	6c6c694d 3c207369 20296120 75746572     Millis < a) retu
   1918c:	0a0d6e72 20202020 20202020 20202020     rn..            
   1919c:	20202020 20202020 20202020 200a0d7d                 }.. 
   191ac:	20202020 20202020 20202020 20202020                     
   191bc:	20202020 74202020 2e736968 69736572            this.resi
   191cc:	2928657a 6874202c 6c2e7369 52747361     ze(), this.lastR
   191dc:	65646e65 6d695472 6c694d65 2073696c     enderTimeMillis 
   191ec:	2c69203d 3d206520 7c206520 6874207c     = i, e = e || th
   191fc:	632e7369 61766e61 74202c73 74203d20     is.canvas, t = t
   1920c:	207c7c20 202d2069 69687428 65642e73      || i - (this.de
   1921c:	2079616c 30207c7c 74202c29 203d2d20     lay || 0), t -= 
   1922c:	20252074 73696874 74706f2e 736e6f69     t % this.options
   1923c:	6c696d2e 5073696c 69507265 3b6c6578     .millisPerPixel;
   1924c:	20200a0d 20202020 20202020 20202020     ..              
   1925c:	20202020 20202020 61762020 20732072               var s 
   1926c:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   1927c:	29226432 200a0d2c 20202020 20202020     2d"),..         
   1928c:	20202020 20202020 20202020 20202020                     
   1929c:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   192ac:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   192bc:	20202020 20202020 20202020 20202020                     
   192cc:	20722020 0d7b203d 2020200a 20202020       r = {..       
   192dc:	20202020 20202020 20202020 20202020                     
   192ec:	20202020 20202020 706f7420 2c30203a              top: 0,
   192fc:	20200a0d 20202020 20202020 20202020     ..              
   1930c:	20202020 20202020 20202020 20202020                     
   1931c:	656c2020 203a7466 0a0d2c30 20202020       left: 0,..    
   1932c:	20202020 20202020 20202020 20202020                     
   1933c:	20202020 20202020 20202020 74646977                 widt
   1934c:	65203a68 696c632e 57746e65 68746469     h: e.clientWidth
   1935c:	200a0d2c 20202020 20202020 20202020     ,..             
   1936c:	20202020 20202020 20202020 20202020                     
   1937c:	68202020 68676965 65203a74 696c632e        height: e.cli
   1938c:	48746e65 68676965 200a0d74 20202020     entHeight..     
   1939c:	20202020 20202020 20202020 20202020                     
   193ac:	20202020 7d202020 200a0d2c 20202020            },..     
   193bc:	20202020 20202020 20202020 20202020                     
   193cc:	20202020 6c202020 74203d20 72202d20            l = t - r
   193dc:	6469772e 2a206874 6d2e6e20 696c6c69     .width * n.milli
   193ec:	72655073 65786950 0a0d2c6c 20202020     sPerPixel,..    
   193fc:	20202020 20202020 20202020 20202020                     
   1940c:	20202020 20202020 203d206f 636e7566             o = func
   1941c:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1942c:	20202020 20202020 20202020 20202020                     
   1943c:	20202020 20202020 76202020 74207261                var t
   1944c:	65203d20 74202d20 2e736968 72727563      = e - this.curr
   1945c:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   1946c:	2020200a 20202020 20202020 20202020     .               
   1947c:	20202020 20202020 20202020 20202020                     
   1948c:	74657220 206e7275 3d3d2030 6874203d      return 0 === th
   1949c:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   194ac:	65676e61 72203f20 6965682e 20746867     ange ? r.height 
   194bc:	2e72203a 67696568 2d207468 74614d20     : r.height - Mat
   194cc:	6f722e68 28646e75 202f2074 73696874     h.round(t / this
   194dc:	7275632e 746e6572 756c6156 6e615265     .currentValueRan
   194ec:	2a206567 682e7220 68676965 0a0d2974     ge * r.height)..
   194fc:	20202020 20202020 20202020 20202020                     
   1950c:	20202020 20202020 20202020 69622e7d                 }.bi
   1951c:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   1952c:	20202020 20202020 20202020 20202020                     
   1953c:	20202020 68202020 66203d20 74636e75            h = funct
   1954c:	286e6f69 7b202965 20200a0d 20202020     ion(e) {..      
   1955c:	20202020 20202020 20202020 20202020                     
   1956c:	20202020 20202020 65722020 6e727574               return
   1957c:	732e6e20 6c6f7263 6361426c 7261776b      n.scrollBackwar
   1958c:	3f207364 74614d20 6f722e68 28646e75     ds ? Math.round(
   1959c:	2d207428 20296520 2e6e202f 6c6c696d     (t - e) / n.mill
   195ac:	65507369 78695072 20296c65 614d203a     isPerPixel) : Ma
   195bc:	722e6874 646e756f 772e7228 68746469     th.round(r.width
   195cc:	28202d20 202d2074 2f202965 6d2e6e20      - (t - e) / n.m
   195dc:	696c6c69 72655073 65786950 0a0d296c     illisPerPixel)..
   195ec:	20202020 20202020 20202020 20202020                     
   195fc:	20202020 20202020 20202020 0a0d3b7d                 };..
   1960c:	20202020 20202020 20202020 20202020                     
   1961c:	20202020 20202020 28206669 73696874             if (this
   1962c:	6470752e 56657461 65756c61 676e6152     .updateValueRang
   1963c:	2c292865 662e7320 20746e6f 2e6e203d     e(), s.font = n.
   1964c:	6562616c 662e736c 53746e6f 20657a69     labels.fontSize 
   1965c:	7022202b 20222078 2e6e202b 6562616c     + "px " + n.labe
   1966c:	662e736c 46746e6f 6c696d61 73202c79     ls.fontFamily, s
   1967c:	7661732e 2c292865 742e7320 736e6172     .save(), s.trans
   1968c:	6574616c 6c2e7228 2c746665 742e7220     late(r.left, r.t
   1969c:	2c29706f 622e7320 6e696765 68746150     op), s.beginPath
   196ac:	202c2928 65722e73 30287463 2c30202c     (), s.rect(0, 0,
   196bc:	772e7220 68746469 2e72202c 67696568      r.width, r.heig
   196cc:	2c297468 632e7320 2870696c 73202c29     ht), s.clip(), s
   196dc:	7661732e 2c292865 662e7320 536c6c69     .save(), s.fillS
   196ec:	656c7974 6e203d20 6972672e 69662e64     tyle = n.grid.fi
   196fc:	74536c6c 2c656c79 632e7320 7261656c     llStyle, s.clear
   1970c:	74636552 202c3028 72202c30 6469772e     Rect(0, 0, r.wid
   1971c:	202c6874 65682e72 74686769 73202c29     th, r.height), s
   1972c:	6c69662e 6365526c 2c302874 202c3020     .fillRect(0, 0, 
   1973c:	69772e72 2c687464 682e7220 68676965     r.width, r.heigh
   1974c:	202c2974 65722e73 726f7473 2c292865     t), s.restore(),
   1975c:	732e7320 28657661 73202c29 6e696c2e      s.save(), s.lin
   1976c:	64695765 3d206874 672e6e20 2e646972     eWidth = n.grid.
   1977c:	656e696c 74646957 73202c68 7274732e     lineWidth, s.str
   1978c:	53656b6f 656c7974 6e203d20 6972672e     okeStyle = n.gri
   1979c:	74732e64 656b6f72 6c797453 6e202c65     d.strokeStyle, n
   197ac:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   197bc:	20656e69 2930203e 0a0d7b20 20202020     ine > 0) {..    
   197cc:	20202020 20202020 20202020 20202020                     
   197dc:	20202020 20202020 65622e73 506e6967             s.beginP
   197ec:	28687461 0a0d3b29 20202020 20202020     ath();..        
   197fc:	20202020 20202020 20202020 20202020                     
   1980c:	20202020 20726f66 72617628 3d206420         for (var d =
   1981c:	2d207420 25207420 672e6e20 2e646972      t - t % n.grid.
   1982c:	6c6c696d 65507369 6e694c72 64203b65     millisPerLine; d
   1983c:	203d3e20 64203b6c 203d2d20 72672e6e      >= l; d -= n.gr
   1984c:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1985c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1986c:	20202020 20202020 20202020 20202020                     
   1987c:	20202020 72617620 3d207520 64286820          var u = h(d
   1988c:	0a0d3b29 20202020 20202020 20202020     );..            
   1989c:	20202020 20202020 20202020 20202020                     
   198ac:	20202020 72672e6e 732e6469 70726168         n.grid.sharp
   198bc:	656e694c 26262073 20752820 2e203d2d     Lines && (u -= .
   198cc:	202c2935 6f6d2e73 6f546576 202c7528     5), s.moveTo(u, 
   198dc:	202c2930 696c2e73 6f54656e 202c7528     0), s.lineTo(u, 
   198ec:	65682e72 74686769 200a0d29 20202020     r.height)..     
   198fc:	20202020 20202020 20202020 20202020                     
   1990c:	20202020 7d202020 20200a0d 20202020            }..      
   1991c:	20202020 20202020 20202020 20202020                     
   1992c:	20202020 2e732020 6f727473 2928656b           s.stroke()
   1993c:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   1994c:	2020200a 20202020 20202020 20202020     .               
   1995c:	20202020 20202020 0a0d7d20 20202020              }..    
   1996c:	20202020 20202020 20202020 20202020                     
   1997c:	20202020 20726f66 72617628 3d206d20         for (var m =
   1998c:	203b3120 203c206d 72672e6e 762e6469      1; m < n.grid.v
   1999c:	69747265 536c6163 69746365 3b736e6f     erticalSections;
   199ac:	2b206d20 2931203d 0a0d7b20 20202020      m += 1) {..    
   199bc:	20202020 20202020 20202020 20202020                     
   199cc:	20202020 20202020 20726176 203d2063             var c = 
   199dc:	6874614d 756f722e 6d28646e 72202a20     Math.round(m * r
   199ec:	6965682e 20746867 2e6e202f 64697267     .height / n.grid
   199fc:	7265762e 61636974 6365536c 6e6f6974     .verticalSection
   19a0c:	0d3b2973 2020200a 20202020 20202020     s);..           
   19a1c:	20202020 20202020 20202020 20202020                     
   19a2c:	672e6e20 2e646972 72616873 6e694c70      n.grid.sharpLin
   19a3c:	26207365 63282026 203d2d20 2c29352e     es && (c -= .5),
   19a4c:	622e7320 6e696765 68746150 202c2928      s.beginPath(), 
   19a5c:	6f6d2e73 6f546576 202c3028 202c2963     s.moveTo(0, c), 
   19a6c:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   19a7c:	2963202c 2e73202c 6f727473 2928656b     , c), s.stroke()
   19a8c:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   19a9c:	2020200a 20202020 20202020 20202020     .               
   19aac:	20202020 20202020 0a0d7d20 20202020              }..    
   19abc:	20202020 20202020 20202020 20202020                     
   19acc:	20202020 28206669 72672e6e 622e6469         if (n.grid.b
   19adc:	6564726f 73695672 656c6269 20262620     orderVisible && 
   19aec:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   19afc:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   19b0c:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   19b1c:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   19b2c:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   19b3c:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   19b4c:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   19b5c:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   19b6c:	0a0d2968 20202020 20202020 20202020     h)..            
   19b7c:	20202020 20202020 20202020 20202020                     
   19b8c:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   19b9c:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   19bac:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   19bbc:	31203d2b 0d7b2029 2020200a 20202020     += 1) {..       
   19bcc:	20202020 20202020 20202020 20202020                     
   19bdc:	20202020 20202020 72617620 3d206720              var g =
   19bec:	682e6e20 7a69726f 61746e6f 6e694c6c      n.horizontalLin
   19bfc:	665b7365 0a0d2c5d 20202020 20202020     es[f],..        
   19c0c:	20202020 20202020 20202020 20202020                     
   19c1c:	20202020 20202020 20202020 203d2070                 p = 
   19c2c:	6874614d 756f722e 6f28646e 762e6728     Math.round(o(g.v
   19c3c:	65756c61 2d202929 3b352e20 20200a0d     alue)) - .5;..  
   19c4c:	20202020 20202020 20202020 20202020                     
   19c5c:	20202020 20202020 20202020 2e732020                   s.
   19c6c:	6f727473 7453656b 20656c79 2e67203d     strokeStyle = g.
   19c7c:	6f6c6f63 7c7c2072 66232220 66666666     color || "#fffff
   19c8c:	202c2266 696c2e73 6957656e 20687464     f", s.lineWidth 
   19c9c:	2e67203d 656e696c 74646957 7c7c2068     = g.lineWidth ||
   19cac:	202c3120 65622e73 506e6967 28687461      1, s.beginPath(
   19cbc:	73202c29 766f6d2e 286f5465 70202c30     ), s.moveTo(0, p
   19ccc:	73202c29 6e696c2e 286f5465 69772e72     ), s.lineTo(r.wi
   19cdc:	2c687464 2c297020 732e7320 6b6f7274     dth, p), s.strok
   19cec:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   19cfc:	0a0d2928 20202020 20202020 20202020     ()..            
   19d0c:	20202020 20202020 20202020 20202020                     
   19d1c:	200a0d7d 20202020 20202020 20202020     }..             
   19d2c:	20202020 20202020 66202020 2820726f                for (
   19d3c:	20726176 203d2053 53203b30 74203c20     var S = 0; S < t
   19d4c:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   19d5c:	6874676e 2053203b 31203d2b 0d7b2029     ngth; S += 1) {.
   19d6c:	2020200a 20202020 20202020 20202020     .               
   19d7c:	20202020 20202020 20202020 732e7320                  s.s
   19d8c:	28657661 0a0d3b29 20202020 20202020     ave();..        
   19d9c:	20202020 20202020 20202020 20202020                     
   19dac:	20202020 20726176 203d2076 73696874         var v = this
   19dbc:	7265732e 53736569 535b7465 69742e5d     .seriesSet[S].ti
   19dcc:	6553656d 73656972 200a0d2c 20202020     meSeries,..     
   19ddc:	20202020 20202020 20202020 20202020                     
   19dec:	20202020 20202020 77202020 76203d20                w = v
   19dfc:	7461642e 0a0d2c61 20202020 20202020     .data,..        
   19e0c:	20202020 20202020 20202020 20202020                     
   19e1c:	20202020 20202020 203d2078 73696874             x = this
   19e2c:	7265732e 53736569 535b7465 706f2e5d     .seriesSet[S].op
   19e3c:	6e6f6974 0a0d3b73 20202020 20202020     tions;..        
   19e4c:	20202020 20202020 20202020 20202020                     
   19e5c:	20202020 72642e76 6c4f706f 74614464         v.dropOldDat
   19e6c:	2c6c2861 6d2e6e20 61447861 65536174     a(l, n.maxDataSe
   19e7c:	6e654c74 29687467 2e73202c 656e696c     tLength), s.line
   19e8c:	74646957 203d2068 696c2e78 6957656e     Width = x.lineWi
   19e9c:	2c687464 732e7320 6b6f7274 79745365     dth, s.strokeSty
   19eac:	3d20656c 732e7820 6b6f7274 79745365     le = x.strokeSty
   19ebc:	202c656c 65622e73 506e6967 28687461     le, s.beginPath(
   19ecc:	0a0d3b29 20202020 20202020 20202020     );..            
   19edc:	20202020 20202020 20202020 20202020                     
   19eec:	20726f66 72617628 3d207920 202c3020     for (var y = 0, 
   19efc:	203d2062 56202c30 30203d20 2054202c     b = 0, V = 0, T 
   19f0c:	3b30203d 3c205420 6c2e7720 74676e65     = 0; T < w.lengt
   19f1c:	26262068 21203120 77203d3d 6e656c2e     h && 1 !== w.len
   19f2c:	3b687467 2b205420 2931203d 0a0d7b20     gth; T += 1) {..
   19f3c:	20202020 20202020 20202020 20202020                     
   19f4c:	20202020 20202020 20202020 20202020                     
   19f5c:	20726176 203d204e 5b772868 305b5d54     var N = h(w[T][0
   19f6c:	0d2c295d 2020200a 20202020 20202020     ]),..           
   19f7c:	20202020 20202020 20202020 20202020                     
   19f8c:	20202020 20202020 3d205020 77286f20              P = o(w
   19f9c:	5b5d545b 3b295d31 20200a0d 20202020     [T][1]);..      
   19fac:	20202020 20202020 20202020 20202020                     
   19fbc:	20202020 20202020 66692020 20302820               if (0 
   19fcc:	203d3d3d 79202954 4e203d20 2e73202c     === T) y = N, s.
   19fdc:	65766f6d 4e286f54 2950202c 200a0d3b     moveTo(N, P);.. 
   19fec:	20202020 20202020 20202020 20202020                     
   19ffc:	20202020 20202020 20202020 65202020                    e
   1a00c:	2065736c 74697773 28206863 6e692e6e     lse switch (n.in
   1a01c:	70726574 74616c6f 296e6f69 0a0d7b20     terpolation) {..
   1a02c:	20202020 20202020 20202020 20202020                     
   1a03c:	20202020 20202020 20202020 20202020                     
   1a04c:	20202020 65736163 696c2220 7261656e         case "linear
   1a05c:	0a0d3a22 20202020 20202020 20202020     ":..            
   1a06c:	20202020 20202020 20202020 20202020                     
   1a07c:	20202020 20202020 65736163 696c2220             case "li
   1a08c:	3a22656e 20200a0d 20202020 20202020     ne":..          
   1a09c:	20202020 20202020 20202020 20202020                     
   1a0ac:	20202020 20202020 20202020 2e732020                   s.
   1a0bc:	656e696c 4e286f54 2950202c 200a0d3b     lineTo(N, P);.. 
   1a0cc:	20202020 20202020 20202020 20202020                     
   1a0dc:	20202020 20202020 20202020 20202020                     
   1a0ec:	20202020 62202020 6b616572 200a0d3b            break;.. 
   1a0fc:	20202020 20202020 20202020 20202020                     
   1a10c:	20202020 20202020 20202020 20202020                     
   1a11c:	63202020 20657361 7a656222 22726569        case "bezier"
   1a12c:	200a0d3a 20202020 20202020 20202020     :..             
   1a13c:	20202020 20202020 20202020 20202020                     
   1a14c:	20202020 64202020 75616665 0d3a746c            default:.
   1a15c:	2020200a 20202020 20202020 20202020     .               
   1a16c:	20202020 20202020 20202020 20202020                     
   1a17c:	20202020 20202020 622e7320 65697a65              s.bezie
   1a18c:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   1a19c:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   1a1ac:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   1a1bc:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   1a1cc:	2950202c 200a0d3b 20202020 20202020     , P);..         
   1a1dc:	20202020 20202020 20202020 20202020                     
   1a1ec:	20202020 20202020 20202020 62202020                    b
   1a1fc:	6b616572 200a0d3b 20202020 20202020     reak;..         
   1a20c:	20202020 20202020 20202020 20202020                     
   1a21c:	20202020 20202020 63202020 20657361                case 
   1a22c:	65747322 0d3a2270 2020200a 20202020     "step":..       
   1a23c:	20202020 20202020 20202020 20202020                     
   1a24c:	20202020 20202020 20202020 20202020                     
   1a25c:	6c2e7320 54656e69 2c4e286f 2c295620      s.lineTo(N, V),
   1a26c:	6c2e7320 54656e69 2c4e286f 0d295020      s.lineTo(N, P).
   1a27c:	2020200a 20202020 20202020 20202020     .               
   1a28c:	20202020 20202020 20202020 20202020                     
   1a29c:	0a0d7d20 20202020 20202020 20202020      }..            
   1a2ac:	20202020 20202020 20202020 20202020                     
   1a2bc:	20202020 203d2062 56202c4e 50203d20         b = N, V = P
   1a2cc:	20200a0d 20202020 20202020 20202020     ..              
   1a2dc:	20202020 20202020 20202020 0d7d2020                   }.
   1a2ec:	2020200a 20202020 20202020 20202020     .               
   1a2fc:	20202020 20202020 20202020 6c2e7720                  w.l
   1a30c:	74676e65 203e2068 26262031 2e782820     ength > 1 && (x.
   1a31c:	6c6c6966 6c797453 26262065 2e732820     fillStyle && (s.
   1a32c:	656e696c 72286f54 6469772e 2b206874     lineTo(r.width +
   1a33c:	6c2e7820 57656e69 68746469 31202b20      x.lineWidth + 1
   1a34c:	2956202c 2e73202c 656e696c 72286f54     , V), s.lineTo(r
   1a35c:	6469772e 2b206874 6c2e7820 57656e69     .width + x.lineW
   1a36c:	68746469 31202b20 2e72202c 67696568     idth + 1, r.heig
   1a37c:	2b207468 6c2e7820 57656e69 68746469     ht + x.lineWidth
   1a38c:	31202b20 73202c29 6e696c2e 286f5465      + 1), s.lineTo(
   1a39c:	72202c79 6965682e 20746867 2e78202b     y, r.height + x.
   1a3ac:	656e696c 74646957 202c2968 69662e73     lineWidth), s.fi
   1a3bc:	74536c6c 20656c79 2e78203d 6c6c6966     llStyle = x.fill
   1a3cc:	6c797453 73202c65 6c69662e 2929286c     Style, s.fill())
   1a3dc:	2e78202c 6f727473 7453656b 20656c79     , x.strokeStyle 
   1a3ec:	22202626 656e6f6e 3d212022 2e78203d     && "none" !== x.
   1a3fc:	6f727473 7453656b 20656c79 73202626     strokeStyle && s
   1a40c:	7274732e 28656b6f 73202c29 6f6c632e     .stroke(), s.clo
   1a41c:	61506573 29286874 73202c29 7365722e     sePath()), s.res
   1a42c:	65726f74 0a0d2928 20202020 20202020     tore()..        
   1a43c:	20202020 20202020 20202020 20202020                     
   1a44c:	200a0d7d 20202020 20202020 20202020     }..             
   1a45c:	20202020 20202020 69202020 21282066                if (!
   1a46c:	616c2e6e 736c6562 7369642e 656c6261     n.labels.disable
   1a47c:	26262064 73692120 284e614e 73696874     d && !isNaN(this
   1a48c:	6c61762e 61526575 2e65676e 296e696d     .valueRange.min)
   1a49c:	20262620 4e736921 74284e61 2e736968      && !isNaN(this.
   1a4ac:	756c6176 6e615265 6d2e6567 29297861     valueRange.max))
   1a4bc:	0a0d7b20 20202020 20202020 20202020      {..            
   1a4cc:	20202020 20202020 20202020 20202020                     
   1a4dc:	20726176 203d204d 4d792e6e 6f467861     var M = n.yMaxFo
   1a4ec:	74616d72 28726574 73696874 6c61762e     rmatter(this.val
   1a4fc:	61526575 2e65676e 2c78616d 6c2e6e20     ueRange.max, n.l
   1a50c:	6c656261 72702e73 73696365 296e6f69     abels.precision)
   1a51c:	200a0d2c 20202020 20202020 20202020     ,..             
   1a52c:	20202020 20202020 20202020 20202020                     
   1a53c:	6b202020 6e203d20 694d792e 726f466e        k = n.yMinFor
   1a54c:	7474616d 74287265 2e736968 756c6176     matter(this.valu
   1a55c:	6e615265 6d2e6567 202c6e69 616c2e6e     eRange.min, n.la
   1a56c:	736c6562 6572702e 69736963 2c296e6f     bels.precision),
   1a57c:	20200a0d 20202020 20202020 20202020     ..              
   1a58c:	20202020 20202020 20202020 20202020                     
   1a59c:	20462020 2e6e203d 6f726373 61426c6c       F = n.scrollBa
   1a5ac:	61776b63 20736472 2030203f 2e72203a     ckwards ? 0 : r.
   1a5bc:	74646977 202d2068 656d2e73 72757361     width - s.measur
   1a5cc:	78655465 294d2874 6469772e 2d206874     eText(M).width -
   1a5dc:	0d2c3220 2020200a 20202020 20202020      2,..           
   1a5ec:	20202020 20202020 20202020 20202020                     
   1a5fc:	20202020 3d205220 732e6e20 6c6f7263          R = n.scrol
   1a60c:	6361426c 7261776b 3f207364 3a203020     lBackwards ? 0 :
   1a61c:	772e7220 68746469 73202d20 61656d2e      r.width - s.mea
   1a62c:	65727573 74786554 2e296b28 74646977     sureText(k).widt
   1a63c:	202d2068 0a0d3b32 20202020 20202020     h - 2;..        
   1a64c:	20202020 20202020 20202020 20202020                     
   1a65c:	20202020 69662e73 74536c6c 20656c79         s.fillStyle 
   1a66c:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   1a67c:	656c7974 2e73202c 6c6c6966 74786554     tyle, s.fillText
   1a68c:	202c4d28 6e202c46 62616c2e 2e736c65     (M, F, n.labels.
   1a69c:	746e6f66 657a6953 73202c29 6c69662e     fontSize), s.fil
   1a6ac:	7865546c 2c6b2874 202c5220 65682e72     lText(k, R, r.he
   1a6bc:	74686769 32202d20 200a0d29 20202020     ight - 2)..     
   1a6cc:	20202020 20202020 20202020 20202020                     
   1a6dc:	7d202020 20200a0d 20202020 20202020        }..          
   1a6ec:	20202020 20202020 20202020 66692020                   if
   1a6fc:	2e6e2820 656d6974 6d617473 726f4670      (n.timestampFor
   1a70c:	7474616d 26207265 2e6e2026 64697267     matter && n.grid
   1a71c:	6c696d2e 5073696c 694c7265 3e20656e     .millisPerLine >
   1a72c:	20293020 200a0d7b 20202020 20202020      0) {..         
   1a73c:	20202020 20202020 20202020 20202020                     
   1a74c:	76202020 41207261 6e203d20 7263732e        var A = n.scr
   1a75c:	426c6c6f 776b6361 73647261 73203f20     ollBackwards ? s
   1a76c:	61656d2e 65727573 74786554 2e296b28     .measureText(k).
   1a77c:	74646977 203a2068 69772e72 20687464     width : r.width 
   1a78c:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   1a79c:	772e296b 68746469 34202b20 200a0d3b     k).width + 4;.. 
   1a7ac:	20202020 20202020 20202020 20202020                     
   1a7bc:	20202020 20202020 66202020 2820726f                for (
   1a7cc:	203d2064 202d2074 20252074 72672e6e     d = t - t % n.gr
   1a7dc:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1a7ec:	2064203b 6c203d3e 2064203b 6e203d2d     ; d >= l; d -= n
   1a7fc:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   1a80c:	29656e69 0a0d7b20 20202020 20202020     ine) {..        
   1a81c:	20202020 20202020 20202020 20202020                     
   1a82c:	20202020 20202020 203d2075 29642868             u = h(d)
   1a83c:	200a0d3b 20202020 20202020 20202020     ;..             
   1a84c:	20202020 20202020 20202020 20202020                     
   1a85c:	69202020 21282066 63732e6e 6c6c6f72        if (!n.scroll
   1a86c:	6b636142 64726177 26262073 3c207520     Backwards && u <
   1a87c:	7c204120 2e6e207c 6f726373 61426c6c      A || n.scrollBa
   1a88c:	61776b63 20736472 75202626 41203e20     ckwards && u > A
   1a89c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1a8ac:	20202020 20202020 20202020 20202020                     
   1a8bc:	20202020 20202020 72617620 3d204220              var B =
   1a8cc:	77656e20 74614420 29642865 200a0d2c      new Date(d),.. 
   1a8dc:	20202020 20202020 20202020 20202020                     
   1a8ec:	20202020 20202020 20202020 20202020                     
   1a8fc:	20202020 4c202020 6e203d20 6d69742e            L = n.tim
   1a90c:	61747365 6f46706d 74616d72 28726574     estampFormatter(
   1a91c:	0d2c2942 2020200a 20202020 20202020     B),..           
   1a92c:	20202020 20202020 20202020 20202020                     
   1a93c:	20202020 20202020 20202020 3d205720                  W =
   1a94c:	6d2e7320 75736165 65546572 4c287478      s.measureText(L
   1a95c:	69772e29 3b687464 20200a0d 20202020     ).width;..      
   1a96c:	20202020 20202020 20202020 20202020                     
   1a97c:	20202020 20202020 20202020 20412020                   A 
   1a98c:	2e6e203d 6f726373 61426c6c 61776b63     = n.scrollBackwa
   1a99c:	20736472 2075203f 2057202b 2032202b     rds ? u + W + 2 
   1a9ac:	2075203a 2057202d 2c32202d 662e7320     : u - W - 2, s.f
   1a9bc:	536c6c69 656c7974 6e203d20 62616c2e     illStyle = n.lab
   1a9cc:	2e736c65 6c6c6966 6c797453 6e202c65     els.fillStyle, n
   1a9dc:	7263732e 426c6c6f 776b6361 73647261     .scrollBackwards
   1a9ec:	73203f20 6c69662e 7865546c 2c4c2874      ? s.fillText(L,
   1a9fc:	202c7520 65682e72 74686769 32202d20      u, r.height - 2
   1aa0c:	203a2029 69662e73 65546c6c 4c287478     ) : s.fillText(L
   1aa1c:	2075202c 2c57202d 682e7220 68676965     , u - W, r.heigh
   1aa2c:	202d2074 0a0d2932 20202020 20202020     t - 2)..        
   1aa3c:	20202020 20202020 20202020 20202020                     
   1aa4c:	20202020 20202020 200a0d7d 20202020             }..     
   1aa5c:	20202020 20202020 20202020 20202020                     
   1aa6c:	20202020 7d202020 20200a0d 20202020            }..      
   1aa7c:	20202020 20202020 20202020 20202020                     
   1aa8c:	0d7d2020 2020200a 20202020 20202020       }..           
   1aa9c:	20202020 20202020 20202020 722e7320                  s.r
   1aaac:	6f747365 29286572 20200a0d 20202020     estore()..      
   1aabc:	20202020 20202020 20202020 2c7d2020                   },
   1aacc:	742e6120 46656d69 616d726f 72657474      a.timeFormatter
   1aadc:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   1aaec:	20200a0d 20202020 20202020 20202020     ..              
   1aafc:	20202020 20202020 75662020 6974636e               functi
   1ab0c:	74206e6f 20296528 200a0d7b 20202020     on t(e) {..     
   1ab1c:	20202020 20202020 20202020 20202020                     
   1ab2c:	20202020 72202020 72757465 6528206e            return (e
   1ab3c:	31203c20 203f2030 20223022 2222203a      < 10 ? "0" : ""
   1ab4c:	202b2029 200a0d65 20202020 20202020     ) + e..         
   1ab5c:	20202020 20202020 20202020 7d202020                    }
   1ab6c:	20200a0d 20202020 20202020 20202020     ..              
   1ab7c:	20202020 20202020 65722020 6e727574               return
   1ab8c:	65287420 7465672e 72756f48 29292873      t(e.getHours())
   1ab9c:	22202b20 2b20223a 65287420 7465672e      + ":" + t(e.get
   1abac:	756e694d 28736574 2b202929 223a2220     Minutes()) + ":"
   1abbc:	74202b20 672e6528 65537465 646e6f63      + t(e.getSecond
   1abcc:	29292873 20200a0d 20202020 20202020     s())..          
   1abdc:	20202020 20202020 2c7d2020 542e6520               }, e.T
   1abec:	53656d69 65697265 203d2073 65202c69     imeSeries = i, e
   1abfc:	6f6d532e 6968746f 61684365 3d207472     .SmoothieChart =
   1ac0c:	0a0d6120 20202020 20202020 20202020      a..            
   1ac1c:	20202020 7522287d 6665646e 64656e69         }("undefined
   1ac2c:	3d3d2022 70797420 20666f65 6f707865     " == typeof expo
   1ac3c:	20737472 6874203f 3a207369 70786520     rts ? this : exp
   1ac4c:	7374726f 0a0d3b29 20200a0d 20202020     orts);....      
   1ac5c:	20202020 20202020 61762020 6d732072               var sm
   1ac6c:	68746f6f 3d206569 77656e20 6f6d5320     oothie = new Smo
   1ac7c:	6968746f 61684365 29287472 200a0d3b     othieChart();.. 
   1ac8c:	20202020 20202020 20202020 73202020                    s
   1ac9c:	746f6f6d 2e656968 65727473 6f546d61     moothie.streamTo
   1acac:	636f6428 6e656d75 65672e74 656c4574     (document.getEle
   1acbc:	746e656d 64497942 68632228 43747261     mentById("chartC
   1accc:	61766e61 29292273 200a0d3b 20202020     anvas"));..     
   1acdc:	20202020 20202020 76202020 6c207261                var l
   1acec:	31656e69 6e203d20 54207765 53656d69     ine1 = new TimeS
   1acfc:	65697265 3b292873 20200a0d 20202020     eries();..      
   1ad0c:	20202020 20202020 65732020 746e4974               setInt
   1ad1c:	61767265 7566286c 6974636e 29286e6f     erval(function()
   1ad2c:	0a0d7b20 20202020 20202020 20202020      {..            
   1ad3c:	20202020 20202020 656e696c 70612e31             line1.ap
   1ad4c:	646e6570 77656e28 74614420 2e292865     pend(new Date().
   1ad5c:	54746567 28656d69 4d202c29 2e687461     getTime(), Math.
   1ad6c:	646e6172 29286d6f 0a0d3b29 20202020     random());..    
   1ad7c:	20202020 20202020 20202020 31202c7d                 }, 1
   1ad8c:	29303030 200a0d3b 20202020 20202020     000);..         
   1ad9c:	20202020 73202020 746f6f6d 2e656968            smoothie.
   1adac:	54646461 53656d69 65697265 696c2873     addTimeSeries(li
   1adbc:	2931656e 200a0d3b 20202020 20202020     ne1);..         
   1adcc:	3c202020 7263732f 3e747069 0a0d0a0d        </script>....
   1addc:	6f622f3c 0d3e7964 3c0a0d0a 6d74682f     </body>....</htm
   1adec:	00003e6c                                l>..

0001adf0 <data_io_shtml>:
   1adf0:	2e6f692f 6d746873 213c006c 54434f44     /io.shtml.<!DOCT
   1ae00:	20455059 4c4d5448 42555020 2043494c     YPE HTML PUBLIC 
   1ae10:	2f2f2d22 2f433357 4454442f 4d544820     "-//W3C//DTD HTM
   1ae20:	2e34204c 54203130 736e6172 6f697469     L 4.01 Transitio
   1ae30:	2f6c616e 224e452f 74682220 2f3a7074     nal//EN" "http:/
   1ae40:	7777772f 2e33772e 2f67726f 682f5254     /www.w3.org/TR/h
   1ae50:	346c6d74 6f6f6c2f 642e6573 3e226474     tml4/loose.dtd">
   1ae60:	683c0a0d 3e6c6d74 20200a0d 6165683c     ..<html>..  <hea
   1ae70:	0a0d3e64 20202020 7469743c 463e656c     d>..    <title>F
   1ae80:	52656572 2e534f54 2067726f 20504975     reeRTOS.org uIP 
   1ae90:	20424557 76726573 64207265 3c6f6d65     WEB server demo<
   1aea0:	7469742f 0d3e656c 3c20200a 6165682f     /title>..  </hea
   1aeb0:	0a0d3e64 423c2020 3e59444f 663c0a0d     d>..  <BODY>..<f
   1aec0:	20746e6f 65636166 7261223d 226c6169     ont face="arial"
   1aed0:	3c0a0d3e 72682061 223d6665 65646e69     >..<a href="inde
   1aee0:	68732e78 226c6d74 7361543e 7453206b     x.shtml">Task St
   1aef0:	3c737461 203e612f 7c3e623c 3e622f3c     ats</a> <b>|</b>
   1af00:	20613c20 66657268 7572223d 6d69746e      <a href="runtim
   1af10:	68732e65 226c6d74 6e75523e 6d695420     e.shtml">Run Tim
   1af20:	74532065 3c737461 203e612f 7c3e623c     e Stats</a> <b>|
   1af30:	3e622f3c 20613c20 66657268 7473223d     </b> <a href="st
   1af40:	2e737461 6d746873 543e226c 53205043     ats.shtml">TCP S
   1af50:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   1af60:	613c203e 65726820 74223d66 732e7063     > <a href="tcp.s
   1af70:	6c6d7468 6f433e22 63656e6e 6e6f6974     html">Connection
   1af80:	612f3c73 623c203e 2f3c7c3e 3c203e62     s</a> <b>|</b> <
   1af90:	72682061 223d6665 70747468 772f2f3a     a href="http://w
   1afa0:	662e7777 72656572 2e736f74 2f67726f     ww.freertos.org/
   1afb0:	72463e22 54526565 4820534f 70656d6f     ">FreeRTOS Homep
   1afc0:	3c656761 203e612f 7c3e623c 3e622f3c     age</a> <b>|</b>
   1afd0:	20613c20 66657268 6f69223d 7468732e      <a href="io.sht
   1afe0:	3e226c6d 2f3c4f49 3c203e61 3c7c3e62     ml">IO</a> <b>|<
   1aff0:	203e622f 6820613c 3d666572 676f6c22     /b> <a href="log
   1b000:	706a2e6f 333e2267 6a204b37 2f3c6770     o.jpg">37K jpg</
   1b010:	0a0d3e61 3e72623c 0d3e703c 72683c0a     a>..<br><p>..<hr
   1b020:	3c0a0d3e 454c3e62 6e612044 434c2064     >..<b>LED and LC
   1b030:	4f492044 3e622f3c 3e72623c 0a0d0a0d     D IO</b><br>....
   1b040:	0d3e703c 550a0d0a 74206573 63206568     <p>....Use the c
   1b050:	6b636568 786f6220 206f7420 6e727574     heck box to turn
   1b060:	206e6f20 6f20726f 4c206666 34204445      on or off LED 4
   1b070:	6874202c 63206e65 6b63696c 70552220     , then click "Up
   1b080:	65746164 224f4920 0d0a0d2e 3c0a0d0a     date IO".......<
   1b090:	0a0d3e70 726f663c 616e206d 223d656d     p>..<form name="
   1b0a0:	726f4661 6120226d 6f697463 2f223d6e     aForm" action="/
   1b0b0:	732e6f69 6c6d7468 656d2022 646f6874     io.shtml" method
   1b0c0:	6567223d 0d3e2274 2021250a 2d64656c     ="get">..%! led-
   1b0d0:	0a0d6f69 0d3e703c 6e693c0a 20747570     io..<p>..<input 
   1b0e0:	65707974 7573223d 74696d62 61762022     type="submit" va
   1b0f0:	3d65756c 64705522 20657461 3e224f49     lue="Update IO">
   1b100:	2f3c0a0d 6d726f66 3c0a0d3e 3c3e7262     ..</form>..<br><
   1b110:	0a0d3e70 6f662f3c 0d3e746e 622f3c0a     p>..</font>..</b
   1b120:	3e79646f 2f3c0a0d 6c6d7468 0d0a0d3e     ody>..</html>...
   1b130:	0000000a                                ....

0001b134 <data_runtime_shtml>:
   1b134:	6e75722f 656d6974 7468732e 3c006c6d     /runtime.shtml.<
   1b144:	434f4421 45505954 4d544820 5550204c     !DOCTYPE HTML PU
   1b154:	43494c42 2f2d2220 4333572f 54442f2f     BLIC "-//W3C//DT
   1b164:	54482044 34204c4d 2031302e 6e617254     D HTML 4.01 Tran
   1b174:	69746973 6c616e6f 4e452f2f 68222022     sitional//EN" "h
   1b184:	3a707474 77772f2f 33772e77 67726f2e     ttp://www.w3.org
   1b194:	2f52542f 6c6d7468 6f6c2f34 2e65736f     /TR/html4/loose.
   1b1a4:	22647464 3c0a0d3e 6c6d7468 200a0d3e     dtd">..<html>.. 
   1b1b4:	65683c20 0d3e6461 2020200a 69743c20      <head>..    <ti
   1b1c4:	3e656c74 65657246 534f5452 67726f2e     tle>FreeRTOS.org
   1b1d4:	50497520 42455720 72657320 20726576      uIP WEB server 
   1b1e4:	6f6d6564 69742f3c 3e656c74 20200a0d     demo</title>..  
   1b1f4:	65682f3c 0d3e6461 3c20200a 59444f42     </head>..  <BODY
   1b204:	4c6e6f20 3d64616f 6e697722 2e776f64      onLoad="window.
   1b214:	54746573 6f656d69 26287475 746f7571     setTimeout(&quot
   1b224:	636f6c3b 6f697461 72682e6e 273d6665     ;location.href='
   1b234:	746e7572 2e656d69 6d746873 7126276c     runtime.shtml'&q
   1b244:	3b746f75 3030322c 3e222930 663c0a0d     uot;,2000)">..<f
   1b254:	20746e6f 65636166 7261223d 226c6169     ont face="arial"
   1b264:	3c0a0d3e 72682061 223d6665 65646e69     >..<a href="inde
   1b274:	68732e78 226c6d74 7361543e 7453206b     x.shtml">Task St
   1b284:	3c737461 203e612f 7c3e623c 3e622f3c     ats</a> <b>|</b>
   1b294:	20613c20 66657268 7572223d 6d69746e      <a href="runtim
   1b2a4:	68732e65 226c6d74 6e75523e 6d695420     e.shtml">Run Tim
   1b2b4:	74532065 3c737461 203e612f 7c3e623c     e Stats</a> <b>|
   1b2c4:	3e622f3c 20613c20 66657268 7473223d     </b> <a href="st
   1b2d4:	2e737461 6d746873 543e226c 53205043     ats.shtml">TCP S
   1b2e4:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   1b2f4:	613c203e 65726820 74223d66 732e7063     > <a href="tcp.s
   1b304:	6c6d7468 6f433e22 63656e6e 6e6f6974     html">Connection
   1b314:	612f3c73 623c203e 2f3c7c3e 3c203e62     s</a> <b>|</b> <
   1b324:	72682061 223d6665 70747468 772f2f3a     a href="http://w
   1b334:	662e7777 72656572 2e736f74 2f67726f     ww.freertos.org/
   1b344:	72463e22 54526565 4820534f 70656d6f     ">FreeRTOS Homep
   1b354:	3c656761 203e612f 7c3e623c 3e622f3c     age</a> <b>|</b>
   1b364:	20613c20 66657268 6f69223d 7468732e      <a href="io.sht
   1b374:	3e226c6d 2f3c4f49 3c203e61 3c7c3e62     ml">IO</a> <b>|<
   1b384:	203e622f 6820613c 3d666572 676f6c22     /b> <a href="log
   1b394:	706a2e6f 333e2267 6a204b37 2f3c6770     o.jpg">37K jpg</
   1b3a4:	0a0d3e61 3e72623c 0d3e703c 72683c0a     a>..<br><p>..<hr
   1b3b4:	3c0a0d3e 3c3e7262 0a0d3e70 3e32683c     >..<br><p>..<h2>
   1b3c4:	2d6e7552 656d6974 61747320 74736974     Run-time statist
   1b3d4:	3c736369 3e32682f 61500a0d 77206567     ics</h2>..Page w
   1b3e4:	206c6c69 72666572 20687365 72657665     ill refresh ever
   1b3f4:	20322079 6f636573 2e73646e 0d3e703c     y 2 seconds.<p>.
   1b404:	6f663c0a 6620746e 3d656361 756f6322     .<font face="cou
   1b414:	72656972 703c3e22 543e6572 206b7361     rier"><pre>Task 
   1b424:	20202020 20202020 41202020 54207362                Abs T
   1b434:	20656d69 20202020 54202520 3c656d69     ime      % Time<
   1b444:	2a3e7262 2a2a2a2a 2a2a2a2a 2a2a2a2a     br>*************
   1b454:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b464:	2a2a2a2a 2a2a2a2a 3c2a2a2a 0d3e7262     ***********<br>.
   1b474:	2021250a 2d6e7572 656d6974 2f3c0a0d     .%! run-time..</
   1b484:	3e657270 6f662f3c 0d3e746e 662f3c0a     pre></font>..</f
   1b494:	3e746e6f 2f3c0a0d 79646f62 3c0a0d3e     ont>..</body>..<
   1b4a4:	6d74682f 0a0d3e6c 00000a0d              /html>......

0001b4b0 <data_smoothie_min_js>:
   1b4b0:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   1b4c0:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   1b4d0:	72617620 3d207420 65207b20 6e657478      var t = { exten
   1b4e0:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   1b4f0:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   1b500:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   1b510:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   1b520:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   1b530:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   1b540:	2020200a 20202020 20202020 20202020     .               
   1b550:	726f6620 61762820 20692072 61206e69      for (var i in a
   1b560:	6d756772 73746e65 295d655b 67726120     rguments[e]) arg
   1b570:	6e656d75 655b7374 61682e5d 6e774f73     uments[e].hasOwn
   1b580:	706f7250 79747265 20296928 28202626     Property(i) && (
   1b590:	6a626f22 22746365 203d3d20 65707974     "object" == type
   1b5a0:	6120666f 6d756772 73746e65 5b5d655b     of arguments[e][
   1b5b0:	3f205d69 67726120 6e656d75 655b7374     i] ? arguments[e
   1b5c0:	5d695b5d 736e6920 636e6174 20666f65     ][i] instanceof 
   1b5d0:	61727241 203f2079 75677261 746e656d     Array ? argument
   1b5e0:	5d305b73 205d695b 7261203d 656d7567     s[0][i] = argume
   1b5f0:	5b73746e 695b5d65 203a205d 75677261     nts[e][i] : argu
   1b600:	746e656d 5d305b73 205d695b 2e74203d     ments[0][i] = t.
   1b610:	65747865 6128646e 6d756772 73746e65     extend(arguments
   1b620:	5b5d305b 202c5d69 75677261 746e656d     [0][i], argument
   1b630:	5d655b73 295d695b 61203a20 6d756772     s[e][i]) : argum
   1b640:	73746e65 5b5d305b 3d205d69 67726120     ents[0][i] = arg
   1b650:	6e656d75 655b7374 5d695b5d 72203b29     uments[e][i]); r
   1b660:	72757465 7261206e 656d7567 5b73746e     eturn arguments[
   1b670:	7d205d30 0a3b7d20 2020200a 6e756620     0] } };..    fun
   1b680:	6f697463 2869206e 7b202965 69687420     ction i(e) { thi
   1b690:	706f2e73 6e6f6974 203d2073 78652e74     s.options = t.ex
   1b6a0:	646e6574 2c7d7b28 642e6920 75616665     tend({}, i.defau
   1b6b0:	704f746c 6e6f6974 65202c73 74202c29     ltOptions, e), t
   1b6c0:	2e736968 61656c63 20292872 200a0a7d     his.clear() }.. 
   1b6d0:	66202020 74636e75 206e6f69 29652861        function a(e)
   1b6e0:	74207b20 2e736968 6974706f 20736e6f      { this.options 
   1b6f0:	2e74203d 65747865 7b28646e 61202c7d     = t.extend({}, a
   1b700:	6665642e 746c7561 72616843 74704f74     .defaultChartOpt
   1b710:	736e6f69 2965202c 6874202c 732e7369     ions, e), this.s
   1b720:	65697265 74655373 5b203d20 74202c5d     eriesSet = [], t
   1b730:	2e736968 72727563 56746e65 65756c61     his.currentValue
   1b740:	676e6152 203d2065 74202c31 2e736968     Range = 1, this.
   1b750:	72727563 56746e65 694d7369 6c61566e     currentVisMinVal
   1b760:	3d206575 202c3020 73696874 73616c2e     ue = 0, this.las
   1b770:	6e655274 54726564 4d656d69 696c6c69     tRenderTimeMilli
   1b780:	203d2073 0a7d2030 20202020 65642e69     s = 0 }.    i.de
   1b790:	6c756166 74704f74 736e6f69 7b203d20     faultOptions = {
   1b7a0:	73657220 6f427465 73646e75 65746e49      resetBoundsInte
   1b7b0:	6c617672 6533203a 72202c33 74657365     rval: 3e3, reset
   1b7c0:	6e756f42 203a7364 7d203021 2e69202c     Bounds: !0 }, i.
   1b7d0:	746f7270 7079746f 6c632e65 20726165     prototype.clear 
   1b7e0:	7566203d 6974636e 29286e6f 74207b20     = function() { t
   1b7f0:	2e736968 61746164 5b203d20 74202c5d     his.data = [], t
   1b800:	2e736968 5678616d 65756c61 4e203d20     his.maxValue = N
   1b810:	65626d75 614e2e72 74202c4e 2e736968     umber.NaN, this.
   1b820:	566e696d 65756c61 4e203d20 65626d75     minValue = Numbe
   1b830:	614e2e72 2c7d204e 702e6920 6f746f72     r.NaN }, i.proto
   1b840:	65707974 7365722e 6f427465 73646e75     type.resetBounds
   1b850:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   1b860:	28206669 73696874 7461642e 656c2e61     if (this.data.le
   1b870:	6874676e 207b2029 73696874 78616d2e     ngth) { this.max
   1b880:	756c6156 203d2065 73696874 7461642e     Value = this.dat
   1b890:	5d305b61 2c5d315b 69687420 696d2e73     a[0][1], this.mi
   1b8a0:	6c61566e 3d206575 69687420 61642e73     nValue = this.da
   1b8b0:	305b6174 5d315b5d 6f66203b 76282072     ta[0][1]; for (v
   1b8c0:	65207261 31203d20 2065203b 6874203c     ar e = 1; e < th
   1b8d0:	642e7369 2e617461 676e656c 203b6874     is.data.length; 
   1b8e0:	3d2b2065 20293120 6176207b 20742072     e += 1) { var t 
   1b8f0:	6874203d 642e7369 5b617461 315b5d65     = this.data[e][1
   1b900:	200a3b5d 20202020 20202020 20202020     ];.             
   1b910:	74202020 74203e20 2e736968 5678616d        t > this.maxV
   1b920:	65756c61 20262620 69687428 616d2e73     alue && (this.ma
   1b930:	6c615678 3d206575 2c297420 3c207420     xValue = t), t <
   1b940:	69687420 696d2e73 6c61566e 26206575      this.minValue &
   1b950:	74282026 2e736968 566e696d 65756c61     & (this.minValue
   1b960:	74203d20 207d2029 6c65207d 74206573      = t) } } else t
   1b970:	2e736968 5678616d 65756c61 4e203d20     his.maxValue = N
   1b980:	65626d75 614e2e72 74202c4e 2e736968     umber.NaN, this.
   1b990:	566e696d 65756c61 4e203d20 65626d75     minValue = Numbe
   1b9a0:	614e2e72 2c7d204e 702e6920 6f746f72     r.NaN }, i.proto
   1b9b0:	65707974 7070612e 20646e65 7566203d     type.append = fu
   1b9c0:	6974636e 65286e6f 2c74202c 20296920     nction(e, t, i) 
   1b9d0:	6f66207b 76282072 61207261 74203d20     { for (var a = t
   1b9e0:	2e736968 61746164 6e656c2e 20687467     his.data.length 
   1b9f0:	3b31202d 3e206120 2030203d 74202626     - 1; a >= 0 && t
   1ba00:	2e736968 61746164 5b5d615b 3e205d30     his.data[a][0] >
   1ba10:	293b6520 2d206120 3b31203d 31202d20      e;) a -= 1; - 1
   1ba20:	3d3d3d20 3f206120 69687420 61642e73      === a ? this.da
   1ba30:	732e6174 63696c70 2c302865 202c3020     ta.splice(0, 0, 
   1ba40:	202c655b 20295d74 6874203a 642e7369     [e, t]) : this.d
   1ba50:	2e617461 676e656c 3e206874 26203020     ata.length > 0 &
   1ba60:	68742026 642e7369 5b617461 305b5d61     & this.data[a][0
   1ba70:	3d3d205d 2065203d 2069203f 7428203f     ] === e ? i ? (t
   1ba80:	2e736968 61746164 5b5d615b 2b205d31     his.data[a][1] +
   1ba90:	2c74203d 3d207420 69687420 61642e73     = t, t = this.da
   1baa0:	615b6174 5d315b5d 203a2029 73696874     ta[a][1]) : this
   1bab0:	7461642e 5d615b61 205d315b 2074203d     .data[a][1] = t 
   1bac0:	2061203a 6874203c 642e7369 2e617461     : a < this.data.
   1bad0:	676e656c 2d206874 3f203120 69687420     length - 1 ? thi
   1bae0:	61642e73 732e6174 63696c70 20612865     s.data.splice(a 
   1baf0:	2c31202b 202c3020 202c655b 20295d74     + 1, 0, [e, t]) 
   1bb00:	6874203a 642e7369 2e617461 68737570     : this.data.push
   1bb10:	2c655b28 295d7420 6874202c 6d2e7369     ([e, t]), this.m
   1bb20:	61567861 2065756c 7369203d 284e614e     axValue = isNaN(
   1bb30:	73696874 78616d2e 756c6156 3f202965     this.maxValue) ?
   1bb40:	3a207420 74614d20 616d2e68 68742878      t : Math.max(th
   1bb50:	6d2e7369 61567861 2c65756c 2c297420     is.maxValue, t),
   1bb60:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   1bb70:	4e736920 74284e61 2e736968 566e696d      isNaN(this.minV
   1bb80:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   1bb90:	6e696d2e 69687428 696d2e73 6c61566e     .min(this.minVal
   1bba0:	202c6575 7d202974 2e69202c 746f7270     ue, t) }, i.prot
   1bbb0:	7079746f 72642e65 6c4f706f 74614464     otype.dropOldDat
   1bbc0:	203d2061 636e7566 6e6f6974 202c6528     a = function(e, 
   1bbd0:	7b202974 726f6620 61762820 20692072     t) { for (var i 
   1bbe0:	3b30203d 69687420 61642e73 6c2e6174     = 0; this.data.l
   1bbf0:	74676e65 202d2068 3d3e2069 26207420     ength - i >= t &
   1bc00:	68742026 642e7369 5b617461 202b2069     & this.data[i + 
   1bc10:	305b5d31 203c205d 20293b65 3d2b2069     1][0] < e;) i +=
   1bc20:	0a3b3120 20202020 20202020 3d212030      1;.        0 !=
   1bc30:	2069203d 74202626 2e736968 61746164     = i && this.data
   1bc40:	6c70732e 28656369 69202c30 2c7d2029     .splice(0, i) },
   1bc50:	642e6120 75616665 6843746c 4f747261      a.defaultChartO
   1bc60:	6f697470 3d20736e 6d207b20 696c6c69     ptions = { milli
   1bc70:	72655073 65786950 32203a6c 65202c30     sPerPixel: 20, e
   1bc80:	6c62616e 69704465 6c616353 3a676e69     nableDpiScaling:
   1bc90:	2c302120 694d7920 726f466e 7474616d      !0, yMinFormatt
   1bca0:	203a7265 636e7566 6e6f6974 202c6528     er: function(e, 
   1bcb0:	7b202974 74657220 206e7275 73726170     t) { return pars
   1bcc0:	6f6c4665 65287461 6f742e29 65786946     eFloat(e).toFixe
   1bcd0:	29742864 202c7d20 78614d79 6d726f46     d(t) }, yMaxForm
   1bce0:	65747461 66203a72 74636e75 286e6f69     atter: function(
   1bcf0:	74202c65 207b2029 75746572 70206e72     e, t) { return p
   1bd00:	65737261 616f6c46 29652874 466f742e     arseFloat(e).toF
   1bd10:	64657869 20297428 6d202c7d 61567861     ixed(t) }, maxVa
   1bd20:	5365756c 656c6163 2c31203a 6e696d20     lueScale: 1, min
   1bd30:	756c6156 61635365 203a656c 69202c31     ValueScale: 1, i
   1bd40:	7265746e 616c6f70 6e6f6974 6222203a     nterpolation: "b
   1bd50:	65697a65 202c2272 6c616373 6f6d5365     ezier", scaleSmo
   1bd60:	6968746f 203a676e 3532312e 616d202c     othing: .125, ma
   1bd70:	74614478 74655361 676e654c 203a6874     xDataSetLength: 
   1bd80:	73202c32 6c6f7263 6361426c 7261776b     2, scrollBackwar
   1bd90:	203a7364 202c3121 64697267 207b203a     ds: !1, grid: { 
   1bda0:	6c6c6966 6c797453 22203a65 30303023     fillStyle: "#000
   1bdb0:	22303030 7473202c 656b6f72 6c797453     000", strokeStyl
   1bdc0:	22203a65 37373723 22373737 696c202c     e: "#777777", li
   1bdd0:	6957656e 3a687464 202c3120 72616873     neWidth: 1, shar
   1bde0:	6e694c70 203a7365 202c3121 6c6c696d     pLines: !1, mill
   1bdf0:	65507369 6e694c72 31203a65 202c3365     isPerLine: 1e3, 
   1be00:	74726576 6c616369 74636553 736e6f69     verticalSections
   1be10:	2c32203a 726f6220 56726564 62697369     : 2, borderVisib
   1be20:	203a656c 7d203021 616c202c 736c6562     le: !0 }, labels
   1be30:	207b203a 6c6c6966 6c797453 22203a65     : { fillStyle: "
   1be40:	66666623 22666666 6964202c 6c626173     #ffffff", disabl
   1be50:	203a6465 202c3121 746e6f66 657a6953     ed: !1, fontSize
   1be60:	3031203a 6f66202c 6146746e 796c696d     : 10, fontFamily
   1be70:	6d22203a 736f6e6f 65636170 70202c22     : "monospace", p
   1be80:	69636572 6e6f6973 2032203a 68202c7d     recision: 2 }, h
   1be90:	7a69726f 61746e6f 6e694c6c 203a7365     orizontalLines: 
   1bea0:	7d205d5b 2e61202c 6d696e41 43657461     [] }, a.AnimateC
   1beb0:	61706d6f 69626974 7974696c 7b203d20     ompatibility = {
   1bec0:	71657220 74736575 6d696e41 6f697461      requestAnimatio
   1bed0:	6172466e 203a656d 636e7566 6e6f6974     nFrame: function
   1bee0:	202c6528 7b202974 74657220 206e7275     (e, t) { return 
   1bef0:	6e697728 2e776f64 75716572 41747365     (window.requestA
   1bf00:	616d696e 6e6f6974 6d617246 7c7c2065     nimationFrame ||
   1bf10:	6e697720 2e776f64 6b626577 65527469      window.webkitRe
   1bf20:	73657571 696e4174 6974616d 72466e6f     questAnimationFr
   1bf30:	20656d61 77207c7c 6f646e69 6f6d2e77     ame || window.mo
   1bf40:	7165527a 74736575 6d696e41 6f697461     zRequestAnimatio
   1bf50:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   1bf60:	65526f2e 73657571 696e4174 6974616d     .oRequestAnimati
   1bf70:	72466e6f 20656d61 77207c7c 6f646e69     onFrame || windo
   1bf80:	736d2e77 75716552 41747365 616d696e     w.msRequestAnima
   1bf90:	6e6f6974 6d617246 7c7c2065 6e756620     tionFrame || fun
   1bfa0:	6f697463 2965286e 72207b20 72757465     ction(e) { retur
   1bfb0:	6977206e 776f646e 7465732e 656d6954     n window.setTime
   1bfc0:	2874756f 636e7566 6e6f6974 7b202928     out(function() {
   1bfd0:	28286520 2077656e 65746144 65672e29      e((new Date).ge
   1bfe0:	6d695474 29292865 202c7d20 20293631     tTime()) }, 16) 
   1bff0:	632e297d 286c6c61 646e6977 202c776f     }).call(window, 
   1c000:	74202c65 2c7d2029 6e616320 416c6563     e, t) }, cancelA
   1c010:	616d696e 6e6f6974 6d617246 66203a65     nimationFrame: f
   1c020:	74636e75 286e6f69 7b202965 74657220     unction(e) { ret
   1c030:	206e7275 6e697728 2e776f64 636e6163     urn (window.canc
   1c040:	6e416c65 74616d69 466e6f69 656d6172     elAnimationFrame
   1c050:	207c7c20 636e7566 6e6f6974 20296528      || function(e) 
   1c060:	6c63207b 54726165 6f656d69 65287475     { clearTimeout(e
   1c070:	297d2029 6c61632e 6977286c 776f646e     ) }).call(window
   1c080:	2965202c 7d207d20 2e61202c 61666564     , e) } }, a.defa
   1c090:	53746c75 65697265 65725073 746e6573     ultSeriesPresent
   1c0a0:	6f697461 74704f6e 736e6f69 7b203d20     ationOptions = {
   1c0b0:	6e696c20 64695765 203a6874 73202c31      lineWidth: 1, s
   1c0c0:	6b6f7274 79745365 203a656c 66662322     trokeStyle: "#ff
   1c0d0:	66666666 2c7d2022 702e6120 6f746f72     ffff" }, a.proto
   1c0e0:	65707974 6464612e 656d6954 69726553     type.addTimeSeri
   1c0f0:	3d207365 6e756620 6f697463 2c65286e     es = function(e,
   1c100:	20296920 6874207b 732e7369 65697265      i) { this.serie
   1c110:	74655373 7375702e 207b2868 656d6974     sSet.push({ time
   1c120:	69726553 203a7365 6f202c65 6f697470     Series: e, optio
   1c130:	203a736e 78652e74 646e6574 2c7d7b28     ns: t.extend({},
   1c140:	642e6120 75616665 6553746c 73656972      a.defaultSeries
   1c150:	73657250 61746e65 6e6f6974 6974704f     PresentationOpti
   1c160:	2c736e6f 20296920 202c297d 706f2e65     ons, i) }), e.op
   1c170:	6e6f6974 65722e73 42746573 646e756f     tions.resetBound
   1c180:	26262073 6f2e6520 6f697470 722e736e     s && e.options.r
   1c190:	74657365 6e756f42 6e497364 76726574     esetBoundsInterv
   1c1a0:	3e206c61 26203020 65282026 7365722e     al > 0 && (e.res
   1c1b0:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   1c1c0:	6573203d 746e4974 61767265 7566286c     = setInterval(fu
   1c1d0:	6974636e 29286e6f 65207b20 7365722e     nction() { e.res
   1c1e0:	6f427465 73646e75 7d202928 2e65202c     etBounds() }, e.
   1c1f0:	6974706f 2e736e6f 65736572 756f4274     options.resetBou
   1c200:	4973646e 7265746e 296c6176 2c7d2029     ndsInterval)) },
   1c210:	702e6120 6f746f72 65707974 6d65722e      a.prototype.rem
   1c220:	5465766f 53656d69 65697265 203d2073     oveTimeSeries = 
   1c230:	636e7566 6e6f6974 20296528 6f66207b     function(e) { fo
   1c240:	76282072 74207261 74203d20 2e736968     r (var t = this.
   1c250:	69726573 65537365 656c2e74 6874676e     seriesSet.length
   1c260:	2069202c 3b30203d 3c206920 203b7420     , i = 0; i < t; 
   1c270:	3d2b2069 0a293120 20202020 20202020     i += 1).        
   1c280:	20202020 28206669 73696874 7265732e         if (this.ser
   1c290:	53736569 695b7465 69742e5d 6553656d     iesSet[i].timeSe
   1c2a0:	73656972 3d3d3d20 20296520 6874207b     ries === e) { th
   1c2b0:	732e7369 65697265 74655373 6c70732e     is.seriesSet.spl
   1c2c0:	28656369 31202c69 62203b29 6b616572     ice(i, 1); break
   1c2d0:	200a7d20 20202020 65202020 7365722e      }.        e.res
   1c2e0:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   1c2f0:	63202626 7261656c 65746e49 6c617672     && clearInterval
   1c300:	722e6528 74657365 6e756f42 69547364     (e.resetBoundsTi
   1c310:	4972656d 7d202964 2e61202c 746f7270     merId) }, a.prot
   1c320:	7079746f 65672e65 6d695474 72655365     otype.getTimeSer
   1c330:	4f736569 6f697470 3d20736e 6e756620     iesOptions = fun
   1c340:	6f697463 2965286e 66207b20 2820726f     ction(e) { for (
   1c350:	20726176 203d2074 73696874 7265732e     var t = this.ser
   1c360:	53736569 6c2e7465 74676e65 69202c68     iesSet.length, i
   1c370:	30203d20 2069203b 3b74203c 2b206920      = 0; i < t; i +
   1c380:	2931203d 2020200a 20202020 20202020     = 1).           
   1c390:	20666920 69687428 65732e73 73656972      if (this.series
   1c3a0:	5b746553 742e5d69 53656d69 65697265     Set[i].timeSerie
   1c3b0:	3d3d2073 2965203d 74657220 206e7275     s === e) return 
   1c3c0:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   1c3d0:	706f2e5d 6e6f6974 2c7d2073 702e6120     ].options }, a.p
   1c3e0:	6f746f72 65707974 6972622e 6f54676e     rototype.bringTo
   1c3f0:	6e6f7246 203d2074 636e7566 6e6f6974     Front = function
   1c400:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   1c410:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   1c420:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   1c430:	3c206920 203b7420 3d2b2069 0a293120      i < t; i += 1).
   1c440:	20202020 20202020 20202020 28206669                 if (
   1c450:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   1c460:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   1c470:	20296520 6176207b 20612072 6874203d      e) { var a = th
   1c480:	732e7369 65697265 74655373 6c70732e     is.seriesSet.spl
   1c490:	28656369 31202c69 200a3b29 20202020     ice(i, 1);.     
   1c4a0:	20202020 20202020 74202020 2e736968                this.
   1c4b0:	69726573 65537365 75702e74 61286873     seriesSet.push(a
   1c4c0:	295d305b 7262203b 206b6165 2c7d207d     [0]); break } },
   1c4d0:	702e6120 6f746f72 65707974 7274732e      a.prototype.str
   1c4e0:	546d6165 203d206f 636e7566 6e6f6974     eamTo = function
   1c4f0:	202c6528 7b202974 69687420 61632e73     (e, t) { this.ca
   1c500:	7361766e 65203d20 6874202c 642e7369     nvas = e, this.d
   1c510:	79616c65 74203d20 6874202c 732e7369     elay = t, this.s
   1c520:	74726174 7d202928 2e61202c 746f7270     tart() }, a.prot
   1c530:	7079746f 65722e65 657a6973 66203d20     otype.resize = f
   1c540:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   1c550:	73696874 74706f2e 736e6f69 616e652e     this.options.ena
   1c560:	44656c62 63536970 6e696c61 26262067     bleDpiScaling &&
   1c570:	6e697720 20776f64 31202626 3d3d2120      window && 1 !==
   1c580:	6e697720 2e776f64 69766564 69506563      window.devicePi
   1c590:	526c6578 6f697461 207b2029 20726176     xelRatio) { var 
   1c5a0:	203d2065 646e6977 642e776f 63697665     e = window.devic
   1c5b0:	78695065 61526c65 2c6f6974 2020200a     ePixelRatio,.   
   1c5c0:	20202020 20202020 20202020 3d207420                  t =
   1c5d0:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   1c5e0:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   1c5f0:	22286574 74646977 29292268 20200a2c     te("width")),.  
   1c600:	20202020 20202020 20202020 20692020                   i 
   1c610:	6170203d 49657372 7428746e 2e736968     = parseInt(this.
   1c620:	766e6163 672e7361 74417465 62697274     canvas.getAttrib
   1c630:	28657475 69656822 22746867 0a3b2929     ute("height"));.
   1c640:	20202020 20202020 20202020 73696874                 this
   1c650:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   1c660:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   1c670:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   1c680:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   1c690:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   1c6a0:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   1c6b0:	732e7361 74417465 62697274 28657475     as.setAttribute(
   1c6c0:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   1c6d0:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   1c6e0:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   1c6f0:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   1c700:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   1c710:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1c720:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1c730:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   1c740:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   1c750:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   1c760:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   1c770:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   1c780:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   1c790:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   1c7a0:	7465732e 72747441 74756269 68222865     .setAttribute("h
   1c7b0:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   1c7c0:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   1c7d0:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   1c7e0:	732e7361 656c7974 6965682e 20746867     as.style.height 
   1c7f0:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   1c800:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1c810:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1c820:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   1c830:	79746f74 732e6570 74726174 66203d20     totype.start = f
   1c840:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   1c850:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   1c860:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   1c870:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   1c880:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   1c890:	6c696269 2e797469 75716572 41747365     ibility.requestA
   1c8a0:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   1c8b0:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   1c8c0:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   1c8d0:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   1c8e0:	7428646e 29736968 20200a3b 20202020     nd(this);.      
   1c8f0:	20202020 28652020 207d2029 61202c7d           e() } }, a
   1c900:	6f72702e 79746f74 732e6570 20706f74     .prototype.stop 
   1c910:	7566203d 6974636e 29286e6f 74207b20     = function() { t
   1c920:	2e736968 6d617266 26262065 2e612820     his.frame && (a.
   1c930:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   1c940:	7974696c 6e61632e 416c6563 616d696e     lity.cancelAnima
   1c950:	6e6f6974 6d617246 68742865 662e7369     tionFrame(this.f
   1c960:	656d6172 64202c29 74656c65 68742065     rame), delete th
   1c970:	662e7369 656d6172 2c7d2029 702e6120     is.frame) }, a.p
   1c980:	6f746f72 65707974 6470752e 56657461     rototype.updateV
   1c990:	65756c61 676e6152 203d2065 636e7566     alueRange = func
   1c9a0:	6e6f6974 7b202928 726f6620 61762820     tion() { for (va
   1c9b0:	20652072 6874203d 6f2e7369 6f697470     r e = this.optio
   1c9c0:	202c736e 203d2074 626d754e 4e2e7265     ns, t = Number.N
   1c9d0:	202c4e61 203d2069 626d754e 4e2e7265     aN, i = Number.N
   1c9e0:	202c4e61 203d2061 61203b30 74203c20     aN, a = 0; a < t
   1c9f0:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   1ca00:	6874676e 2061203b 31203d2b 207b2029     ngth; a += 1) { 
   1ca10:	20726176 203d2073 73696874 7265732e     var s = this.ser
   1ca20:	53736569 615b7465 69742e5d 6553656d     iesSet[a].timeSe
   1ca30:	73656972 20200a3b 20202020 20202020     ries;.          
   1ca40:	73692020 284e614e 616d2e73 6c615678       isNaN(s.maxVal
   1ca50:	20296575 28207c7c 203d2074 614e7369     ue) || (t = isNa
   1ca60:	2974284e 73203f20 78616d2e 756c6156     N(t) ? s.maxValu
   1ca70:	203a2065 6874614d 78616d2e 202c7428     e : Math.max(t, 
   1ca80:	616d2e73 6c615678 29296575 7369202c     s.maxValue)), is
   1ca90:	284e614e 696d2e73 6c61566e 20296575     NaN(s.minValue) 
   1caa0:	28207c7c 203d2069 614e7369 2969284e     || (i = isNaN(i)
   1cab0:	73203f20 6e696d2e 756c6156 203a2065      ? s.minValue : 
   1cac0:	6874614d 6e696d2e 202c6928 696d2e73     Math.min(i, s.mi
   1cad0:	6c61566e 29296575 69207d20 6e282066     nValue)) } if (n
   1cae0:	206c6c75 65203d21 78616d2e 756c6156     ull != e.maxValu
   1caf0:	203f2065 203d2074 616d2e65 6c615678     e ? t = e.maxVal
   1cb00:	3a206575 2a207420 2e65203d 5678616d     ue : t *= e.maxV
   1cb10:	65756c61 6c616353 6e202c65 206c6c75     alueScale, null 
   1cb20:	65203d21 6e696d2e 756c6156 203f2065     != e.minValue ? 
   1cb30:	203d2069 696d2e65 6c61566e 3a206575     i = e.minValue :
   1cb40:	2d206920 614d203d 612e6874 69287362      i -= Math.abs(i
   1cb50:	65202a20 6e696d2e 756c6156 61635365      * e.minValueSca
   1cb60:	2d20656c 2c296920 69687420 706f2e73     le - i), this.op
   1cb70:	6e6f6974 52792e73 65676e61 636e7546     tions.yRangeFunc
   1cb80:	6e6f6974 207b2029 20726176 203d206e     tion) { var n = 
   1cb90:	73696874 74706f2e 736e6f69 6152792e     this.options.yRa
   1cba0:	4665676e 74636e75 286e6f69 696d207b     ngeFunction({ mi
   1cbb0:	69203a6e 616d202c 74203a78 3b297d20     n: i, max: t });
   1cbc0:	2020200a 20202020 20202020 3d206920     .            i =
   1cbd0:	6d2e6e20 202c6e69 203d2074 616d2e6e      n.min, t = n.ma
   1cbe0:	207d2078 28206669 4e736921 74284e61     x } if (!isNaN(t
   1cbf0:	26262029 73692120 284e614e 20292969     ) && !isNaN(i)) 
   1cc00:	6176207b 20722072 2074203d 2069202d     { var r = t - i 
   1cc10:	6874202d 632e7369 65727275 6156746e     - this.currentVa
   1cc20:	5265756c 65676e61 20200a2c 20202020     lueRange,.      
   1cc30:	20202020 20202020 206c2020 2069203d               l = i 
   1cc40:	6874202d 632e7369 65727275 6956746e     - this.currentVi
   1cc50:	6e694d73 756c6156 200a3b65 20202020     sMinValue;.     
   1cc60:	20202020 74202020 2e736968 6e417369            this.isAn
   1cc70:	74616d69 53676e69 656c6163 4d203d20     imatingScale = M
   1cc80:	2e687461 28736261 3e202972 20312e20     ath.abs(r) > .1 
   1cc90:	4d207c7c 2e687461 28736261 3e20296c     || Math.abs(l) >
   1cca0:	2c312e20 69687420 75632e73 6e657272      .1, this.curren
   1ccb0:	6c615674 61526575 2065676e 65203d2b     tValueRange += e
   1ccc0:	6163732e 6d53656c 68746f6f 20676e69     .scaleSmoothing 
   1ccd0:	2c72202a 69687420 75632e73 6e657272     * r, this.curren
   1cce0:	73695674 566e694d 65756c61 203d2b20     tVisMinValue += 
   1ccf0:	63732e65 53656c61 746f6f6d 676e6968     e.scaleSmoothing
   1cd00:	6c202a20 200a7d20 20202020 74202020      * l }.        t
   1cd10:	2e736968 756c6176 6e615265 3d206567     his.valueRange =
   1cd20:	6d207b20 203a6e69 6d202c69 203a7861      { min: i, max: 
   1cd30:	207d2074 61202c7d 6f72702e 79746f74     t } }, a.prototy
   1cd40:	722e6570 65646e65 203d2072 636e7566     pe.render = func
   1cd50:	6e6f6974 202c6528 7b202974 72617620     tion(e, t) { var
   1cd60:	3d206920 656e2820 61442077 2e296574      i = (new Date).
   1cd70:	54746567 28656d69 69203b29 21282066     getTime(); if (!
   1cd80:	73696874 4173692e 616d696e 676e6974     this.isAnimating
   1cd90:	6c616353 7b202965 72617620 3d206120     Scale) { var a =
   1cda0:	74614d20 696d2e68 6531286e 202f2033      Math.min(1e3 / 
   1cdb0:	74202c36 2e736968 6974706f 2e736e6f     6, this.options.
   1cdc0:	6c6c696d 65507369 78695072 3b296c65     millisPerPixel);
   1cdd0:	20666920 2d206928 69687420 616c2e73      if (i - this.la
   1cde0:	65527473 7265646e 656d6954 6c6c694d     stRenderTimeMill
   1cdf0:	3c207369 20296120 75746572 7d206e72     is < a) return }
   1ce00:	2020200a 20202020 69687420 65722e73     .        this.re
   1ce10:	657a6973 202c2928 73696874 73616c2e     size(), this.las
   1ce20:	6e655274 54726564 4d656d69 696c6c69     tRenderTimeMilli
   1ce30:	203d2073 65202c69 65203d20 207c7c20     s = i, e = e || 
   1ce40:	73696874 6e61632e 2c736176 3d207420     this.canvas, t =
   1ce50:	7c207420 2069207c 7428202d 2e736968      t || i - (this.
   1ce60:	616c6564 7c7c2079 2c293020 2d207420     delay || 0), t -
   1ce70:	2074203d 68742025 6f2e7369 6f697470     = t % this.optio
   1ce80:	6d2e736e 696c6c69 72655073 65786950     ns.millisPerPixe
   1ce90:	76203b6c 73207261 65203d20 7465672e     l; var s = e.get
   1cea0:	746e6f43 28747865 22643222 200a2c29     Context("2d"),. 
   1ceb0:	20202020 20202020 6e202020 74203d20                n = t
   1cec0:	2e736968 6974706f 2c736e6f 2020200a     his.options,.   
   1ced0:	20202020 20202020 3d207220 74207b20              r = { t
   1cee0:	203a706f 6c202c30 3a746665 202c3020     op: 0, left: 0, 
   1cef0:	74646977 65203a68 696c632e 57746e65     width: e.clientW
   1cf00:	68746469 6568202c 74686769 2e65203a     idth, height: e.
   1cf10:	65696c63 6548746e 74686769 0a2c7d20     clientHeight },.
   1cf20:	20202020 20202020 20202020 203d206c                 l = 
   1cf30:	202d2074 69772e72 20687464 2e6e202a     t - r.width * n.
   1cf40:	6c6c696d 65507369 78695072 0a2c6c65     millisPerPixel,.
   1cf50:	20202020 20202020 20202020 203d206f                 o = 
   1cf60:	636e7566 6e6f6974 20296528 6176207b     function(e) { va
   1cf70:	20742072 2065203d 6874202d 632e7369     r t = e - this.c
   1cf80:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   1cf90:	72203b65 72757465 2030206e 203d3d3d     e; return 0 === 
   1cfa0:	73696874 7275632e 746e6572 756c6156     this.currentValu
   1cfb0:	6e615265 3f206567 682e7220 68676965     eRange ? r.heigh
   1cfc0:	203a2074 65682e72 74686769 4d202d20     t : r.height - M
   1cfd0:	2e687461 6e756f72 20742864 6874202f     ath.round(t / th
   1cfe0:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   1cff0:	65676e61 72202a20 6965682e 29746867     ange * r.height)
   1d000:	622e7d20 28646e69 73696874 200a2c29      }.bind(this),. 
   1d010:	20202020 20202020 68202020 66203d20                h = f
   1d020:	74636e75 286e6f69 7b202965 74657220     unction(e) { ret
   1d030:	206e7275 63732e6e 6c6c6f72 6b636142     urn n.scrollBack
   1d040:	64726177 203f2073 6874614d 756f722e     wards ? Math.rou
   1d050:	2828646e 202d2074 2f202965 6d2e6e20     nd((t - e) / n.m
   1d060:	696c6c69 72655073 65786950 3a20296c     illisPerPixel) :
   1d070:	74614d20 6f722e68 28646e75 69772e72      Math.round(r.wi
   1d080:	20687464 7428202d 65202d20 202f2029     dth - (t - e) / 
   1d090:	696d2e6e 73696c6c 50726550 6c657869     n.millisPerPixel
   1d0a0:	3b7d2029 20666920 69687428 70752e73     ) }; if (this.up
   1d0b0:	65746164 756c6156 6e615265 29286567     dateValueRange()
   1d0c0:	2e73202c 746e6f66 6e203d20 62616c2e     , s.font = n.lab
   1d0d0:	2e736c65 746e6f66 657a6953 22202b20     els.fontSize + "
   1d0e0:	22207870 6e202b20 62616c2e 2e736c65     px " + n.labels.
   1d0f0:	746e6f66 696d6146 202c796c 61732e73     fontFamily, s.sa
   1d100:	29286576 2e73202c 6e617274 74616c73     ve(), s.translat
   1d110:	2e722865 7466656c 2e72202c 29706f74     e(r.left, r.top)
   1d120:	2e73202c 69676562 7461506e 2c292868     , s.beginPath(),
   1d130:	722e7320 28746365 30202c30 2e72202c      s.rect(0, 0, r.
   1d140:	74646977 72202c68 6965682e 29746867     width, r.height)
   1d150:	2e73202c 70696c63 202c2928 61732e73     , s.clip(), s.sa
   1d160:	29286576 2e73202c 6c6c6966 6c797453     ve(), s.fillStyl
   1d170:	203d2065 72672e6e 662e6469 536c6c69     e = n.grid.fillS
   1d180:	656c7974 2e73202c 61656c63 63655272     tyle, s.clearRec
   1d190:	2c302874 202c3020 69772e72 2c687464     t(0, 0, r.width,
   1d1a0:	682e7220 68676965 202c2974 69662e73      r.height), s.fi
   1d1b0:	65526c6c 30287463 2c30202c 772e7220     llRect(0, 0, r.w
   1d1c0:	68746469 2e72202c 67696568 2c297468     idth, r.height),
   1d1d0:	722e7320 6f747365 29286572 2e73202c      s.restore(), s.
   1d1e0:	65766173 202c2928 696c2e73 6957656e     save(), s.lineWi
   1d1f0:	20687464 2e6e203d 64697267 6e696c2e     dth = n.grid.lin
   1d200:	64695765 202c6874 74732e73 656b6f72     eWidth, s.stroke
   1d210:	6c797453 203d2065 72672e6e 732e6469     Style = n.grid.s
   1d220:	6b6f7274 79745365 202c656c 72672e6e     trokeStyle, n.gr
   1d230:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1d240:	30203e20 207b2029 65622e73 506e6967      > 0) { s.beginP
   1d250:	28687461 66203b29 2820726f 20726176     ath(); for (var 
   1d260:	203d2064 202d2074 20252074 72672e6e     d = t - t % n.gr
   1d270:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1d280:	2064203b 6c203d3e 2064203b 6e203d2d     ; d >= l; d -= n
   1d290:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   1d2a0:	29656e69 76207b20 75207261 68203d20     ine) { var u = h
   1d2b0:	3b296428 2020200a 20202020 20202020     (d);.           
   1d2c0:	20202020 672e6e20 2e646972 72616873          n.grid.shar
   1d2d0:	6e694c70 26207365 75282026 203d2d20     pLines && (u -= 
   1d2e0:	2c29352e 6d2e7320 5465766f 2c75286f     .5), s.moveTo(u,
   1d2f0:	2c293020 6c2e7320 54656e69 2c75286f      0), s.lineTo(u,
   1d300:	682e7220 68676965 7d202974 2020200a      r.height) }.   
   1d310:	20202020 20202020 732e7320 6b6f7274              s.strok
   1d320:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   1d330:	7d202928 726f6620 61762820 206d2072     () } for (var m 
   1d340:	3b31203d 3c206d20 672e6e20 2e646972     = 1; m < n.grid.
   1d350:	74726576 6c616369 74636553 736e6f69     verticalSections
   1d360:	206d203b 31203d2b 207b2029 20726176     ; m += 1) { var 
   1d370:	203d2063 6874614d 756f722e 6d28646e     c = Math.round(m
   1d380:	72202a20 6965682e 20746867 2e6e202f      * r.height / n.
   1d390:	64697267 7265762e 61636974 6365536c     grid.verticalSec
   1d3a0:	6e6f6974 0a3b2973 20202020 20202020     tions);.        
   1d3b0:	20202020 72672e6e 732e6469 70726168         n.grid.sharp
   1d3c0:	656e694c 26262073 20632820 2e203d2d     Lines && (c -= .
   1d3d0:	202c2935 65622e73 506e6967 28687461     5), s.beginPath(
   1d3e0:	73202c29 766f6d2e 286f5465 63202c30     ), s.moveTo(0, c
   1d3f0:	73202c29 6e696c2e 286f5465 69772e72     ), s.lineTo(r.wi
   1d400:	2c687464 2c296320 732e7320 6b6f7274     dth, c), s.strok
   1d410:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   1d420:	7d202928 20666920 672e6e28 2e646972     () } if (n.grid.
   1d430:	64726f62 69567265 6c626973 26262065     borderVisible &&
   1d440:	2e732820 69676562 7461506e 2c292868      (s.beginPath(),
   1d450:	732e7320 6b6f7274 63655265 2c302874      s.strokeRect(0,
   1d460:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   1d470:	68676965 202c2974 6c632e73 5065736f     eight), s.closeP
   1d480:	28687461 202c2929 65722e73 726f7473     ath()), s.restor
   1d490:	2c292865 682e6e20 7a69726f 61746e6f     e(), n.horizonta
   1d4a0:	6e694c6c 26207365 2e6e2026 69726f68     lLines && n.hori
   1d4b0:	746e6f7a 694c6c61 2e73656e 676e656c     zontalLines.leng
   1d4c0:	0a296874 20202020 20202020 20202020     th).            
   1d4d0:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   1d4e0:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   1d4f0:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   1d500:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   1d510:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   1d520:	5d665b73 20200a2c 20202020 20202020     s[f],.          
   1d530:	20202020 20202020 20702020 614d203d               p = Ma
   1d540:	722e6874 646e756f 67286f28 6c61762e     th.round(o(g.val
   1d550:	29296575 2e202d20 200a3b35 20202020     ue)) - .5;.     
   1d560:	20202020 20202020 73202020 7274732e                s.str
   1d570:	53656b6f 656c7974 67203d20 6c6f632e     okeStyle = g.col
   1d580:	7c20726f 2322207c 66666666 2c226666     or || "#ffffff",
   1d590:	6c2e7320 57656e69 68746469 67203d20      s.lineWidth = g
   1d5a0:	6e696c2e 64695765 7c206874 2c31207c     .lineWidth || 1,
   1d5b0:	622e7320 6e696765 68746150 202c2928      s.beginPath(), 
   1d5c0:	6f6d2e73 6f546576 202c3028 202c2970     s.moveTo(0, p), 
   1d5d0:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   1d5e0:	2970202c 2e73202c 6f727473 2928656b     , p), s.stroke()
   1d5f0:	2e73202c 736f6c63 74615065 20292868     , s.closePath() 
   1d600:	20200a7d 20202020 6f662020 76282072     }.        for (v
   1d610:	53207261 30203d20 2053203b 6874203c     ar S = 0; S < th
   1d620:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   1d630:	3b687467 2b205320 2931203d 73207b20     gth; S += 1) { s
   1d640:	7661732e 3b292865 72617620 3d207620     .save(); var v =
   1d650:	69687420 65732e73 73656972 5b746553      this.seriesSet[
   1d660:	742e5d53 53656d69 65697265 200a2c73     S].timeSeries,. 
   1d670:	20202020 20202020 20202020 77202020                    w
   1d680:	76203d20 7461642e 200a2c61 20202020      = v.data,.     
   1d690:	20202020 20202020 78202020 74203d20                x = t
   1d6a0:	2e736968 69726573 65537365 5d535b74     his.seriesSet[S]
   1d6b0:	74706f2e 736e6f69 20200a3b 20202020     .options;.      
   1d6c0:	20202020 2e762020 706f7264 44646c4f           v.dropOldD
   1d6d0:	28617461 6e202c6c 78616d2e 61746144     ata(l, n.maxData
   1d6e0:	4c746553 74676e65 202c2968 696c2e73     SetLength), s.li
   1d6f0:	6957656e 20687464 2e78203d 656e696c     neWidth = x.line
   1d700:	74646957 73202c68 7274732e 53656b6f     Width, s.strokeS
   1d710:	656c7974 78203d20 7274732e 53656b6f     tyle = x.strokeS
   1d720:	656c7974 2e73202c 69676562 7461506e     tyle, s.beginPat
   1d730:	3b292868 726f6620 61762820 20792072     h(); for (var y 
   1d740:	2c30203d 3d206220 202c3020 203d2056     = 0, b = 0, V = 
   1d750:	54202c30 30203d20 2054203b 2e77203c     0, T = 0; T < w.
   1d760:	676e656c 26206874 20312026 203d3d21     length && 1 !== 
   1d770:	656c2e77 6874676e 2054203b 31203d2b     w.length; T += 1
   1d780:	207b2029 20726176 203d204e 5b772868     ) { var N = h(w[
   1d790:	305b5d54 0a2c295d 20202020 20202020     T][0]),.        
   1d7a0:	20202020 20202020 20202020 203d2050                 P = 
   1d7b0:	5b77286f 315b5d54 203b295d 28206669     o(w[T][1]); if (
   1d7c0:	3d3d2030 2954203d 3d207920 202c4e20     0 === T) y = N, 
   1d7d0:	6f6d2e73 6f546576 202c4e28 0a3b2950     s.moveTo(N, P);.
   1d7e0:	20202020 20202020 20202020 20202020                     
   1d7f0:	65736c65 69777320 20686374 692e6e28     else switch (n.i
   1d800:	7265746e 616c6f70 6e6f6974 0a7b2029     nterpolation) {.
   1d810:	20202020 20202020 20202020 20202020                     
   1d820:	20202020 65736163 696c2220 7261656e         case "linear
   1d830:	200a3a22 20202020 20202020 20202020     ":.             
   1d840:	20202020 63202020 20657361 6e696c22            case "lin
   1d850:	0a3a2265 20202020 20202020 20202020     e":.            
   1d860:	20202020 20202020 20202020 696c2e73                 s.li
   1d870:	6f54656e 202c4e28 203b2950 61657262     neTo(N, P); brea
   1d880:	200a3b6b 20202020 20202020 20202020     k;.             
   1d890:	20202020 63202020 20657361 7a656222            case "bez
   1d8a0:	22726569 20200a3a 20202020 20202020     ier":.          
   1d8b0:	20202020 20202020 65642020 6c756166               defaul
   1d8c0:	200a3a74 20202020 20202020 20202020     t:.             
   1d8d0:	20202020 20202020 73202020 7a65622e                s.bez
   1d8e0:	43726569 65767275 4d286f54 2e687461     ierCurveTo(Math.
   1d8f0:	6e756f72 62282864 4e202b20 202f2029     round((b + N) / 
   1d900:	202c2932 4d202c56 2e687461 6e756f72     2), V, Math.roun
   1d910:	20622864 294e202b 32202f20 2c50202c     d(b + N) / 2, P,
   1d920:	202c4e20 203b2950 61657262 200a3b6b      N, P); break;. 
   1d930:	20202020 20202020 20202020 20202020                     
   1d940:	63202020 20657361 65747322 0a3a2270        case "step":.
   1d950:	20202020 20202020 20202020 20202020                     
   1d960:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   1d970:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   1d980:	202c4e28 7d202950 2020200a 20202020     (N, P) }.       
   1d990:	20202020 20202020 3d206220 202c4e20              b = N, 
   1d9a0:	203d2056 0a7d2050 20202020 20202020     V = P }.        
   1d9b0:	20202020 656c2e77 6874676e 31203e20         w.length > 1
   1d9c0:	20262620 662e7828 536c6c69 656c7974      && (x.fillStyle
   1d9d0:	20262620 6c2e7328 54656e69 2e72286f      && (s.lineTo(r.
   1d9e0:	74646977 202b2068 696c2e78 6957656e     width + x.lineWi
   1d9f0:	20687464 2c31202b 2c295620 6c2e7320     dth + 1, V), s.l
   1da00:	54656e69 2e72286f 74646977 202b2068     ineTo(r.width + 
   1da10:	696c2e78 6957656e 20687464 2c31202b     x.lineWidth + 1,
   1da20:	682e7220 68676965 202b2074 696c2e78      r.height + x.li
   1da30:	6957656e 20687464 2931202b 2e73202c     neWidth + 1), s.
   1da40:	656e696c 79286f54 2e72202c 67696568     lineTo(y, r.heig
   1da50:	2b207468 6c2e7820 57656e69 68746469     ht + x.lineWidth
   1da60:	73202c29 6c69662e 7974536c 3d20656c     ), s.fillStyle =
   1da70:	662e7820 536c6c69 656c7974 2e73202c      x.fillStyle, s.
   1da80:	6c6c6966 2c292928 732e7820 6b6f7274     fill()), x.strok
   1da90:	79745365 2620656c 6e222026 22656e6f     eStyle && "none"
   1daa0:	3d3d2120 732e7820 6b6f7274 79745365      !== x.strokeSty
   1dab0:	2620656c 2e732026 6f727473 2928656b     le && s.stroke()
   1dac0:	2e73202c 736f6c63 74615065 29292868     , s.closePath())
   1dad0:	2e73202c 74736572 2865726f 207d2029     , s.restore() } 
   1dae0:	28206669 6c2e6e21 6c656261 69642e73     if (!n.labels.di
   1daf0:	6c626173 26206465 69212026 4e614e73     sabled && !isNaN
   1db00:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   1db10:	6e696d2e 26262029 73692120 284e614e     .min) && !isNaN(
   1db20:	73696874 6c61762e 61526575 2e65676e     this.valueRange.
   1db30:	2978616d 207b2029 20726176 203d204d     max)) { var M = 
   1db40:	4d792e6e 6f467861 74616d72 28726574     n.yMaxFormatter(
   1db50:	73696874 6c61762e 61526575 2e65676e     this.valueRange.
   1db60:	2c78616d 6c2e6e20 6c656261 72702e73     max, n.labels.pr
   1db70:	73696365 296e6f69 20200a2c 20202020     ecision),.      
   1db80:	20202020 20202020 206b2020 2e6e203d               k = n.
   1db90:	6e694d79 6d726f46 65747461 68742872     yMinFormatter(th
   1dba0:	762e7369 65756c61 676e6152 696d2e65     is.valueRange.mi
   1dbb0:	6e202c6e 62616c2e 2e736c65 63657270     n, n.labels.prec
   1dbc0:	6f697369 0a2c296e 20202020 20202020     ision),.        
   1dbd0:	20202020 20202020 203d2046 63732e6e             F = n.sc
   1dbe0:	6c6c6f72 6b636142 64726177 203f2073     rollBackwards ? 
   1dbf0:	203a2030 69772e72 20687464 2e73202d     0 : r.width - s.
   1dc00:	7361656d 54657275 28747865 772e294d     measureText(M).w
   1dc10:	68746469 32202d20 20200a2c 20202020     idth - 2,.      
   1dc20:	20202020 20202020 20522020 2e6e203d               R = n.
   1dc30:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   1dc40:	2030203f 2e72203a 74646977 202d2068     ? 0 : r.width - 
   1dc50:	656d2e73 72757361 78655465 296b2874     s.measureText(k)
   1dc60:	6469772e 2d206874 0a3b3220 20202020     .width - 2;.    
   1dc70:	20202020 20202020 69662e73 74536c6c             s.fillSt
   1dc80:	20656c79 2e6e203d 6562616c 662e736c     yle = n.labels.f
   1dc90:	536c6c69 656c7974 2e73202c 6c6c6966     illStyle, s.fill
   1dca0:	74786554 202c4d28 6e202c46 62616c2e     Text(M, F, n.lab
   1dcb0:	2e736c65 746e6f66 657a6953 73202c29     els.fontSize), s
   1dcc0:	6c69662e 7865546c 2c6b2874 202c5220     .fillText(k, R, 
   1dcd0:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   1dce0:	28206669 69742e6e 7473656d 46706d61     if (n.timestampF
   1dcf0:	616d726f 72657474 20262620 72672e6e     ormatter && n.gr
   1dd00:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1dd10:	30203e20 207b2029 20726176 203d2041      > 0) { var A = 
   1dd20:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   1dd30:	203f2073 656d2e73 72757361 78655465     s ? s.measureTex
   1dd40:	296b2874 6469772e 3a206874 772e7220     t(k).width : r.w
   1dd50:	68746469 73202d20 61656d2e 65727573     idth - s.measure
   1dd60:	74786554 2e296b28 74646977 202b2068     Text(k).width + 
   1dd70:	66203b34 2820726f 203d2064 202d2074     4; for (d = t - 
   1dd80:	20252074 72672e6e 6d2e6469 696c6c69     t % n.grid.milli
   1dd90:	72655073 656e694c 2064203b 6c203d3e     sPerLine; d >= l
   1dda0:	2064203b 6e203d2d 6972672e 696d2e64     ; d -= n.grid.mi
   1ddb0:	73696c6c 4c726550 29656e69 75207b20     llisPerLine) { u
   1ddc0:	68203d20 3b296428 20666920 2e6e2128      = h(d); if (!n.
   1ddd0:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   1dde0:	75202626 41203c20 207c7c20 63732e6e     && u < A || n.sc
   1ddf0:	6c6c6f72 6b636142 64726177 26262073     rollBackwards &&
   1de00:	3e207520 20294120 6176207b 20422072      u > A) { var B 
   1de10:	656e203d 61442077 64286574 200a2c29     = new Date(d),. 
   1de20:	20202020 20202020 20202020 20202020                     
   1de30:	20202020 4c202020 6e203d20 6d69742e            L = n.tim
   1de40:	61747365 6f46706d 74616d72 28726574     estampFormatter(
   1de50:	0a2c2942 20202020 20202020 20202020     B),.            
   1de60:	20202020 20202020 20202020 203d2057                 W = 
   1de70:	656d2e73 72757361 78655465 294c2874     s.measureText(L)
   1de80:	6469772e 0a3b6874 20202020 20202020     .width;.        
   1de90:	20202020 20202020 20202020 203d2041                 A = 
   1dea0:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   1deb0:	203f2073 202b2075 202b2057 203a2032     s ? u + W + 2 : 
   1dec0:	202d2075 202d2057 73202c32 6c69662e     u - W - 2, s.fil
   1ded0:	7974536c 3d20656c 6c2e6e20 6c656261     lStyle = n.label
   1dee0:	69662e73 74536c6c 2c656c79 732e6e20     s.fillStyle, n.s
   1def0:	6c6f7263 6361426c 7261776b 3f207364     crollBackwards ?
   1df00:	662e7320 546c6c69 28747865 75202c4c      s.fillText(L, u
   1df10:	2e72202c 67696568 2d207468 20293220     , r.height - 2) 
   1df20:	2e73203a 6c6c6966 74786554 202c4c28     : s.fillText(L, 
   1df30:	202d2075 72202c57 6965682e 20746867     u - W, r.height 
   1df40:	2932202d 7d207d20 200a7d20 20202020     - 2) } } }.     
   1df50:	73202020 7365722e 65726f74 7d202928        s.restore() }
   1df60:	2e61202c 656d6974 6d726f46 65747461     , a.timeFormatte
   1df70:	203d2072 636e7566 6e6f6974 20296528     r = function(e) 
   1df80:	20200a7b 20202020 75662020 6974636e     {.        functi
   1df90:	74206e6f 20296528 6572207b 6e727574     on t(e) { return
   1dfa0:	20652820 3031203c 22203f20 3a202230      (e < 10 ? "0" :
   1dfb0:	29222220 65202b20 72207d20 72757465      "") + e } retur
   1dfc0:	2874206e 65672e65 756f4874 29287372     n t(e.getHours()
   1dfd0:	202b2029 20223a22 2874202b 65672e65     ) + ":" + t(e.ge
   1dfe0:	6e694d74 73657475 20292928 3a22202b     tMinutes()) + ":
   1dff0:	202b2022 2e652874 53746567 6e6f6365     " + t(e.getSecon
   1e000:	29287364 2c7d2029 542e6520 53656d69     ds()) }, e.TimeS
   1e010:	65697265 203d2073 65202c69 6f6d532e     eries = i, e.Smo
   1e020:	6968746f 61684365 3d207472 7d206120     othieChart = a }
   1e030:	6e752228 69666564 2264656e 203d3d20     ("undefined" == 
   1e040:	65707974 6520666f 726f7078 3f207374     typeof exports ?
   1e050:	69687420 203a2073 6f707865 29737472      this : exports)
   1e060:	0000003b                                ;...

0001e064 <data_stats_shtml>:
   1e064:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   1e074:	5954434f 48204550 204c4d54 4c425550     OCTYPE HTML PUBL
   1e084:	22204349 572f2f2d 2f2f4333 20445444     IC "-//W3C//DTD 
   1e094:	4c4d5448 302e3420 72542031 69736e61     HTML 4.01 Transi
   1e0a4:	6e6f6974 2f2f6c61 20224e45 74746822     tional//EN" "htt
   1e0b4:	2f2f3a70 2e777777 6f2e3377 542f6772     p://www.w3.org/T
   1e0c4:	74682f52 2f346c6d 736f6f6c 74642e65     R/html4/loose.dt
   1e0d4:	0d3e2264 74683c0a 0d3e6c6d 3c20200a     d">..<html>..  <
   1e0e4:	64616568 200a0d3e 3c202020 6c746974     head>..    <titl
   1e0f4:	72463e65 54526565 6f2e534f 75206772     e>FreeRTOS.org u
   1e104:	57205049 73204245 65767265 65642072     IP WEB server de
   1e114:	2f3c6f6d 6c746974 0a0d3e65 2f3c2020     mo</title>..  </
   1e124:	64616568 200a0d3e 4f423c20 0d3e5944     head>..  <BODY>.
   1e134:	6f663c0a 6620746e 3d656361 69726122     .<font face="ari
   1e144:	3e226c61 613c0a0d 65726820 69223d66     al">..<a href="i
   1e154:	7865646e 7468732e 3e226c6d 6b736154     ndex.shtml">Task
   1e164:	61745320 2f3c7374 3c203e61 3c7c3e62      Stats</a> <b>|<
   1e174:	203e622f 6820613c 3d666572 6e757222     /b> <a href="run
   1e184:	656d6974 7468732e 3e226c6d 206e7552     time.shtml">Run 
   1e194:	656d6954 61745320 2f3c7374 3c203e61     Time Stats</a> <
   1e1a4:	3c7c3e62 203e622f 6820613c 3d666572     b>|</b> <a href=
   1e1b4:	61747322 732e7374 6c6d7468 43543e22     "stats.shtml">TC
   1e1c4:	74532050 3c737461 203e612f 7c3e623c     P Stats</a> <b>|
   1e1d4:	3e622f3c 20613c20 66657268 6374223d     </b> <a href="tc
   1e1e4:	68732e70 226c6d74 6e6f433e 7463656e     p.shtml">Connect
   1e1f4:	736e6f69 3e612f3c 3e623c20 622f3c7c     ions</a> <b>|</b
   1e204:	613c203e 65726820 68223d66 3a707474     > <a href="http:
   1e214:	77772f2f 72662e77 74726565 6f2e736f     //www.freertos.o
   1e224:	222f6772 6572463e 4f545265 6f482053     rg/">FreeRTOS Ho
   1e234:	6170656d 2f3c6567 3c203e61 3c7c3e62     mepage</a> <b>|<
   1e244:	203e622f 6820613c 3d666572 2e6f6922     /b> <a href="io.
   1e254:	6d746873 493e226c 612f3c4f 623c203e     shtml">IO</a> <b
   1e264:	2f3c7c3e 3c203e62 72682061 223d6665     >|</b> <a href="
   1e274:	6f676f6c 67706a2e 37333e22 706a204b     logo.jpg">37K jp
   1e284:	612f3c67 3c0a0d3e 3c3e7262 0a0d3e70     g</a>..<br><p>..
   1e294:	3e72683c 623c0a0d 703c3e72 3c0a0d3e     <hr>..<br><p>..<
   1e2a4:	4e3e3268 6f777465 73206b72 69746174     h2>Network stati
   1e2b4:	63697473 682f3c73 0a0d3e32 6261743c     stics</h2>..<tab
   1e2c4:	7720656c 68746469 3033223d 62202230     le width="300" b
   1e2d4:	6564726f 30223d72 0a0d3e22 3e72743c     order="0">..<tr>
   1e2e4:	2064743c 67696c61 6c223d6e 22746665     <td align="left"
   1e2f4:	6f663c3e 6620746e 3d656361 756f6322     ><font face="cou
   1e304:	72656972 703c3e22 0d3e6572 2050490a     rier"><pre>..IP 
   1e314:	20202020 20202020 61502020 74656b63               Packet
   1e324:	65722073 76696563 0a0d6465 20202020     s received..    
   1e334:	20202020 20202020 63615020 7374656b              Packets
   1e344:	6e657320 200a0d74 20202020 20202020      sent..         
   1e354:	20202020 77726f46 64656461 20200a0d         Forwaded..  
   1e364:	20202020 20202020 44202020 70706f72                Dropp
   1e374:	0a0d6465 65205049 726f7272 20202073     ed..IP errors   
   1e384:	20504920 73726576 2f6e6f69 64616568      IP version/head
   1e394:	6c207265 74676e65 200a0d68 20202020     er length..     
   1e3a4:	20202020 20202020 6c205049 74676e65             IP lengt
   1e3b4:	68202c68 20686769 65747962 20200a0d     h, high byte..  
   1e3c4:	20202020 20202020 49202020 656c2050                IP le
   1e3d4:	6874676e 6f6c202c 79622077 0a0d6574     ngth, low byte..
   1e3e4:	20202020 20202020 20202020 20504920                  IP 
   1e3f4:	67617266 746e656d 200a0d73 20202020     fragments..     
   1e404:	20202020 20202020 64616548 63207265             Header c
   1e414:	6b636568 0d6d7573 2020200a 20202020     hecksum..       
   1e424:	20202020 72572020 20676e6f 746f7270           Wrong prot
   1e434:	6c6f636f 43490a0d 2009504d 20202020     ocol..ICMP.     
   1e444:	6b636150 20737465 65636572 64657669     Packets received
   1e454:	20200a0d 20202020 20202020 50202020     ..             P
   1e464:	656b6361 73207374 0d746e65 2020200a     ackets sent..   
   1e474:	20202020 20202020 61502020 74656b63               Packet
   1e484:	72642073 6570706f 200a0d64 20202020     s dropped..     
   1e494:	20202020 20202020 65707954 72726520             Type err
   1e4a4:	0d73726f 2020200a 20202020 20202020     ors..           
   1e4b4:	68432020 736b6365 65206d75 726f7272       Checksum error
   1e4c4:	540a0d73 20205043 20202020 20202020     s..TCP          
   1e4d4:	6b636150 20737465 65636572 64657669     Packets received
   1e4e4:	20200a0d 20202020 20202020 50202020     ..             P
   1e4f4:	656b6361 73207374 0d746e65 2020200a     ackets sent..   
   1e504:	20202020 20202020 61502020 74656b63               Packet
   1e514:	72642073 6570706f 200a0d64 20202020     s dropped..     
   1e524:	20202020 20202020 63656843 6d75736b             Checksum
   1e534:	72726520 0d73726f 2020200a 20202020      errors..       
   1e544:	20202020 61442020 70206174 656b6361           Data packe
   1e554:	77207374 6f687469 41207475 0d734b43     ts without ACKs.
   1e564:	2020200a 20202020 20202020 65522020     .             Re
   1e574:	73746573 20200a0d 20202020 20202020     sets..          
   1e584:	52202020 61727465 696d736e 6f697373        Retransmissio
   1e594:	0d61736e 2020200a 20202020 20202020     nsa..           
   1e5a4:	79532020 6f74206e 6f6c6320 20646573       Syn to closed 
   1e5b4:	74726f70 44550a0d 20202050 20202020     port..UDP       
   1e5c4:	50202020 656b6361 64207374 70706f72        Packets dropp
   1e5d4:	0a0d6465 20202020 20202020 20202020     ed..            
   1e5e4:	63615020 7374656b 63657220 65766965      Packets receive
   1e5f4:	200a0d64 20202020 20202020 20202020     d..             
   1e604:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   1e614:	20202020 20202020 50202020 656b6361                Packe
   1e624:	63207374 72656b68 090a0d72 20202020     ts chkerr...    
   1e634:	206f4e20 6e6e6f63 69746365 61206e6f      No connection a
   1e644:	696c6176 656c6261 2f3c0a0d 3e657270     valiable..</pre>
   1e654:	6f662f3c 3c3e746e 3e64742f 3e64743c     </font></td><td>
   1e664:	6e6f663c 61662074 223d6563 72756f63     <font face="cour
   1e674:	22726569 72703c3e 21253e65 74656e20     ier"><pre>%! net
   1e684:	6174732d 0a0d7374 72702f3c 2f3c3e65     -stats..</pre></
   1e694:	746e6f66 742f3c3e 2f3c3e64 6c626174     font></td></tabl
   1e6a4:	0a0d3e65 6f662f3c 0d3e746e 622f3c0a     e>..</font>..</b
   1e6b4:	3e79646f 2f3c0a0d 6c6d7468 000a0d3e     ody>..</html>...

0001e6c4 <data_tcp_shtml>:
   1e6c4:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   1e6d4:	45505954 4d544820 5550204c 43494c42     TYPE HTML PUBLIC
   1e6e4:	2f2d2220 4333572f 54442f2f 54482044      "-//W3C//DTD HT
   1e6f4:	34204c4d 2031302e 6e617254 69746973     ML 4.01 Transiti
   1e704:	6c616e6f 4e452f2f 68222022 3a707474     onal//EN" "http:
   1e714:	77772f2f 33772e77 67726f2e 2f52542f     //www.w3.org/TR/
   1e724:	6c6d7468 6f6c2f34 2e65736f 22647464     html4/loose.dtd"
   1e734:	3c0a0d3e 6c6d7468 200a0d3e 65683c20     >..<html>..  <he
   1e744:	0d3e6461 2020200a 69743c20 3e656c74     ad>..    <title>
   1e754:	65657246 534f5452 67726f2e 50497520     FreeRTOS.org uIP
   1e764:	42455720 72657320 20726576 6f6d6564      WEB server demo
   1e774:	69742f3c 3e656c74 20200a0d 65682f3c     </title>..  </he
   1e784:	0d3e6461 3c20200a 59444f42 3c0a0d3e     ad>..  <BODY>..<
   1e794:	746e6f66 63616620 61223d65 6c616972     font face="arial
   1e7a4:	0a0d3e22 6820613c 3d666572 646e6922     ">..<a href="ind
   1e7b4:	732e7865 6c6d7468 61543e22 53206b73     ex.shtml">Task S
   1e7c4:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   1e7d4:	613c203e 65726820 72223d66 69746e75     > <a href="runti
   1e7e4:	732e656d 6c6d7468 75523e22 6954206e     me.shtml">Run Ti
   1e7f4:	5320656d 73746174 3e612f3c 3e623c20     me Stats</a> <b>
   1e804:	622f3c7c 613c203e 65726820 73223d66     |</b> <a href="s
   1e814:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   1e824:	74617453 612f3c73 623c203e 2f3c7c3e     Stats</a> <b>|</
   1e834:	3c203e62 72682061 223d6665 2e706374     b> <a href="tcp.
   1e844:	6d746873 433e226c 656e6e6f 6f697463     shtml">Connectio
   1e854:	2f3c736e 3c203e61 3c7c3e62 203e622f     ns</a> <b>|</b> 
   1e864:	6820613c 3d666572 74746822 2f2f3a70     <a href="http://
   1e874:	2e777777 65657266 736f7472 67726f2e     www.freertos.org
   1e884:	463e222f 52656572 20534f54 656d6f48     /">FreeRTOS Home
   1e894:	65676170 3e612f3c 3e623c20 622f3c7c     page</a> <b>|</b
   1e8a4:	613c203e 65726820 69223d66 68732e6f     > <a href="io.sh
   1e8b4:	226c6d74 3c4f493e 203e612f 7c3e623c     tml">IO</a> <b>|
   1e8c4:	3e622f3c 20613c20 66657268 6f6c223d     </b> <a href="lo
   1e8d4:	6a2e6f67 3e226770 204b3733 3c67706a     go.jpg">37K jpg<
   1e8e4:	0d3e612f 72623c0a 3e703c3e 683c0a0d     /a>..<br><p>..<h
   1e8f4:	0a0d3e72 3e72623c 683c0a0d 654e3e32     r>..<br>..<h2>Ne
   1e904:	726f7774 6f63206b 63656e6e 6e6f6974     twork connection
   1e914:	682f3c73 0a0d3e32 0d3e703c 61743c0a     s</h2>..<p>..<ta
   1e924:	3e656c62 743c0a0d 743c3e72 6f4c3e68     ble>..<tr><th>Lo
   1e934:	3c6c6163 3e68742f 3e68743c 6f6d6552     cal</th><th>Remo
   1e944:	2f3c6574 3c3e6874 533e6874 65746174     te</th><th>State
   1e954:	68742f3c 68743c3e 7465523e 736e6172     </th><th>Retrans
   1e964:	7373696d 736e6f69 68742f3c 68743c3e     missions</th><th
   1e974:	6d69543e 2f3c7265 3c3e6874 463e6874     >Timer</th><th>F
   1e984:	7367616c 68742f3c 742f3c3e 0a0d3e72     lags</th></tr>..
   1e994:	74202125 632d7063 656e6e6f 6f697463     %! tcp-connectio
   1e9a4:	0a0d736e 72702f3c 2f3c3e65 746e6f66     ns..</pre></font
   1e9b4:	3c0a0d3e 6e6f662f 0a0d3e74 6f622f3c     >..</font>..</bo
   1e9c4:	0d3e7964 682f3c0a 3e6c6d74 0a0d0a0d     dy>..</html>....
   1e9d4:	00000000                                ....

0001e9d8 <file_404_html>:
   1e9d8:	00000000 00016548 00016552 000000a8     ....He..Re......
   1e9e8:	00000000                                ....

0001e9ec <file_index_html>:
   1e9ec:	0001e9d8 000165fc 00016608 000047e7     .....e...f...G..
   1e9fc:	00000000                                ....

0001ea00 <file_io_shtml>:
   1ea00:	0001e9ec 0001adf0 0001adfa 00000338     ............8...
   1ea10:	00000000                                ....

0001ea14 <file_runtime_shtml>:
   1ea14:	0001ea00 0001b134 0001b143 0000036c     ....4...C...l...
   1ea24:	00000000                                ....

0001ea28 <file_smoothie_min_js>:
   1ea28:	0001ea14 0001b4b0 0001b4c1 00002ba1     .............+..
   1ea38:	00000000                                ....

0001ea3c <file_stats_shtml>:
   1ea3c:	0001ea28 0001e064 0001e071 00000653     (...d...q...S...
   1ea4c:	00000000                                ....

0001ea50 <file_tcp_shtml>:
   1ea50:	0001ea3c 0001e6c4 0001e6cf 00000306     <...............
   1ea60:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   1ea70:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   1ea80:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   1ea90:	000a0d25 20726d54 00637653              %...Tmr Svc.

0001ea9c <heapSTRUCT_SIZE>:
   1ea9c:	00000008                                ....

0001eaa0 <pcInterruptPriorityRegisters>:
   1eaa0:	e000e3f0                                ....

0001eaa4 <_global_impure_ptr>:
   1eaa4:	200000d0 00000043                       ... C...

0001eaac <_init>:
   1eaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1eaae:	bf00      	nop
   1eab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1eab2:	bc08      	pop	{r3}
   1eab4:	469e      	mov	lr, r3
   1eab6:	4770      	bx	lr

0001eab8 <_fini>:
   1eab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1eaba:	bf00      	nop
   1eabc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1eabe:	bc08      	pop	{r3}
   1eac0:	469e      	mov	lr, r3
   1eac2:	4770      	bx	lr

0001eac4 <__frame_dummy_init_array_entry>:
   1eac4:	0485 0000                                   ....

0001eac8 <__do_global_dtors_aux_fini_array_entry>:
   1eac8:	0471 0000                                   q...
