#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b45960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b39f60 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1b47810 .functor NOT 1, L_0x1b84c00, C4<0>, C4<0>, C4<0>;
L_0x1b84a50 .functor XOR 2, L_0x1b847d0, L_0x1b84920, C4<00>, C4<00>;
L_0x1b84b90 .functor XOR 2, L_0x1b84a50, L_0x1b84ac0, C4<00>, C4<00>;
v0x1b82e30_0 .net *"_ivl_10", 1 0, L_0x1b84ac0;  1 drivers
v0x1b82f30_0 .net *"_ivl_12", 1 0, L_0x1b84b90;  1 drivers
v0x1b83010_0 .net *"_ivl_2", 1 0, L_0x1b84680;  1 drivers
v0x1b830d0_0 .net *"_ivl_4", 1 0, L_0x1b847d0;  1 drivers
v0x1b831b0_0 .net *"_ivl_6", 1 0, L_0x1b84920;  1 drivers
v0x1b832e0_0 .net *"_ivl_8", 1 0, L_0x1b84a50;  1 drivers
v0x1b833c0_0 .net "a", 0 0, v0x1b80a60_0;  1 drivers
v0x1b83460_0 .net "b", 0 0, v0x1b80b00_0;  1 drivers
v0x1b83590_0 .net "c", 0 0, v0x1b80ba0_0;  1 drivers
v0x1b83750_0 .var "clk", 0 0;
v0x1b837f0_0 .net "d", 0 0, v0x1b80ce0_0;  1 drivers
v0x1b83920_0 .net "out_dut", 0 0, L_0x1b84400;  1 drivers
v0x1b839c0_0 .net "out_n_dut", 0 0, L_0x1b845d0;  1 drivers
v0x1b83a60_0 .net "out_n_ref", 0 0, L_0x1b84200;  1 drivers
v0x1b83b00_0 .net "out_ref", 0 0, L_0x1b84190;  1 drivers
v0x1b83ba0_0 .var/2u "stats1", 223 0;
v0x1b83c40_0 .var/2u "strobe", 0 0;
v0x1b83ce0_0 .net "tb_match", 0 0, L_0x1b84c00;  1 drivers
v0x1b83da0_0 .net "tb_mismatch", 0 0, L_0x1b47810;  1 drivers
v0x1b83e60_0 .net "wavedrom_enable", 0 0, v0x1b80dd0_0;  1 drivers
v0x1b83f00_0 .net "wavedrom_title", 511 0, v0x1b80e70_0;  1 drivers
L_0x1b84680 .concat [ 1 1 0 0], L_0x1b84200, L_0x1b84190;
L_0x1b847d0 .concat [ 1 1 0 0], L_0x1b84200, L_0x1b84190;
L_0x1b84920 .concat [ 1 1 0 0], L_0x1b845d0, L_0x1b84400;
L_0x1b84ac0 .concat [ 1 1 0 0], L_0x1b84200, L_0x1b84190;
L_0x1b84c00 .cmp/eeq 2, L_0x1b84680, L_0x1b84b90;
S_0x1b3ee10 .scope module, "good1" "reference_module" 3 108, 3 5 0, S_0x1b39f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "out_n";
L_0x1b84030 .functor AND 1, v0x1b80a60_0, v0x1b80b00_0, C4<1>, C4<1>;
L_0x1b840d0 .functor AND 1, v0x1b80ba0_0, v0x1b80ce0_0, C4<1>, C4<1>;
L_0x1b84190 .functor OR 1, L_0x1b84030, L_0x1b840d0, C4<0>, C4<0>;
L_0x1b84200 .functor NOT 1, L_0x1b84190, C4<0>, C4<0>, C4<0>;
v0x1b46f60_0 .net "a", 0 0, v0x1b80a60_0;  alias, 1 drivers
v0x1b47000_0 .net "b", 0 0, v0x1b80b00_0;  alias, 1 drivers
v0x1b40110_0 .net "c", 0 0, v0x1b80ba0_0;  alias, 1 drivers
v0x1b401b0_0 .net "d", 0 0, v0x1b80ce0_0;  alias, 1 drivers
v0x1b7fe20_0 .net "out", 0 0, L_0x1b84190;  alias, 1 drivers
v0x1b7ff30_0 .net "out_n", 0 0, L_0x1b84200;  alias, 1 drivers
v0x1b7fff0_0 .net "w1", 0 0, L_0x1b84030;  1 drivers
v0x1b800b0_0 .net "w2", 0 0, L_0x1b840d0;  1 drivers
S_0x1b80230 .scope module, "stim1" "stimulus_gen" 3 101, 3 22 0, S_0x1b39f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b80a60_0 .var "a", 0 0;
v0x1b80b00_0 .var "b", 0 0;
v0x1b80ba0_0 .var "c", 0 0;
v0x1b80c40_0 .net "clk", 0 0, v0x1b83750_0;  1 drivers
v0x1b80ce0_0 .var "d", 0 0;
v0x1b80dd0_0 .var "wavedrom_enable", 0 0;
v0x1b80e70_0 .var "wavedrom_title", 511 0;
E_0x1b4b380/0 .event negedge, v0x1b80c40_0;
E_0x1b4b380/1 .event posedge, v0x1b80c40_0;
E_0x1b4b380 .event/or E_0x1b4b380/0, E_0x1b4b380/1;
E_0x1b359f0 .event negedge, v0x1b80c40_0;
S_0x1b80560 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b80230;
 .timescale -12 -12;
v0x1b80760_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b80860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b80230;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b80fd0 .scope module, "top_module1" "top_module" 3 116, 4 1 0, S_0x1b39f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "out_n";
v0x1b82520_0 .net "a", 0 0, v0x1b80a60_0;  alias, 1 drivers
v0x1b825c0_0 .net "b", 0 0, v0x1b80b00_0;  alias, 1 drivers
v0x1b82680_0 .net "c", 0 0, v0x1b80ba0_0;  alias, 1 drivers
v0x1b82750_0 .net "d", 0 0, v0x1b80ce0_0;  alias, 1 drivers
v0x1b827f0_0 .net "intermediate1", 0 0, L_0x1b842c0;  1 drivers
v0x1b82930_0 .net "intermediate2", 0 0, L_0x1b84350;  1 drivers
v0x1b82a20_0 .net "out", 0 0, L_0x1b84400;  alias, 1 drivers
v0x1b82b10_0 .net "out_n", 0 0, L_0x1b845d0;  alias, 1 drivers
S_0x1b81280 .scope module, "and1" "and_gate" 4 11, 4 35 0, S_0x1b80fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1b842c0 .functor AND 1, v0x1b80a60_0, v0x1b80b00_0, C4<1>, C4<1>;
v0x1b81480_0 .net "a", 0 0, v0x1b80a60_0;  alias, 1 drivers
v0x1b81590_0 .net "b", 0 0, v0x1b80b00_0;  alias, 1 drivers
v0x1b816a0_0 .net "out", 0 0, L_0x1b842c0;  alias, 1 drivers
S_0x1b817a0 .scope module, "and2" "and_gate" 4 17, 4 35 0, S_0x1b80fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1b84350 .functor AND 1, v0x1b80ba0_0, v0x1b80ce0_0, C4<1>, C4<1>;
v0x1b81980_0 .net "a", 0 0, v0x1b80ba0_0;  alias, 1 drivers
v0x1b81a90_0 .net "b", 0 0, v0x1b80ce0_0;  alias, 1 drivers
v0x1b81ba0_0 .net "out", 0 0, L_0x1b84350;  alias, 1 drivers
S_0x1b81ca0 .scope module, "not1" "not_gate" 4 29, 4 49 0, S_0x1b80fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0x1b845d0 .functor NOT 1, L_0x1b84400, C4<0>, C4<0>, C4<0>;
v0x1b81ed0_0 .net "a", 0 0, L_0x1b84400;  alias, 1 drivers
v0x1b81f90_0 .net "out", 0 0, L_0x1b845d0;  alias, 1 drivers
S_0x1b820b0 .scope module, "or1" "or_gate" 4 23, 4 42 0, S_0x1b80fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1b84400 .functor OR 1, L_0x1b842c0, L_0x1b84350, C4<0>, C4<0>;
v0x1b82290_0 .net "a", 0 0, L_0x1b842c0;  alias, 1 drivers
v0x1b82350_0 .net "b", 0 0, L_0x1b84350;  alias, 1 drivers
v0x1b82420_0 .net "out", 0 0, L_0x1b84400;  alias, 1 drivers
S_0x1b82c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 126, 3 126 0, S_0x1b39f60;
 .timescale -12 -12;
E_0x1b4af00 .event anyedge, v0x1b83c40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b83c40_0;
    %nor/r;
    %assign/vec4 v0x1b83c40_0, 0;
    %wait E_0x1b4af00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b80230;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x1b80ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1b80ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1b80b00_0, 0, 1;
    %store/vec4 v0x1b80a60_0, 0, 1;
    %wait E_0x1b359f0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b4b380;
    %load/vec4 v0x1b80ce0_0;
    %load/vec4 v0x1b80ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b80b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b80a60_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b80a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b80b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b80ba0_0, 0;
    %assign/vec4 v0x1b80ce0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b80860;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b4b380;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b80ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b80ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b80b00_0, 0;
    %assign/vec4 v0x1b80a60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b39f60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b83750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b83c40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b39f60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b83750_0;
    %inv;
    %store/vec4 v0x1b83750_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b39f60;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b80c40_0, v0x1b83da0_0, v0x1b833c0_0, v0x1b83460_0, v0x1b83590_0, v0x1b837f0_0, v0x1b83b00_0, v0x1b83920_0, v0x1b83a60_0, v0x1b839c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b39f60;
T_7 ;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_n", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "out_n" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 141 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b39f60;
T_8 ;
    %wait E_0x1b4b380;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b83ba0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b83ba0_0, 4, 32;
    %load/vec4 v0x1b83ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b83ba0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b83ba0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b83ba0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b83b00_0;
    %load/vec4 v0x1b83b00_0;
    %load/vec4 v0x1b83920_0;
    %xor;
    %load/vec4 v0x1b83b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 157 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b83ba0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b83ba0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1b83a60_0;
    %load/vec4 v0x1b83a60_0;
    %load/vec4 v0x1b839c0_0;
    %xor;
    %load/vec4 v0x1b83a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 160 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b83ba0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1b83ba0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b83ba0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/wire_decl/wire_decl_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/wire_decl/iter0/response10/top_module.sv";
