<stg><name>Loop_VITIS_LOOP_184_2_proc</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %low_thresh_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %low_thresh

]]></Node>
<StgValue><ssdm name="low_thresh_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %high_thresh_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %high_thresh

]]></Node>
<StgValue><ssdm name="high_thresh_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %gmem0_addr = getelementptr i8 %gmem0, i64 %low_thresh_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %gmem1_addr = getelementptr i8 %gmem1, i64 %high_thresh_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem0_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem1_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem0_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem1_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem0_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem1_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem0_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem1_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="25" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem0_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem1_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="27" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem0_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="28" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem1_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="29" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_26, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_20, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %high_thresh, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %low_thresh, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_20, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_26, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem0_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem1_addr, i32 9

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln0 = br void %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i:0 %index = phi i4 %add_ln184, void, i4 0, void %entry

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:1 %add_ln184 = add i4 %index, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:3 %icmp_ln184 = icmp_eq  i4 %index, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5 %br_ln184 = br i1 %icmp_ln184, void, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="44" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:2 %gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:7 %gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
:0 %index_cast_i = zext i4 %index

]]></Node>
<StgValue><ssdm name="index_cast_i"/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %low_addr = getelementptr i8 %low_r, i64 0, i64 %index_cast_i

]]></Node>
<StgValue><ssdm name="low_addr"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:4 %store_ln186 = store i8 %gmem0_addr_read, i4 %low_addr

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %low_t_addr = getelementptr i8 %low_t, i64 0, i64 %index_cast_i

]]></Node>
<StgValue><ssdm name="low_t_addr"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6 %store_ln187 = store i8 %gmem0_addr_read, i4 %low_t_addr

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %high_addr = getelementptr i8 %high_r, i64 0, i64 %index_cast_i

]]></Node>
<StgValue><ssdm name="high_addr"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:9 %store_ln188 = store i8 %gmem1_addr_read, i4 %high_addr

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %high_t_addr = getelementptr i8 %high_t, i64 0, i64 %index_cast_i

]]></Node>
<StgValue><ssdm name="high_t_addr"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:11 %store_ln189 = store i8 %gmem1_addr_read, i4 %high_t_addr

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln184 = br void %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="low_thresh" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="low_thresh"/></StgValue>
</port>
<port id="76" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="77" name="low_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="low_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="low_t" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="low_t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="high_thresh" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="high_thresh"/></StgValue>
</port>
<port id="80" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="81" name="high_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="high_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="high_t" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="high_t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="_ssdm_op_Read.ap_fifo.i64P0A" to="low_thresh_read" fromId="83" toId="13">
</dataflow>
<dataflow id="85" from="low_thresh" to="low_thresh_read" fromId="75" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_fifo.i64P0A" to="high_thresh_read" fromId="83" toId="14">
</dataflow>
<dataflow id="87" from="high_thresh" to="high_thresh_read" fromId="79" toId="14">
</dataflow>
<dataflow id="88" from="gmem0" to="gmem0_addr" fromId="76" toId="15">
</dataflow>
<dataflow id="89" from="low_thresh_read" to="gmem0_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="90" from="gmem1" to="gmem1_addr" fromId="80" toId="16">
</dataflow>
<dataflow id="91" from="high_thresh_read" to="gmem1_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem0_addr_1_rd_req" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="15" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="gmem0_addr_1_rd_req" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem1_addr_1_rd_req" fromId="92" toId="18">
</dataflow>
<dataflow id="98" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="16" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_95" to="gmem1_addr_1_rd_req" fromId="95" toId="18">
</dataflow>
<dataflow id="100" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem0_addr_1_rd_req" fromId="92" toId="19">
</dataflow>
<dataflow id="101" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="15" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_95" to="gmem0_addr_1_rd_req" fromId="95" toId="19">
</dataflow>
<dataflow id="103" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem1_addr_1_rd_req" fromId="92" toId="20">
</dataflow>
<dataflow id="104" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="16" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_95" to="gmem1_addr_1_rd_req" fromId="95" toId="20">
</dataflow>
<dataflow id="106" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem0_addr_1_rd_req" fromId="92" toId="21">
</dataflow>
<dataflow id="107" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="15" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_95" to="gmem0_addr_1_rd_req" fromId="95" toId="21">
</dataflow>
<dataflow id="109" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem1_addr_1_rd_req" fromId="92" toId="22">
</dataflow>
<dataflow id="110" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="16" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_95" to="gmem1_addr_1_rd_req" fromId="95" toId="22">
</dataflow>
<dataflow id="112" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem0_addr_1_rd_req" fromId="92" toId="23">
</dataflow>
<dataflow id="113" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="15" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_95" to="gmem0_addr_1_rd_req" fromId="95" toId="23">
</dataflow>
<dataflow id="115" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem1_addr_1_rd_req" fromId="92" toId="24">
</dataflow>
<dataflow id="116" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="16" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_95" to="gmem1_addr_1_rd_req" fromId="95" toId="24">
</dataflow>
<dataflow id="118" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem0_addr_1_rd_req" fromId="92" toId="25">
</dataflow>
<dataflow id="119" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="15" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_95" to="gmem0_addr_1_rd_req" fromId="95" toId="25">
</dataflow>
<dataflow id="121" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem1_addr_1_rd_req" fromId="92" toId="26">
</dataflow>
<dataflow id="122" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="16" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_95" to="gmem1_addr_1_rd_req" fromId="95" toId="26">
</dataflow>
<dataflow id="124" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem0_addr_1_rd_req" fromId="92" toId="27">
</dataflow>
<dataflow id="125" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="15" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_95" to="gmem0_addr_1_rd_req" fromId="95" toId="27">
</dataflow>
<dataflow id="127" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem1_addr_1_rd_req" fromId="92" toId="28">
</dataflow>
<dataflow id="128" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="16" toId="28">
</dataflow>
<dataflow id="129" from="StgValue_95" to="gmem1_addr_1_rd_req" fromId="95" toId="28">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="29">
</dataflow>
<dataflow id="132" from="gmem0" to="specinterface_ln0" fromId="76" toId="29">
</dataflow>
<dataflow id="134" from="empty_25" to="specinterface_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="29">
</dataflow>
<dataflow id="139" from="empty_17" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="140" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="29">
</dataflow>
<dataflow id="141" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="29">
</dataflow>
<dataflow id="143" from="empty_26" to="specinterface_ln0" fromId="142" toId="29">
</dataflow>
<dataflow id="145" from="empty_28" to="specinterface_ln0" fromId="144" toId="29">
</dataflow>
<dataflow id="146" from="empty_17" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="29">
</dataflow>
<dataflow id="149" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="29">
</dataflow>
<dataflow id="150" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="29">
</dataflow>
<dataflow id="152" from="empty_17" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="153" from="empty_17" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="30">
</dataflow>
<dataflow id="155" from="gmem1" to="specinterface_ln0" fromId="80" toId="30">
</dataflow>
<dataflow id="156" from="empty_25" to="specinterface_ln0" fromId="133" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="158" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="159" from="empty_17" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="160" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="30">
</dataflow>
<dataflow id="163" from="empty_20" to="specinterface_ln0" fromId="162" toId="30">
</dataflow>
<dataflow id="164" from="empty_28" to="specinterface_ln0" fromId="144" toId="30">
</dataflow>
<dataflow id="165" from="empty_17" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="166" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="30">
</dataflow>
<dataflow id="167" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="30">
</dataflow>
<dataflow id="168" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="30">
</dataflow>
<dataflow id="169" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="30">
</dataflow>
<dataflow id="170" from="empty_17" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="171" from="empty_17" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="31">
</dataflow>
<dataflow id="173" from="high_thresh" to="specinterface_ln0" fromId="79" toId="31">
</dataflow>
<dataflow id="175" from="ap_fifo_str" to="specinterface_ln0" fromId="174" toId="31">
</dataflow>
<dataflow id="176" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="177" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="179" from="p_str" to="specinterface_ln0" fromId="178" toId="31">
</dataflow>
<dataflow id="180" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="181" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="182" from="p_str" to="specinterface_ln0" fromId="178" toId="31">
</dataflow>
<dataflow id="183" from="p_str" to="specinterface_ln0" fromId="178" toId="31">
</dataflow>
<dataflow id="184" from="p_str" to="specinterface_ln0" fromId="178" toId="31">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="31">
</dataflow>
<dataflow id="187" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="31">
</dataflow>
<dataflow id="188" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="31">
</dataflow>
<dataflow id="189" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="31">
</dataflow>
<dataflow id="190" from="p_str" to="specinterface_ln0" fromId="178" toId="31">
</dataflow>
<dataflow id="192" from="ScalarProp_str" to="specinterface_ln0" fromId="191" toId="31">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="32">
</dataflow>
<dataflow id="194" from="low_thresh" to="specinterface_ln0" fromId="75" toId="32">
</dataflow>
<dataflow id="195" from="ap_fifo_str" to="specinterface_ln0" fromId="174" toId="32">
</dataflow>
<dataflow id="196" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="32">
</dataflow>
<dataflow id="197" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="32">
</dataflow>
<dataflow id="198" from="p_str" to="specinterface_ln0" fromId="178" toId="32">
</dataflow>
<dataflow id="199" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="32">
</dataflow>
<dataflow id="200" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="32">
</dataflow>
<dataflow id="201" from="p_str" to="specinterface_ln0" fromId="178" toId="32">
</dataflow>
<dataflow id="202" from="p_str" to="specinterface_ln0" fromId="178" toId="32">
</dataflow>
<dataflow id="203" from="p_str" to="specinterface_ln0" fromId="178" toId="32">
</dataflow>
<dataflow id="204" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="32">
</dataflow>
<dataflow id="205" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="32">
</dataflow>
<dataflow id="206" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="32">
</dataflow>
<dataflow id="207" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="32">
</dataflow>
<dataflow id="208" from="p_str" to="specinterface_ln0" fromId="178" toId="32">
</dataflow>
<dataflow id="209" from="ScalarProp_str" to="specinterface_ln0" fromId="191" toId="32">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="33">
</dataflow>
<dataflow id="211" from="gmem1" to="specinterface_ln0" fromId="80" toId="33">
</dataflow>
<dataflow id="212" from="empty_25" to="specinterface_ln0" fromId="133" toId="33">
</dataflow>
<dataflow id="213" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="214" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="215" from="empty_17" to="specinterface_ln0" fromId="138" toId="33">
</dataflow>
<dataflow id="216" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="217" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="33">
</dataflow>
<dataflow id="218" from="empty_20" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="219" from="empty_28" to="specinterface_ln0" fromId="144" toId="33">
</dataflow>
<dataflow id="220" from="empty_17" to="specinterface_ln0" fromId="138" toId="33">
</dataflow>
<dataflow id="221" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="33">
</dataflow>
<dataflow id="222" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="33">
</dataflow>
<dataflow id="223" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="33">
</dataflow>
<dataflow id="224" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="33">
</dataflow>
<dataflow id="225" from="empty_17" to="specinterface_ln0" fromId="138" toId="33">
</dataflow>
<dataflow id="226" from="empty_17" to="specinterface_ln0" fromId="138" toId="33">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="34">
</dataflow>
<dataflow id="228" from="gmem0" to="specinterface_ln0" fromId="76" toId="34">
</dataflow>
<dataflow id="229" from="empty_25" to="specinterface_ln0" fromId="133" toId="34">
</dataflow>
<dataflow id="230" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="231" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="232" from="empty_17" to="specinterface_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="233" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="234" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="34">
</dataflow>
<dataflow id="235" from="empty_26" to="specinterface_ln0" fromId="142" toId="34">
</dataflow>
<dataflow id="236" from="empty_28" to="specinterface_ln0" fromId="144" toId="34">
</dataflow>
<dataflow id="237" from="empty_17" to="specinterface_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="238" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="34">
</dataflow>
<dataflow id="239" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="34">
</dataflow>
<dataflow id="240" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="34">
</dataflow>
<dataflow id="241" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="34">
</dataflow>
<dataflow id="242" from="empty_17" to="specinterface_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="243" from="empty_17" to="specinterface_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="244" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem0_addr_1_rd_req" fromId="92" toId="35">
</dataflow>
<dataflow id="245" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="15" toId="35">
</dataflow>
<dataflow id="246" from="StgValue_95" to="gmem0_addr_1_rd_req" fromId="95" toId="35">
</dataflow>
<dataflow id="247" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem1_addr_1_rd_req" fromId="92" toId="36">
</dataflow>
<dataflow id="248" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="16" toId="36">
</dataflow>
<dataflow id="249" from="StgValue_95" to="gmem1_addr_1_rd_req" fromId="95" toId="36">
</dataflow>
<dataflow id="250" from="add_ln184" to="index" fromId="39" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="br_ln184" to="index" fromId="56" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="253" from="StgValue_252" to="index" fromId="252" toId="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="254" from="br_ln0" to="index" fromId="37" toId="38">
</dataflow>
<dataflow id="255" from="index" to="add_ln184" fromId="38" toId="39">
</dataflow>
<dataflow id="257" from="StgValue_256" to="add_ln184" fromId="256" toId="39">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="258" toId="40">
</dataflow>
<dataflow id="261" from="StgValue_260" to="specpipeline_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="262" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="40">
</dataflow>
<dataflow id="264" from="StgValue_263" to="specpipeline_ln0" fromId="263" toId="40">
</dataflow>
<dataflow id="265" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="40">
</dataflow>
<dataflow id="266" from="p_str" to="specpipeline_ln0" fromId="178" toId="40">
</dataflow>
<dataflow id="267" from="index" to="icmp_ln184" fromId="38" toId="41">
</dataflow>
<dataflow id="269" from="StgValue_268" to="icmp_ln184" fromId="268" toId="41">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="270" toId="42">
</dataflow>
<dataflow id="273" from="StgValue_272" to="speclooptripcount_ln0" fromId="272" toId="42">
</dataflow>
<dataflow id="274" from="StgValue_272" to="speclooptripcount_ln0" fromId="272" toId="42">
</dataflow>
<dataflow id="275" from="StgValue_272" to="speclooptripcount_ln0" fromId="272" toId="42">
</dataflow>
<dataflow id="276" from="icmp_ln184" to="br_ln184" fromId="41" toId="43">
</dataflow>
<dataflow id="278" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem0_addr_read" fromId="277" toId="44">
</dataflow>
<dataflow id="279" from="gmem0_addr" to="gmem0_addr_read" fromId="15" toId="44">
</dataflow>
<dataflow id="280" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem1_addr_read" fromId="277" toId="45">
</dataflow>
<dataflow id="281" from="gmem1_addr" to="gmem1_addr_read" fromId="16" toId="45">
</dataflow>
<dataflow id="282" from="index" to="index_cast_i" fromId="38" toId="46">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecLoopName" to="specloopname_ln186" fromId="283" toId="47">
</dataflow>
<dataflow id="286" from="empty_14" to="specloopname_ln186" fromId="285" toId="47">
</dataflow>
<dataflow id="287" from="low_r" to="low_addr" fromId="77" toId="48">
</dataflow>
<dataflow id="289" from="StgValue_288" to="low_addr" fromId="288" toId="48">
</dataflow>
<dataflow id="290" from="index_cast_i" to="low_addr" fromId="46" toId="48">
</dataflow>
<dataflow id="291" from="gmem0_addr_read" to="store_ln186" fromId="44" toId="49">
</dataflow>
<dataflow id="292" from="low_addr" to="store_ln186" fromId="48" toId="49">
</dataflow>
<dataflow id="293" from="low_t" to="low_t_addr" fromId="78" toId="50">
</dataflow>
<dataflow id="294" from="StgValue_288" to="low_t_addr" fromId="288" toId="50">
</dataflow>
<dataflow id="295" from="index_cast_i" to="low_t_addr" fromId="46" toId="50">
</dataflow>
<dataflow id="296" from="gmem0_addr_read" to="store_ln187" fromId="44" toId="51">
</dataflow>
<dataflow id="297" from="low_t_addr" to="store_ln187" fromId="50" toId="51">
</dataflow>
<dataflow id="298" from="high_r" to="high_addr" fromId="81" toId="52">
</dataflow>
<dataflow id="299" from="StgValue_288" to="high_addr" fromId="288" toId="52">
</dataflow>
<dataflow id="300" from="index_cast_i" to="high_addr" fromId="46" toId="52">
</dataflow>
<dataflow id="301" from="gmem1_addr_read" to="store_ln188" fromId="45" toId="53">
</dataflow>
<dataflow id="302" from="high_addr" to="store_ln188" fromId="52" toId="53">
</dataflow>
<dataflow id="303" from="high_t" to="high_t_addr" fromId="82" toId="54">
</dataflow>
<dataflow id="304" from="StgValue_288" to="high_t_addr" fromId="288" toId="54">
</dataflow>
<dataflow id="305" from="index_cast_i" to="high_t_addr" fromId="46" toId="54">
</dataflow>
<dataflow id="306" from="gmem1_addr_read" to="store_ln189" fromId="45" toId="55">
</dataflow>
<dataflow id="307" from="high_t_addr" to="store_ln189" fromId="54" toId="55">
</dataflow>
<dataflow id="308" from="icmp_ln184" to="StgValue_10" fromId="41" toId="10">
</dataflow>
<dataflow id="309" from="icmp_ln184" to="StgValue_11" fromId="41" toId="11">
</dataflow>
<dataflow id="310" from="icmp_ln184" to="StgValue_9" fromId="41" toId="9">
</dataflow>
</dataflows>


</stg>
