#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 11 19:25:57 2019
# Process ID: 13172
# Current directory: E:/FPGA_Test/Zedboard_proj/OV7725_VGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9720 E:\FPGA_Test\Zedboard_proj\OV7725_VGA\project_1\project_1.xpr
# Log file: E:/FPGA_Test/Zedboard_proj/OV7725_VGA/project_1/vivado.log
# Journal file: E:/FPGA_Test/Zedboard_proj/OV7725_VGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_Test/Zedboard_proj/OV7725_VGA/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_Test/Zedboard_proj/OV7725_VGA/project_1/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_Test/Zedboard_proj/OV7725_VGA/project_1/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_project
create_project HDMI_test E:/FPGA_Test/Zedboard_proj/HDMI_test -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
close_project
open_project E:/FPGA_Test/Zedboard_proj/zedboard_adv7511_display_demo/zedboard_adv7511_display_demo/project_1/project_1.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_clk_wiz_0_0 design_1_processing_system7_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_clk_wiz_0_0 design_1_processing_system7_0_1}] -no_script -sync -force -quiet
close_project
open_project E:/FPGA_Test/Zedboard_proj/OV7725_VGA/project_1/project_1.xpr
update_compile_order -fileset sources_1
