<module name="OCP_SOCKET_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="REVISION_PRM" acronym="REVISION_PRM" offset="0x0" width="32" description="This register contains the IP revision code for the PRM part of the PRCM">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="PRM_IRQSTATUS_MPU" acronym="PRM_IRQSTATUS_MPU" offset="0x10" width="32" description="This register provides status on MPU interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="TRANSITION_ST" width="1" begin="8" end="8" resetval="0x0" description="Software supervised transition completed event interrupt status (any domain). Asserted upon completion of any clock domain force wakeup transition or upon completion of any power domain sleep transition with at least one enclosed clock domain configured in forced-sleep." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="TRANSITION_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="TRANSITION_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_MPU_2" acronym="PRM_IRQSTATUS_MPU_2" offset="0x14" width="32" description="This register provides status on MPU interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="7" end="7" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware inPRM_ABBLDO_MPU_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRM_IRQENABLE_MPU" acronym="PRM_IRQENABLE_MPU" offset="0x18" width="32" description="This register is used to enable or disable MPU interrupt activation.">
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="17" begin="28" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="10" end="10" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="TRANSITION_EN" width="1" begin="8" end="8" resetval="0x0" description="Software supervised transition completed event interrupt enable (any domain)" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="TRANSITION_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="TRANSITION_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_MPU_2" acronym="PRM_IRQENABLE_MPU_2" offset="0x1C" width="32" description="This register is used to enable or disable MPU interrupt activation.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="7" end="7" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRM_IRQSTATUS_IPU2" acronym="PRM_IRQSTATUS_IPU2" offset="0x20" width="32" description="This register provides status on IPU2 interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="TRANSITION_ST" width="1" begin="8" end="8" resetval="0x0" description="Software supervised transition completed event interrupt status (any domain). Asserted upon completion of any clock domain force wakeup transition or upon completion of any power domain sleep transition with at least one enclosed clock domain configured in forced-sleep." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="TRANSITION_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="TRANSITION_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_IPU2" acronym="PRM_IRQENABLE_IPU2" offset="0x28" width="32" description="This register is used to enable or disable IPU2 interrupt activation.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="TRANSITION_EN" width="1" begin="8" end="8" resetval="0x0" description="Software supervised transition completed event interrupt enable (any domain)" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="TRANSITION_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="TRANSITION_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_DSP1" acronym="PRM_IRQSTATUS_DSP1" offset="0x30" width="32" description="This register provides status on DSP1 interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_DSP1" acronym="PRM_IRQENABLE_DSP1" offset="0x38" width="32" description="This register is used to enable or disable DSP1 interrupt activation.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="27" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_USB_RECAL_EN" width="1" begin="13" end="13" resetval="0x0" description="USB DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_USB_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_USB_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="CM_PRM_PROFILING_CLKCTRL" acronym="CM_PRM_PROFILING_CLKCTRL" offset="0x40" width="32" description="This register manages the PRM_PROFILING clock. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. OCP configuration port is not accessible."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW along with EMU domain. OCP configuration port is accessible only when EMU domain is on."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_DSP2" acronym="PRM_IRQENABLE_DSP2" offset="0x44" width="32" description="This register is used to enable or disable DSP2 interrupt activation.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_EVE1" acronym="PRM_IRQENABLE_EVE1" offset="0x48" width="32" description="This register is used to enable or disable EVE1 interrupt activation.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_EVE2" acronym="PRM_IRQENABLE_EVE2" offset="0x4C" width="32" description="This register is used to enable or disable EVE2 interrupt activation.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_EVE3" acronym="PRM_IRQENABLE_EVE3" offset="0x50" width="32" description="This register is used to enable or disable EVE3 interrupt activation.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_EVE4" acronym="PRM_IRQENABLE_EVE4" offset="0x54" width="32" description="This register is used to enable or disable EVE4 interrupt activation upon.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_IPU1" acronym="PRM_IRQENABLE_IPU1" offset="0x58" width="32" description="This register is used to enable or disable IPU1 interrupt activation.">
    <bitfield id="ABB_MPU_DONE_EN" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_EN" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_EN" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_EN" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change done enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_EN_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_EN_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_EN" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_EVE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_EVE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_EN" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DSP_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DSP_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="FORCEWKUP_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="FORCEWKUP_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IO_EN" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="IO_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="IO_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="TRANSITION_EN" width="1" begin="8" end="8" resetval="0x0" description="Software supervised transition completed event interrupt enable (any domain)" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="TRANSITION_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="TRANSITION_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_DDR_RECAL_EN" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_DDR_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_DDR_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_EN" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_EN" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_GMAC_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_GMAC_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_EN" width="1" begin="4" end="4" resetval="0x0" description="ABEDPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_ABE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_ABE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_EN" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_PER_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_PER_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_IVA_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_IVA_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_EN" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_MPU_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_MPU_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_EN" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_MSK" token="DPLL_CORE_RECAL_EN_0" description="Interrupt is masked"/>
      <bitenum value="1" id="IRQ_EN" token="DPLL_CORE_RECAL_EN_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_DSP2" acronym="PRM_IRQSTATUS_DSP2" offset="0x5C" width="32" description="This register provides status on DSP interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_EVE1" acronym="PRM_IRQSTATUS_EVE1" offset="0x60" width="32" description="This register provides status on EVE interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_EVE2" acronym="PRM_IRQSTATUS_EVE2" offset="0x64" width="32" description="This register provides status on EVE interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_EVE3" acronym="PRM_IRQSTATUS_EVE3" offset="0x68" width="32" description="This register provides status on EVE interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_EVE4" acronym="PRM_IRQSTATUS_EVE4" offset="0x6C" width="32" description="This register provides status on EVE interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_IPU1" acronym="PRM_IRQSTATUS_IPU1" offset="0x70" width="32" description="This register provides status on IPU1 interrupt events. Any event is logged independently of the corresponding IRQENABLE value. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared.">
    <bitfield id="ABB_MPU_DONE_ST" width="1" begin="31" end="31" resetval="0x0" description="MPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_MPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_MPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_IVA_DONE_ST" width="1" begin="30" end="30" resetval="0x0" description="IVA ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_IVA_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_IVA_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_DSPEVE_DONE_ST" width="1" begin="29" end="29" resetval="0x0" description="DSPEVE ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_DSPEVE_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_DSPEVE_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="ABB_GPU_DONE_ST" width="1" begin="28" end="28" resetval="0x0" description="GPU ABB mode change completion status. This status is set for both automatic transition upon a voltage transition, and OPP change (when OPP_CHANGE bit is cleared by hardware in PRM_ABBLDO_MM_CTRL register). It is cleared by SW." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="ABB_GPU_DONE_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="ABB_GPU_DONE_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="27" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EVE_RECAL_ST" width="1" begin="12" end="12" resetval="0x0" description="EVE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_EVE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_EVE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DSP_RECAL_ST" width="1" begin="11" end="11" resetval="0x0" description="DSP DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DSP_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DSP_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="10" end="10" resetval="0x0" description="IPU domain software supervised wakeup transition completed event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="FORCEWKUP_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="FORCEWKUP_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="IO_ST" width="1" begin="9" end="9" resetval="0x0" description="IO pad event interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="IO_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="IO_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="TRANSITION_ST" width="1" begin="8" end="8" resetval="0x0" description="Software supervised transition completed event interrupt status (any domain). Asserted upon completion of any clock domain force wakeup transition or upon completion of any power domain sleep transition with at least one enclosed clock domain configured in forced-sleep." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="TRANSITION_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="TRANSITION_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_DDR_RECAL_ST" width="1" begin="7" end="7" resetval="0x0" description="DDR DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_DDR_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_DDR_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GPU_RECAL_ST" width="1" begin="6" end="6" resetval="0x0" description="GPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_GMAC_RECAL_ST" width="1" begin="5" end="5" resetval="0x0" description="GMAC DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_GMAC_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_GMAC_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_ABE_RECAL_ST" width="1" begin="4" end="4" resetval="0x0" description="ABE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_ABE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_ABE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_PER_RECAL_ST" width="1" begin="3" end="3" resetval="0x0" description="PER DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_PER_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_PER_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_IVA_RECAL_ST" width="1" begin="2" end="2" resetval="0x0" description="IVA DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_IVA_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_IVA_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_MPU_RECAL_ST" width="1" begin="1" end="1" resetval="0x0" description="MPU DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_MPU_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_MPU_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
    <bitfield id="DPLL_CORE_RECAL_ST" width="1" begin="0" end="0" resetval="0x0" description="CORE DPLL recalibration interrupt status." range="" rwaccess="RW">
      <bitenum value="0" id="IRQ_FAL" token="DPLL_CORE_RECAL_ST_0" description="No interrupt"/>
      <bitenum value="1" id="IRQ_TRU" token="DPLL_CORE_RECAL_ST_1" description="Interrupt is pending"/>
    </bitfield>
  </register>
  <register id="PRM_DEBUG_CFG1" acronym="PRM_DEBUG_CFG1" offset="0xE4" width="32" description="This register is used to configure the PRM's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL1" width="9" begin="8" end="0" resetval="0x0" description="Internal signal block select for debug word byte-1" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_DEBUG_CFG2" acronym="PRM_DEBUG_CFG2" offset="0xE8" width="32" description="This register is used to configure the PRM's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL2" width="9" begin="8" end="0" resetval="0x0" description="Internal signal block select for debug word byte-2" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_DEBUG_CFG3" acronym="PRM_DEBUG_CFG3" offset="0xEC" width="32" description="This register is used to configure the PRM's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL3" width="9" begin="8" end="0" resetval="0x0" description="Internal signal block select for debug word byte-3" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_DEBUG_CFG" acronym="PRM_DEBUG_CFG" offset="0xF0" width="32" description="This register is used to configure the PRM's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL0" width="9" begin="8" end="0" resetval="0x0" description="Internal signal block select for debug word byte-0" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_DEBUG_OUT" acronym="PRM_DEBUG_OUT" offset="0xF4" width="32" description="This register is used to monitor the PRM's 32 bit HEDEBUG BUS [warm reset insensitive]">
    <bitfield id="OUTPUT" width="32" begin="31" end="0" resetval="0x0" description="HW DEBUG OUTPUT" range="" rwaccess="R"/>
  </register>
</module>
