// Seed: 2316308000
module module_0;
  wire id_1 = 1 && id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = -1;
  initial begin : LABEL_0
    if (id_2) if (id_4) id_5 <= -1;
    begin : LABEL_0
      begin : LABEL_0
        id_2 = -1 == {1};
      end
      id_2 <= id_4;
    end
    id_5 = 1;
  end
  bit id_6, id_7, id_8, id_9;
  always id_7 <= -1;
endmodule
