
---------- Begin Simulation Statistics ----------
final_tick                               5747234326500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 538959                       # Simulator instruction rate (inst/s)
host_mem_usage                               18712464                       # Number of bytes of host memory used
host_op_rate                                   586167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3710.85                       # Real time elapsed on the host
host_tick_rate                              128885810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2175179208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.478276                       # Number of seconds simulated
sim_ticks                                478276486500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses            296                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    16                       # Number of vector alu accesses
system.cpu.num_vec_insts                           16                       # number of vector instructions
system.cpu.num_vec_register_reads                  16                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 15                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     20.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       3     15.00%     35.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     35.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       2     10.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      3     15.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   1      5.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      4     20.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::MemRead                        3     15.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7545830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15222821                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         470641806                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        470649894                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2175179188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.478276                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.478276                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    7212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        66650                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        277094342                       # Number of branches executed
system.switch_cpus.iew.exec_nop                172610                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.337007                       # Inst execution rate
system.switch_cpus.iew.exec_refs            391886283                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          108326439                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        11780278                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     223437087                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    108356017                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2175712461                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     283559844                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        40171                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2235471347                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1012477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      19822803                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67749                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      21058627                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1192                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        66229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2607603784                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2175308640                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612307                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1596655033                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.274112                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2175309784                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1370562135                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       985425062                       # number of integer regfile writes
system.switch_cpus.ipc                       2.090841                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.090841                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           18      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1061779707     47.50%     47.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          446      0.00%     47.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    123430362      5.52%     53.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     45726771      2.05%     55.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    136222331      6.09%     61.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc    194779974      8.71%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     34789673      1.56%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc    240507814     10.76%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        42936      0.00%     82.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     82.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift      6333548      0.28%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    283560460     12.68%     95.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    108337489      4.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2235511529                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           231738203                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.103662                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        13653832      5.89%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              8      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     52842744     22.80%     28.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc     48786666     21.05%     49.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1911107      0.82%     50.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc    111914780     48.29%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     98.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1506864      0.65%     99.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1122202      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1291296884                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3523335651                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1215319019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1215731448                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2175539851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2235511529                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       360523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4472                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       466029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    956545741                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.337067                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.237877                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    242052836     25.30%     25.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    200645054     20.98%     46.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    146892951     15.36%     61.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    107583432     11.25%     72.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     87148961      9.11%     82.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     63161955      6.60%     88.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41816250      4.37%     92.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     34927258      3.65%     96.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32317044      3.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    956545741                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.337049                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     1175952830                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   2135975812                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    959989621                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    960170118                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads          356                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    223437087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    108356017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6850692308                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      555873986                       # number of misc regfile writes
system.switch_cpus.numCycles                956552953                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       1390117877                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       908822036                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7181382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14363356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            170                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    311432388                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        311432390                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    311432388                       # number of overall hits
system.cpu.dcache.overall_hits::total       311432390                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8788836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8788837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8788836                       # number of overall misses
system.cpu.dcache.overall_misses::total       8788837                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 310197357158                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 310197357158                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 310197357158                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 310197357158                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    320221224                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    320221227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    320221224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    320221227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027446                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027446                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027446                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35294.475532                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35294.471516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35294.475532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35294.471516                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     48865237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2749511                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.772337                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      7181382                       # number of writebacks
system.cpu.dcache.writebacks::total           7181382                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1606943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1606943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1606943                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1606943                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7181893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7181893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7181893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7181893                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 184946455695                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184946455695                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 184946455695                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184946455695                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25751.769860                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25751.769860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25751.769860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25751.769860                       # average overall mshr miss latency
system.cpu.dcache.replacements                7181382                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    210421389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       210421391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1480594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1480595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  27478365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27478365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    211901983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    211901986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18559.014490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18559.001955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1475910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1475910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25891970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25891970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.006965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17543.054793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17543.054793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    101010999                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      101010999                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      4715986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4715986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 195691214679                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 195691214679                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    105726985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    105726985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.044605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41495.291691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41495.291691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      1602259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1602259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      3113727                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3113727                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  74618964716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  74618964716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23964.517350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23964.517350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data      2592256                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      2592256                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data  87027776979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  87027776979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data      2592256                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      2592256                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 33572.215468                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33572.215468                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data      2592256                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      2592256                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data  84435520979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  84435520979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 32572.215468                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32572.215468                       # average WriteLineReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.969286                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           318614284                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7181894                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.363546                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5268957841000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.093175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.876111                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2568951710                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2568951710                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    260887261                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        260887278                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    260887261                       # number of overall hits
system.cpu.icache.overall_hits::total       260887278                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           91                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             94                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           91                       # number of overall misses
system.cpu.icache.overall_misses::total            94                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8239000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8239000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8239000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8239000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    260887352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    260887372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    260887352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    260887372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 90538.461538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87648.936170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 90538.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87648.936170                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           77                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           77                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7195500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7195500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7195500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7195500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93448.051948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93448.051948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93448.051948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93448.051948                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    260887261                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       260887278                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           91                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8239000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8239000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    260887352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    260887372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 90538.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87648.936170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           77                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7195500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7195500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93448.051948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93448.051948                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            74.667562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           260887358                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                80                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3261091.975000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5268957840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    71.667562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.139976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.145835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2087099056                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2087099056                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5268957850000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 478276476500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      4148691                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4148691                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4148691                       # number of overall hits
system.l2.overall_hits::total                 4148691                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       435718                       # number of demand (read+write) misses
system.l2.demand_misses::total                 435799                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       435718                       # number of overall misses
system.l2.overall_misses::total                435799                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  47697880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      47704953000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7072500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  47697880500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     47704953000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           77                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4584409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4584490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           77                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4584409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4584490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.095043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095059                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.095043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095059                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91850.649351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 109469.612226                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109465.494414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91850.649351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 109469.612226                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109465.494414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                242                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    485081                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             5626837                       # number of writebacks
system.l2.writebacks::total                   5626837                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       435713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            435790                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4643713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       435713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5079503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6302001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  43340040653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43346342654                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 323402543556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6302001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  43340040653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 366748886210                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.095042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095057                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.095042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.107976                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81844.168831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 99469.239277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99466.125092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69643.094557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81844.168831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 99469.239277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72201.726470                       # average overall mshr miss latency
system.l2.replacements                        7545999                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5708197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5708197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5708197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5708197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1473185                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1473185                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1473185                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1473185                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4643713                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4643713                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 323402543556                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 323402543556                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69643.094557                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69643.094557                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      2763893                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2763893                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       344606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              344606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  38562032000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38562032000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      3108499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3108499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.110859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.110859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 111901.800897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111901.800897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       344606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         344606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  35115646153                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35115646153                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.110859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.110859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 101900.855333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101900.855333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7072500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7072500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             80                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91850.649351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88406.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6302001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6302001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81844.168831                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81844.168831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1384798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1384798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        91112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           91113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   9135848500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9135848500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1475910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1475911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.061733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100270.529678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100269.429170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        91107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        91107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   8224394500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8224394500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.061729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90271.817753                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90271.817753                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus.data      2597484                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2597484                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data      2597484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       2597484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data      2597484                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      2597484                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data  51108239500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  51108239500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19676.055560                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19676.055560                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                31791064                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            31791065                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3534775                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 129146.163223                       # Cycle average of tags in use
system.l2.tags.total_refs                    16409580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7677071                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.137479                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5268957840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   19480.749625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.043012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.043568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 102131.543920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.673115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7533.109983                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.148626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.779202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.057473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        123459                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        11770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3       101037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         9347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          815                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.941917                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.058083                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 237490767                       # Number of tag accesses
system.l2.tags.data_accesses                237490767                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5626837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4643712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    435714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003828263652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       256897                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       256897                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13911944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5410421                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5079503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5626837                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5079503                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5626837                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5079503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5626837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2706840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1197268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  208345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  171679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  121925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  113211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  110197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  109779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  109351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  27492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  19997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  18642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 198576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 261883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 309422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 322947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 328692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 338046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 347154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 346881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 342358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 339378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 341358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 338796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 321428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 300923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 278394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 275292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 269780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 260273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   6367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   5443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   5132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   4709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   4413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   4076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   3772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   3389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   2900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   2172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                   794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                   670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                   547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                   397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                   291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                   227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                   162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                    95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                    49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                    26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       256897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.772492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.426174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       256896    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-83967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        256897                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       256897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.902883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.971813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.848185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43926     17.10%     17.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1661      0.65%     17.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80300     31.26%     49.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            26174     10.19%     59.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             8194      3.19%     62.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             8193      3.19%     65.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             7854      3.06%     68.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             8083      3.15%     71.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            10099      3.93%     75.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             7775      3.03%     78.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             8183      3.19%     81.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             6134      2.39%     84.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             5798      2.26%     86.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             4502      1.75%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             3653      1.42%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31             2974      1.16%     90.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             3408      1.33%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33             2611      1.02%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34             2126      0.83%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35             1811      0.70%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36             1826      0.71%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37             1368      0.53%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38             1099      0.43%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39             1013      0.39%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40             1064      0.41%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41              724      0.28%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42              644      0.25%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43              572      0.22%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44              525      0.20%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45              404      0.16%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46              334      0.13%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47              324      0.13%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48              244      0.09%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49              240      0.09%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50              176      0.07%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51              181      0.07%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52              154      0.06%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53              134      0.05%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54              117      0.05%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55              113      0.04%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56              128      0.05%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57              120      0.05%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58              105      0.04%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59               90      0.04%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60              102      0.04%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61              117      0.05%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62               71      0.03%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63               91      0.04%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64               94      0.04%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::65              105      0.04%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66               93      0.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67               70      0.03%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68               65      0.03%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::69               53      0.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70               57      0.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::71               47      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72               63      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::73               46      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74               38      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::75               33      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76               31      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::77               26      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78               28      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::79               12      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80               19      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::81               18      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82               23      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::83               27      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84               16      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::85               16      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86               22      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::87               25      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88               23      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::89               19      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90               16      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::91               18      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92               24      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::93                6      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94               19      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::95                9      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96               16      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::97               12      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98               14      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::99               13      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100              18      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::101              10      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102               5      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::103               7      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104               9      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::105              14      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106              12      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::107               5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108              11      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::109               9      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110               8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::111               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::113               6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114               6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::115               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::117               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::119               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        256897                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               325088192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            360117568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    679.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    752.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  478276259506                       # Total gap between requests
system.mem_ctrls.avgGap                      44672.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    297197568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     27885696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    360114240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 621392806.020791053772                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 10303.663548385626                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 58304551.419757075608                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 752941551.936402797699                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      4643712                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           77                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       435714                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5626837                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 176258458960                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3118142                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  25138036715                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 26366360179572                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     37956.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     40495.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     57693.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4685822.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    297197568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     27885696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     325088448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    360117568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    360117568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      4643712                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       435714                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5079507                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5626837                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5626837                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    621392806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        10304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     58304551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        679708196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        10304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        10705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    752948510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       752948510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    752948510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    621392806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        10304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     58304551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1432656707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5079503                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5626785                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       159399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       156178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       161082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       158391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       160392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       157019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       160356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       157137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       159689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       156685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       160339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       157627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       160213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       157320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       160252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       157243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       159545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       156793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       160271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       157870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       160252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       157714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       160403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       156940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       161007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       155965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       160345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       158340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       160463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       157267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       160213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       156793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       175498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       173808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       176125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       176380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       176195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       174844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       176890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       176374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       176376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       175857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       177343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       175737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       175564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       175129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       175062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       175290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       176582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       175194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       175877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       175837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       175409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       175404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       176180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       176636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       177474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       174050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       175745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       176253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       176490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       175357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       176090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       175735                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            112548947341                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           16924903996                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       201399613817                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22157.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39649.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4149006                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4074470                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2482812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   275.978379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   192.717305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   235.170417                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       679490     27.37%     27.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       683255     27.52%     54.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       372358     15.00%     69.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       296646     11.95%     81.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       166055      6.69%     88.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       148498      5.98%     94.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        56877      2.29%     96.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        29594      1.19%     97.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        50039      2.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2482812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             325088192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          360114240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              679.707661                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              752.941552                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1936720041.984015                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3419055766.425441                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   6965112408.172364                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6634778946.432050                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 41517130556.336990                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 219632370116.684448                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4485121313.565972                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  284590289149.671570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   595.032993                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10710579962                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  21499896980                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 446065999558                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1934917403.328010                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    3415873415.875047                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   6967468561.333968                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  6639121968.527898                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 41517130556.336990                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 219785251465.668243                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 4379578043.767303                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  284639341414.914612                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   595.135553                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10393459894                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  21499896980                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 446383119626                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4734901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5626837                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1918993                       # Transaction distribution
system.membus.trans_dist::ReadExReq            344606                       # Transaction distribution
system.membus.trans_dist::ReadExResp           344606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4734901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2597484                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     20302328                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               20302328                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    685206016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               685206016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7676991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7676991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7676991                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         40151947096                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26741667060                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       277711611                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    174872308                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        66619                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    133359779                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       133359619                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.999880                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        34833127                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        43250                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        43178                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           72                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           12                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       425155                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        66617                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    956449588                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.274401                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.276510                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    538679615     56.32%     56.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     88497210      9.25%     65.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     48114901      5.03%     70.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     26783350      2.80%     73.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     14028039      1.47%     74.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     16685576      1.74%     76.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      8010539      0.84%     77.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      2533014      0.26%     77.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    213117344     22.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    956449588                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000170995                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2175350182                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           331698883                       # Number of memory references committed
system.switch_cpus.commit.loads             223379642                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          277076611                       # Number of branches committed
system.switch_cpus.commit.vector            959977832                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1316915835                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      34823255                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1061828101     48.81%     48.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult          432      0.00%     48.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     48.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    123430267      5.67%     54.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     54.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt     45726747      2.10%     56.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult    136222257      6.26%     62.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc    194779963      8.95%     71.80% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv     34780751      1.60%     73.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc    240506737     11.06%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        42496      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift      6333548      0.29%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    223379642     10.27%     95.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    108319241      4.98%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2175350182                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    213117344                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        111367963                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     529761259                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         210021425                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles     105327337                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          67749                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    132920399                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            21                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2176595879                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            62                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    260905933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2003223203                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           277711611                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    168235924                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             695571888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          135538                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          134                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines         260887352                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          6601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    956545741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.277522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.100239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        557141936     58.25%     58.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         22809060      2.38%     60.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         28782397      3.01%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         49315234      5.16%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         59940798      6.27%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         46226999      4.83%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         19710556      2.06%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         19877348      2.08%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        152741413     15.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    956545741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.290325                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.094210                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            11514542                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           57430                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1192                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          36767                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     59414749                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        2615825                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 478276486500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          67749                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        150226418                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       275626296                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1828                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         260111469                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     270511973                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2175977345                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents     126810648                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       73805709                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           3896                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       38318492                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2921391477                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          5620359887                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1310767308                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       1390298701                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    2920635582                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           755683                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              15                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         596339990                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               2919107581                       # The number of ROB reads
system.switch_cpus.rob.writes              4351647010                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2175179188                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1475991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11335034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1473185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1919162                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6662830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3108499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3108499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            80                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1475911                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      2597484                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      2597484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          160                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21545170                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              21545330                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    753010688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              753015808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        14208829                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360117568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21390803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002819                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21390633    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    170      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21390803                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5747234326500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        14363058000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            115999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8175355500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
