// Seed: 914525584
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire [1 : -1] id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    input  tri1 id_0,
    output tri0 id_1,
    output wire _id_2,
    input  tri  id_3
    , id_5
);
  logic id_6[id_2 : -1];
  ;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_7
  );
  wire id_8;
  not primCall (id_1, id_5);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output reg id_1;
  logic id_8;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always #1 id_1 = 1;
  assign id_7[1] = id_8 | (id_3) | id_8 != -1;
endmodule
