# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Priority_Encoder.srcs/sources_1/new/simulated_priority_encoder.vhd" \
"../../../../Priority_Encoder.srcs/sources_1/new/simulated_priority_encoder_tb.vhd" \
"../../../../Priority_Encoder.gen/sources_1/bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
