<p align="justify"> This project describes the design of a 4-bit full adder using 4 "1-bit full adder" sub-modules in VHDL. In this project, we will learn how to use modular structure in a project in Vivado and VHDL. Using the Xilinx-AMD Vivado 2021.2 tool, the target evaluation board in this project is the "Digilent Arty S7-50" which uses an "XC7S50-1CSGA324C" Spartan7 FPGA. You can see the block diagram of the design in Fig.1. </p>

![Example Image](Images/F4b_Block_Diagram.png)

**<p align="center">Fig1. Block Diagram of the 4-bit Full Adder</p>**
<br>

<p align="justify"> In Fig. 2, the simulation result is demonstrated corresponding to the input signals given in the test bench. </p>

![Example Image](Images/FA4b_Simulation.png)

**<p align="center">Fig2. Simulation Result</p>**
<br>

<p align="justify">Fig.3 shows the successful completion of the Synthesis, Implementation, and Bitstream generation steps.</p>

![Example Image](Images/FA4b_AllStepsReports.png)

**<p align="center">Fig3. Design Reports</p>**
<br>

<p align="justify">In Fig.4, the FPGA resource utilization and power consumption are shown.</p>

![Example Image](Images/FA4b_Resource_Utilization.png)
**<p align="center">Fig4. Resource utilization and power consumption</p>**
<br>

![Example Image](Images/ArtyS7.jpg)

**<p align="center">Fig5. Arty S7 board showing the result of the design</p>**
<br>


