<html><body><samp><pre>
<!@TC:1499986123>
#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-1B4IDNG

# Thu Jul 13 15:48:43 2017

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1499986126> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1499986126> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_trig_gen.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_gen.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ddr3_test_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v:1746:7:1746:11:@N:CG364:@XP_MSG">ecp5u.v(1746)</a><!@TM:1499986126> | Synthesizing module OSCG in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:3244:7:3244:12:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(3244)</a><!@TM:1499986126> | Synthesizing module inst1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:3306:7:3306:21:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(3306)</a><!@TM:1499986126> | Synthesizing module ddr_clks_inst1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:637:7:637:38:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(637)</a><!@TM:1499986126> | Synthesizing module ddr3_sdram_mem_top_inst1_uniq_1 in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:687:9:687:15:@W:CG360:@XP_MSG">ddr3_test_top_rvl.v(687)</a><!@TM:1499986126> | Removing wire sclk2x, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:749:7:749:21:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(749)</a><!@TM:1499986126> | Synthesizing module ddr3_ip_uniq_1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2915:7:2915:21:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(2915)</a><!@TM:1499986126> | Synthesizing module lfsr128_uniq_1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:3077:7:3077:21:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(3077)</a><!@TM:1499986126> | Synthesizing module lfsr128_uniq_2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2697:7:2697:26:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(2697)</a><!@TM:1499986126> | Synthesizing module data_gen_chk_uniq_1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2193:7:2193:24:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(2193)</a><!@TM:1499986126> | Synthesizing module ddr_ulogic_uniq_1 in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2256:15:2256:22:@W:CG360:@XP_MSG">ddr3_test_top_rvl.v(2256)</a><!@TM:1499986126> | Removing wire RankSel, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2257:15:2257:18:@W:CG360:@XP_MSG">ddr3_test_top_rvl.v(2257)</a><!@TM:1499986126> | Removing wire Odt, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@W:CL265:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Removing unused bit 1 of Bl_Mode[1:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@W:CL190:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Optimizing register bit cmd[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@W:CL260:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Pruning register bit 3 of cmd[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v:757:7:757:10:@N:CG364:@XP_MSG">ecp5u.v(757)</a><!@TM:1499986126> | Synthesizing module VHI in library work.











@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_trig_gen.v:11:7:11:29:@N:CG364:@XP_MSG">ddr3_test_top_la0_trig_gen.v(11)</a><!@TM:1499986126> | Synthesizing module ddr3_test_top_la0_trig in library work.



@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_gen.v:12:7:12:24:@N:CG364:@XP_MSG">ddr3_test_top_la0_gen.v(12)</a><!@TM:1499986126> | Synthesizing module ddr3_test_top_la0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.9_x64\cae_library\synthesis\verilog\pmi_def.v:1162:7:1162:17:@N:CG364:@XP_MSG">pmi_def.v(1162)</a><!@TM:1499986126> | Synthesizing module jtagconn16 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2:7:2:21:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(2)</a><!@TM:1499986126> | Synthesizing module reveal_coretop in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:15:29:15:40:@W:CG360:@XP_MSG">ddr3_test_top_rvl.v(15)</a><!@TM:1499986126> | Removing wire trigger_out, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1639:7:1639:20:@N:CG364:@XP_MSG">ddr3_test_top_rvl.v(1639)</a><!@TM:1499986126> | Synthesizing module ddr3_test_top in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1677:9:1677:19:@W:CG360:@XP_MSG">ddr3_test_top_rvl.v(1677)</a><!@TM:1499986126> | Removing wire err_notify, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1692:16:1692:19:@W:CG360:@XP_MSG">ddr3_test_top_rvl.v(1692)</a><!@TM:1499986126> | Removing wire seg, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1738:4:1738:10:@W:CL169:@XP_MSG">ddr3_test_top_rvl.v(1738)</a><!@TM:1499986126> | Pruning unused register hb_cnt[25:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1738:4:1738:10:@W:CL169:@XP_MSG">ddr3_test_top_rvl.v(1738)</a><!@TM:1499986126> | Pruning unused register read_num[25:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1738:4:1738:10:@W:CL169:@XP_MSG">ddr3_test_top_rvl.v(1738)</a><!@TM:1499986126> | Pruning unused register write_num[25:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1738:4:1738:10:@W:CL169:@XP_MSG">ddr3_test_top_rvl.v(1738)</a><!@TM:1499986126> | Pruning unused register data_0_cnt[22:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1738:4:1738:10:@W:CL169:@XP_MSG">ddr3_test_top_rvl.v(1738)</a><!@TM:1499986126> | Pruning unused register data_1_cnt[22:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_gen.v:65:7:65:14:@N:CL159:@XP_MSG">ddr3_test_top_la0_gen.v(65)</a><!@TM:1499986126> | Input reset_n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_gen.v:83:7:83:17:@N:CL159:@XP_MSG">ddr3_test_top_la0_gen.v(83)</a><!@TM:1499986126> | Input trigger_en is unused.
Extracted state machine for register next_then_shift
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@N:CL201:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Trying to extract state machine for register cmdgen.
Extracted state machine for register cmdgen
State machine has 7 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@W:CL260:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986126> | Pruning register bit 4 of addr_interval[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@W:CL260:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986126> | Pruning register bit 1 of addr_interval[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@W:CL260:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Pruning register bit 4 of cmd_burst_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@W:CL260:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Pruning register bit 2 of cmd_burst_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@W:CL190:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986126> | Optimizing register bit addr_interval[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@W:CL190:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Optimizing register bit cmd_burst_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@W:CL260:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986126> | Pruning register bit 1 of cmd_burst_cnt[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@W:CL169:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986126> | Pruning unused register addr_interval[0]. Make sure that there are no unused intermediate registers.</font>

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 96MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Jul 13 15:48:45 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1499986126> | Running in 64-bit mode 
File C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 13 15:48:46 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Jul 13 15:48:46 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1499986127> | Running in 64-bit mode 
File C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\cu_ddr3_test_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 13 15:48:47 2017

###########################################################]
# Thu Jul 13 15:48:48 2017

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1499986129> | No constraint file specified. 
Linked File: <a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1_scck.rpt:@XP_FILE">cu_ddr3_test_impl1_scck.rpt</a>
Printing clock  summary report in "C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1499986129> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1499986129> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 120MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 120MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 123MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 125MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1499986129> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2748:19:2748:28:@N:BN115:@XP_MSG">ddr3_test_top_rvl.v(2748)</a><!@TM:1499986129> | Removing instance U_lfsr128 (in view: work.data_gen_chk_uniq_1(verilog)) of type view:work.lfsr128_uniq_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2789:19:2789:31:@N:BN115:@XP_MSG">ddr3_test_top_rvl.v(2789)</a><!@TM:1499986129> | Removing instance U_lfsr128exp (in view: work.data_gen_chk_uniq_1(verilog)) of type view:work.lfsr128_uniq_2(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=208  set on top level netlist ddr3_test_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 153MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
System                                        621.2 MHz     1.610         system       system_clkgroup           0    
ddr3_sdram_mem_top_inst1_uniq_1|sclk          302.1 MHz     3.310         inferred     Autoconstr_clkgroup_2     1793 
ddr3_test_top|fpga_int_clk_inferred_clock     2.4 MHz       412.903       inferred     Autoconstr_clkgroup_0     17   
reveal_coretop|jtck_inferred_clock[0]         367.5 MHz     2.721         inferred     Autoconstr_clkgroup_1     832  
======================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1709:4:1709:10:@W:MT529:@XP_MSG">ddr3_test_top_rvl.v(1709)</a><!@TM:1499986129> | Found inferred clock ddr3_test_top|fpga_int_clk_inferred_clock which controls 17 sequential elements including rst_n. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2793:4:2793:10:@W:MT529:@XP_MSG">ddr3_test_top_rvl.v(2793)</a><!@TM:1499986129> | Found inferred clock ddr3_sdram_mem_top_inst1_uniq_1|sclk which controls 1793 sequential elements including u_ddr_ulogic.U_data_gen_chk.seqd32e[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 153MB)

Encoding state machine cmdgen[6:0] (in view: work.ddr_ulogic_uniq_1(verilog))
original code -> new code
   0000 -> 0000001
   0010 -> 0000010
   0011 -> 0000100
   0100 -> 0001000
   0101 -> 0010000
   0110 -> 0100000
   0111 -> 1000000
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 67MB peak: 156MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 13 15:48:49 2017

###########################################################]
# Thu Jul 13 15:48:49 2017

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1499986145> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1499986145> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1499986145> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:1709:4:1709:10:@N:MO231:@XP_MSG">ddr3_test_top_rvl.v(1709)</a><!@TM:1499986145> | Found counter in view:work.ddr3_test_top(verilog) instance rst_n_cntr[15:0] 
Encoding state machine cmdgen[6:0] (in view: work.ddr_ulogic_uniq_1(verilog))
original code -> new code
   0000 -> 0000001
   0010 -> 0000010
   0011 -> 0000100
   0100 -> 0001000
   0101 -> 0010000
   0110 -> 0100000
   0111 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2571:4:2571:10:@N:MO231:@XP_MSG">ddr3_test_top_rvl.v(2571)</a><!@TM:1499986145> | Found counter in view:work.ddr_ulogic_uniq_1(verilog) instance sngl_cmd_cnt[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2308:4:2308:10:@N:MO231:@XP_MSG">ddr3_test_top_rvl.v(2308)</a><!@TM:1499986145> | Found counter in view:work.ddr_ulogic_uniq_1(verilog) instance init_cnt[15:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.addr_interval[8] because it is equivalent to instance u_ddr_ulogic.addr_interval[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.addr_interval[7] because it is equivalent to instance u_ddr_ulogic.addr_interval[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@N:BN362:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986145> | Removing sequential instance addr_interval[6] (in view: work.ddr_ulogic_uniq_1(verilog)) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2793:4:2793:10:@N:MO231:@XP_MSG">ddr3_test_top_rvl.v(2793)</a><!@TM:1499986145> | Found counter in view:work.data_gen_chk_uniq_1(verilog) instance seqd32e[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2752:4:2752:10:@N:MO231:@XP_MSG">ddr3_test_top_rvl.v(2752)</a><!@TM:1499986145> | Found counter in view:work.data_gen_chk_uniq_1(verilog) instance seqd32[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2884:37:2884:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2884)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_11 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2888:37:2888:77:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2888)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_12 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2892:37:2892:79:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2892)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_13 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2896:37:2896:79:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2896)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_14 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2900:37:2900:79:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2900)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_15 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2840:37:2840:71:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2840)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2844:37:2844:73:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2844)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_1 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2848:37:2848:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2848)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_2 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2852:37:2852:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2852)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_3 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2856:37:2856:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2856)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_4 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2860:37:2860:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2860)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_5 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2864:37:2864:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2864)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_6 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2868:37:2868:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2868)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_7 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2872:37:2872:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2872)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_8 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2876:37:2876:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2876)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_9 (in view: work.data_gen_chk_uniq_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2880:37:2880:75:@N:MF179:@XP_MSG">ddr3_test_top_rvl.v(2880)</a><!@TM:1499986145> | Found 8 by 8 bit equality operator ('==') un1_exp_data_10 (in view: work.data_gen_chk_uniq_1(verilog))
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[32] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[64] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[96] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[33] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[65] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[97] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[34] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2814:4:2814:10:@W:BN132:@XP_MSG">ddr3_test_top_rvl.v(2814)</a><!@TM:1499986145> | Removing instance u_ddr_ulogic.U_data_gen_chk.exp_data[66] because it is equivalent to instance u_ddr_ulogic.U_data_gen_chk.exp_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 157MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 175MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 176MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 176MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 166MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 176MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 176MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@N:BN362:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986145> | Removing sequential instance u_ddr_ulogic.addr_rd[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2376:4:2376:10:@N:BN362:@XP_MSG">ddr3_test_top_rvl.v(2376)</a><!@TM:1499986145> | Removing sequential instance u_ddr_ulogic.addr_wr[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:2420:4:2420:10:@N:BN362:@XP_MSG">ddr3_test_top_rvl.v(2420)</a><!@TM:1499986145> | Removing sequential instance u_ddr_ulogic.addr[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 165MB peak: 176MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 194MB peak: 198MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -2.23ns		2192 /      2380
   2		0h:00m:06s		    -2.22ns		2181 /      2380
   3		0h:00m:06s		    -1.88ns		2182 /      2380
   4		0h:00m:06s		    -1.92ns		2182 /      2380
   5		0h:00m:06s		    -1.92ns		2182 /      2380
   6		0h:00m:07s		    -1.92ns		2182 /      2380
   7		0h:00m:07s		    -1.92ns		2182 /      2380
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   8		0h:00m:08s		    -1.88ns		2198 /      2386
   9		0h:00m:08s		    -1.94ns		2200 /      2386
  10		0h:00m:08s		    -1.83ns		2199 /      2386
  11		0h:00m:08s		    -1.76ns		2199 /      2386
  12		0h:00m:08s		    -1.76ns		2199 /      2386
  13		0h:00m:08s		    -1.65ns		2199 /      2386
  14		0h:00m:08s		    -1.76ns		2199 /      2386
  15		0h:00m:08s		    -1.76ns		2199 /      2386
  16		0h:00m:08s		    -1.76ns		2199 /      2386
  17		0h:00m:08s		    -1.76ns		2199 /      2386
Added 16 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  18		0h:00m:09s		    -1.76ns		2198 /      2402
  19		0h:00m:09s		    -1.76ns		2198 /      2402
  20		0h:00m:09s		    -1.76ns		2198 /      2402
  21		0h:00m:09s		    -1.76ns		2198 /      2402
  22		0h:00m:09s		    -1.76ns		2198 /      2402

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 199MB peak: 201MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 201MB peak: 203MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 1567 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 838 clock pin(s) of sequential element(s)
0 instances converted, 838 sequential instances remain driven by gated/generated clocks

=============================================================================== Non-Gated/Non-Generated Clocks ================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:u_ddr3_sdram_mem_top.inst1_inst.U1_clocking@|E:ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     ddr_clks_inst1         1567       ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]
===============================================================================================================================================================================================
========================================================================================================================================================= Gated/Generated Clocks =========================================================================================================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0@|E:ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.capture_dr_d4@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             821        ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.capture_dr_d4     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:oscg_inst@|E:rst_n@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       oscg_inst                                                   OSCG                   17         rst_n                                                                                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 158MB peak: 204MB)

Writing Analyst data base C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\cu_ddr3_test_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 196MB peak: 204MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1499986145> | Writing EDF file: C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.edi 
L-2016.09L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1499986145> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 201MB peak: 207MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 200MB peak: 207MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:732:19:732:30:@W:MT246:@XP_MSG">ddr3_test_top_rvl.v(732)</a><!@TM:1499986145> | Blackbox ddr_clks_inst1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:725:10:725:18:@W:MT246:@XP_MSG">ddr3_test_top_rvl.v(725)</a><!@TM:1499986145> | Blackbox inst1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v:508:15:508:32:@W:MT246:@XP_MSG">ddr3_test_top_rvl.v(508)</a><!@TM:1499986145> | Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v:1192:8:1192:21:@W:MT246:@XP_MSG">ertl.v(1192)</a><!@TM:1499986145> | Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v:1161:8:1161:22:@W:MT246:@XP_MSG">ertl.v(1161)</a><!@TM:1499986145> | Blackbox pmi_distributed_dpram_256s_8s_2s_reg_none_binary_ECP5U_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v:2159:8:2159:14:@W:MT246:@XP_MSG">ertl.v(2159)</a><!@TM:1499986145> | Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1499986145> | Found inferred clock ddr3_test_top|fpga_int_clk_inferred_clock with period 412.90ns. Please declare a user-defined clock on object "n:fpga_int_clk"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1499986145> | Found inferred clock ddr3_sdram_mem_top_inst1_uniq_1|sclk with period 4.65ns. Please declare a user-defined clock on object "n:u_ddr3_sdram_mem_top.inst1_inst.sclk"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1499986145> | Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 4.81ns. Please declare a user-defined clock on object "n:ddr3_test_top_reveal_coretop_instance.jtck[0]"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Jul 13 15:49:05 2017
#


Top view:               ddr3_test_top
Requested Frequency:    2.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1499986145> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1499986145> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.849

                                              Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_sdram_mem_top_inst1_uniq_1|sclk          215.2 MHz     182.9 MHz     4.646         5.466         -0.820      inferred     Autoconstr_clkgroup_2
ddr3_test_top|fpga_int_clk_inferred_clock     2.4 MHz       355.6 MHz     412.903       2.813         410.091     inferred     Autoconstr_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]         207.9 MHz     176.7 MHz     4.810         5.659         -0.849      inferred     Autoconstr_clkgroup_1
System                                        404.3 MHz     343.6 MHz     2.474         2.910         -0.437      system       system_clkgroup      
====================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  2.474       -0.437   |  No paths    -       |  No paths    -      |  No paths    -    
System                                     reveal_coretop|jtck_inferred_clock[0]      |  No paths    -        |  No paths    -       |  4.810       1.069  |  No paths    -    
System                                     ddr3_sdram_mem_top_inst1_uniq_1|sclk       |  4.646       2.891    |  No paths    -       |  No paths    -      |  No paths    -    
ddr3_test_top|fpga_int_clk_inferred_clock  System                                     |  412.903     412.065  |  No paths    -       |  No paths    -      |  No paths    -    
ddr3_test_top|fpga_int_clk_inferred_clock  ddr3_test_top|fpga_int_clk_inferred_clock  |  412.903     410.091  |  No paths    -       |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]      System                                     |  No paths    -        |  No paths    -       |  No paths    -      |  4.810       0.183
reveal_coretop|jtck_inferred_clock[0]      reveal_coretop|jtck_inferred_clock[0]      |  No paths    -        |  4.810       -0.849  |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]      ddr3_sdram_mem_top_inst1_uniq_1|sclk       |  No paths    -        |  No paths    -       |  No paths    -      |  Diff grp    -    
ddr3_sdram_mem_top_inst1_uniq_1|sclk       System                                     |  4.646       0.658    |  No paths    -       |  No paths    -      |  No paths    -    
ddr3_sdram_mem_top_inst1_uniq_1|sclk       reveal_coretop|jtck_inferred_clock[0]      |  No paths    -        |  No paths    -       |  Diff grp    -      |  No paths    -    
ddr3_sdram_mem_top_inst1_uniq_1|sclk       ddr3_sdram_mem_top_inst1_uniq_1|sclk       |  4.646       -0.820   |  No paths    -       |  No paths    -      |  No paths    -    
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ddr3_sdram_mem_top_inst1_uniq_1|sclk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                                                   Starting                                                                             Arrival           
Instance                                                                                           Reference                                Type        Pin     Net                     Time        Slack 
                                                                                                   Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][0]     ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1P3DX     Q       compare_reg\[1\][0]     0.838       -0.820
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][1]     ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1P3DX     Q       compare_reg\[1\][1]     0.838       -0.820
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1_fast[16]     ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1_fast[16]     0.798       -0.780
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1_fast[17]     ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1_fast[17]     0.798       -0.780
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1[32]          ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1[32]          0.888       -0.779
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1[33]          ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1[33]          0.888       -0.779
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1[37]          ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1[37]          0.888       -0.779
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1[38]          ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1[38]          0.888       -0.779
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1[39]          ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1[39]          0.888       -0.779
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1[44]          ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX     Q       input_a_d1[44]          0.888       -0.779
==========================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                                             Starting                                                                              Required           
Instance                                                                                     Reference                                Type           Pin         Net               Time         Slack 
                                                                                             Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out            ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX        D           N_3267_i          4.435        -0.820
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_7.tu_out            ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX        D           c                 4.790        -0.031
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                      ddr3_sdram_mem_top_inst1_uniq_1|sclk     jtagconn16     er2_tdo     er2_tdo[0]        4.646        0.658 
u_ddr_ulogic.U_data_gen_chk.seqd32[31]                                                       ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1P3DX        D           seqd32_s[31]      4.435        1.101 
u_ddr_ulogic.U_data_gen_chk.seqd32e[31]                                                      ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1P3DX        D           seqd32e_s[31]     4.435        1.101 
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tcnt_0.trig_cnt[0]     ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX        D           trig_cnt_7[0]     4.435        1.148 
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tcnt_0.trig_cnt[1]     ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1S3DX        D           trig_cnt_7[1]     4.435        1.148 
u_ddr_ulogic.U_data_gen_chk.seqd32[29]                                                       ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1P3DX        D           seqd32_s[29]      4.435        1.160 
u_ddr_ulogic.U_data_gen_chk.seqd32[30]                                                       ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1P3DX        D           seqd32_s[30]      4.435        1.160 
u_ddr_ulogic.U_data_gen_chk.seqd32e[29]                                                      ddr3_sdram_mem_top_inst1_uniq_1|sclk     FD1P3DX        D           seqd32e_s[29]     4.435        1.160 
======================================================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srr:srsfC:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srs:fp:52970:69107:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.646
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.435

    - Propagation time:                      5.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.820

    Number of logic level(s):                32
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][0] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][0]     FD1P3DX      Q        Out     0.838     0.838       -         
compare_reg\[1\][0]                                                                                Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_df16             ORCALUT4     A        In      0.000     0.838       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_df16             ORCALUT4     Z        Out     0.523     1.361       -         
un6_gt_df16                                                                                        Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        A1       In      0.000     1.361       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        COUT     Out     0.784     2.145       -         
un6_gt_cry[16]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        CIN      In      0.000     2.145       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        COUT     Out     0.059     2.204       -         
un6_gt_cry[20]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        CIN      In      0.000     2.204       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        COUT     Out     0.059     2.263       -         
un6_gt_cry[24]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        CIN      In      0.000     2.263       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        COUT     Out     0.059     2.322       -         
un6_gt_cry[28]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        CIN      In      0.000     2.322       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        COUT     Out     0.059     2.381       -         
un6_gt_cry[32]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        CIN      In      0.000     2.381       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        COUT     Out     0.059     2.440       -         
un6_gt_cry[36]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        CIN      In      0.000     2.440       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        COUT     Out     0.059     2.499       -         
un6_gt_cry[40]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        CIN      In      0.000     2.499       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        COUT     Out     0.059     2.558       -         
un6_gt_cry[44]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        CIN      In      0.000     2.558       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        COUT     Out     0.059     2.617       -         
un6_gt_cry[48]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        CIN      In      0.000     2.617       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        COUT     Out     0.059     2.676       -         
un6_gt_cry[52]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        CIN      In      0.000     2.676       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        COUT     Out     0.059     2.735       -         
un6_gt_cry[56]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        CIN      In      0.000     2.735       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        COUT     Out     0.059     2.794       -         
un6_gt_cry[60]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        CIN      In      0.000     2.794       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        COUT     Out     0.059     2.853       -         
un6_gt_cry[64]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        CIN      In      0.000     2.853       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        COUT     Out     0.059     2.912       -         
un6_gt_cry[68]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        CIN      In      0.000     2.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        COUT     Out     0.059     2.971       -         
un6_gt_cry[72]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        CIN      In      0.000     2.971       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        COUT     Out     0.059     3.030       -         
un6_gt_cry[76]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        CIN      In      0.000     3.030       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        COUT     Out     0.059     3.089       -         
un6_gt_cry[80]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        CIN      In      0.000     3.089       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        COUT     Out     0.059     3.148       -         
un6_gt_cry[84]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        CIN      In      0.000     3.148       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        COUT     Out     0.059     3.207       -         
un6_gt_cry[88]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        CIN      In      0.000     3.207       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        COUT     Out     0.059     3.266       -         
un6_gt_cry[92]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        CIN      In      0.000     3.266       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        COUT     Out     0.059     3.325       -         
un6_gt_cry[96]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        CIN      In      0.000     3.325       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        COUT     Out     0.059     3.384       -         
un6_gt_cry[100]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        CIN      In      0.000     3.384       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        COUT     Out     0.059     3.443       -         
un6_gt_cry[104]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        CIN      In      0.000     3.443       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        COUT     Out     0.059     3.502       -         
un6_gt_cry[108]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        CIN      In      0.000     3.502       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        COUT     Out     0.059     3.561       -         
un6_gt_cry[112]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        CIN      In      0.000     3.561       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        COUT     Out     0.059     3.620       -         
un6_gt_cry[116]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        CIN      In      0.000     3.620       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        COUT     Out     0.059     3.679       -         
un6_gt_cry[120]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        CIN      In      0.000     3.679       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        COUT     Out     0.059     3.738       -         
un6_gt_cry[124]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        CIN      In      0.000     3.738       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        S1       Out     0.651     4.390       -         
un6_gt_cry_i[126]                                                                                  Net          -        -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     D        In      0.000     4.390       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     Z        Out     0.523     4.912       -         
tu_out_RNO_1                                                                                       Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     C        In      0.000     4.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     Z        Out     0.343     5.255       -         
N_3267_i                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out                  FD1S3DX      D        In      0.000     5.255       -         
=================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.646
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.435

    - Propagation time:                      5.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.820

    Number of logic level(s):                32
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][1] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][1]     FD1P3DX      Q        Out     0.838     0.838       -         
compare_reg\[1\][1]                                                                                Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_df16             ORCALUT4     B        In      0.000     0.838       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_df16             ORCALUT4     Z        Out     0.523     1.361       -         
un6_gt_df16                                                                                        Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        A1       In      0.000     1.361       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        COUT     Out     0.784     2.145       -         
un6_gt_cry[16]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        CIN      In      0.000     2.145       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        COUT     Out     0.059     2.204       -         
un6_gt_cry[20]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        CIN      In      0.000     2.204       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        COUT     Out     0.059     2.263       -         
un6_gt_cry[24]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        CIN      In      0.000     2.263       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        COUT     Out     0.059     2.322       -         
un6_gt_cry[28]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        CIN      In      0.000     2.322       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        COUT     Out     0.059     2.381       -         
un6_gt_cry[32]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        CIN      In      0.000     2.381       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        COUT     Out     0.059     2.440       -         
un6_gt_cry[36]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        CIN      In      0.000     2.440       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        COUT     Out     0.059     2.499       -         
un6_gt_cry[40]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        CIN      In      0.000     2.499       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        COUT     Out     0.059     2.558       -         
un6_gt_cry[44]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        CIN      In      0.000     2.558       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        COUT     Out     0.059     2.617       -         
un6_gt_cry[48]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        CIN      In      0.000     2.617       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        COUT     Out     0.059     2.676       -         
un6_gt_cry[52]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        CIN      In      0.000     2.676       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        COUT     Out     0.059     2.735       -         
un6_gt_cry[56]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        CIN      In      0.000     2.735       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        COUT     Out     0.059     2.794       -         
un6_gt_cry[60]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        CIN      In      0.000     2.794       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        COUT     Out     0.059     2.853       -         
un6_gt_cry[64]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        CIN      In      0.000     2.853       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        COUT     Out     0.059     2.912       -         
un6_gt_cry[68]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        CIN      In      0.000     2.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        COUT     Out     0.059     2.971       -         
un6_gt_cry[72]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        CIN      In      0.000     2.971       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        COUT     Out     0.059     3.030       -         
un6_gt_cry[76]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        CIN      In      0.000     3.030       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        COUT     Out     0.059     3.089       -         
un6_gt_cry[80]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        CIN      In      0.000     3.089       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        COUT     Out     0.059     3.148       -         
un6_gt_cry[84]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        CIN      In      0.000     3.148       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        COUT     Out     0.059     3.207       -         
un6_gt_cry[88]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        CIN      In      0.000     3.207       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        COUT     Out     0.059     3.266       -         
un6_gt_cry[92]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        CIN      In      0.000     3.266       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        COUT     Out     0.059     3.325       -         
un6_gt_cry[96]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        CIN      In      0.000     3.325       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        COUT     Out     0.059     3.384       -         
un6_gt_cry[100]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        CIN      In      0.000     3.384       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        COUT     Out     0.059     3.443       -         
un6_gt_cry[104]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        CIN      In      0.000     3.443       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        COUT     Out     0.059     3.502       -         
un6_gt_cry[108]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        CIN      In      0.000     3.502       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        COUT     Out     0.059     3.561       -         
un6_gt_cry[112]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        CIN      In      0.000     3.561       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        COUT     Out     0.059     3.620       -         
un6_gt_cry[116]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        CIN      In      0.000     3.620       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        COUT     Out     0.059     3.679       -         
un6_gt_cry[120]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        CIN      In      0.000     3.679       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        COUT     Out     0.059     3.738       -         
un6_gt_cry[124]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        CIN      In      0.000     3.738       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        S1       Out     0.651     4.390       -         
un6_gt_cry_i[126]                                                                                  Net          -        -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     D        In      0.000     4.390       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     Z        Out     0.523     4.912       -         
tu_out_RNO_1                                                                                       Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     C        In      0.000     4.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     Z        Out     0.343     5.255       -         
N_3267_i                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out                  FD1S3DX      D        In      0.000     5.255       -         
=================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.646
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.435

    - Propagation time:                      5.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.820

    Number of logic level(s):                32
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][0] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][0]     FD1P3DX      Q        Out     0.838     0.838       -         
compare_reg\[1\][0]                                                                                Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_lt16             ORCALUT4     A        In      0.000     0.838       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_lt16             ORCALUT4     Z        Out     0.523     1.361       -         
un6_gt_lt16                                                                                        Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        B1       In      0.000     1.361       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        COUT     Out     0.784     2.145       -         
un6_gt_cry[16]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        CIN      In      0.000     2.145       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        COUT     Out     0.059     2.204       -         
un6_gt_cry[20]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        CIN      In      0.000     2.204       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        COUT     Out     0.059     2.263       -         
un6_gt_cry[24]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        CIN      In      0.000     2.263       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        COUT     Out     0.059     2.322       -         
un6_gt_cry[28]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        CIN      In      0.000     2.322       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        COUT     Out     0.059     2.381       -         
un6_gt_cry[32]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        CIN      In      0.000     2.381       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        COUT     Out     0.059     2.440       -         
un6_gt_cry[36]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        CIN      In      0.000     2.440       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        COUT     Out     0.059     2.499       -         
un6_gt_cry[40]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        CIN      In      0.000     2.499       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        COUT     Out     0.059     2.558       -         
un6_gt_cry[44]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        CIN      In      0.000     2.558       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        COUT     Out     0.059     2.617       -         
un6_gt_cry[48]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        CIN      In      0.000     2.617       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        COUT     Out     0.059     2.676       -         
un6_gt_cry[52]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        CIN      In      0.000     2.676       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        COUT     Out     0.059     2.735       -         
un6_gt_cry[56]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        CIN      In      0.000     2.735       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        COUT     Out     0.059     2.794       -         
un6_gt_cry[60]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        CIN      In      0.000     2.794       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        COUT     Out     0.059     2.853       -         
un6_gt_cry[64]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        CIN      In      0.000     2.853       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        COUT     Out     0.059     2.912       -         
un6_gt_cry[68]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        CIN      In      0.000     2.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        COUT     Out     0.059     2.971       -         
un6_gt_cry[72]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        CIN      In      0.000     2.971       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        COUT     Out     0.059     3.030       -         
un6_gt_cry[76]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        CIN      In      0.000     3.030       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        COUT     Out     0.059     3.089       -         
un6_gt_cry[80]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        CIN      In      0.000     3.089       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        COUT     Out     0.059     3.148       -         
un6_gt_cry[84]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        CIN      In      0.000     3.148       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        COUT     Out     0.059     3.207       -         
un6_gt_cry[88]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        CIN      In      0.000     3.207       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        COUT     Out     0.059     3.266       -         
un6_gt_cry[92]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        CIN      In      0.000     3.266       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        COUT     Out     0.059     3.325       -         
un6_gt_cry[96]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        CIN      In      0.000     3.325       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        COUT     Out     0.059     3.384       -         
un6_gt_cry[100]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        CIN      In      0.000     3.384       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        COUT     Out     0.059     3.443       -         
un6_gt_cry[104]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        CIN      In      0.000     3.443       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        COUT     Out     0.059     3.502       -         
un6_gt_cry[108]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        CIN      In      0.000     3.502       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        COUT     Out     0.059     3.561       -         
un6_gt_cry[112]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        CIN      In      0.000     3.561       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        COUT     Out     0.059     3.620       -         
un6_gt_cry[116]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        CIN      In      0.000     3.620       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        COUT     Out     0.059     3.679       -         
un6_gt_cry[120]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        CIN      In      0.000     3.679       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        COUT     Out     0.059     3.738       -         
un6_gt_cry[124]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        CIN      In      0.000     3.738       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        S1       Out     0.651     4.390       -         
un6_gt_cry_i[126]                                                                                  Net          -        -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     D        In      0.000     4.390       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     Z        Out     0.523     4.912       -         
tu_out_RNO_1                                                                                       Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     C        In      0.000     4.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     Z        Out     0.343     5.255       -         
N_3267_i                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out                  FD1S3DX      D        In      0.000     5.255       -         
=================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.646
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.435

    - Propagation time:                      5.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.820

    Number of logic level(s):                32
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][1] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.compare_reg\[1\][1]     FD1P3DX      Q        Out     0.838     0.838       -         
compare_reg\[1\][1]                                                                                Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_lt16             ORCALUT4     B        In      0.000     0.838       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_lt16             ORCALUT4     Z        Out     0.523     1.361       -         
un6_gt_lt16                                                                                        Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        B1       In      0.000     1.361       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        COUT     Out     0.784     2.145       -         
un6_gt_cry[16]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        CIN      In      0.000     2.145       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        COUT     Out     0.059     2.204       -         
un6_gt_cry[20]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        CIN      In      0.000     2.204       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        COUT     Out     0.059     2.263       -         
un6_gt_cry[24]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        CIN      In      0.000     2.263       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        COUT     Out     0.059     2.322       -         
un6_gt_cry[28]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        CIN      In      0.000     2.322       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        COUT     Out     0.059     2.381       -         
un6_gt_cry[32]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        CIN      In      0.000     2.381       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        COUT     Out     0.059     2.440       -         
un6_gt_cry[36]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        CIN      In      0.000     2.440       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        COUT     Out     0.059     2.499       -         
un6_gt_cry[40]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        CIN      In      0.000     2.499       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        COUT     Out     0.059     2.558       -         
un6_gt_cry[44]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        CIN      In      0.000     2.558       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        COUT     Out     0.059     2.617       -         
un6_gt_cry[48]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        CIN      In      0.000     2.617       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        COUT     Out     0.059     2.676       -         
un6_gt_cry[52]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        CIN      In      0.000     2.676       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        COUT     Out     0.059     2.735       -         
un6_gt_cry[56]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        CIN      In      0.000     2.735       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        COUT     Out     0.059     2.794       -         
un6_gt_cry[60]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        CIN      In      0.000     2.794       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        COUT     Out     0.059     2.853       -         
un6_gt_cry[64]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        CIN      In      0.000     2.853       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        COUT     Out     0.059     2.912       -         
un6_gt_cry[68]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        CIN      In      0.000     2.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        COUT     Out     0.059     2.971       -         
un6_gt_cry[72]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        CIN      In      0.000     2.971       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        COUT     Out     0.059     3.030       -         
un6_gt_cry[76]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        CIN      In      0.000     3.030       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        COUT     Out     0.059     3.089       -         
un6_gt_cry[80]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        CIN      In      0.000     3.089       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        COUT     Out     0.059     3.148       -         
un6_gt_cry[84]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        CIN      In      0.000     3.148       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        COUT     Out     0.059     3.207       -         
un6_gt_cry[88]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        CIN      In      0.000     3.207       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        COUT     Out     0.059     3.266       -         
un6_gt_cry[92]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        CIN      In      0.000     3.266       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        COUT     Out     0.059     3.325       -         
un6_gt_cry[96]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        CIN      In      0.000     3.325       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        COUT     Out     0.059     3.384       -         
un6_gt_cry[100]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        CIN      In      0.000     3.384       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        COUT     Out     0.059     3.443       -         
un6_gt_cry[104]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        CIN      In      0.000     3.443       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        COUT     Out     0.059     3.502       -         
un6_gt_cry[108]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        CIN      In      0.000     3.502       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        COUT     Out     0.059     3.561       -         
un6_gt_cry[112]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        CIN      In      0.000     3.561       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        COUT     Out     0.059     3.620       -         
un6_gt_cry[116]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        CIN      In      0.000     3.620       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        COUT     Out     0.059     3.679       -         
un6_gt_cry[120]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        CIN      In      0.000     3.679       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        COUT     Out     0.059     3.738       -         
un6_gt_cry[124]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        CIN      In      0.000     3.738       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        S1       Out     0.651     4.390       -         
un6_gt_cry_i[126]                                                                                  Net          -        -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     D        In      0.000     4.390       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     Z        Out     0.523     4.912       -         
tu_out_RNO_1                                                                                       Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     C        In      0.000     4.912       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     Z        Out     0.343     5.255       -         
N_3267_i                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out                  FD1S3DX      D        In      0.000     5.255       -         
=================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.646
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.435

    - Propagation time:                      5.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.780

    Number of logic level(s):                32
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1_fast[16] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1_uniq_1|sclk [rising] on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.input_a_d1_fast[16]     FD1S3DX      Q        Out     0.798     0.798       -         
input_a_d1_fast[16]                                                                                Net          -        -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_df16             ORCALUT4     C        In      0.000     0.798       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_df16             ORCALUT4     Z        Out     0.523     1.321       -         
un6_gt_df16                                                                                        Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        A1       In      0.000     1.321       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[15]        CCU2C        COUT     Out     0.784     2.105       -         
un6_gt_cry[16]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        CIN      In      0.000     2.105       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[18]        CCU2C        COUT     Out     0.059     2.164       -         
un6_gt_cry[20]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        CIN      In      0.000     2.164       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[22]        CCU2C        COUT     Out     0.059     2.223       -         
un6_gt_cry[24]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        CIN      In      0.000     2.223       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[26]        CCU2C        COUT     Out     0.059     2.282       -         
un6_gt_cry[28]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        CIN      In      0.000     2.282       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[30]        CCU2C        COUT     Out     0.059     2.341       -         
un6_gt_cry[32]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        CIN      In      0.000     2.341       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[34]        CCU2C        COUT     Out     0.059     2.400       -         
un6_gt_cry[36]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        CIN      In      0.000     2.400       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[38]        CCU2C        COUT     Out     0.059     2.459       -         
un6_gt_cry[40]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        CIN      In      0.000     2.459       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[42]        CCU2C        COUT     Out     0.059     2.518       -         
un6_gt_cry[44]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        CIN      In      0.000     2.518       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[46]        CCU2C        COUT     Out     0.059     2.577       -         
un6_gt_cry[48]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        CIN      In      0.000     2.577       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[50]        CCU2C        COUT     Out     0.059     2.636       -         
un6_gt_cry[52]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        CIN      In      0.000     2.636       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[54]        CCU2C        COUT     Out     0.059     2.695       -         
un6_gt_cry[56]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        CIN      In      0.000     2.695       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[58]        CCU2C        COUT     Out     0.059     2.754       -         
un6_gt_cry[60]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        CIN      In      0.000     2.754       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[62]        CCU2C        COUT     Out     0.059     2.813       -         
un6_gt_cry[64]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        CIN      In      0.000     2.813       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[66]        CCU2C        COUT     Out     0.059     2.872       -         
un6_gt_cry[68]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        CIN      In      0.000     2.872       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[70]        CCU2C        COUT     Out     0.059     2.931       -         
un6_gt_cry[72]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        CIN      In      0.000     2.931       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[74]        CCU2C        COUT     Out     0.059     2.990       -         
un6_gt_cry[76]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        CIN      In      0.000     2.990       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[78]        CCU2C        COUT     Out     0.059     3.049       -         
un6_gt_cry[80]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        CIN      In      0.000     3.049       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[82]        CCU2C        COUT     Out     0.059     3.108       -         
un6_gt_cry[84]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        CIN      In      0.000     3.108       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[86]        CCU2C        COUT     Out     0.059     3.167       -         
un6_gt_cry[88]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        CIN      In      0.000     3.167       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[90]        CCU2C        COUT     Out     0.059     3.226       -         
un6_gt_cry[92]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        CIN      In      0.000     3.226       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[94]        CCU2C        COUT     Out     0.059     3.285       -         
un6_gt_cry[96]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        CIN      In      0.000     3.285       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[98]        CCU2C        COUT     Out     0.059     3.344       -         
un6_gt_cry[100]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        CIN      In      0.000     3.344       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[102]       CCU2C        COUT     Out     0.059     3.403       -         
un6_gt_cry[104]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        CIN      In      0.000     3.403       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[106]       CCU2C        COUT     Out     0.059     3.462       -         
un6_gt_cry[108]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        CIN      In      0.000     3.462       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[110]       CCU2C        COUT     Out     0.059     3.521       -         
un6_gt_cry[112]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        CIN      In      0.000     3.521       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[114]       CCU2C        COUT     Out     0.059     3.580       -         
un6_gt_cry[116]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        CIN      In      0.000     3.580       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[118]       CCU2C        COUT     Out     0.059     3.639       -         
un6_gt_cry[120]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        CIN      In      0.000     3.639       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[122]       CCU2C        COUT     Out     0.059     3.698       -         
un6_gt_cry[124]                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        CIN      In      0.000     3.698       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.un6_gt_cry_0[126]       CCU2C        S1       Out     0.651     4.349       -         
un6_gt_cry_i[126]                                                                                  Net          -        -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     D        In      0.000     4.349       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO_1            ORCALUT4     Z        Out     0.523     4.872       -         
tu_out_RNO_1                                                                                       Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     C        In      0.000     4.872       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out_RNO              ORCALUT4     Z        Out     0.343     5.215       -         
N_3267_i                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.tu_6.tu_out                  FD1S3DX      D        In      0.000     5.215       -         
=================================================================================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: ddr3_test_top|fpga_int_clk_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                                                            Arrival            
Instance          Reference                                     Type        Pin     Net               Time        Slack  
                  Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------
rst_n_cntr[0]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[0]     0.798       410.091
rst_n_cntr[1]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[1]     0.798       410.150
rst_n_cntr[2]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[2]     0.798       410.150
rst_n_cntr[3]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[3]     0.798       410.209
rst_n_cntr[4]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[4]     0.798       410.209
rst_n_cntr[5]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[5]     0.798       410.268
rst_n_cntr[6]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[6]     0.798       410.268
rst_n_cntr[7]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[7]     0.798       410.327
rst_n_cntr[8]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[8]     0.798       410.327
rst_n_cntr[9]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[9]     0.798       410.386
=========================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                                               Required            
Instance           Reference                                     Type        Pin     Net                  Time         Slack  
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
rst_n_cntr[15]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[15]     412.692      410.091
rst_n_cntr[13]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[13]     412.692      410.150
rst_n_cntr[14]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[14]     412.692      410.150
rst_n_cntr[11]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[11]     412.692      410.209
rst_n_cntr[12]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[12]     412.692      410.209
rst_n_cntr[9]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[9]      412.692      410.268
rst_n_cntr[10]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[10]     412.692      410.268
rst_n_cntr[7]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[7]      412.692      410.327
rst_n_cntr[8]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[8]      412.692      410.327
rst_n_cntr[5]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[5]      412.692      410.386
==============================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srr:srsfC:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srs:fp:145471:148111:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      412.903
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         412.692

    - Propagation time:                      2.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 410.091

    Number of logic level(s):                9
    Starting point:                          rst_n_cntr[0] / Q
    Ending point:                            rst_n_cntr[15] / D
    The start point is clocked by            ddr3_test_top|fpga_int_clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            ddr3_test_top|fpga_int_clk_inferred_clock [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
rst_n_cntr[0]            FD1P3AX     Q        Out     0.798     0.798       -         
rst_n_cntr[0]            Net         -        -       -         -           2         
rst_n_cntr_cry_0[0]      CCU2C       A1       In      0.000     0.798       -         
rst_n_cntr_cry_0[0]      CCU2C       COUT     Out     0.784     1.582       -         
rst_n_cntr_cry[0]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[1]      CCU2C       CIN      In      0.000     1.582       -         
rst_n_cntr_cry_0[1]      CCU2C       COUT     Out     0.059     1.641       -         
rst_n_cntr_cry[2]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[3]      CCU2C       CIN      In      0.000     1.641       -         
rst_n_cntr_cry_0[3]      CCU2C       COUT     Out     0.059     1.700       -         
rst_n_cntr_cry[4]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[5]      CCU2C       CIN      In      0.000     1.700       -         
rst_n_cntr_cry_0[5]      CCU2C       COUT     Out     0.059     1.759       -         
rst_n_cntr_cry[6]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[7]      CCU2C       CIN      In      0.000     1.759       -         
rst_n_cntr_cry_0[7]      CCU2C       COUT     Out     0.059     1.818       -         
rst_n_cntr_cry[8]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[9]      CCU2C       CIN      In      0.000     1.818       -         
rst_n_cntr_cry_0[9]      CCU2C       COUT     Out     0.059     1.877       -         
rst_n_cntr_cry[10]       Net         -        -       -         -           1         
rst_n_cntr_cry_0[11]     CCU2C       CIN      In      0.000     1.877       -         
rst_n_cntr_cry_0[11]     CCU2C       COUT     Out     0.059     1.936       -         
rst_n_cntr_cry[12]       Net         -        -       -         -           1         
rst_n_cntr_cry_0[13]     CCU2C       CIN      In      0.000     1.936       -         
rst_n_cntr_cry_0[13]     CCU2C       COUT     Out     0.059     1.995       -         
rst_n_cntr_cry[14]       Net         -        -       -         -           1         
rst_n_cntr_s_0[15]       CCU2C       CIN      In      0.000     1.995       -         
rst_n_cntr_s_0[15]       CCU2C       S0       Out     0.607     2.602       -         
rst_n_cntr_s[15]         Net         -        -       -         -           1         
rst_n_cntr[15]           FD1P3AX     D        In      0.000     2.602       -         
======================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                                                                            Starting                                                                   Arrival           
Instance                                                                                    Reference                                 Type        Pin     Net          Time        Slack 
                                                                                            Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]      1.023       -0.849
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]      1.016       -0.842
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]      1.014       -0.840
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[24]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]      0.989       -0.468
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[26]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]     0.960       -0.439
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[19]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]      0.956       -0.435
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[27]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]     0.930       -0.410
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]     0.970       -0.273
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]     0.967       -0.270
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[20]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[4]      1.018       -0.236
=========================================================================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                                                                                 Starting                                                                           Required           
Instance                                                                                         Reference                                 Type        Pin     Net                  Time         Slack 
                                                                                                 Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5        4.599        -0.849
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tm_crc[0]              reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]          4.599        -0.371
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[2]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[3]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[4]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[5]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[6]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[7]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tr_dout_bit_cnte     4.627        -0.030
=======================================================================================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srr:srsfC:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srs:fp:155858:161666:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.810
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.599

    - Propagation time:                      5.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.849

    Number of logic level(s):                10
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[16]                         FD1P3DX      Q        Out     1.023     1.023       -         
addr[0]                                                                                                         Net          -        -       -         -           81        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0            ORCALUT4     A        In      0.000     1.023       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0            ORCALUT4     Z        Out     0.608     1.631       -         
rd_dout_te36                                                                                                    Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]                    ORCALUT4     B        In      0.000     1.631       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]                    ORCALUT4     Z        Out     0.523     2.154       -         
N_280                                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]                      ORCALUT4     A        In      0.000     2.154       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]                      ORCALUT4     Z        Out     0.168     2.321       -         
rd_dout_te[0]                                                                                                   Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]                      ORCALUT4     D        In      0.000     2.321       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]                      ORCALUT4     Z        Out     0.523     2.845       -         
rd_dout_trig_1_a3[0]                                                                                            Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                       ORCALUT4     A        In      0.000     2.845       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                       ORCALUT4     Z        Out     0.523     3.368       -         
rd_dout_trig_1_3[0]                                                                                             Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                       ORCALUT4     D        In      0.000     3.368       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                       ORCALUT4     Z        Out     0.523     3.890       -         
rd_dout_trig_1_4[0]                                                                                             Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                         ORCALUT4     C        In      0.000     3.890       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                         ORCALUT4     Z        Out     0.168     4.059       -         
rd_dout_trig[0]                                                                                                 Net          -        -       -         -           4         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0_N_3L3_0     ORCALUT4     C        In      0.000     4.059       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0_N_3L3_0     ORCALUT4     Z        Out     0.523     4.582       -         
parity_calc_5_iv_0_0_m2_0_N_3L3_0                                                                               Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0             ORCALUT4     D        In      0.000     4.582       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0             ORCALUT4     Z        Out     0.523     5.104       -         
parity_calc_5_iv_0_0_N_7_mux                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4     D        In      0.000     5.104       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4     Z        Out     0.343     5.447       -         
parity_calc_5                                                                                                   Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc                           FD1P3DX      D        In      0.000     5.447       -         
==============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.810
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.599

    - Propagation time:                      5.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.842

    Number of logic level(s):                10
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[17]                         FD1P3DX      Q        Out     1.016     1.016       -         
addr[1]                                                                                                         Net          -        -       -         -           74        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0            ORCALUT4     B        In      0.000     1.016       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0            ORCALUT4     Z        Out     0.608     1.623       -         
rd_dout_te36                                                                                                    Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]                    ORCALUT4     B        In      0.000     1.623       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]                    ORCALUT4     Z        Out     0.523     2.147       -         
N_280                                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]                      ORCALUT4     A        In      0.000     2.147       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]                      ORCALUT4     Z        Out     0.168     2.314       -         
rd_dout_te[0]                                                                                                   Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]                      ORCALUT4     D        In      0.000     2.314       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]                      ORCALUT4     Z        Out     0.523     2.837       -         
rd_dout_trig_1_a3[0]                                                                                            Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                       ORCALUT4     A        In      0.000     2.837       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                       ORCALUT4     Z        Out     0.523     3.361       -         
rd_dout_trig_1_3[0]                                                                                             Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                       ORCALUT4     D        In      0.000     3.361       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                       ORCALUT4     Z        Out     0.523     3.884       -         
rd_dout_trig_1_4[0]                                                                                             Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                         ORCALUT4     C        In      0.000     3.884       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                         ORCALUT4     Z        Out     0.168     4.051       -         
rd_dout_trig[0]                                                                                                 Net          -        -       -         -           4         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0_N_3L3_0     ORCALUT4     C        In      0.000     4.051       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0_N_3L3_0     ORCALUT4     Z        Out     0.523     4.574       -         
parity_calc_5_iv_0_0_m2_0_N_3L3_0                                                                               Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0             ORCALUT4     D        In      0.000     4.574       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0             ORCALUT4     Z        Out     0.523     5.098       -         
parity_calc_5_iv_0_0_N_7_mux                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4     D        In      0.000     5.098       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4     Z        Out     0.343     5.441       -         
parity_calc_5                                                                                                   Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc                           FD1P3DX      D        In      0.000     5.441       -         
==============================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.810
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.599

    - Propagation time:                      5.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.840

    Number of logic level(s):                10
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[18]                         FD1P3DX      Q        Out     1.014     1.014       -         
addr[2]                                                                                                         Net          -        -       -         -           72        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0            ORCALUT4     C        In      0.000     1.014       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0            ORCALUT4     Z        Out     0.608     1.621       -         
rd_dout_te36                                                                                                    Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]                    ORCALUT4     B        In      0.000     1.621       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]                    ORCALUT4     Z        Out     0.523     2.144       -         
N_280                                                                                                           Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]                      ORCALUT4     A        In      0.000     2.144       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]                      ORCALUT4     Z        Out     0.168     2.313       -         
rd_dout_te[0]                                                                                                   Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]                      ORCALUT4     D        In      0.000     2.313       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]                      ORCALUT4     Z        Out     0.523     2.836       -         
rd_dout_trig_1_a3[0]                                                                                            Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                       ORCALUT4     A        In      0.000     2.836       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                       ORCALUT4     Z        Out     0.523     3.358       -         
rd_dout_trig_1_3[0]                                                                                             Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                       ORCALUT4     D        In      0.000     3.358       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                       ORCALUT4     Z        Out     0.523     3.882       -         
rd_dout_trig_1_4[0]                                                                                             Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                         ORCALUT4     C        In      0.000     3.882       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                         ORCALUT4     Z        Out     0.168     4.050       -         
rd_dout_trig[0]                                                                                                 Net          -        -       -         -           4         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0_N_3L3_0     ORCALUT4     C        In      0.000     4.050       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0_N_3L3_0     ORCALUT4     Z        Out     0.523     4.572       -         
parity_calc_5_iv_0_0_m2_0_N_3L3_0                                                                               Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0             ORCALUT4     D        In      0.000     4.572       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_m2_0             ORCALUT4     Z        Out     0.523     5.096       -         
parity_calc_5_iv_0_0_N_7_mux                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4     D        In      0.000     5.096       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4     Z        Out     0.343     5.439       -         
parity_calc_5                                                                                                   Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc                           FD1P3DX      D        In      0.000     5.439       -         
==============================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.810
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.599

    - Propagation time:                      5.247
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.648

    Number of logic level(s):                10
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[16]                  FD1P3DX      Q        Out     1.023     1.023       -         
addr[0]                                                                                                  Net          -        -       -         -           81        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0     ORCALUT4     A        In      0.000     1.023       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0     ORCALUT4     Z        Out     0.608     1.631       -         
rd_dout_te36                                                                                             Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]             ORCALUT4     B        In      0.000     1.631       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]             ORCALUT4     Z        Out     0.523     2.154       -         
N_280                                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]               ORCALUT4     A        In      0.000     2.154       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]               ORCALUT4     Z        Out     0.168     2.321       -         
rd_dout_te[0]                                                                                            Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]               ORCALUT4     D        In      0.000     2.321       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]               ORCALUT4     Z        Out     0.523     2.845       -         
rd_dout_trig_1_a3[0]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                ORCALUT4     A        In      0.000     2.845       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                ORCALUT4     Z        Out     0.523     3.368       -         
rd_dout_trig_1_3[0]                                                                                      Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                ORCALUT4     D        In      0.000     3.368       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                ORCALUT4     Z        Out     0.523     3.890       -         
rd_dout_trig_1_4[0]                                                                                      Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                  ORCALUT4     C        In      0.000     3.890       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                  ORCALUT4     Z        Out     0.168     4.059       -         
rd_dout_trig[0]                                                                                          Net          -        -       -         -           4         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_5              ORCALUT4     A        In      0.000     4.059       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_5              ORCALUT4     Z        Out     0.523     4.582       -         
parity_calc_RNO_5                                                                                        Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1              PFUMX        ALUT     In      0.000     4.582       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1              PFUMX        Z        Out     0.322     4.904       -         
N_87                                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                ORCALUT4     B        In      0.000     4.904       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                ORCALUT4     Z        Out     0.343     5.247       -         
parity_calc_5                                                                                            Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc                    FD1P3DX      D        In      0.000     5.247       -         
=======================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.810
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.599

    - Propagation time:                      5.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.641

    Number of logic level(s):                10
    Starting point:                          ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.shift_reg[17]                  FD1P3DX      Q        Out     1.016     1.016       -         
addr[1]                                                                                                  Net          -        -       -         -           74        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0     ORCALUT4     B        In      0.000     1.016       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.cnt_contig_reg_wen_0_a4_0     ORCALUT4     Z        Out     0.608     1.623       -         
rd_dout_te36                                                                                             Net          -        -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]             ORCALUT4     B        In      0.000     1.623       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1_0[0]             ORCALUT4     Z        Out     0.523     2.147       -         
N_280                                                                                                    Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]               ORCALUT4     A        In      0.000     2.147       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.te_1.rd_dout_te_1[0]               ORCALUT4     Z        Out     0.168     2.314       -         
rd_dout_te[0]                                                                                            Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]               ORCALUT4     D        In      0.000     2.314       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_a3[0]               ORCALUT4     Z        Out     0.523     2.837       -         
rd_dout_trig_1_a3[0]                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                ORCALUT4     A        In      0.000     2.837       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_3[0]                ORCALUT4     Z        Out     0.523     3.361       -         
rd_dout_trig_1_3[0]                                                                                      Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                ORCALUT4     D        In      0.000     3.361       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1_4[0]                ORCALUT4     Z        Out     0.523     3.884       -         
rd_dout_trig_1_4[0]                                                                                      Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                  ORCALUT4     C        In      0.000     3.884       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.trig_u.rd_dout_trig_1[0]                  ORCALUT4     Z        Out     0.168     4.051       -         
rd_dout_trig[0]                                                                                          Net          -        -       -         -           4         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_5              ORCALUT4     A        In      0.000     4.051       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_5              ORCALUT4     Z        Out     0.523     4.574       -         
parity_calc_RNO_5                                                                                        Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1              PFUMX        ALUT     In      0.000     4.574       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1              PFUMX        Z        Out     0.322     4.896       -         
N_87                                                                                                     Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                ORCALUT4     B        In      0.000     4.896       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc_RNO                ORCALUT4     Z        Out     0.343     5.239       -         
parity_calc_5                                                                                            Net          -        -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc                    FD1P3DX      D        In      0.000     5.239       -         
=======================================================================================================================================================================




====================================
<a name=clockReport25></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                            Starting                                                               Arrival           
Instance                                                    Reference     Type               Pin               Net                 Time        Slack 
                                                            Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16         jce2              jce2[0]             0.000       -0.437
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16         jshift            jshift[0]           0.000       -0.437
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16         ip_enable         ip_enable[0]        0.000       0.206 
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16         jrstn             jrstn[0]            0.000       1.950 
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking                 System        ddr_clks_inst1     clocking_good     clocking_good_0     0.000       2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking                 System        ddr_clks_inst1     ddr_rst           ddr_rst             0.000       2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking                 System        ddr_clks_inst1     ddrdel            ddrdel              0.000       2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking                 System        ddr_clks_inst1     dqsbuf_pause      dqsbuf_pause        0.000       2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking                 System        ddr_clks_inst1     eclk              eclk_0              0.000       2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking                 System        ddr_clks_inst1     update_done       update_done         0.000       2.474 
=====================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                                                          Starting                                                               Required           
Instance                                                                                  Reference     Type               Pin               Net                 Time         Slack 
                                                                                          Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                   System        jtagconn16         er2_tdo           er2_tdo[0]          2.474        -0.437
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.parity_calc     System        FD1P3DX            D                 parity_calc_5       4.599        1.069 
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.tm_crc[0]       System        FD1P3BX            D                 tm_crc_7[0]         4.599        1.346 
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.tm_u.genblk4\.tr_mem       System        pmi_ram_dp_Z6      Reset             reset_n_i           2.474        1.950 
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking                                               System        ddr_clks_inst1     dll_update        dll_update          2.474        2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1                                                  System        inst1              clocking_good     clocking_good_0     2.474        2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1                                                  System        inst1              ddr_rst           ddr_rst             2.474        2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1                                                  System        inst1              dqsbuf_pause      dqsbuf_pause        2.474        2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1                                                  System        inst1              dqsdel[0]         ddrdel              2.474        2.474 
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1                                                  System        inst1              dqsdel[1]         ddrdel              2.474        2.474 
====================================================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srr:srsfC:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srs:fp:197997:201255:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      2.474
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.474

    - Propagation time:                      2.910
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.437

    Number of logic level(s):                5
    Starting point:                          ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                 Pin         Pin               Arrival     No. of    
Name                                                                                                            Type           Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                         jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                         Net            -           -       -         -           15        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2                   ORCALUT4       A           In      0.000     0.000       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2                   ORCALUT4       Z           Out     0.683     0.683       -         
N_6586                                                                                                          Net            -           -       -         -           9         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.r_w_RNI9NVM                           ORCALUT4       A           In      0.000     0.683       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.r_w_RNI9NVM                           ORCALUT4       Z           Out     0.523     1.206       -         
g1_1_2                                                                                                          Net            -           -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUNUS1     ORCALUT4       B           In      0.000     1.206       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUNUS1     ORCALUT4       Z           Out     0.568     1.774       -         
g1_1                                                                                                            Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUARN6     ORCALUT4       B           In      0.000     1.774       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUARN6     ORCALUT4       Z           Out     0.568     2.342       -         
jtdo_iv_0_3                                                                                                     Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                               ORCALUT4       B           In      0.000     2.342       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                               ORCALUT4       Z           Out     0.568     2.910       -         
jtdo                                                                                                            Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                         jtagconn16     er2_tdo     In      0.000     2.910       -         
===================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      2.474
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.474

    - Propagation time:                      2.910
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.437

    Number of logic level(s):                5
    Starting point:                          ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                 Pin         Pin               Arrival     No. of    
Name                                                                                                            Type           Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                         jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                                       Net            -           -       -         -           33        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2                   ORCALUT4       B           In      0.000     0.000       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2                   ORCALUT4       Z           Out     0.683     0.683       -         
N_6586                                                                                                          Net            -           -       -         -           9         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.r_w_RNI9NVM                           ORCALUT4       A           In      0.000     0.683       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.r_w_RNI9NVM                           ORCALUT4       Z           Out     0.523     1.206       -         
g1_1_2                                                                                                          Net            -           -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUNUS1     ORCALUT4       B           In      0.000     1.206       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUNUS1     ORCALUT4       Z           Out     0.568     1.774       -         
g1_1                                                                                                            Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUARN6     ORCALUT4       B           In      0.000     1.774       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUARN6     ORCALUT4       Z           Out     0.568     2.342       -         
jtdo_iv_0_3                                                                                                     Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                               ORCALUT4       B           In      0.000     2.342       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                               ORCALUT4       Z           Out     0.568     2.910       -         
jtdo                                                                                                            Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                         jtagconn16     er2_tdo     In      0.000     2.910       -         
===================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      2.474
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.474

    - Propagation time:                      2.342
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.131

    Number of logic level(s):                4
    Starting point:                          ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                                                       Type           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                    jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                    Net            -           -       -         -           15        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2              ORCALUT4       A           In      0.000     0.000       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2              ORCALUT4       Z           Out     0.683     0.683       -         
N_6586                                                                                                     Net            -           -       -         -           9         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2_RNI7KV81     ORCALUT4       A           In      0.000     0.683       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2_RNI7KV81     ORCALUT4       Z           Out     0.568     1.251       -         
jtdo_iv_0_a2_0_0                                                                                           Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_1                        ORCALUT4       B           In      0.000     1.251       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_1                        ORCALUT4       Z           Out     0.523     1.774       -         
jtdo_iv_1                                                                                                  Net            -           -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                          ORCALUT4       C           In      0.000     1.774       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                          ORCALUT4       Z           Out     0.568     2.342       -         
jtdo                                                                                                       Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                    jtagconn16     er2_tdo     In      0.000     2.342       -         
==============================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      2.474
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.474

    - Propagation time:                      2.342
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.131

    Number of logic level(s):                4
    Starting point:                          ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                                                       Type           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                    jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                                  Net            -           -       -         -           33        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2              ORCALUT4       B           In      0.000     0.000       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2              ORCALUT4       Z           Out     0.683     0.683       -         
N_6586                                                                                                     Net            -           -       -         -           9         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2_RNI7KV81     ORCALUT4       A           In      0.000     0.683       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un1_capture_dr_i_o2_RNI7KV81     ORCALUT4       Z           Out     0.568     1.251       -         
jtdo_iv_0_a2_0_0                                                                                           Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_1                        ORCALUT4       B           In      0.000     1.251       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_1                        ORCALUT4       Z           Out     0.523     1.774       -         
jtdo_iv_1                                                                                                  Net            -           -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                          ORCALUT4       C           In      0.000     1.774       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                          ORCALUT4       Z           Out     0.568     2.342       -         
jtdo                                                                                                       Net            -           -       -         -           2         
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                    jtagconn16     er2_tdo     In      0.000     2.342       -         
==============================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      2.474
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.474

    - Propagation time:                      2.267
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.207

    Number of logic level(s):                4
    Starting point:                          ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                 Pin           Pin               Arrival     No. of    
Name                                                                                                            Type           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                         jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                                    Net            -             -       -         -           58        
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_0_a2_0                        ORCALUT4       A             In      0.000     0.000       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_0_a2_0                        ORCALUT4       Z             Out     0.523     0.523       -         
jtdo_iv_0_a2_0                                                                                                  Net            -             -       -         -           1         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_0_a2_0_RNIUFTE2               ORCALUT4       C             In      0.000     0.523       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv_0_a2_0_RNIUFTE2               ORCALUT4       Z             Out     0.608     1.131       -         
g1_2                                                                                                            Net            -             -       -         -           3         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUARN6     ORCALUT4       C             In      0.000     1.131       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIUARN6     ORCALUT4       Z             Out     0.568     1.699       -         
jtdo_iv_0_3                                                                                                     Net            -             -       -         -           2         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                               ORCALUT4       B             In      0.000     1.699       -         
ddr3_test_top_reveal_coretop_instance.ddr3_test_top_la0_inst_0.jtag_int_u.jtdo_iv                               ORCALUT4       Z             Out     0.568     2.267       -         
jtdo                                                                                                            Net            -             -       -         -           2         
ddr3_test_top_reveal_coretop_instance.jtagconn16_inst_0                                                         jtagconn16     er2_tdo       In      0.000     2.267       -         
=====================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 200MB peak: 207MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 200MB peak: 207MB)

---------------------------------------
<a name=resourceUsage29></a>Resource Usage Report</a>
Part: lfe5u_85f-8

Register bits: 2401 of 83640 (3%)
PIC Latch:       0
I/O cells:       1


Details:
CCU2C:          288
FD1P3AX:        34
FD1P3BX:        33
FD1P3DX:        1413
FD1S3AX:        1
FD1S3BX:        8
FD1S3DX:        912
GSR:            1
INV:            27
L6MUX21:        7
OB:             1
ORCALUT4:       2180
OSCG:           1
PFUMX:          38
PUR:            1
SPR16X4C:       4
VHI:            20
VLO:            19
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 45MB peak: 207MB)

Process took 0h:00m:15s realtime, 0h:00m:15s cputime
# Thu Jul 13 15:49:05 2017

###########################################################]

</pre></samp></body></html>
