

================================================================
== Vitis HLS Report for 'Kernel_Connector_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Thu Jun 12 16:07:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        KernelConnector
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.773 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inVal1 = alloca i32 1" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:5->KernelConnector.cpp:13]   --->   Operation 5 'alloca' 'inVal1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intermediateStream, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OutStream, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln5 = store i32 0, i32 %inVal1" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:5->KernelConnector.cpp:13]   --->   Operation 8 'store' 'store_ln5' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln5 = br void %do.cond.i" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:5->KernelConnector.cpp:13]   --->   Operation 9 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inVal1_1 = load i32 %inVal1" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:10->KernelConnector.cpp:13]   --->   Operation 10 'load' 'inVal1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.46ns)   --->   "%inVal2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %intermediateStream" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:9->KernelConnector.cpp:13]   --->   Operation 11 'read' 'inVal2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%outVal = add i32 %inVal2, i32 %inVal1_1" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:10->KernelConnector.cpp:13]   --->   Operation 12 'add' 'outVal' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %OutStream, i32 %outVal" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:12->KernelConnector.cpp:13]   --->   Operation 13 'write' 'write_ln12' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln5 = store i32 %outVal, i32 %inVal1" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:5->KernelConnector.cpp:13]   --->   Operation 14 'store' 'store_ln5' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:5->KernelConnector.cpp:13]   --->   Operation 15 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:8->KernelConnector.cpp:13]   --->   Operation 16 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %intermediateStream, i32 1" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:14->KernelConnector.cpp:13]   --->   Operation 17 'nbreadreq' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %tmp_1, void %Kernel2Sum.exit.exitStub, void %do.cond.i" [../../Kernel2_Sum/Kernel2Sum/Kernel2Sum.cpp:13->KernelConnector.cpp:13]   --->   Operation 18 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (!tmp_1)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ intermediateStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OutStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inVal1            (alloca       ) [ 010]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
store_ln5         (store        ) [ 000]
br_ln5            (br           ) [ 000]
inVal1_1          (load         ) [ 000]
inVal2            (read         ) [ 000]
outVal            (add          ) [ 000]
write_ln12        (write        ) [ 000]
store_ln5         (store        ) [ 000]
specpipeline_ln5  (specpipeline ) [ 000]
specloopname_ln8  (specloopname ) [ 000]
tmp_1             (nbreadreq    ) [ 001]
br_ln13           (br           ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="intermediateStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intermediateStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="inVal1_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inVal1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="inVal2_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inVal2/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="write_ln12_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="tmp_1_nbreadreq_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="1" slack="0"/>
<pin id="49" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln5_store_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="inVal1_1_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inVal1_1/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="outVal_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outVal/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln5_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="73" class="1005" name="inVal1_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inVal1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="32" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="58" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="61" pin="2"/><net_sink comp="38" pin=2"/></net>

<net id="72"><net_src comp="61" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="28" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="78"><net_src comp="73" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="79"><net_src comp="73" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutStream | {1 }
 - Input state : 
	Port: Kernel_Connector_Pipeline_VITIS_LOOP_8_1 : intermediateStream | {1 2 }
  - Chain level:
	State 1
		store_ln5 : 1
		inVal1_1 : 1
		outVal : 2
		write_ln12 : 3
		store_ln5 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |      outVal_fu_61      |    0    |    39   |
|----------|------------------------|---------|---------|
|   read   |    inVal2_read_fu_32   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln12_write_fu_38 |    0    |    0    |
|----------|------------------------|---------|---------|
| nbreadreq|  tmp_1_nbreadreq_fu_45 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    39   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|inVal1_reg_73|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   39   |
+-----------+--------+--------+
