581122c2eeaa , b48c9d31988e , b48c9d31988f , b68c9d31b8af , b68c9d31a8bf
module demo(clk,led);
input clk;
output reg[7:0] led;
reg[31:0] cnt;
reg[7:0] sel=1;
always @ (posedge clk)
begin
	cnt=cnt+1;
	if(cnt==32'd50_000_000)
	begin
		cnt=0;		
		led = sel;
		sel=sel<<1;
		if(sel==0)
			sel=1;		
	end
end
endmodule