// Seed: 405480293
module module_0 (
    input supply0 id_0
);
  logic [-1 : -1  **  1] id_2;
  ;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output logic id_2,
    output wire id_3,
    output logic id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output tri1 id_9,
    output wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14,
    input wand id_15,
    input supply1 id_16
);
  logic id_18 = -1;
  always_ff @(posedge -1'b0 == 1) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_4 <= -1'b0;
      id_4 <= -1;
    end
  end
  module_0 modCall_1 (id_15);
  initial begin : LABEL_2
    id_2 = 1'h0;
  end
endmodule
