--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_receiver.twx test_receiver.ncd -o test_receiver.twr
test_receiver.pcf -ucf pin.ucf

Design file:              test_receiver.ncd
Physical constraint file: test_receiver.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2423 paths analyzed, 177 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.073ns.
--------------------------------------------------------------------------------

Paths for end point anode_count_30 (SLICE_X19Y72.SR), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_7 (FF)
  Destination:          anode_count_30 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.073ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_7 to anode_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y60.YQ      Tcko                  0.587   anode_count<6>
                                                       anode_count_7
    SLICE_X17Y67.F2      net (fanout=2)        1.557   anode_count<7>
    SLICE_X17Y67.COUT    Topcyf                1.162   N0
                                                       anode_count_and00001_wg_lut<6>
                                                       anode_count_and00001_wg_cy<6>
                                                       anode_count_and00001_wg_cy<7>
    SLICE_X18Y57.G4      net (fanout=3)        1.495   N0
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y72.SR      net (fanout=16)       1.603   anode_count_and0000
    SLICE_X19Y72.CLK     Tsrck                 0.910   anode_count<30>
                                                       anode_count_30
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (3.418ns logic, 4.655ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_counter_0 (FF)
  Destination:          anode_count_30 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.947ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.072 - 0.073)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_counter_0 to anode_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.XQ      Tcko                  0.591   prescale_counter<0>
                                                       prescale_counter_0
    SLICE_X24Y68.F1      net (fanout=2)        0.834   prescale_counter<0>
    SLICE_X24Y68.X       Tilo                  0.759   anode_count_cmp_eq000028
                                                       anode_count_cmp_eq000028
    SLICE_X24Y71.F1      net (fanout=2)        0.439   anode_count_cmp_eq000028
    SLICE_X24Y71.X       Tilo                  0.759   anode_count_cmp_eq0000
                                                       anode_count_cmp_eq000041
    SLICE_X18Y57.G2      net (fanout=1)        1.293   anode_count_cmp_eq0000
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y72.SR      net (fanout=16)       1.603   anode_count_and0000
    SLICE_X19Y72.CLK     Tsrck                 0.910   anode_count<30>
                                                       anode_count_30
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (3.778ns logic, 4.169ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_3 (FF)
  Destination:          anode_count_30 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.870ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_3 to anode_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y58.YQ      Tcko                  0.587   anode_count<2>
                                                       anode_count_3
    SLICE_X17Y67.F1      net (fanout=2)        1.354   anode_count<3>
    SLICE_X17Y67.COUT    Topcyf                1.162   N0
                                                       anode_count_and00001_wg_lut<6>
                                                       anode_count_and00001_wg_cy<6>
                                                       anode_count_and00001_wg_cy<7>
    SLICE_X18Y57.G4      net (fanout=3)        1.495   N0
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y72.SR      net (fanout=16)       1.603   anode_count_and0000
    SLICE_X19Y72.CLK     Tsrck                 0.910   anode_count<30>
                                                       anode_count_30
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (3.418ns logic, 4.452ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_22 (SLICE_X19Y68.SR), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_7 (FF)
  Destination:          anode_count_22 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_7 to anode_count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y60.YQ      Tcko                  0.587   anode_count<6>
                                                       anode_count_7
    SLICE_X17Y67.F2      net (fanout=2)        1.557   anode_count<7>
    SLICE_X17Y67.COUT    Topcyf                1.162   N0
                                                       anode_count_and00001_wg_lut<6>
                                                       anode_count_and00001_wg_cy<6>
                                                       anode_count_and00001_wg_cy<7>
    SLICE_X18Y57.G4      net (fanout=3)        1.495   N0
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y68.SR      net (fanout=16)       1.314   anode_count_and0000
    SLICE_X19Y68.CLK     Tsrck                 0.910   anode_count<22>
                                                       anode_count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (3.418ns logic, 4.366ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_counter_0 (FF)
  Destination:          anode_count_22 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.011 - 0.029)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_counter_0 to anode_count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.XQ      Tcko                  0.591   prescale_counter<0>
                                                       prescale_counter_0
    SLICE_X24Y68.F1      net (fanout=2)        0.834   prescale_counter<0>
    SLICE_X24Y68.X       Tilo                  0.759   anode_count_cmp_eq000028
                                                       anode_count_cmp_eq000028
    SLICE_X24Y71.F1      net (fanout=2)        0.439   anode_count_cmp_eq000028
    SLICE_X24Y71.X       Tilo                  0.759   anode_count_cmp_eq0000
                                                       anode_count_cmp_eq000041
    SLICE_X18Y57.G2      net (fanout=1)        1.293   anode_count_cmp_eq0000
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y68.SR      net (fanout=16)       1.314   anode_count_and0000
    SLICE_X19Y68.CLK     Tsrck                 0.910   anode_count<22>
                                                       anode_count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (3.778ns logic, 3.880ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_3 (FF)
  Destination:          anode_count_22 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.581ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_3 to anode_count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y58.YQ      Tcko                  0.587   anode_count<2>
                                                       anode_count_3
    SLICE_X17Y67.F1      net (fanout=2)        1.354   anode_count<3>
    SLICE_X17Y67.COUT    Topcyf                1.162   N0
                                                       anode_count_and00001_wg_lut<6>
                                                       anode_count_and00001_wg_cy<6>
                                                       anode_count_and00001_wg_cy<7>
    SLICE_X18Y57.G4      net (fanout=3)        1.495   N0
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y68.SR      net (fanout=16)       1.314   anode_count_and0000
    SLICE_X19Y68.CLK     Tsrck                 0.910   anode_count<22>
                                                       anode_count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (3.418ns logic, 4.163ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_23 (SLICE_X19Y68.SR), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_7 (FF)
  Destination:          anode_count_23 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_7 to anode_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y60.YQ      Tcko                  0.587   anode_count<6>
                                                       anode_count_7
    SLICE_X17Y67.F2      net (fanout=2)        1.557   anode_count<7>
    SLICE_X17Y67.COUT    Topcyf                1.162   N0
                                                       anode_count_and00001_wg_lut<6>
                                                       anode_count_and00001_wg_cy<6>
                                                       anode_count_and00001_wg_cy<7>
    SLICE_X18Y57.G4      net (fanout=3)        1.495   N0
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y68.SR      net (fanout=16)       1.314   anode_count_and0000
    SLICE_X19Y68.CLK     Tsrck                 0.910   anode_count<22>
                                                       anode_count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (3.418ns logic, 4.366ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_counter_0 (FF)
  Destination:          anode_count_23 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.011 - 0.029)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_counter_0 to anode_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.XQ      Tcko                  0.591   prescale_counter<0>
                                                       prescale_counter_0
    SLICE_X24Y68.F1      net (fanout=2)        0.834   prescale_counter<0>
    SLICE_X24Y68.X       Tilo                  0.759   anode_count_cmp_eq000028
                                                       anode_count_cmp_eq000028
    SLICE_X24Y71.F1      net (fanout=2)        0.439   anode_count_cmp_eq000028
    SLICE_X24Y71.X       Tilo                  0.759   anode_count_cmp_eq0000
                                                       anode_count_cmp_eq000041
    SLICE_X18Y57.G2      net (fanout=1)        1.293   anode_count_cmp_eq0000
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y68.SR      net (fanout=16)       1.314   anode_count_and0000
    SLICE_X19Y68.CLK     Tsrck                 0.910   anode_count<22>
                                                       anode_count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (3.778ns logic, 3.880ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_3 (FF)
  Destination:          anode_count_23 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.581ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_3 to anode_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y58.YQ      Tcko                  0.587   anode_count<2>
                                                       anode_count_3
    SLICE_X17Y67.F1      net (fanout=2)        1.354   anode_count<3>
    SLICE_X17Y67.COUT    Topcyf                1.162   N0
                                                       anode_count_and00001_wg_lut<6>
                                                       anode_count_and00001_wg_cy<6>
                                                       anode_count_and00001_wg_cy<7>
    SLICE_X18Y57.G4      net (fanout=3)        1.495   N0
    SLICE_X18Y57.Y       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and00001
    SLICE_X19Y68.SR      net (fanout=16)       1.314   anode_count_and0000
    SLICE_X19Y68.CLK     Tsrck                 0.910   anode_count<22>
                                                       anode_count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (3.418ns logic, 4.163ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point anode_count_4 (SLICE_X19Y59.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anode_count_4 (FF)
  Destination:          anode_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: anode_count_4 to anode_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y59.XQ      Tcko                  0.473   anode_count<4>
                                                       anode_count_4
    SLICE_X19Y59.F4      net (fanout=2)        0.333   anode_count<4>
    SLICE_X19Y59.CLK     Tckf        (-Th)    -0.801   anode_count<4>
                                                       anode_count<4>_rt
                                                       Mcount_anode_count_xor<4>
                                                       anode_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_6 (SLICE_X19Y60.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anode_count_6 (FF)
  Destination:          anode_count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: anode_count_6 to anode_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y60.XQ      Tcko                  0.473   anode_count<6>
                                                       anode_count_6
    SLICE_X19Y60.F4      net (fanout=2)        0.333   anode_count<6>
    SLICE_X19Y60.CLK     Tckf        (-Th)    -0.801   anode_count<6>
                                                       anode_count<6>_rt
                                                       Mcount_anode_count_xor<6>
                                                       anode_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_26 (SLICE_X19Y70.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anode_count_26 (FF)
  Destination:          anode_count_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: anode_count_26 to anode_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.XQ      Tcko                  0.473   anode_count<26>
                                                       anode_count_26
    SLICE_X19Y70.F4      net (fanout=2)        0.333   anode_count<26>
    SLICE_X19Y70.CLK     Tckf        (-Th)    -0.801   anode_count<26>
                                                       anode_count<26>_rt
                                                       Mcount_anode_count_xor<26>
                                                       anode_count_26
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.654ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: anode_count<0>/CLK
  Logical resource: anode_count_0/CK
  Location pin: SLICE_X19Y57.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.654ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: anode_count<0>/CLK
  Logical resource: anode_count_0/CK
  Location pin: SLICE_X19Y57.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.654ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: anode_count<0>/CLK
  Logical resource: anode_count_0/CK
  Location pin: SLICE_X19Y57.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.073|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2423 paths, 0 nets, and 178 connections

Design statistics:
   Minimum period:   8.073ns{1}   (Maximum frequency: 123.870MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  8 12:54:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 356 MB



