module push_available(L0,L1,L2,L3,A0,A1,O)
input L0,L1,L2,L3;
output A0,A1,O;

reg A0,A1,O;

always@(L0 || L1 || L2 || L3)
		
	begin
		if(L0 == 0 && L1 ==0 && L2 == 0 && L3 == 0)
			assign A0 = 0;
			assign A1 = 0;
		else if(L0 == 0 && L1 ==0 && L2 == 0)
			assign A0 = 0;
			assign A1 = 1;
		else if(L0 == 0 && L1 ==0)
			assign A0 = 1;
			assign A1 = 0;
		else if(L0 == 0)
			assign A0 = 1;
			assign A1 = 1;
		else
			assign O = 1;
	end

end




endmodule