#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep 16 22:50:48 2025
# Process ID: 75415
# Current directory: /home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper.vdi
# Journal file: /home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/vivado.jou
# Running On: bigbc, OS: Linux, CPU Frequency: 4400.400 MHz, CPU Physical cores: 4, Host memory: 33542 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1319.117 ; gain = 0.027 ; free physical = 11693 ; free virtual = 32109
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bulkin/red-pitaya-notes/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bulkin/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1633.391 ; gain = 0.000 ; free physical = 11456 ; free virtual = 31833
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:54]
Finished Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc:50]
Finished Parsing XDC File [/home/bulkin/red-pitaya-notes/tmp/adc_test.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/bulkin/red-pitaya-notes/cfg/clocks.xdc]
Finished Parsing XDC File [/home/bulkin/red-pitaya-notes/cfg/clocks.xdc]
Parsing XDC File [/home/bulkin/red-pitaya-notes/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[*]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[*]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[0]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[0]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[1]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[1]'. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bulkin/red-pitaya-notes/cfg/ports.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/bulkin/red-pitaya-notes/cfg/ports.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.793 ; gain = 0.000 ; free physical = 10760 ; free virtual = 31165
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2582.793 ; gain = 1263.676 ; free physical = 10760 ; free virtual = 31165
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2582.793 ; gain = 0.000 ; free physical = 10718 ; free virtual = 31128

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1336814c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.602 ; gain = 0.000 ; free physical = 10349 ; free virtual = 30747

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1336814c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.602 ; gain = 0.000 ; free physical = 10349 ; free virtual = 30747
Phase 1 Initialization | Checksum: 1336814c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.602 ; gain = 0.000 ; free physical = 10349 ; free virtual = 30747

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 1336814c9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10348 ; free virtual = 30746

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1336814c9

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10348 ; free virtual = 30746
Phase 2 Timer Update And Timing Data Collection | Checksum: 1336814c9

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10348 ; free virtual = 30746

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 29 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12efa3326

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10346 ; free virtual = 30744
Retarget | Checksum: 12efa3326
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 53 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13eeff6b9

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10342 ; free virtual = 30740
Constant propagation | Checksum: 13eeff6b9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e5299b09

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10342 ; free virtual = 30740
Sweep | Checksum: 1e5299b09
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 17 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e5299b09

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10342 ; free virtual = 30736
BUFG optimization | Checksum: 1e5299b09
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e5299b09

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2670.414 ; gain = 40.812 ; free physical = 10342 ; free virtual = 30736
Shift Register Optimization | Checksum: 1e5299b09
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z010 is unsupported

Phase 8 Remap
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.430 ; gain = 0.000 ; free physical = 9982 ; free virtual = 30394
Phase 8 Remap | Checksum: 1e5299b09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.367 ; gain = 345.766 ; free physical = 9859 ; free virtual = 30289
Remap | Checksum: 1e5299b09
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1e5299b09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.367 ; gain = 345.766 ; free physical = 9859 ; free virtual = 30289
Post Processing Netlist | Checksum: 1e5299b09
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 1bbdb5b7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.367 ; gain = 345.766 ; free physical = 9858 ; free virtual = 30289

Phase 10.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.367 ; gain = 0.000 ; free physical = 9858 ; free virtual = 30289
Phase 10.2 Verifying Netlist Connectivity | Checksum: 1bbdb5b7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.367 ; gain = 345.766 ; free physical = 9858 ; free virtual = 30289
Phase 10 Finalization | Checksum: 1bbdb5b7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.367 ; gain = 345.766 ; free physical = 9858 ; free virtual = 30289
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              53  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              17  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1bbdb5b7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.367 ; gain = 345.766 ; free physical = 9858 ; free virtual = 30289
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.367 ; gain = 0.000 ; free physical = 9858 ; free virtual = 30289

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.367 ; gain = 0.000 ; free physical = 9858 ; free virtual = 30289
Ending Netlist Obfuscation Task | Checksum: 1bbdb5b7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.367 ; gain = 0.000 ; free physical = 9858 ; free virtual = 30289
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2975.367 ; gain = 392.574 ; free physical = 9858 ; free virtual = 30289
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.348 ; gain = 0.000 ; free physical = 9857 ; free virtual = 30296
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3069.348 ; gain = 0.000 ; free physical = 9857 ; free virtual = 30296
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.348 ; gain = 0.000 ; free physical = 9857 ; free virtual = 30296
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3069.348 ; gain = 0.000 ; free physical = 9856 ; free virtual = 30296
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.348 ; gain = 0.000 ; free physical = 9856 ; free virtual = 30296
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.348 ; gain = 0.000 ; free physical = 9856 ; free virtual = 30295
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3069.348 ; gain = 0.000 ; free physical = 9856 ; free virtual = 30295
INFO: [Common 17-1381] The checkpoint '/home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.254 ; gain = 0.000 ; free physical = 9862 ; free virtual = 30294
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fb0c62b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.254 ; gain = 0.000 ; free physical = 9862 ; free virtual = 30294
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.254 ; gain = 0.000 ; free physical = 9862 ; free virtual = 30294

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c89043c2

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3079.254 ; gain = 0.000 ; free physical = 9862 ; free virtual = 30294

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e3ec16f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 9857 ; free virtual = 30290

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e3ec16f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 9857 ; free virtual = 30290
Phase 1 Placer Initialization | Checksum: 1e3ec16f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 9857 ; free virtual = 30290

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b052ef84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 9891 ; free virtual = 30324

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fec42ab2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 9922 ; free virtual = 30354

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fec42ab2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 9922 ; free virtual = 30354

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 125adcc46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10128 ; free virtual = 30527

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 53 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 0 LUT, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10112 ; free virtual = 30513

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             22  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             22  |                    22  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: be57291a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10107 ; free virtual = 30510
Phase 2.4 Global Placement Core | Checksum: efed53cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10098 ; free virtual = 30508
Phase 2 Global Placement | Checksum: efed53cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10098 ; free virtual = 30508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1725b792a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10097 ; free virtual = 30507

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1728d86aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10097 ; free virtual = 30507

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2208b09d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10097 ; free virtual = 30507

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27093c947

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10097 ; free virtual = 30507

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fcef6a1d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10089 ; free virtual = 30499

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22cfb5647

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10089 ; free virtual = 30499

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fd0496c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10089 ; free virtual = 30499
Phase 3 Detail Placement | Checksum: 1fd0496c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10089 ; free virtual = 30499

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c0248547

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.334 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1942f319c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10080 ; free virtual = 30495
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1942f319c

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10080 ; free virtual = 30495
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c0248547

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.334. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f7b6a981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495
Phase 4.1 Post Commit Optimization | Checksum: 1f7b6a981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f7b6a981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f7b6a981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495
Phase 4.3 Placer Reporting | Checksum: 1f7b6a981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10080 ; free virtual = 30495

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 222faf182

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495
Ending Placer Task | Checksum: 19348e44a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.062 ; gain = 28.809 ; free physical = 10080 ; free virtual = 30495
72 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10063 ; free virtual = 30476
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10055 ; free virtual = 30464
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10054 ; free virtual = 30464
Wrote PlaceDB: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10043 ; free virtual = 30454
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10043 ; free virtual = 30454
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10043 ; free virtual = 30455
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10043 ; free virtual = 30455
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10042 ; free virtual = 30455
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3108.062 ; gain = 0.000 ; free physical = 10042 ; free virtual = 30455
INFO: [Common 17-1381] The checkpoint '/home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 10016 ; free virtual = 30443
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 10016 ; free virtual = 30444
Wrote PlaceDB: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 9994 ; free virtual = 30428
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 9993 ; free virtual = 30427
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 9992 ; free virtual = 30429
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 9992 ; free virtual = 30429
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 9985 ; free virtual = 30423
Write Physdb Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3113.934 ; gain = 0.000 ; free physical = 9985 ; free virtual = 30423
INFO: [Common 17-1381] The checkpoint '/home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f10d429d ConstDB: 0 ShapeSum: a23ba1ad RouteDB: 0
Post Restoration Checksum: NetGraph: 20783bd7 | NumContArr: 50db9d41 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f6a5ce52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.422 ; gain = 9.984 ; free physical = 9919 ; free virtual = 30359

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f6a5ce52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.422 ; gain = 9.984 ; free physical = 9919 ; free virtual = 30359

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f6a5ce52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3186.422 ; gain = 9.984 ; free physical = 9919 ; free virtual = 30359
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26227e6e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3198.422 ; gain = 21.984 ; free physical = 9904 ; free virtual = 30343
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.350  | TNS=0.000  | WHS=-0.327 | THS=-22.098|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1651
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1651
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27088ecc3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9903 ; free virtual = 30343

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27088ecc3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9903 ; free virtual = 30343

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 125e41b74

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9903 ; free virtual = 30343
Phase 3 Initial Routing | Checksum: 125e41b74

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9903 ; free virtual = 30343

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.289  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2329f699b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342
Phase 4 Rip-up And Reroute | Checksum: 2329f699b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1c7d78c8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.302  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 1c7d78c8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342
Phase 5.1 TNS Cleanup | Checksum: 1c7d78c8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c7d78c8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342
Phase 5 Delay and Skew Optimization | Checksum: 1c7d78c8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24889521a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.302  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f8d0a79e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342
Phase 6 Post Hold Fix | Checksum: 1f8d0a79e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.654561 %
  Global Horizontal Routing Utilization  = 1.05331 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f8d0a79e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f8d0a79e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2af8785d1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30342

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.302  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 2a829bca6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30341
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 192527ee8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30341
Ending Routing Task | Checksum: 192527ee8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 26.984 ; free physical = 9902 ; free virtual = 30341

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3203.422 ; gain = 89.488 ; free physical = 9902 ; free virtual = 30341
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 34 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9834 ; free virtual = 30274
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9834 ; free virtual = 30276
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9834 ; free virtual = 30276
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9834 ; free virtual = 30276
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9833 ; free virtual = 30276
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9832 ; free virtual = 30276
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9832 ; free virtual = 30276
INFO: [Common 17-1381] The checkpoint '/home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9801 ; free virtual = 30252
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_postroute_physopted.rpt -pb system_wrapper_bus_skew_postroute_physopted.pb -rpx system_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9806 ; free virtual = 30257
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9806 ; free virtual = 30259
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9806 ; free virtual = 30259
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9806 ; free virtual = 30259
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9806 ; free virtual = 30259
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9806 ; free virtual = 30260
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3315.277 ; gain = 0.000 ; free physical = 9806 ; free virtual = 30260
INFO: [Common 17-1381] The checkpoint '/home/bulkin/red-pitaya-notes/tmp/adc_test.runs/impl_1/system_wrapper_postroute_physopt.dcp' has been generated.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN (net: system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (system_i/ADC_1/inst/m_axis_tvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0] (net: system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (system_i/ADC_1/inst/m_axis_tvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[1] (net: system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (system_i/ADC_1/inst/m_axis_tvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (system_i/ADC_1/inst/m_axis_tvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0] (net: system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (system_i/ADC_1/inst/m_axis_tvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[1] (net: system_i/ram_writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (system_i/ADC_1/inst/m_axis_tvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3480.633 ; gain = 165.355 ; free physical = 9660 ; free virtual = 30106
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 22:51:58 2025...
