C:\Users\benja\Desktop\VS_Environment\full_stack_learning_goals\backend\target\debug\deps\memchr-938e801aa1dd5626.rmeta: C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\lib.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\fallback.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\iter.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\naive.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\mod.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\avx.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\sse2.rs

C:\Users\benja\Desktop\VS_Environment\full_stack_learning_goals\backend\target\debug\deps\memchr-938e801aa1dd5626.d: C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\lib.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\fallback.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\iter.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\naive.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\mod.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\avx.rs C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\sse2.rs

C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\lib.rs:
C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\fallback.rs:
C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\iter.rs:
C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\naive.rs:
C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\mod.rs:
C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\avx.rs:
C:\Users\benja\.cargo\registry\src\github.com-1ecc6299db9ec823\memchr-2.3.4\src\x86\sse2.rs:
