<?xml version="1.0"?>
<architecture xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <!-- the first part defines available resources -->
  <!-- instance: 6x6 -->
  <resource>
    <FU group="0" name="fu_0">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
        <opgroup name="cond_branch"/>
        <opgroup name="uncond_branch"/>
        <opgroup name="cga"/>
        <opgroup name="control"/>
      </op>
    </FU>
    <FU group="0" name="fu_1">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_2">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_3">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_4">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="mul"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_5">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_6">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_7">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_8">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_9">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
	  <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
	  <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
		<opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_10">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_11">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="mul"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_12">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="mul"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_13">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_14">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_15">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <!-- extended row FUs -->
    <FU group="0" name="fu_row_extended_0">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_extended_1">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_extended_2">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_extended_3">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="mul"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_extended_4">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="mul"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_extended_5">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_extended_6">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_extended_7">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <!-- extended column FUs -->
    <FU group="0" name="fu_col_extended_0">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_col_extended_1">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_col_extended_2">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_col_extended_3">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <FU group="0" name="fu_col_extended_4">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
	<opgroup name="extended"/>
	<opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_col_extended_5">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
	<opgroup name="extended"/>
	<opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_col_extended_6">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_col_extended_7">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <!-- extended row column FUs -->
    <FU group="0" name="fu_row_col_extended_0">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <in name="src3" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <inout name="mem" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
	<opgroup name="extended"/>
	<opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_col_extended_1">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
	<opgroup name="extended"/>
	<opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_col_extended_2">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
        <opgroup name="mul"/>
      </op>
    </FU>
    <FU group="0" name="fu_row_col_extended_3">
      <in name="pred" width="1"/>
      <in name="src1" width="32"/>
      <in name="src2" width="32"/>
      <out name="pred_dst1" width="1"/>
      <out name="pred_dst2" width="1"/>
      <out name="dst1" width="32"/>
      <op>
        <opgroup name="arith"/>
        <opgroup name="logic"/>
        <opgroup name="shift"/>
        <opgroup name="comp"/>
        <opgroup name="pred"/>
        <opgroup name="phi"/>
        <opgroup name="extended"/>
      </op>
    </FU>
    <RF group="0" name="vliw_int_rf" width="32" size="64" nonrotsize="48" callersavedsize="8" preallocatedsize="10">
      <in name="in1" we="we1"/>
      <in name="in2" we="we2"/>
      <in name="in3" we="we3"/>
      <out name="out1"/>
      <out name="out2"/>
      <out name="out3"/>
      <out name="out4"/>
      <out name="out5"/>
      <out name="out6"/>
    </RF>
    <!-- extended vliw_pred -->
    <!--
    <RF group="0" name="vliw_pred" width="1" size="64" nonrotsize="32" preallocatedsize="1">
      <in name="in1" we="we1"/>
      <in name="in2" we="we2"/>
      <in name="in3" we="we3"/>
      <in name="in4" we="we4"/>
      <out name="out1"/>
      <out name="out2"/>
      <out name="out3"/>
      <out name="out4"/>
    </RF>
    -->
    <RF group="0" name="vliw_pred" width="1" size="64" nonrotsize="32" preallocatedsize="1">
      <in name="in1" we="we1"/>
      <in name="in2" we="we2"/>
      <in name="in3" we="we3"/>
      <in name="in4" we="we4"/>
      <in name="in5" we="we5"/>
      <in name="in6" we="we6"/>
      <out name="out1"/>
      <out name="out2"/>
      <out name="out3"/>
      <out name="out4"/>
      <out name="out5"/>
      <out name="out6"/>
    </RF>
    <RF group="0" name="ireg_4" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_5" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_6" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_7" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_8" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
      <out name="out2"/>
    </RF>
    <RF group="0" name="ireg_9" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_10" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
      <out name="out2"/>
    </RF>
    <RF group="0" name="ireg_11" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_12" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_13" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_14" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_15" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <!-- extended row local RFs -->
    <RF group="0" name="ireg_row_extended_0" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
      <out name="out2"/>
    </RF>
    <RF group="0" name="ireg_row_extended_1" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_row_extended_2" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
      <out name="out2"/>
    </RF>
    <RF group="0" name="ireg_row_extended_3" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_row_extended_4" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_row_extended_5" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_row_extended_6" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_row_extended_7" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <!-- extended column local RFs -->
    <RF group="0" name="ireg_col_extended_2" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_col_extended_3" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_col_extended_4" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
      <out name="out2"/>
    </RF>
    <RF group="0" name="ireg_col_extended_5" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_col_extended_6" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_col_extended_7" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <!-- extended row column local RFs -->
    <RF group="0" name="ireg_row_col_extended_0" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
      <out name="out2"/>
    </RF>
    <RF group="0" name="ireg_row_col_extended_1" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_row_col_extended_2" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <RF group="0" name="ireg_row_col_extended_3" width="32" size="8">
      <in name="in1" we="we1"/>
      <out name="out1"/>
    </RF>
    <CONST group="0" name="const_0" width="17" delay="0"/>
    <CONST group="0" name="const_1" width="9" delay="0"/>
    <CONST group="0" name="const_2" width="17" delay="0"/>
    <CONST group="0" name="const_3" width="9" delay="0"/>
    <CONST group="0" name="const_4" width="17" delay="0"/>
    <CONST group="0" name="const_5" width="9" delay="0"/>
    <CONST group="0" name="const_6" width="17" delay="0"/>
    <CONST group="0" name="const_7" width="9" delay="0"/>
    <CONST group="0" name="const_8" width="17" delay="0"/>
    <CONST group="0" name="const_9" width="9" delay="0"/>
    <CONST group="0" name="const_10" width="17" delay="0"/>
    <CONST group="0" name="const_11" width="9" delay="0"/>
    <CONST group="0" name="const_12" width="17" delay="0"/>
    <CONST group="0" name="const_13" width="9" delay="0"/>
    <CONST group="0" name="const_14" width="17" delay="0"/>
    <CONST group="0" name="const_15" width="9" delay="0"/>
    <!-- extended row constants -->
    <CONST group="0" name="const_row_extended_0" width="17" delay="0"/>
    <CONST group="0" name="const_row_extended_1" width="9" delay="0"/>
    <CONST group="0" name="const_row_extended_2" width="17" delay="0"/>
    <CONST group="0" name="const_row_extended_3" width="9" delay="0"/>
    <CONST group="0" name="const_row_extended_4" width="17" delay="0"/>
    <CONST group="0" name="const_row_extended_5" width="9" delay="0"/>
    <CONST group="0" name="const_row_extended_6" width="17" delay="0"/>
    <CONST group="0" name="const_row_extended_7" width="9" delay="0"/>
    <!-- extended column constants -->
    <CONST group="0" name="const_col_extended_0" width="17" delay="0"/>
    <CONST group="0" name="const_col_extended_1" width="9" delay="0"/>
    <CONST group="0" name="const_col_extended_2" width="17" delay="0"/>
    <CONST group="0" name="const_col_extended_3" width="9" delay="0"/>
    <CONST group="0" name="const_col_extended_4" width="17" delay="0"/>
    <CONST group="0" name="const_col_extended_5" width="9" delay="0"/>
    <CONST group="0" name="const_col_extended_6" width="17" delay="0"/>
    <CONST group="0" name="const_col_extended_7" width="9" delay="0"/>
    <!-- extended row column constants -->
    <CONST group="0" name="const_row_col_extended_0" width="17" delay="0"/>
    <CONST group="0" name="const_row_col_extended_1" width="9" delay="0"/>
    <CONST group="0" name="const_row_col_extended_2" width="17" delay="0"/>
    <CONST group="0" name="const_row_col_extended_3" width="9" delay="0"/>
    <TRN group="0" type="mux" name="outbuf1_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_4" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_4" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_4" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_4" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_4" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_4" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_5" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_5" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_5" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_5" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_5" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_5" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_6" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_6" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_6" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_6" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_6" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_6" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_7" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_7" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_7" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_7" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_7" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_7" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_8" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_8" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_8" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_8" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_8" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_8" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_9" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_9" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_9" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_9" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_9" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_9" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_10" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_10" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_10" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_10" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_10" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_10" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_11" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_11" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_11" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_11" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_11" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_11" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_12" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_12" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_12" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_12" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_12" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_12" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_13" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_13" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_13" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_13" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_13" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_13" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_14" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_14" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_14" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_14" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_14" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_14" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_15" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_15" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_15" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_15" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_15" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_15" width="1" delay="1"/>
    <!-- extended row TRNs -->
    <TRN group="0" type="mux" name="outbuf1_row_extended_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_extended_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_extended_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_extended_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_extended_4" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_4" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_4" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_4" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_4" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_4" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_extended_5" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_5" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_5" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_5" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_5" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_5" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_extended_6" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_6" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_6" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_6" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_6" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_6" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_extended_7" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_extended_7" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_extended_7" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_extended_7" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_extended_7" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_extended_7" width="1" delay="1"/>
    <!-- extended column TRNs -->
    <TRN group="0" type="mux" name="outbuf1_col_extended_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_col_extended_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_col_extended_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_col_extended_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_col_extended_4" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_4" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_4" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_4" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_4" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_4" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_col_extended_5" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_5" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_5" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_5" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_5" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_5" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_col_extended_6" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_6" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_6" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_6" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_6" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_6" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_col_extended_7" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_col_extended_7" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_col_extended_7" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_col_extended_7" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_col_extended_7" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_col_extended_7" width="1" delay="1"/>
    <!-- extended column TRNs -->
    <TRN group="0" type="mux" name="outbuf1_row_col_extended_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_col_extended_0" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_col_extended_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_col_extended_0" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_col_extended_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_col_extended_0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_col_extended_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_col_extended_1" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_col_extended_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_col_extended_1" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_col_extended_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_col_extended_1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_col_extended_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_col_extended_2" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_col_extended_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_col_extended_2" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_col_extended_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_col_extended_2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outbuf1_row_col_extended_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outbuf2_row_col_extended_3" width="32" delay="0"/>
    <TRN group="0" type="mux" name="outireg1_row_col_extended_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outireg2_row_col_extended_3" width="32" delay="1"/>
    <TRN group="0" type="mux" name="outpred1_row_col_extended_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="outpred2_row_col_extended_3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_col_bus0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_row_bus0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_col_bus1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_row_bus1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_col_bus2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_row_bus2" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_col_bus3" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_row_bus3" width="1" delay="1"/>
    <!-- extended row bus predicate registers -->
    <TRN group="0" type="mux" name="pred_row_extended_bus0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_row_extended_bus1" width="1" delay="1"/>
    <!-- extended column bus predicate registers -->
    <TRN group="0" type="mux" name="pred_col_extended_bus0" width="1" delay="1"/>
    <TRN group="0" type="mux" name="pred_col_extended_bus1" width="1" delay="1"/>
    <TRN group="0" type="mux" name="loop_start" width="1" delay="0"/>
    <TRN delay="1" group="0" type="mux" name="loop_stop" width="1"/>
    <TRN group="0" type="mux" name="not_connected" width="1" delay="0"/>
    <TRN group="0" type="mux" name="vliw_out1_delay" width="32" delay="1"/>
    <TRN group="0" type="mux" name="vliw_out2_delay" width="32" delay="1"/>
    <TRN group="0" type="mux" name="vliw_out3_delay" width="32" delay="1"/>
    <TRN group="0" type="mux" name="vliw_out4_delay" width="32" delay="1"/>
    <TRN group="0" type="mux" name="vliw_out5_delay" width="32" delay="1"/>
    <TRN group="0" type="mux" name="vliw_out6_delay" width="32" delay="1"/>
    <MEM start_addr="0" name="data_mem_0" banks="4" size="2097152" width="32" default="true" group="0">
      <inout name="inout1" width="32"/>
      <inout name="inout2" width="32"/>
      <inout name="inout3" width="32"/>
      <inout name="inout4" width="32"/>
      <inout name="inout5" width="32"/>
      <inout name="inout6" width="32"/>
      <inout name="inout7" width="32"/>
      <inout name="inout8" width="32"/>
      <inout name="inout9" width="32"/>
	  
	  <inout name="inout10" width="32"/>
	  
      <dmq read_depth="3" write_depth="3" randomization="false"/>
      <op>
        <opgroup name="ldmem"/>
        <opgroup name="stmem"/>
      </op>
    </MEM>
  </resource>
  <!-- the second part defines their connections -->
  <connection>
    <connect>
      <src entity="loop_stop"/>
      <dst entity="loop_stop"/>
    </connect>
	
	<connect>
      <src port="mem" entity="fu_9"/>
      <dst entity="data_mem_0" port="inout10"/>
    </connect>
	
    <connect>
      <src port="mem" entity="fu_1"/>
      <dst entity="data_mem_0" port="inout1"/>
    </connect>
    <connect>
      <src port="mem" entity="fu_2"/>
      <dst entity="data_mem_0" port="inout2"/>
    </connect>
    <connect>
      <src port="mem" entity="fu_8"/>
      <dst entity="data_mem_0" port="inout3"/>
    </connect>
    <connect>
      <src port="mem" entity="fu_10"/>
      <dst entity="data_mem_0" port="inout4"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out1"/>
      <dst entity="fu_0" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out2"/>
      <dst entity="fu_0" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_0" port="dst1"/>
      <dst entity="vliw_int_rf" port="in1"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out3"/>
      <dst entity="fu_1" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out4"/>
      <dst entity="fu_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_1" port="dst1"/>
      <dst entity="vliw_int_rf" port="in2"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out5"/>
      <dst entity="fu_2" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out6"/>
      <dst entity="fu_2" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_2" port="dst1"/>
      <dst entity="vliw_int_rf" port="in3"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out5"/>
      <dst entity="fu_3" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out6"/>
      <dst entity="fu_3" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_3" port="dst1"/>
      <dst entity="vliw_int_rf" port="in3"/>
    </connect>
    <connect>
      <src entity="ireg_5" port="out1"/>
      <dst entity="fu_1" port="src3"/>
    </connect>
    <connect>
      <src entity="ireg_6" port="out1"/>
      <dst entity="fu_2" port="src3"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out1"/>
      <dst entity="vliw_out1_delay"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out2"/>
      <dst entity="vliw_out2_delay"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out3"/>
      <dst entity="vliw_out3_delay"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out4"/>
      <dst entity="vliw_out4_delay"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out5"/>
      <dst entity="vliw_out5_delay"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out6"/>
      <dst entity="vliw_out6_delay"/>
    </connect>
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_4" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_4" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_5" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_5" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_6" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_6" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_7" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_7" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_8" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_8" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_9" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_9" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_10" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_10" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_11" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_11" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_12" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_12" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_12" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out1"/>
      <dst entity="fu_0" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_0" port="pred_dst1"/>
      <dst entity="vliw_pred" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_0" port="pred_dst2"/>
      <dst entity="vliw_pred" port="in1"/>
    </connect>
    <connect>
      <src entity="const_0"/>
      <dst entity="fu_0" port="src1"/>
    </connect>
    <connect>
      <src entity="const_0"/>
      <dst entity="fu_0" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_0" port="dst1"/>
      <dst entity="outbuf1_0"/>
    </connect>
    <connect>
      <src entity="fu_0" port="dst1"/>
      <dst entity="outbuf2_0"/>
    </connect>
    <connect>
      <src entity="outbuf1_0"/>
      <dst entity="outireg1_0"/>
    </connect>
    <connect>
      <src entity="outbuf1_0"/>
      <dst entity="outireg2_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_0"/>
      <dst entity="outireg1_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_0"/>
      <dst entity="outireg2_0"/>
    </connect>
    <connect>
      <src entity="fu_0" port="pred_dst1"/>
      <dst entity="outpred1_0"/>
    </connect>
    <connect>
      <src entity="fu_0" port="pred_dst2"/>
      <dst entity="outpred2_0"/>
    </connect>
    <connect>
      <src entity="pred_col_bus0"/>
      <dst entity="fu_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_0"/>
      <dst entity="pred_col_bus0"/>
    </connect>
    <connect>
      <src entity="pred_row_bus0"/>
      <dst entity="fu_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_0"/>
      <dst entity="pred_row_bus0"/>
    </connect>
    <connect>
      <src entity="outireg1_4"/>
      <dst entity="fu_0" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_4"/>
      <dst entity="outbuf2_0"/>
    </connect>
    <connect>
      <src entity="outpred1_4"/>
      <dst entity="fu_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_1"/>
      <dst entity="fu_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_1"/>
      <dst entity="outbuf2_0"/>
    </connect>
    <connect>
      <src entity="outpred2_1"/>
      <dst entity="fu_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_0"/>
      <dst entity="fu_8" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_0"/>
      <dst entity="outbuf2_8"/>
    </connect>
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="fu_0" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="outbuf2_0"/>
    </connect>
    <connect>
      <src entity="outireg2_0"/>
      <dst entity="fu_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_0"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="fu_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="outbuf2_0"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out1"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="fu_0" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="fu_8" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="fu_1" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="loop_start"/>
      <dst entity="pred_col_bus0"/>
    </connect>
    <connect>
      <src entity="loop_start"/>
      <dst entity="fu_0" port="pred"/>
    </connect>
    <connect>
      <src entity="loop_start"/>
      <dst entity="fu_8" port="pred"/>
    </connect>
    <connect>
      <src entity="loop_start"/>
      <dst entity="vliw_pred" port="in1"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out1"/>
      <dst entity="loop_stop"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out2"/>
      <dst entity="fu_1" port="pred"/>
    </connect>
    <connect>
      <src entity="loop_start"/>
      <dst entity="fu_1" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_1" port="pred_dst1"/>
      <dst entity="vliw_pred" port="in2"/>
    </connect>
    <connect>
      <src entity="fu_1" port="pred_dst2"/>
      <dst entity="vliw_pred" port="in2"/>
    </connect>
    <connect>
      <src entity="const_1"/>
      <dst entity="fu_1" port="src1"/>
    </connect>
    <connect>
      <src entity="const_1"/>
      <dst entity="fu_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_1" port="dst1"/>
      <dst entity="outbuf1_1"/>
    </connect>
    <connect>
      <src entity="fu_1" port="dst1"/>
      <dst entity="outbuf2_1"/>
    </connect>
    <connect>
      <src entity="outbuf1_1"/>
      <dst entity="outireg1_1"/>
    </connect>
    <connect>
      <src entity="outbuf1_1"/>
      <dst entity="outireg2_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_1"/>
      <dst entity="outireg1_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_1"/>
      <dst entity="outireg2_1"/>
    </connect>
    <connect>
      <src entity="fu_1" port="pred_dst1"/>
      <dst entity="outpred1_1"/>
    </connect>
    <connect>
      <src entity="fu_1" port="pred_dst2"/>
      <dst entity="outpred2_1"/>
    </connect>
    <connect>
      <src entity="pred_col_bus1"/>
      <dst entity="fu_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_1"/>
      <dst entity="pred_col_bus1"/>
    </connect>
    <connect>
      <src entity="pred_row_bus0"/>
      <dst entity="fu_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_1"/>
      <dst entity="pred_row_bus0"/>
    </connect>
    <connect>
      <src entity="outireg1_5"/>
      <dst entity="fu_1" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_5"/>
      <dst entity="outbuf2_1"/>
    </connect>
    <connect>
      <src entity="outpred1_5"/>
      <dst entity="fu_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_0"/>
      <dst entity="fu_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_0"/>
      <dst entity="outbuf2_1"/>
    </connect>
    <connect>
      <src entity="outpred2_0"/>
      <dst entity="fu_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="fu_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="outbuf2_1"/>
    </connect>
    <connect>
      <src entity="outpred2_2"/>
      <dst entity="fu_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_1"/>
      <dst entity="fu_9" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_1"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="fu_1" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="outbuf2_1"/>
    </connect>
    <connect>
      <src entity="outireg2_1"/>
      <dst entity="fu_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_1"/>
      <dst entity="outbuf2_3"/>
    </connect>
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="fu_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="outbuf2_1"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out2"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="fu_1" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="fu_9" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="fu_0" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="fu_2" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out3"/>
      <dst entity="fu_2" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_2" port="pred_dst1"/>
      <dst entity="vliw_pred" port="in3"/>
    </connect>
    <connect>
      <src entity="fu_2" port="pred_dst2"/>
      <dst entity="vliw_pred" port="in3"/>
    </connect>
    <connect>
      <src entity="const_2"/>
      <dst entity="fu_2" port="src1"/>
    </connect>
    <connect>
      <src entity="const_2"/>
      <dst entity="fu_2" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_2" port="dst1"/>
      <dst entity="outbuf1_2"/>
    </connect>
    <connect>
      <src entity="fu_2" port="dst1"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="outbuf1_2"/>
      <dst entity="outireg1_2"/>
    </connect>
    <connect>
      <src entity="outbuf1_2"/>
      <dst entity="outireg2_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_2"/>
      <dst entity="outireg1_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_2"/>
      <dst entity="outireg2_2"/>
    </connect>
    <connect>
      <src entity="fu_2" port="pred_dst1"/>
      <dst entity="outpred1_2"/>
    </connect>
    <connect>
      <src entity="fu_2" port="pred_dst2"/>
      <dst entity="outpred2_2"/>
    </connect>
    <connect>
      <src entity="pred_col_bus2"/>
      <dst entity="fu_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_2"/>
      <dst entity="pred_col_bus2"/>
    </connect>
    <connect>
      <src entity="pred_row_bus0"/>
      <dst entity="fu_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_2"/>
      <dst entity="pred_row_bus0"/>
    </connect>
    <connect>
      <src entity="outireg1_6"/>
      <dst entity="fu_2" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_6"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="outpred1_6"/>
      <dst entity="fu_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_1"/>
      <dst entity="fu_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_1"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="outpred2_1"/>
      <dst entity="fu_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="fu_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="outpred2_3"/>
      <dst entity="fu_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_2"/>
      <dst entity="fu_10" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_2"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="fu_2" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out3"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_2" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_10" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_1" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_3" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out4"/>
      <dst entity="fu_3" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_3" port="pred_dst1"/>
      <dst entity="vliw_pred" port="in4"/>
    </connect>
    <connect>
      <src entity="fu_3" port="pred_dst2"/>
      <dst entity="vliw_pred" port="in4"/>
    </connect>
    <connect>
      <src entity="const_3"/>
      <dst entity="fu_3" port="src1"/>
    </connect>
    <connect>
      <src entity="const_3"/>
      <dst entity="fu_3" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_3" port="dst1"/>
      <dst entity="outbuf1_3"/>
    </connect>
    <connect>
      <src entity="fu_3" port="dst1"/>
      <dst entity="outbuf2_3"/>
    </connect>
    <connect>
      <src entity="outbuf1_3"/>
      <dst entity="outireg1_3"/>
    </connect>
    <connect>
      <src entity="outbuf1_3"/>
      <dst entity="outireg2_3"/>
    </connect>
    <connect>
      <src entity="outbuf2_3"/>
      <dst entity="outireg1_3"/>
    </connect>
    <connect>
      <src entity="outbuf2_3"/>
      <dst entity="outireg2_3"/>
    </connect>
    <connect>
      <src entity="fu_3" port="pred_dst1"/>
      <dst entity="outpred1_3"/>
    </connect>
    <connect>
      <src entity="fu_3" port="pred_dst2"/>
      <dst entity="outpred2_3"/>
    </connect>
    <connect>
      <src entity="pred_col_bus3"/>
      <dst entity="fu_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_3"/>
      <dst entity="pred_col_bus3"/>
    </connect>
    <connect>
      <src entity="pred_row_bus0"/>
      <dst entity="fu_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_3"/>
      <dst entity="pred_row_bus0"/>
    </connect>
    <connect>
      <src entity="outireg1_7"/>
      <dst entity="fu_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_7"/>
      <dst entity="outbuf2_3"/>
    </connect>
    <connect>
      <src entity="outpred1_7"/>
      <dst entity="fu_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="fu_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="outbuf2_3"/>
    </connect>
    <connect>
      <src entity="outpred2_2"/>
      <dst entity="fu_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_3"/>
      <dst entity="fu_11" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_3"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="fu_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="outbuf2_3"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out4"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_3" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_11" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_2" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="ireg_4" port="out1"/>
      <dst entity="fu_4" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_4" port="dst1"/>
      <dst entity="ireg_4" port="in1"/>
    </connect>
    <connect>
      <src entity="const_4"/>
      <dst entity="fu_4" port="src1"/>
    </connect>
    <connect>
      <src entity="const_4"/>
      <dst entity="fu_4" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_4" port="dst1"/>
      <dst entity="outbuf1_4"/>
    </connect>
    <connect>
      <src entity="fu_4" port="dst1"/>
      <dst entity="outbuf2_4"/>
    </connect>
    <connect>
      <src entity="outbuf1_4"/>
      <dst entity="outireg1_4"/>
    </connect>
    <connect>
      <src entity="outbuf1_4"/>
      <dst entity="outireg2_4"/>
    </connect>
    <connect>
      <src entity="outbuf2_4"/>
      <dst entity="outireg1_4"/>
    </connect>
    <connect>
      <src entity="outbuf2_4"/>
      <dst entity="outireg2_4"/>
    </connect>
    <connect>
      <src entity="fu_4" port="pred_dst1"/>
      <dst entity="outpred1_4"/>
    </connect>
    <connect>
      <src entity="fu_4" port="pred_dst2"/>
      <dst entity="outpred2_4"/>
    </connect>
    <connect>
      <src entity="pred_col_bus0"/>
      <dst entity="fu_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_4"/>
      <dst entity="pred_col_bus0"/>
    </connect>
    <connect>
      <src entity="pred_row_bus1"/>
      <dst entity="fu_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_4"/>
      <dst entity="pred_row_bus1"/>
    </connect>
    <connect>
      <src entity="outireg1_0"/>
      <dst entity="fu_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_0"/>
      <dst entity="outbuf2_4"/>
    </connect>
    <connect>
      <src entity="outpred1_0"/>
      <dst entity="fu_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="fu_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="outbuf2_4"/>
    </connect>
    <connect>
      <src entity="outpred1_8"/>
      <dst entity="fu_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_5"/>
      <dst entity="fu_4" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_5"/>
      <dst entity="outbuf2_4"/>
    </connect>
    <connect>
      <src entity="outpred2_5"/>
      <dst entity="fu_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_4"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_4"/>
      <dst entity="outbuf2_12"/>
    </connect>
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="fu_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="outbuf2_4"/>
    </connect>
    <connect>
      <src entity="outireg2_4"/>
      <dst entity="fu_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_4"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="fu_4" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="outbuf2_4"/>
    </connect>
    <connect>
      <src entity="fu_1" port="dst1"/>
      <dst entity="ireg_4" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_9" port="dst1"/>
      <dst entity="ireg_4" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_5" port="out1"/>
      <dst entity="fu_5" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_5" port="dst1"/>
      <dst entity="ireg_5" port="in1"/>
    </connect>
    <connect>
      <src entity="const_5"/>
      <dst entity="fu_5" port="src1"/>
    </connect>
    <connect>
      <src entity="const_5"/>
      <dst entity="fu_5" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_5" port="dst1"/>
      <dst entity="outbuf1_5"/>
    </connect>
    <connect>
      <src entity="fu_5" port="dst1"/>
      <dst entity="outbuf2_5"/>
    </connect>
    <connect>
      <src entity="outbuf1_5"/>
      <dst entity="outireg1_5"/>
    </connect>
    <connect>
      <src entity="outbuf1_5"/>
      <dst entity="outireg2_5"/>
    </connect>
    <connect>
      <src entity="outbuf2_5"/>
      <dst entity="outireg1_5"/>
    </connect>
    <connect>
      <src entity="outbuf2_5"/>
      <dst entity="outireg2_5"/>
    </connect>
    <connect>
      <src entity="fu_5" port="pred_dst1"/>
      <dst entity="outpred1_5"/>
    </connect>
    <connect>
      <src entity="fu_5" port="pred_dst2"/>
      <dst entity="outpred2_5"/>
    </connect>
    <connect>
      <src entity="pred_col_bus1"/>
      <dst entity="fu_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_5"/>
      <dst entity="pred_col_bus1"/>
    </connect>
    <connect>
      <src entity="pred_row_bus1"/>
      <dst entity="fu_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_5"/>
      <dst entity="pred_row_bus1"/>
    </connect>
    <connect>
      <src entity="outireg1_1"/>
      <dst entity="fu_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_1"/>
      <dst entity="outbuf2_5"/>
    </connect>
    <connect>
      <src entity="outpred1_1"/>
      <dst entity="fu_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="fu_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="outbuf2_5"/>
    </connect>
    <connect>
      <src entity="outpred1_9"/>
      <dst entity="fu_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_4"/>
      <dst entity="fu_5" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_4"/>
      <dst entity="outbuf2_5"/>
    </connect>
    <connect>
      <src entity="outpred2_4"/>
      <dst entity="fu_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="fu_5" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="outbuf2_5"/>
    </connect>
    <connect>
      <src entity="outpred2_6"/>
      <dst entity="fu_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_5"/>
      <dst entity="fu_13" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_5"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="fu_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="outbuf2_5"/>
    </connect>
    <connect>
      <src entity="outireg2_5"/>
      <dst entity="fu_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_5"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="fu_5" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="outbuf2_5"/>
    </connect>
    <connect>
      <src entity="fu_0" port="dst1"/>
      <dst entity="ireg_5" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_2" port="dst1"/>
      <dst entity="ireg_5" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_8" port="dst1"/>
      <dst entity="ireg_5" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_10" port="dst1"/>
      <dst entity="ireg_5" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_6" port="out1"/>
      <dst entity="fu_6" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_6" port="dst1"/>
      <dst entity="ireg_6" port="in1"/>
    </connect>
    <connect>
      <src entity="const_6"/>
      <dst entity="fu_6" port="src1"/>
    </connect>
    <connect>
      <src entity="const_6"/>
      <dst entity="fu_6" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_6" port="dst1"/>
      <dst entity="outbuf1_6"/>
    </connect>
    <connect>
      <src entity="fu_6" port="dst1"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="outbuf1_6"/>
      <dst entity="outireg1_6"/>
    </connect>
    <connect>
      <src entity="outbuf1_6"/>
      <dst entity="outireg2_6"/>
    </connect>
    <connect>
      <src entity="outbuf2_6"/>
      <dst entity="outireg1_6"/>
    </connect>
    <connect>
      <src entity="outbuf2_6"/>
      <dst entity="outireg2_6"/>
    </connect>
    <connect>
      <src entity="fu_6" port="pred_dst1"/>
      <dst entity="outpred1_6"/>
    </connect>
    <connect>
      <src entity="fu_6" port="pred_dst2"/>
      <dst entity="outpred2_6"/>
    </connect>
    <connect>
      <src entity="pred_col_bus2"/>
      <dst entity="fu_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_6"/>
      <dst entity="pred_col_bus2"/>
    </connect>
    <connect>
      <src entity="pred_row_bus1"/>
      <dst entity="fu_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_6"/>
      <dst entity="pred_row_bus1"/>
    </connect>
    <connect>
      <src entity="outireg1_2"/>
      <dst entity="fu_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_2"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="outpred1_2"/>
      <dst entity="fu_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="fu_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="outpred1_10"/>
      <dst entity="fu_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_5"/>
      <dst entity="fu_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_5"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="outpred2_5"/>
      <dst entity="fu_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="fu_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="outpred2_7"/>
      <dst entity="fu_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_6"/>
      <dst entity="fu_14" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_6"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="fu_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="fu_1" port="dst1"/>
      <dst entity="ireg_6" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_3" port="dst1"/>
      <dst entity="ireg_6" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_9" port="dst1"/>
      <dst entity="ireg_6" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_11" port="dst1"/>
      <dst entity="ireg_6" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_7" port="out1"/>
      <dst entity="fu_7" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_7" port="dst1"/>
      <dst entity="ireg_7" port="in1"/>
    </connect>
    <connect>
      <src entity="const_7"/>
      <dst entity="fu_7" port="src1"/>
    </connect>
    <connect>
      <src entity="const_7"/>
      <dst entity="fu_7" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_7" port="dst1"/>
      <dst entity="outbuf1_7"/>
    </connect>
    <connect>
      <src entity="fu_7" port="dst1"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="outbuf1_7"/>
      <dst entity="outireg1_7"/>
    </connect>
    <connect>
      <src entity="outbuf1_7"/>
      <dst entity="outireg2_7"/>
    </connect>
    <connect>
      <src entity="outbuf2_7"/>
      <dst entity="outireg1_7"/>
    </connect>
    <connect>
      <src entity="outbuf2_7"/>
      <dst entity="outireg2_7"/>
    </connect>
    <connect>
      <src entity="fu_7" port="pred_dst1"/>
      <dst entity="outpred1_7"/>
    </connect>
    <connect>
      <src entity="fu_7" port="pred_dst2"/>
      <dst entity="outpred2_7"/>
    </connect>
    <connect>
      <src entity="pred_col_bus3"/>
      <dst entity="fu_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_7"/>
      <dst entity="pred_col_bus3"/>
    </connect>
    <connect>
      <src entity="pred_row_bus1"/>
      <dst entity="fu_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_7"/>
      <dst entity="pred_row_bus1"/>
    </connect>
    <connect>
      <src entity="outireg1_3"/>
      <dst entity="fu_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_3"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="outpred1_3"/>
      <dst entity="fu_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="fu_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="outpred1_11"/>
      <dst entity="fu_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="fu_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="outpred2_6"/>
      <dst entity="fu_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_7"/>
      <dst entity="fu_15" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_7"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="fu_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="fu_2" port="dst1"/>
      <dst entity="ireg_7" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_10" port="dst1"/>
      <dst entity="ireg_7" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_8" port="out1"/>
      <dst entity="fu_8" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_8" port="out2"/>
      <dst entity="fu_8" port="src3"/>
    </connect>
	
	<connect>
      <src entity="ireg_8" port="out2"/>
      <dst entity="fu_9" port="src3"/>
    </connect>
	
	
    <connect>
      <src entity="fu_8" port="dst1"/>
      <dst entity="ireg_8" port="in1"/>
    </connect>
    <connect>
      <src entity="const_8"/>
      <dst entity="fu_8" port="src1"/>
    </connect>
    <connect>
      <src entity="const_8"/>
      <dst entity="fu_8" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_8" port="dst1"/>
      <dst entity="outbuf1_8"/>
    </connect>
    <connect>
      <src entity="fu_8" port="dst1"/>
      <dst entity="outbuf2_8"/>
    </connect>
    <connect>
      <src entity="outbuf1_8"/>
      <dst entity="outireg1_8"/>
    </connect>
    <connect>
      <src entity="outbuf1_8"/>
      <dst entity="outireg2_8"/>
    </connect>
    <connect>
      <src entity="outbuf2_8"/>
      <dst entity="outireg1_8"/>
    </connect>
    <connect>
      <src entity="outbuf2_8"/>
      <dst entity="outireg2_8"/>
    </connect>
    <connect>
      <src entity="fu_8" port="pred_dst1"/>
      <dst entity="outpred1_8"/>
    </connect>
    <connect>
      <src entity="fu_8" port="pred_dst2"/>
      <dst entity="outpred2_8"/>
    </connect>
    <connect>
      <src entity="pred_col_bus0"/>
      <dst entity="fu_8" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_8"/>
      <dst entity="pred_col_bus0"/>
    </connect>
    <connect>
      <src entity="pred_row_bus2"/>
      <dst entity="fu_8" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_8"/>
      <dst entity="pred_row_bus2"/>
    </connect>
    <connect>
      <src entity="outireg1_4"/>
      <dst entity="fu_8" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_4"/>
      <dst entity="outbuf2_8"/>
    </connect>
    <connect>
      <src entity="outpred1_4"/>
      <dst entity="fu_8" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="fu_8" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="outbuf2_8"/>
    </connect>
    <connect>
      <src entity="outpred1_12"/>
      <dst entity="fu_8" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_9"/>
      <dst entity="fu_8" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_9"/>
      <dst entity="outbuf2_8"/>
    </connect>
    <connect>
      <src entity="outpred2_9"/>
      <dst entity="fu_8" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_8"/>
      <dst entity="fu_10" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_8"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="fu_8" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="outbuf2_8"/>
    </connect>
    <connect>
      <src entity="fu_5" port="dst1"/>
      <dst entity="ireg_8" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_13" port="dst1"/>
      <dst entity="ireg_8" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_9" port="out1"/>
      <dst entity="fu_9" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_9" port="dst1"/>
      <dst entity="ireg_9" port="in1"/>
    </connect>
    <connect>
      <src entity="const_9"/>
      <dst entity="fu_9" port="src1"/>
    </connect>
    <connect>
      <src entity="const_9"/>
      <dst entity="fu_9" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_9" port="dst1"/>
      <dst entity="outbuf1_9"/>
    </connect>
    <connect>
      <src entity="fu_9" port="dst1"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="outbuf1_9"/>
      <dst entity="outireg1_9"/>
    </connect>
    <connect>
      <src entity="outbuf1_9"/>
      <dst entity="outireg2_9"/>
    </connect>
    <connect>
      <src entity="outbuf2_9"/>
      <dst entity="outireg1_9"/>
    </connect>
    <connect>
      <src entity="outbuf2_9"/>
      <dst entity="outireg2_9"/>
    </connect>
    <connect>
      <src entity="fu_9" port="pred_dst1"/>
      <dst entity="outpred1_9"/>
    </connect>
    <connect>
      <src entity="fu_9" port="pred_dst2"/>
      <dst entity="outpred2_9"/>
    </connect>
    <connect>
      <src entity="pred_col_bus1"/>
      <dst entity="fu_9" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_9"/>
      <dst entity="pred_col_bus1"/>
    </connect>
    <connect>
      <src entity="pred_row_bus2"/>
      <dst entity="fu_9" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_9"/>
      <dst entity="pred_row_bus2"/>
    </connect>
    <connect>
      <src entity="outireg1_5"/>
      <dst entity="fu_9" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_5"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="outpred1_5"/>
      <dst entity="fu_9" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="fu_9" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="outpred1_13"/>
      <dst entity="fu_9" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_8"/>
      <dst entity="fu_9" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_8"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="outpred2_8"/>
      <dst entity="fu_9" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="fu_9" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="outpred2_10"/>
      <dst entity="fu_9" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_9"/>
      <dst entity="fu_11" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_9"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="fu_9" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="fu_4" port="dst1"/>
      <dst entity="ireg_9" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_6" port="dst1"/>
      <dst entity="ireg_9" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_12" port="dst1"/>
      <dst entity="ireg_9" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_14" port="dst1"/>
      <dst entity="ireg_9" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_10" port="out1"/>
      <dst entity="fu_10" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_10" port="out2"/>
      <dst entity="fu_10" port="src3"/>
    </connect>
    <connect>
      <src entity="fu_10" port="dst1"/>
      <dst entity="ireg_10" port="in1"/>
    </connect>
    <connect>
      <src entity="const_10"/>
      <dst entity="fu_10" port="src1"/>
    </connect>
    <connect>
      <src entity="const_10"/>
      <dst entity="fu_10" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_10" port="dst1"/>
      <dst entity="outbuf1_10"/>
    </connect>
    <connect>
      <src entity="fu_10" port="dst1"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outbuf1_10"/>
      <dst entity="outireg1_10"/>
    </connect>
    <connect>
      <src entity="outbuf1_10"/>
      <dst entity="outireg2_10"/>
    </connect>
    <connect>
      <src entity="outbuf2_10"/>
      <dst entity="outireg1_10"/>
    </connect>
    <connect>
      <src entity="outbuf2_10"/>
      <dst entity="outireg2_10"/>
    </connect>
    <connect>
      <src entity="fu_10" port="pred_dst1"/>
      <dst entity="outpred1_10"/>
    </connect>
    <connect>
      <src entity="fu_10" port="pred_dst2"/>
      <dst entity="outpred2_10"/>
    </connect>
    <connect>
      <src entity="pred_col_bus2"/>
      <dst entity="fu_10" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_10"/>
      <dst entity="pred_col_bus2"/>
    </connect>
    <connect>
      <src entity="pred_row_bus2"/>
      <dst entity="fu_10" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_10"/>
      <dst entity="pred_row_bus2"/>
    </connect>
    <connect>
      <src entity="outireg1_6"/>
      <dst entity="fu_10" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_6"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outpred1_6"/>
      <dst entity="fu_10" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="fu_10" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outpred1_14"/>
      <dst entity="fu_10" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_9"/>
      <dst entity="fu_10" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_9"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outpred2_9"/>
      <dst entity="fu_10" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="fu_10" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outpred2_11"/>
      <dst entity="fu_10" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_5" port="dst1"/>
      <dst entity="ireg_10" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_7" port="dst1"/>
      <dst entity="ireg_10" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_13" port="dst1"/>
      <dst entity="ireg_10" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_15" port="dst1"/>
      <dst entity="ireg_10" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_11" port="out1"/>
      <dst entity="fu_11" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_11" port="dst1"/>
      <dst entity="ireg_11" port="in1"/>
    </connect>
    <connect>
      <src entity="const_11"/>
      <dst entity="fu_11" port="src1"/>
    </connect>
    <connect>
      <src entity="const_11"/>
      <dst entity="fu_11" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_11" port="dst1"/>
      <dst entity="outbuf1_11"/>
    </connect>
    <connect>
      <src entity="fu_11" port="dst1"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outbuf1_11"/>
      <dst entity="outireg1_11"/>
    </connect>
    <connect>
      <src entity="outbuf1_11"/>
      <dst entity="outireg2_11"/>
    </connect>
    <connect>
      <src entity="outbuf2_11"/>
      <dst entity="outireg1_11"/>
    </connect>
    <connect>
      <src entity="outbuf2_11"/>
      <dst entity="outireg2_11"/>
    </connect>
    <connect>
      <src entity="fu_11" port="pred_dst1"/>
      <dst entity="outpred1_11"/>
    </connect>
    <connect>
      <src entity="fu_11" port="pred_dst2"/>
      <dst entity="outpred2_11"/>
    </connect>
    <connect>
      <src entity="pred_col_bus3"/>
      <dst entity="fu_11" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_11"/>
      <dst entity="pred_col_bus3"/>
    </connect>
    <connect>
      <src entity="pred_row_bus2"/>
      <dst entity="fu_11" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_11"/>
      <dst entity="pred_row_bus2"/>
    </connect>
    <connect>
      <src entity="outireg1_7"/>
      <dst entity="fu_11" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_7"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outpred1_7"/>
      <dst entity="fu_11" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="fu_11" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outpred1_15"/>
      <dst entity="fu_11" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="fu_11" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outpred2_10"/>
      <dst entity="fu_11" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_6" port="dst1"/>
      <dst entity="ireg_11" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_14" port="dst1"/>
      <dst entity="ireg_11" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_12" port="out1"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_12" port="dst1"/>
      <dst entity="ireg_12" port="in1"/>
    </connect>
    <connect>
      <src entity="const_12"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="const_12"/>
      <dst entity="fu_12" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_12" port="dst1"/>
      <dst entity="outbuf1_12"/>
    </connect>
    <connect>
      <src entity="fu_12" port="dst1"/>
      <dst entity="outbuf2_12"/>
    </connect>
    <connect>
      <src entity="outbuf1_12"/>
      <dst entity="outireg1_12"/>
    </connect>
    <connect>
      <src entity="outbuf1_12"/>
      <dst entity="outireg2_12"/>
    </connect>
    <connect>
      <src entity="outbuf2_12"/>
      <dst entity="outireg1_12"/>
    </connect>
    <connect>
      <src entity="outbuf2_12"/>
      <dst entity="outireg2_12"/>
    </connect>
    <connect>
      <src entity="fu_12" port="pred_dst1"/>
      <dst entity="outpred1_12"/>
    </connect>
    <connect>
      <src entity="fu_12" port="pred_dst2"/>
      <dst entity="outpred2_12"/>
    </connect>
    <connect>
      <src entity="pred_col_bus0"/>
      <dst entity="fu_12" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_12"/>
      <dst entity="pred_col_bus0"/>
    </connect>
    <connect>
      <src entity="pred_row_bus3"/>
      <dst entity="fu_12" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_12"/>
      <dst entity="pred_row_bus3"/>
    </connect>
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="outbuf2_12"/>
    </connect>
    <connect>
      <src entity="outpred1_8"/>
      <dst entity="fu_12" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_13"/>
      <dst entity="fu_12" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_13"/>
      <dst entity="outbuf2_12"/>
    </connect>
    <connect>
      <src entity="outpred2_13"/>
      <dst entity="fu_12" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_12"/>
      <dst entity="fu_14" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_12"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="fu_12" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="outbuf2_12"/>
    </connect>
    <connect>
      <src entity="fu_9" port="dst1"/>
      <dst entity="ireg_12" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_13" port="out1"/>
      <dst entity="fu_13" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_13" port="dst1"/>
      <dst entity="ireg_13" port="in1"/>
    </connect>
    <connect>
      <src entity="const_13"/>
      <dst entity="fu_13" port="src1"/>
    </connect>
    <connect>
      <src entity="const_13"/>
      <dst entity="fu_13" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_13" port="dst1"/>
      <dst entity="outbuf1_13"/>
    </connect>
    <connect>
      <src entity="fu_13" port="dst1"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="outbuf1_13"/>
      <dst entity="outireg1_13"/>
    </connect>
    <connect>
      <src entity="outbuf1_13"/>
      <dst entity="outireg2_13"/>
    </connect>
    <connect>
      <src entity="outbuf2_13"/>
      <dst entity="outireg1_13"/>
    </connect>
    <connect>
      <src entity="outbuf2_13"/>
      <dst entity="outireg2_13"/>
    </connect>
    <connect>
      <src entity="fu_13" port="pred_dst1"/>
      <dst entity="outpred1_13"/>
    </connect>
    <connect>
      <src entity="fu_13" port="pred_dst2"/>
      <dst entity="outpred2_13"/>
    </connect>
    <connect>
      <src entity="pred_col_bus1"/>
      <dst entity="fu_13" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_13"/>
      <dst entity="pred_col_bus1"/>
    </connect>
    <connect>
      <src entity="pred_row_bus3"/>
      <dst entity="fu_13" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_13"/>
      <dst entity="pred_row_bus3"/>
    </connect>
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="fu_13" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="outpred1_9"/>
      <dst entity="fu_13" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_12"/>
      <dst entity="fu_13" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_12"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="outpred2_12"/>
      <dst entity="fu_13" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="fu_13" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="outpred2_14"/>
      <dst entity="fu_13" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_13"/>
      <dst entity="fu_15" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_13"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="fu_13" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="fu_8" port="dst1"/>
      <dst entity="ireg_13" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_10" port="dst1"/>
      <dst entity="ireg_13" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_14" port="out1"/>
      <dst entity="fu_14" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_14" port="dst1"/>
      <dst entity="ireg_14" port="in1"/>
    </connect>
    <connect>
      <src entity="const_14"/>
      <dst entity="fu_14" port="src1"/>
    </connect>
    <connect>
      <src entity="const_14"/>
      <dst entity="fu_14" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_14" port="dst1"/>
      <dst entity="outbuf1_14"/>
    </connect>
    <connect>
      <src entity="fu_14" port="dst1"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outbuf1_14"/>
      <dst entity="outireg1_14"/>
    </connect>
    <connect>
      <src entity="outbuf1_14"/>
      <dst entity="outireg2_14"/>
    </connect>
    <connect>
      <src entity="outbuf2_14"/>
      <dst entity="outireg1_14"/>
    </connect>
    <connect>
      <src entity="outbuf2_14"/>
      <dst entity="outireg2_14"/>
    </connect>
    <connect>
      <src entity="fu_14" port="pred_dst1"/>
      <dst entity="outpred1_14"/>
    </connect>
    <connect>
      <src entity="fu_14" port="pred_dst2"/>
      <dst entity="outpred2_14"/>
    </connect>
    <connect>
      <src entity="pred_col_bus2"/>
      <dst entity="fu_14" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_14"/>
      <dst entity="pred_col_bus2"/>
    </connect>
    <connect>
      <src entity="pred_row_bus3"/>
      <dst entity="fu_14" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_14"/>
      <dst entity="pred_row_bus3"/>
    </connect>
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="fu_14" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outpred1_10"/>
      <dst entity="fu_14" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_13"/>
      <dst entity="fu_14" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_13"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outpred2_13"/>
      <dst entity="fu_14" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="fu_14" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outpred2_15"/>
      <dst entity="fu_14" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_9" port="dst1"/>
      <dst entity="ireg_14" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_11" port="dst1"/>
      <dst entity="ireg_14" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_15" port="out1"/>
      <dst entity="fu_15" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_15" port="dst1"/>
      <dst entity="ireg_15" port="in1"/>
    </connect>
    <connect>
      <src entity="const_15"/>
      <dst entity="fu_15" port="src1"/>
    </connect>
    <connect>
      <src entity="const_15"/>
      <dst entity="fu_15" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_15" port="dst1"/>
      <dst entity="outbuf1_15"/>
    </connect>
    <connect>
      <src entity="fu_15" port="dst1"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outbuf1_15"/>
      <dst entity="outireg1_15"/>
    </connect>
    <connect>
      <src entity="outbuf1_15"/>
      <dst entity="outireg2_15"/>
    </connect>
    <connect>
      <src entity="outbuf2_15"/>
      <dst entity="outireg1_15"/>
    </connect>
    <connect>
      <src entity="outbuf2_15"/>
      <dst entity="outireg2_15"/>
    </connect>
    <connect>
      <src entity="fu_15" port="pred_dst1"/>
      <dst entity="outpred1_15"/>
    </connect>
    <connect>
      <src entity="fu_15" port="pred_dst2"/>
      <dst entity="outpred2_15"/>
    </connect>
    <connect>
      <src entity="pred_col_bus3"/>
      <dst entity="fu_15" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_15"/>
      <dst entity="pred_col_bus3"/>
    </connect>
    <connect>
      <src entity="pred_row_bus3"/>
      <dst entity="fu_15" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_15"/>
      <dst entity="pred_row_bus3"/>
    </connect>
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="fu_15" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outpred1_11"/>
      <dst entity="fu_15" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="fu_15" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outpred2_14"/>
      <dst entity="fu_15" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_10" port="dst1"/>
      <dst entity="ireg_15" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="vliw_pred" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="vliw_pred" port="we2"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="vliw_pred" port="we3"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="vliw_pred" port="we4"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="vliw_pred" port="we5"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="vliw_pred" port="we6"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_4" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_5" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_6" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_7" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_8" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_9" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_10" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_11" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_12" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_13" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_14" port="we1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_15" port="we1"/>
    </connect>
    <!-- extended row connections -->
    <!-- fu_row_extended_0-->
    <connect>
      <src port="mem" entity="fu_row_extended_0"/>
      <dst entity="data_mem_0" port="inout5"/>
    </connect>
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_row_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_row_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="fu_row_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_0" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="loop_start"/>
      <dst entity="fu_row_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_0" port="dst1"/>
      <dst entity="ireg_13" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_0" port="out1"/>
      <dst entity="fu_row_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_0" port="out2"/>
      <dst entity="fu_row_extended_0" port="src3"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_0" port="dst1"/>
      <dst entity="ireg_row_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_0"/>
      <dst entity="fu_row_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_0"/>
      <dst entity="fu_row_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_0" port="dst1"/>
      <dst entity="outbuf1_row_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_0" port="dst1"/>
      <dst entity="outbuf2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_0" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_0"/>
    </connect>
    <connect>
     <src entity="fu_row_extended_0" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="pred_col_bus0"/>
      <dst entity="fu_row_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus0"/>
      <dst entity="fu_row_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="fu_row_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_12"/>
      <dst entity="fu_row_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_4"/>
      <dst entity="fu_row_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_4"/>
      <dst entity="fu_row_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_1"/>
      <dst entity="fu_row_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_1"/>
      <dst entity="fu_row_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="fu_row_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_0" port="dst1"/>
      <dst entity="ireg_row_extended_5" port="in1"/>
    </connect>
    <!--outpred1_row_extended_0-->
    <connect>
      <src entity="outpred1_row_extended_0"/>
      <dst entity="fu_12" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_0"/>
      <dst entity="pred_col_bus0"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_0"/>
      <dst entity="fu_row_extended_4" port="pred"/>
    </connect>
    <!--outpred2_row_extended_0-->
    <connect>
      <src entity="outpred2_row_extended_0"/>
      <dst entity="pred_row_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_0"/>
      <dst entity="fu_row_extended_1" port="pred"/>
    </connect>
    <!--outireg1_row_extended_0-->
       <connect>
      <src entity="outireg1_row_extended_0"/>
      <dst entity="fu_8" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_0"/>
      <dst entity="outbuf2_8"/>
    </connect>
     <connect>
      <src entity="outireg1_row_extended_0"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_0"/>
      <dst entity="outbuf2_12"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_0"/>
      <dst entity="outireg1_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_0"/>
      <dst entity="outireg1_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_0"/>
      <dst entity="fu_row_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_0"/>
      <dst entity="outbuf2_row_extended_4"/>
    </connect>
    <!--outireg2_row_extended_0-->
    <connect>
      <src entity="outbuf1_row_extended_0"/>
      <dst entity="outireg2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_0"/>
      <dst entity="outireg2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_0"/>
      <dst entity="fu_row_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_0"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_0"/>
      <dst entity="fu_row_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_0"/>
      <dst entity="outbuf2_row_extended_1"/>
    </connect>
    <!--outbuf1_row_extended_0-->
    	<!--no extra connections-->
    <!--outbuf2_row_extended_0-->
    <connect>
      <src entity="outireg1_8"/>
      <dst entity="outbuf2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="outbuf2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_4"/>
      <dst entity="outbuf2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_1"/>
      <dst entity="outbuf2_row_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="outbuf2_row_extended_0"/>
    </connect>
    <!--ireg_row_extended_0-->
    <connect>
      <src entity="fu_13" port="dst1"/>
      <dst entity="ireg_row_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_5" port="dst1"/>
      <dst entity="ireg_row_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_0" port="we1"/>
    </connect>

    <!--fu_row_extended_1-->
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_row_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_row_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="fu_row_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="dst1"/>
      <dst entity="ireg_12" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="dst1"/>
      <dst entity="ireg_14" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_1" port="out1"/>
      <dst entity="fu_row_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="dst1"/>
      <dst entity="ireg_row_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_1"/>
      <dst entity="fu_row_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_1"/>
      <dst entity="fu_row_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="dst1"/>
      <dst entity="outbuf1_row_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="dst1"/>
      <dst entity="outbuf2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="pred_col_bus1"/>
      <dst entity="fu_row_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus0"/>
      <dst entity="fu_row_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="fu_row_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_13"/>
      <dst entity="fu_row_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_5"/>
      <dst entity="fu_row_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_5"/>
      <dst entity="fu_row_extended_1" port="pred"/>
    </connect>
    <!--already specified!
    <connect>
      <src entity="outireg2_8"/>
      <dst entity="fu_9" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_8"/>
      <dst entity="fu_9" port="pred"/>
    </connect>
    -->
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="fu_row_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_2"/>
      <dst entity="fu_row_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="fu_row_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="dst1"/>
      <dst entity="ireg_row_extended_4" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_1" port="dst1"/>
      <dst entity="ireg_row_extended_6" port="in1"/>
    </connect>
    <!--outpred1_row_extended_1-->
    <connect>
      <src entity="outpred1_row_extended_1"/>
      <dst entity="fu_13" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_1"/>
      <dst entity="pred_col_bus1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_1"/>
      <dst entity="fu_row_extended_5" port="pred"/>
    </connect>
    <!--outpred2_row_extended_1-->
    <connect>
      <src entity="outpred2_row_extended_1"/>
      <dst entity="pred_row_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_1"/>
      <dst entity="fu_row_extended_2" port="pred"/>
    </connect>
    <!--outireg1_row_extended_1-->
    <connect>
      <src entity="outireg1_row_extended_1"/>
      <dst entity="fu_9" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_1"/>
      <dst entity="outbuf2_9"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_1"/>
      <dst entity="fu_13" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_1"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_1"/>
      <dst entity="outireg1_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_1"/>
      <dst entity="outireg1_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_1"/>
      <dst entity="fu_row_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_1"/>
      <dst entity="outbuf2_row_extended_5"/>
    </connect>
    <!--outireg2_row_extended_1-->
    <connect>
      <src entity="outbuf1_row_extended_1"/>
      <dst entity="outireg2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_1"/>
      <dst entity="outireg2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_1"/>
      <dst entity="fu_row_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_1"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_1"/>
      <dst entity="fu_row_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_1"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <!--outbuf1_row_extended_1-->
    <!--outbuf2_row_extended_1-->
    <connect>
      <src entity="outireg1_9"/>
      <dst entity="outbuf2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="outbuf2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_5"/>
      <dst entity="outbuf2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="outbuf2_row_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="outbuf2_row_extended_1"/>
    </connect>
    <!--ireg_row_extended_1-->
    <connect>
      <src entity="fu_12" port="dst1"/>
      <dst entity="ireg_row_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_14" port="dst1"/>
      <dst entity="ireg_row_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_4" port="dst1"/>
      <dst entity="ireg_row_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_6" port="dst1"/>
      <dst entity="ireg_row_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_1" port="we1"/>
    </connect>

    <!--fu_row_extended_2-->
    <connect>
      <src port="mem" entity="fu_row_extended_2"/>
      <dst entity="data_mem_0" port="inout6"/>
    </connect>
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_row_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_row_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="fu_row_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="dst1"/>
      <dst entity="ireg_13" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="dst1"/>
      <dst entity="ireg_15" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_2" port="out1"/>
      <dst entity="fu_row_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_2" port="out2"/>
      <dst entity="fu_row_extended_2" port="src3"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="dst1"/>
      <dst entity="ireg_row_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_2"/>
      <dst entity="fu_row_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_2"/>
      <dst entity="fu_row_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="dst1"/>
      <dst entity="outbuf1_row_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="dst1"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="pred_col_bus2"/>
      <dst entity="fu_row_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus0"/>
      <dst entity="fu_row_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="fu_row_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_14"/>
      <dst entity="fu_row_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_6"/>
      <dst entity="fu_row_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_6"/>
      <dst entity="fu_row_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="fu_row_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_3"/>
      <dst entity="fu_row_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="dst1"/>
      <dst entity="ireg_row_extended_5" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_2" port="dst1"/>
      <dst entity="ireg_row_extended_7" port="in1"/>
    </connect>
    <!--outpred1_row_extended_2-->
    <connect>
      <src entity="outpred1_row_extended_2"/>
      <dst entity="fu_14" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_2"/>
      <dst entity="pred_col_bus2"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_2"/>
      <dst entity="fu_row_extended_6" port="pred"/>
    </connect>
    <!--outpred2_row_extended_2-->
    <connect>
      <src entity="outpred2_row_extended_2"/>
      <dst entity="pred_row_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_2"/>
      <dst entity="fu_row_extended_3" port="pred"/>
    </connect>
    <!--outireg1_row_extended_2-->
    <connect>
      <src entity="outireg1_row_extended_2"/>
      <dst entity="fu_10" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_2"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_2"/>
      <dst entity="fu_14" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_2"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_2"/>
      <dst entity="outireg1_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_2"/>
      <dst entity="outireg1_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_2"/>
      <dst entity="fu_row_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_2"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <!--outireg2_row_extended_2-->
    <connect>
      <src entity="outbuf1_row_extended_2"/>
      <dst entity="outireg2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_2"/>
      <dst entity="outireg2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="fu_row_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <!--outbuf1_row_extended_2-->
    <!--outbuf2_row_extended_2-->
    <connect>
      <src entity="outireg1_10"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_6"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <!--ireg_row_extended_2-->
    <connect>
      <src entity="fu_13" port="dst1"/>
      <dst entity="ireg_row_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_15" port="dst1"/>
      <dst entity="ireg_row_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_5" port="dst1"/>
      <dst entity="ireg_row_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_7" port="dst1"/>
      <dst entity="ireg_row_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_2" port="we1"/>
    </connect>

    <!--fu_row_extended_3-->
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_row_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_row_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="fu_row_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we3"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="dst1"/>
      <dst entity="ireg_14" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_3" port="out1"/>
      <dst entity="fu_row_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="dst1"/>
      <dst entity="ireg_row_extended_3" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_3"/>
      <dst entity="fu_row_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_3"/>
      <dst entity="fu_row_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="dst1"/>
      <dst entity="outbuf1_row_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="dst1"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="pred_col_bus3"/>
      <dst entity="fu_row_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus0"/>
      <dst entity="fu_row_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="fu_row_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_15"/>
      <dst entity="fu_row_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_7"/>
      <dst entity="fu_row_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_7"/>
      <dst entity="fu_row_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_3" port="dst1"/>
      <dst entity="ireg_row_extended_6" port="in1"/>
    </connect>
    <!--outpred1_row_extended_3-->
    <connect>
      <src entity="outpred1_row_extended_3"/>
      <dst entity="fu_15" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_3"/>
      <dst entity="pred_col_bus3"/>
    </connect>
    <connect>
      <src entity="outpred1_row_extended_3"/>
      <dst entity="fu_row_extended_7" port="pred"/>
    </connect>
    <!--outpred2_row_extended_3-->
    <connect>
      <src entity="outpred2_row_extended_3"/>
      <dst entity="pred_row_extended_bus0"/>
    </connect>
    <!--outireg1_row_extended_3-->
    <connect>
      <src entity="outireg1_row_extended_3"/>
      <dst entity="fu_11" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_3"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_3"/>
      <dst entity="fu_15" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_3"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_3"/>
      <dst entity="outireg1_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_3"/>
      <dst entity="outireg1_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_3"/>
      <dst entity="fu_row_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_3"/>
      <dst entity="outbuf2_row_extended_7"/>
    </connect>
    <!--outireg2_row_extended_3-->
    <connect>
      <src entity="outbuf1_row_extended_3"/>
      <dst entity="outireg2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_3"/>
      <dst entity="outireg2_row_extended_3"/>
    </connect>
    <!--outbuf1_row_extended_3-->
    <!--outbuf2_row_extended_3-->
    <connect>
      <src entity="outireg1_11"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_7"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <!--ireg_row_extended_3-->
    <connect>
      <src entity="fu_14" port="dst1"/>
      <dst entity="ireg_row_extended_3" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_6" port="dst1"/>
      <dst entity="ireg_row_extended_3" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_3" port="we1"/>
    </connect>

    <!--fu_row_extended_4-->
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_row_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_row_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_row_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_row_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="vliw_out5_delay"/>
      <dst entity="fu_row_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out6_delay"/>
      <dst entity="fu_row_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="fu_row_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_4" port="out1"/>
      <dst entity="fu_row_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_4" port="dst1"/>
      <dst entity="ireg_row_extended_4" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_4"/>
      <dst entity="fu_row_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_4"/>
      <dst entity="fu_row_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_4" port="dst1"/>
      <dst entity="outbuf1_row_extended_4"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_4" port="dst1"/>
      <dst entity="outbuf2_row_extended_4"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_4" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_4"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_4" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_4"/>
    </connect>
    <connect>
      <src entity="pred_col_bus0"/>
      <dst entity="fu_row_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus1"/>
      <dst entity="fu_row_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_5"/>
      <dst entity="fu_row_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_5"/>
      <dst entity="fu_row_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_6"/>
      <dst entity="fu_row_extended_4" port="src2"/>
    </connect>
    <!--outpred1_row_extended_4-->
    <connect>
      <src entity="outpred1_row_extended_4"/>
      <dst entity="pred_col_bus0"/>
    </connect>
    <!--outpred2_row_extended_4-->
    <connect>
      <src entity="outpred2_row_extended_4"/>
      <dst entity="pred_row_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_4"/>
      <dst entity="fu_row_extended_5" port="pred"/>
    </connect>
    <!--outireg1_row_extended_4-->
    <connect>
      <src entity="outireg1_row_extended_4"/>
      <dst entity="fu_12" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_4"/>
      <dst entity="outbuf2_12"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_4"/>
      <dst entity="outireg1_row_extended_4"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_4"/>
      <dst entity="outireg1_row_extended_4"/>
    </connect>
    <!--outireg2_row_extended_4-->
    <connect>
      <src entity="outbuf1_row_extended_4"/>
      <dst entity="outireg2_row_extended_4"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_4"/>
      <dst entity="outireg2_row_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_4"/>
      <dst entity="fu_row_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_4"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_4"/>
      <dst entity="fu_row_extended_5" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_4"/>
      <dst entity="outbuf2_row_extended_5"/>
    </connect>
    <!--outbuf1_row_extended_4-->
    <!--outbuf2_row_extended_4-->
    <connect>
      <src entity="outireg1_12"/>
      <dst entity="outbuf2_row_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_5"/>
      <dst entity="outbuf2_row_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_6"/>
      <dst entity="outbuf2_row_extended_4"/>
    </connect>
    <!--ireg_row_extended_4-->
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_4" port="we1"/>
    </connect>

    <!--fu_row_extended_5-->
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="fu_row_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_5" port="out1"/>
      <dst entity="fu_row_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_5" port="dst1"/>
      <dst entity="ireg_row_extended_5" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_5"/>
      <dst entity="fu_row_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_5"/>
      <dst entity="fu_row_extended_5" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_5" port="dst1"/>
      <dst entity="outbuf1_row_extended_5"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_5" port="dst1"/>
      <dst entity="outbuf2_row_extended_5"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_5" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_5"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_5" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_5"/>
    </connect>
    <connect>
      <src entity="pred_col_bus1"/>
      <dst entity="fu_row_extended_5" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus1"/>
      <dst entity="fu_row_extended_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_6"/>
      <dst entity="fu_row_extended_5" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_6"/>
      <dst entity="fu_row_extended_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="fu_row_extended_5" port="src2"/>
    </connect>
    <!--outpred1_row_extended_5-->
    <connect>
      <src entity="outpred1_row_extended_5"/>
      <dst entity="pred_col_bus1"/>
    </connect>
    <!--outpred2_row_extended_5-->
    <connect>
      <src entity="outpred2_row_extended_5"/>
      <dst entity="pred_row_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_5"/>
      <dst entity="fu_row_extended_6" port="pred"/>
    </connect>
    <!--outireg1_row_extended_5-->
    <connect>
      <src entity="outireg1_row_extended_5"/>
      <dst entity="fu_13" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_5"/>
      <dst entity="outbuf2_13"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_5"/>
      <dst entity="outireg1_row_extended_5"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_5"/>
      <dst entity="outireg1_row_extended_5"/>
    </connect>
    <!--outireg2_row_extended_5-->
    <connect>
      <src entity="outbuf1_row_extended_5"/>
      <dst entity="outireg2_row_extended_5"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_5"/>
      <dst entity="outireg2_row_extended_5"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_5"/>
      <dst entity="fu_row_extended_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_5"/>
      <dst entity="outbuf2_row_extended_7"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_5"/>
      <dst entity="fu_row_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_5"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <!--outbuf1_row_extended_5-->
    <!--outbuf2_row_extended_5-->
    <connect>
      <src entity="outireg1_13"/>
      <dst entity="outbuf2_row_extended_5"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_6"/>
      <dst entity="outbuf2_row_extended_5"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="outbuf2_row_extended_5"/>
    </connect>
    <!--ireg_row_extended_5-->
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_5" port="we1"/>
    </connect>

    <!--fu_row_extended_6-->
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="fu_row_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_6" port="out1"/>
      <dst entity="fu_row_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_6" port="dst1"/>
      <dst entity="ireg_row_extended_6" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_6"/>
      <dst entity="fu_row_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_6"/>
      <dst entity="fu_row_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_6" port="dst1"/>
      <dst entity="outbuf1_row_extended_6"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_6" port="dst1"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_6" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_6"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_6" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_6"/>
    </connect>
    <connect>
      <src entity="pred_col_bus2"/>
      <dst entity="fu_row_extended_6" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus1"/>
      <dst entity="fu_row_extended_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="fu_row_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_7"/>
	      <dst entity="fu_row_extended_6" port="pred"/>
    </connect>
    <!--outpred1_row_extended_6-->
    <connect>
      <src entity="outpred1_row_extended_6"/>
      <dst entity="pred_col_bus2"/>
    </connect>
    <!--outpred2_row_extended_6-->
    <connect>
      <src entity="outpred2_row_extended_6"/>
      <dst entity="pred_row_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_6"/>
      <dst entity="fu_row_extended_7" port="pred"/>
    </connect>
    <!--outireg1_row_extended_6-->
    <connect>
      <src entity="outireg1_row_extended_6"/>
      <dst entity="fu_14" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_6"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_6"/>
      <dst entity="outireg1_row_extended_6"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_6"/>
      <dst entity="outireg1_row_extended_6"/>
    </connect>
    <!--outireg2_row_extended_6-->
    <connect>
      <src entity="outbuf1_row_extended_6"/>
      <dst entity="outireg2_row_extended_6"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_6"/>
      <dst entity="outireg2_row_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_6"/>
      <dst entity="fu_row_extended_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_6"/>
      <dst entity="outbuf2_row_extended_7"/>
    </connect>
    <!--outbuf1_row_extended_6-->
    <!--outbuf2_row_extended_6-->
    <connect>
      <src entity="outireg1_14"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <!--ireg_row_extended_6-->
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_6" port="we1"/>
    </connect>

    <!--fu_row_extended_7-->
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="fu_row_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_row_extended_7" port="out1"/>
      <dst entity="fu_row_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_7" port="dst1"/>
      <dst entity="ireg_row_extended_7" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_7"/>
      <dst entity="fu_row_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_extended_7"/>
      <dst entity="fu_row_extended_7" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_7" port="dst1"/>
      <dst entity="outbuf1_row_extended_7"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_7" port="dst1"/>
      <dst entity="outbuf2_row_extended_7"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_7" port="pred_dst1"/>
      <dst entity="outpred1_row_extended_7"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_7" port="pred_dst2"/>
      <dst entity="outpred2_row_extended_7"/>
    </connect>
    <connect>
      <src entity="pred_col_bus3"/>
      <dst entity="fu_row_extended_7" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus1"/>
      <dst entity="fu_row_extended_7" port="pred"/>
    </connect>
    <!--outpred1_row_extended_7-->
    <connect>
      <src entity="outpred1_row_extended_7"/>
      <dst entity="pred_col_bus3"/>
    </connect>
    <!--outpred2_row_extended_7-->
    <connect>
      <src entity="outpred2_row_extended_7"/>
      <dst entity="pred_row_extended_bus1"/>
    </connect>
    <!--outireg1_row_extended_7-->
    <connect>
      <src entity="outireg1_row_extended_7"/>
      <dst entity="fu_15" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_extended_7"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_extended_7"/>
      <dst entity="outireg1_row_extended_7"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_7"/>
      <dst entity="outireg1_row_extended_7"/>
    </connect>
    <!--outireg2_row_extended_7-->
    <connect>
      <src entity="outbuf1_row_extended_7"/>
      <dst entity="outireg2_row_extended_7"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_extended_7"/>
      <dst entity="outireg2_row_extended_7"/>
    </connect>
    <!--outbuf1_row_extended_7-->
    <!--outbuf2_row_extended_7-->
    <connect>
      <src entity="outireg1_15"/>
      <dst entity="outbuf2_row_extended_7"/>
    </connect>
    <!--ireg_row_extended_7-->
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_extended_7" port="we1"/>
    </connect>

    <!-- extended column connections -->
    <!-- fu_col_extended_0-->
    <connect>
      <src entity="vliw_pred" port="out5"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src port="mem" entity="fu_col_extended_0"/>
      <dst entity="data_mem_0" port="inout7"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out1"/>
      <dst entity="fu_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out2"/>
      <dst entity="fu_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="dst1"/>
      <dst entity="vliw_int_rf" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_2" port="out1"/>
      <dst entity="fu_col_extended_0" port="src3"/>
    </connect>
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="fu_col_extended_0" port="src2"/>
    </connect>
    <!--
    <connect>
      <src entity="fu_col_extended_0" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    -->
    <connect>
      <src entity="vliw_pred" port="out5"/>
      <dst entity="fu_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="pred_dst1"/>
      <dst entity="vliw_pred" port="in5"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="pred_dst2"/>
      <dst entity="vliw_pred" port="in5"/>
    </connect>
    <connect>
      <src entity="const_col_extended_0"/>
      <dst entity="fu_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_0"/>
      <dst entity="fu_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="dst1"/>
      <dst entity="outbuf1_col_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="dst1"/>
      <dst entity="outbuf2_col_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_0"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus0"/>
      <dst entity="fu_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus0"/>
      <dst entity="fu_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_2"/>
      <dst entity="fu_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_2"/>
      <dst entity="fu_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="fu_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_3"/>
      <dst entity="fu_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_1"/>
      <dst entity="fu_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_1"/>
      <dst entity="fu_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="fu_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="dst1"/>
      <dst entity="ireg_7" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_0" port="dst1"/>
      <dst entity="ireg_col_extended_3" port="in1"/>
    </connect>
    <!--outpred1_col_extended_0-->
    <connect>
      <src entity="outpred1_col_extended_0"/>
      <dst entity="pred_col_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_0"/>
      <dst entity="fu_col_extended_2" port="pred"/>
    </connect>
    <!--outpred2_col_extended_0-->
    <connect>
      <src entity="outpred2_col_extended_0"/>
      <dst entity="fu_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_0"/>
      <dst entity="pred_row_bus0"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_0"/>
      <dst entity="fu_col_extended_1" port="pred"/>
    </connect>
    <!--outireg1_col_extended_0-->
    <connect>
      <src entity="outbuf1_col_extended_0"/>
      <dst entity="outireg1_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_0"/>
      <dst entity="outireg1_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_0"/>
      <dst entity="fu_col_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_0"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_0"/>
      <dst entity="fu_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_0"/>
      <dst entity="outbuf2_col_extended_2"/>
    </connect>
    <!--outireg2_col_extended_0-->
    <connect>
      <src entity="outireg2_col_extended_0"/>
      <dst entity="fu_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_0"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_0"/>
      <dst entity="fu_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_0"/>
      <dst entity="outbuf2_3"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_0"/>
      <dst entity="outireg2_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_0"/>
      <dst entity="outireg2_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_0"/>
      <dst entity="fu_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_0"/>
      <dst entity="outbuf2_col_extended_1"/>
    </connect>
    <!--outbuf1_col_extended_0-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_0-->
    <connect>
      <src entity="outireg2_2"/>
      <dst entity="outbuf2_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_2"/>
      <dst entity="outbuf2_2"/>
    </connect>
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="outbuf2_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_1"/>
      <dst entity="outbuf2_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="outbuf2_col_extended_0"/>
    </connect>

    <!-- fu_col_extended_1-->
    <connect>
      <src entity="vliw_pred" port="out6"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out3"/>
      <dst entity="fu_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_int_rf" port="out4"/>
      <dst entity="fu_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="dst1"/>
      <dst entity="vliw_int_rf" port="in2"/>
    </connect>
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="fu_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="pred_dst2"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="vliw_pred" port="out6"/>
      <dst entity="fu_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="pred_dst1"/>
      <dst entity="vliw_pred" port="in6"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="pred_dst2"/>
      <dst entity="vliw_pred" port="in6"/>
    </connect>
    <connect>
      <src entity="const_col_extended_1"/>
      <dst entity="fu_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_1"/>
      <dst entity="fu_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="dst1"/>
      <dst entity="outbuf1_col_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="dst1"/>
      <dst entity="outbuf2_col_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_1"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus1"/>
      <dst entity="fu_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus0"/>
      <dst entity="fu_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_3"/>
      <dst entity="fu_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_3"/>
      <dst entity="fu_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="fu_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_1" port="dst1"/>
      <dst entity="ireg_col_extended_2" port="in1"/>
    </connect>
    <!--outpred1_col_extended_1-->
    <connect>
      <src entity="outpred1_col_extended_1"/>
      <dst entity="pred_col_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_1"/>
      <dst entity="fu_col_extended_3" port="pred"/>
    </connect>
    <!--outpred2_col_extended_1-->
    <connect>
      <src entity="outpred2_col_extended_1"/>
      <dst entity="pred_row_bus0"/>
    </connect>
    <!--outireg1_col_extended_1-->
    <connect>
      <src entity="outbuf1_col_extended_1"/>
      <dst entity="outireg1_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_1"/>
      <dst entity="outireg1_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_1"/>
      <dst entity="fu_col_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_1"/>
      <dst entity="outbuf2_col_extended_5"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_1"/>
      <dst entity="fu_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_1"/>
      <dst entity="outbuf2_col_extended_3"/>
    </connect>
    <!--outireg2_col_extended_1-->
    <connect>
      <src entity="outireg2_col_extended_1"/>
      <dst entity="fu_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_1"/>
      <dst entity="outbuf2_3"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_1"/>
      <dst entity="outireg2_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_1"/>
      <dst entity="outireg2_col_extended_1"/>
    </connect>
    <!--outbuf1_col_extended_1-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_1-->
    <connect>
      <src entity="outireg2_3"/>
      <dst entity="outbuf2_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_3"/>
      <dst entity="outbuf2_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="outbuf2_col_extended_1"/>
    </connect>

    <!-- fu_col_extended_2-->
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="fu_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_2" port="out1"/>
      <dst entity="fu_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_2" port="dst1"/>
      <dst entity="ireg_col_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_2"/>
      <dst entity="fu_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_2"/>
      <dst entity="fu_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_2" port="dst1"/>
      <dst entity="outbuf1_col_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_2" port="dst1"/>
      <dst entity="outbuf2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_2" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_2" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus0"/>
      <dst entity="fu_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus1"/>
      <dst entity="fu_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="fu_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_4"/>
      <dst entity="fu_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="fu_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_7"/>
      <dst entity="fu_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_3"/>
      <dst entity="fu_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_3"/>
      <dst entity="fu_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="fu_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_2" port="dst1"/>
      <dst entity="ireg_11" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_2" port="dst1"/>
      <dst entity="ireg_col_extended_5" port="in1"/>
    </connect>
    <!--outpred1_col_extended_2-->
    <connect>
      <src entity="outpred1_col_extended_2"/>
      <dst entity="pred_col_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_2"/>
      <dst entity="fu_col_extended_4" port="pred"/>
    </connect>
    <!--outpred2_col_extended_2-->
    <connect>
      <src entity="outpred2_col_extended_2"/>
      <dst entity="fu_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_2"/>
      <dst entity="pred_row_bus1"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_2"/>
      <dst entity="fu_col_extended_3" port="pred"/>
    </connect>
    <!--outireg1_col_extended_2-->
    <connect>
      <src entity="outbuf1_col_extended_2"/>
      <dst entity="outireg1_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_2"/>
      <dst entity="outireg1_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_2"/>
      <dst entity="fu_col_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_2"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_2"/>
      <dst entity="fu_col_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_2"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <!--outireg2_col_extended_2-->
    <connect>
      <src entity="outireg2_col_extended_2"/>
      <dst entity="fu_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_2"/>
      <dst entity="outbuf2_6"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_2"/>
      <dst entity="fu_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_2"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_2"/>
      <dst entity="outireg2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_2"/>
      <dst entity="outireg2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_2"/>
      <dst entity="fu_col_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_2"/>
      <dst entity="outbuf2_col_extended_3"/>
    </connect>
    <!--outbuf1_col_extended_2-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_2-->
    <connect>
      <src entity="outireg2_6"/>
      <dst entity="outbuf2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="outbuf2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="outbuf2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_3"/>
      <dst entity="outbuf2_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="outbuf2_col_extended_2"/>
    </connect>
    <!--ireg_col_extended_2-->
    <connect>
      <src entity="fu_3" port="dst1"/>
      <dst entity="ireg_col_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_11" port="dst1"/>
      <dst entity="ireg_col_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="dst1"/>
      <dst entity="ireg_col_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_col_extended_2" port="we1"/>
    </connect>

    <!-- fu_col_extended_3-->
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_col_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="fu_col_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_3" port="out1"/>
      <dst entity="fu_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_3" port="dst1"/>
      <dst entity="ireg_col_extended_3" port="in1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_3"/>
      <dst entity="fu_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_3"/>
      <dst entity="fu_col_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_3" port="dst1"/>
      <dst entity="outbuf1_col_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_3" port="dst1"/>
      <dst entity="outbuf2_col_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_3" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_3" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_3"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus1"/>
      <dst entity="fu_col_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus1"/>
      <dst entity="fu_col_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="fu_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_5"/>
      <dst entity="fu_col_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="fu_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_3" port="dst1"/>
      <dst entity="ireg_col_extended_4" port="in1"/>
    </connect>
    <!--outpred1_col_extended_3-->
    <connect>
      <src entity="outpred1_col_extended_3"/>
      <dst entity="pred_col_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_3"/>
      <dst entity="fu_col_extended_5" port="pred"/>
    </connect>
    <!--outpred2_col_extended_3-->
    <connect>
      <src entity="outpred2_col_extended_3"/>
      <dst entity="pred_row_bus1"/>
    </connect>
    <!--outireg1_col_extended_3-->
    <connect>
      <src entity="outbuf1_col_extended_3"/>
      <dst entity="outireg1_col_extended_3"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_3"/>
      <dst entity="outireg1_col_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_3"/>
      <dst entity="fu_col_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_3"/>
      <dst entity="outbuf2_col_extended_7"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_3"/>
      <dst entity="fu_col_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_3"/>
      <dst entity="outbuf2_col_extended_5"/>
    </connect>
    <!--outireg2_col_extended_3-->
    <connect>
      <src entity="outireg2_col_extended_3"/>
      <dst entity="fu_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_3"/>
      <dst entity="outbuf2_7"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_3"/>
      <dst entity="outireg2_col_extended_3"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_3"/>
      <dst entity="outireg2_col_extended_3"/>
    </connect>
    <!--outbuf1_col_extended_3-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_3-->
    <connect>
      <src entity="outireg2_7"/>
      <dst entity="outbuf2_col_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="outbuf2_col_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="outbuf2_col_extended_3"/>
    </connect>
    <!--ireg_col_extended_3-->
    <connect>
      <src entity="fu_col_extended_4" port="dst1"/>
      <dst entity="ireg_col_extended_3" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_col_extended_3" port="we1"/>
    </connect>

    <!-- fu_col_extended_4-->
    <connect>
      <src port="mem" entity="fu_col_extended_4"/>
      <dst entity="data_mem_0" port="inout8"/>
    </connect>
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_col_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_col_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="dst1"/>
      <dst entity="ireg_7" port="in1"/>
    </connect>
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="fu_col_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_4" port="out1"/>
      <dst entity="fu_col_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_4" port="out2"/>
      <dst entity="fu_col_extended_4" port="src3"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="dst1"/>
      <dst entity="ireg_col_extended_4" port="in1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_4"/>
      <dst entity="fu_col_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_4"/>
      <dst entity="fu_col_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="dst1"/>
      <dst entity="outbuf1_col_extended_4"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="dst1"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_4"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus0"/>
      <dst entity="fu_col_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus2"/>
      <dst entity="fu_col_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="fu_col_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_6"/>
      <dst entity="fu_col_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="fu_col_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_11"/>
      <dst entity="fu_col_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_5"/>
      <dst entity="fu_col_extended_4" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_5"/>
      <dst entity="fu_col_extended_4" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="dst1"/>
      <dst entity="ireg_15" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_4" port="dst1"/>
      <dst entity="ireg_col_extended_7" port="in1"/>
    </connect>
    <!--outpred1_col_extended_4-->
    <connect>
      <src entity="outpred1_col_extended_4"/>
      <dst entity="pred_col_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_4"/>
      <dst entity="fu_col_extended_6" port="pred"/>
    </connect>
    <!--outpred2_col_extended_4-->
    <connect>
      <src entity="outpred2_col_extended_4"/>
      <dst entity="fu_11" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_4"/>
      <dst entity="pred_row_bus2"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_4"/>
      <dst entity="fu_col_extended_5" port="pred"/>
    </connect>
    <!--outireg1_col_extended_4-->
    <connect>
      <src entity="outbuf1_col_extended_4"/>
      <dst entity="outireg1_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_4"/>
      <dst entity="outireg1_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="fu_col_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <!--outireg2_col_extended_4-->
    <connect>
      <src entity="outireg2_col_extended_4"/>
      <dst entity="fu_10" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_4"/>
      <dst entity="outbuf2_10"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_4"/>
      <dst entity="fu_11" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_4"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_4"/>
      <dst entity="outireg2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_4"/>
      <dst entity="outireg2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_4"/>
      <dst entity="fu_col_extended_5" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_4"/>
      <dst entity="outbuf2_col_extended_5"/>
    </connect>
    <!--outbuf1_col_extended_4-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_4-->
    <connect>
      <src entity="outireg2_10"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_5"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <!--ireg_col_extended_4-->
    <connect>
      <src entity="fu_7" port="dst1"/>
      <dst entity="ireg_col_extended_4" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_15" port="dst1"/>
      <dst entity="ireg_col_extended_4" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_7" port="dst1"/>
      <dst entity="ireg_col_extended_4" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_col_extended_4" port="we1"/>
    </connect>

    <!-- fu_col_extended_5-->
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_col_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_col_extended_5" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="fu_col_extended_5" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_5" port="out1"/>
      <dst entity="fu_col_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="dst1"/>
      <dst entity="ireg_col_extended_5" port="in1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_5"/>
      <dst entity="fu_col_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_5"/>
      <dst entity="fu_col_extended_5" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="dst1"/>
      <dst entity="outbuf1_col_extended_5"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="dst1"/>
      <dst entity="outbuf2_col_extended_5"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_5"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_5"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus1"/>
      <dst entity="fu_col_extended_5" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus2"/>
      <dst entity="fu_col_extended_5" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="fu_col_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_7"/>
      <dst entity="fu_col_extended_5" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_5" port="dst1"/>
      <dst entity="ireg_col_extended_6" port="in1"/>
    </connect>
    <!--outpred1_col_extended_5-->
    <connect>
      <src entity="outpred1_col_extended_5"/>
      <dst entity="pred_col_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_5"/>
      <dst entity="fu_col_extended_7" port="pred"/>
    </connect>
    <!--outpred2_col_extended_5-->
    <connect>
      <src entity="outpred2_col_extended_5"/>
      <dst entity="pred_row_bus2"/>
    </connect>
    <!--outireg1_col_extended_5-->
    <connect>
      <src entity="outbuf1_col_extended_5"/>
      <dst entity="outireg1_col_extended_5"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_5"/>
      <dst entity="outireg1_col_extended_5"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="fu_col_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="outbuf2_col_extended_7"/>
    </connect>
    <!--outireg2_col_extended_5-->
    <connect>
      <src entity="outireg2_col_extended_5"/>
      <dst entity="fu_11" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_5"/>
      <dst entity="outbuf2_11"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_5"/>
      <dst entity="outireg2_col_extended_5"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_5"/>
      <dst entity="outireg2_col_extended_5"/>
    </connect>
    <!--outbuf1_col_extended_5-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_5-->
    <connect>
      <src entity="outireg2_11"/>
      <dst entity="outbuf2_col_extended_5"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="outbuf2_col_extended_5"/>
    </connect>
    <!--ireg_col_extended_5-->
    <connect>
      <src entity="fu_col_extended_6" port="dst1"/>
      <dst entity="ireg_col_extended_5" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_col_extended_5" port="we1"/>
    </connect>

    <!-- fu_col_extended_6-->
    <connect>
      <src entity="fu_col_extended_6" port="dst1"/>
      <dst entity="ireg_11" port="in1"/>
    </connect>
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="fu_col_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_6" port="out1"/>
      <dst entity="fu_col_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_6" port="dst1"/>
      <dst entity="ireg_col_extended_6" port="in1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_6"/>
      <dst entity="fu_col_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_6"/>
      <dst entity="fu_col_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_6" port="dst1"/>
      <dst entity="outbuf1_col_extended_6"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_6" port="dst1"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_6" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_6"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_6" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus0"/>
      <dst entity="fu_col_extended_6" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus3"/>
      <dst entity="fu_col_extended_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="fu_col_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_15"/>
      <dst entity="fu_col_extended_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_7"/>
      <dst entity="fu_col_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_7"/>
      <dst entity="fu_col_extended_6" port="pred"/>
    </connect>
    <!--outpred1_col_extended_6-->
    <connect>
      <src entity="outpred1_col_extended_6"/>
      <dst entity="pred_col_extended_bus0"/>
    </connect>
    <!--outpred2_col_extended_6-->
    <connect>
      <src entity="outpred2_col_extended_6"/>
      <dst entity="fu_15" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_6"/>
      <dst entity="pred_row_bus3"/>
    </connect>
    <connect>
      <src entity="outpred2_col_extended_6"/>
      <dst entity="fu_col_extended_7" port="pred"/>
    </connect>
    <!--outireg1_col_extended_6-->
    <connect>
      <src entity="outbuf1_col_extended_6"/>
      <dst entity="outireg1_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_6"/>
      <dst entity="outireg1_col_extended_6"/>
    </connect>
    <!--outireg2_col_extended_6-->
    <connect>
      <src entity="outireg2_col_extended_6"/>
      <dst entity="fu_14" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_6"/>
      <dst entity="outbuf2_14"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_6"/>
      <dst entity="fu_15" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_6"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_6"/>
      <dst entity="outireg2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_6"/>
      <dst entity="outireg2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_6"/>
      <dst entity="fu_col_extended_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_6"/>
      <dst entity="outbuf2_col_extended_7"/>
    </connect>
    <!--outbuf1_col_extended_6-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_6-->
    <connect>
      <src entity="outireg2_14"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_7"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <!--ireg_col_extended_6-->
    <connect>
      <src entity="fu_11" port="dst1"/>
      <dst entity="ireg_col_extended_6" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_col_extended_6" port="we1"/>
    </connect>

    <!-- fu_col_extended_7-->
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="fu_col_extended_7" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_col_extended_7" port="out1"/>
      <dst entity="fu_col_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_7" port="dst1"/>
      <dst entity="ireg_col_extended_7" port="in1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_7"/>
      <dst entity="fu_col_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="const_col_extended_7"/>
      <dst entity="fu_col_extended_7" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_7" port="dst1"/>
      <dst entity="outbuf1_col_extended_7"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_7" port="dst1"/>
      <dst entity="outbuf2_col_extended_7"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_7" port="pred_dst1"/>
      <dst entity="outpred1_col_extended_7"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_7" port="pred_dst2"/>
      <dst entity="outpred2_col_extended_7"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus1"/>
      <dst entity="fu_col_extended_7" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_bus3"/>
      <dst entity="fu_col_extended_7" port="pred"/>
    </connect>
    <!--outpred1_col_extended_7-->
    <connect>
      <src entity="outpred1_col_extended_7"/>
      <dst entity="pred_col_extended_bus1"/>
    </connect>
    <!--outpred2_col_extended_7-->
    <connect>
      <src entity="outpred2_col_extended_7"/>
      <dst entity="pred_row_bus3"/>
    </connect>
    <!--outireg1_col_extended_7-->
    <connect>
      <src entity="outbuf1_col_extended_7"/>
      <dst entity="outireg1_col_extended_7"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_7"/>
      <dst entity="outireg1_col_extended_7"/>
    </connect>
    <!--outireg2_col_extended_7-->
    <connect>
      <src entity="outireg2_col_extended_7"/>
      <dst entity="fu_15" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_col_extended_7"/>
      <dst entity="outbuf2_15"/>
    </connect>
    <connect>
      <src entity="outbuf1_col_extended_7"/>
      <dst entity="outireg2_col_extended_7"/>
    </connect>
    <connect>
      <src entity="outbuf2_col_extended_7"/>
      <dst entity="outireg2_col_extended_7"/>
    </connect>
    <!--outbuf1_col_extended_7-->
      <!--no extra connections-->
    <!--outbuf2_col_extended_7-->
    <connect>
      <src entity="outireg2_15"/>
      <dst entity="outbuf2_col_extended_7"/>
    </connect>
    <!--ireg_col_extended_7-->
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_col_extended_7" port="we1"/>
    </connect>
    <!-- extended row column connections -->
    <!-- fu_row_col_extended_0-->
    <connect>
      <src port="mem" entity="fu_row_col_extended_0"/>
      <dst entity="data_mem_0" port="inout9"/>
    </connect>
    <connect>
      <src entity="vliw_out1_delay"/>
      <dst entity="fu_row_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out2_delay"/>
      <dst entity="fu_row_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="fu_row_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="dst1"/>
      <dst entity="ireg_15" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="dst1"/>
      <dst entity="ireg_col_extended_7" port="in1"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="fu_row_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_row_col_extended_0" port="out1"/>
      <dst entity="fu_row_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="ireg_row_col_extended_0" port="out2"/>
      <dst entity="fu_row_col_extended_0" port="src3"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="dst1"/>
      <dst entity="ireg_row_col_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_0"/>
      <dst entity="fu_row_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_0"/>
      <dst entity="fu_row_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="dst1"/>
      <dst entity="outbuf1_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="dst1"/>
      <dst entity="outbuf2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="pred_dst1"/>
      <dst entity="outpred1_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="pred_dst2"/>
      <dst entity="outpred2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus0"/>
      <dst entity="fu_row_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus0"/>
      <dst entity="fu_row_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="fu_row_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_6"/>
      <dst entity="fu_row_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_2"/>
      <dst entity="fu_row_col_extended_0" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_col_extended_2"/>
      <dst entity="fu_row_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="fu_row_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_extended_3"/>
      <dst entity="fu_row_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_1"/>
      <dst entity="fu_row_col_extended_0" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_col_extended_1"/>
      <dst entity="fu_row_col_extended_0" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="dst1"/>
      <dst entity="ireg_row_extended_7" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_0" port="dst1"/>
      <dst entity="ireg_row_col_extended_3" port="in1"/>
    </connect>
    <!--outpred1_row_col_extended_0-->
     <connect>
      <src entity="outpred1_row_col_extended_0"/>
      <dst entity="fu_col_extended_6" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_row_col_extended_0"/>
      <dst entity="pred_col_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred1_row_col_extended_0"/>
      <dst entity="fu_row_col_extended_2" port="pred"/>
    </connect>
    <!--outpred2_row_col_extended_0-->
    <connect>
      <src entity="outpred2_row_col_extended_0"/>
      <dst entity="fu_row_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_row_col_extended_0"/>
      <dst entity="pred_row_extended_bus0"/>
    </connect>
    <connect>
      <src entity="outpred2_row_col_extended_0"/>
      <dst entity="fu_row_col_extended_1" port="pred"/>
    </connect>
    <!--outireg1_row_col_extended_0-->
    <connect>
      <src entity="outireg1_row_col_extended_0"/>
      <dst entity="fu_col_extended_4" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_0"/>
      <dst entity="outbuf2_col_extended_4"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_0"/>
      <dst entity="fu_col_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_0"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_col_extended_0"/>
      <dst entity="outireg1_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_col_extended_0"/>
      <dst entity="outireg1_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_0"/>
      <dst entity="fu_row_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_0"/>
      <dst entity="outbuf2_row_col_extended_2"/>
    </connect>
    <!--outireg2_row_col_extended_0-->
    <connect>
      <src entity="outireg2_row_col_extended_0"/>
      <dst entity="fu_row_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_0"/>
      <dst entity="outbuf2_row_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_0"/>
      <dst entity="fu_row_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_0"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_col_extended_0"/>
      <dst entity="outireg2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_col_extended_0"/>
      <dst entity="outireg2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_0"/>
      <dst entity="fu_row_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_0"/>
      <dst entity="outbuf2_row_col_extended_1"/>
    </connect>
    <!--outbuf1_row_col_extended_0-->
      <!--no extra connections-->
    <!--outbuf2_row_col_extended_0-->
    <connect>
      <src entity="outireg1_col_extended_4"/>
      <dst entity="outbuf2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_2"/>
      <dst entity="outbuf2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="outbuf2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_2"/>
      <dst entity="outbuf2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="outbuf2_row_col_extended_0"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_1"/>
      <dst entity="outbuf2_row_col_extended_0"/>
    </connect>
    <!--ireg_row_col_extended_0-->
    <connect>
      <src entity="fu_15" port="dst1"/>
      <dst entity="ireg_row_col_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_col_extended_7" port="dst1"/>
      <dst entity="ireg_row_col_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_extended_7" port="dst1"/>
      <dst entity="ireg_row_col_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_3" port="dst1"/>
      <dst entity="ireg_row_col_extended_0" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_col_extended_0" port="we1"/>
    </connect>

    <!-- fu_row_col_extended_1-->
    <connect>
      <src entity="vliw_out3_delay"/>
      <dst entity="fu_row_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="vliw_out4_delay"/>
      <dst entity="fu_row_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="fu_row_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="pred_dst1"/>
      <dst entity="vliw_int_rf" port="we2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="dst1"/>
      <dst entity="ireg_col_extended_6" port="in1"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="fu_row_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_row_col_extended_1" port="out1"/>
      <dst entity="fu_row_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="dst1"/>
      <dst entity="ireg_row_col_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_1"/>
      <dst entity="fu_row_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_1"/>
      <dst entity="fu_row_col_extended_1" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="dst1"/>
      <dst entity="outbuf1_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="dst1"/>
      <dst entity="outbuf2_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="pred_dst1"/>
      <dst entity="outpred1_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="pred_dst2"/>
      <dst entity="outpred2_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus1"/>
      <dst entity="fu_row_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus0"/>
      <dst entity="fu_row_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="fu_row_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_col_extended_7"/>
      <dst entity="fu_row_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_3"/>
      <dst entity="fu_row_col_extended_1" port="src1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_col_extended_3"/>
      <dst entity="fu_row_col_extended_1" port="pred"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_1" port="dst1"/>
      <dst entity="ireg_row_col_extended_2" port="in1"/>
    </connect>
    <!--outpred1_row_col_extended_1-->
    <connect>
      <src entity="outpred1_row_col_extended_1"/>
      <dst entity="fu_col_extended_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred1_row_col_extended_1"/>
      <dst entity="pred_col_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred1_row_col_extended_1"/>
      <dst entity="fu_row_col_extended_3" port="pred"/>
    </connect>
    <!--outpred2_row_col_extended_1-->
    <connect>
      <src entity="outpred2_row_col_extended_1"/>
      <dst entity="pred_row_extended_bus0"/>
    </connect>
    <!--outireg1_row_col_extended_1-->
    <connect>
      <src entity="outireg1_row_col_extended_1"/>
      <dst entity="fu_col_extended_5" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_1"/>
      <dst entity="outbuf2_col_extended_5"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_1"/>
      <dst entity="fu_col_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_1"/>
      <dst entity="outbuf2_col_extended_7"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_col_extended_1"/>
      <dst entity="outireg1_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_col_extended_1"/>
      <dst entity="outireg1_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_1"/>
      <dst entity="fu_row_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_1"/>
      <dst entity="outbuf2_row_col_extended_3"/>
    </connect>
    <!--outireg2_row_col_extended_1-->
    <connect>
      <src entity="outireg2_row_col_extended_1"/>
      <dst entity="fu_row_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_1"/>
      <dst entity="outbuf2_row_extended_3"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_col_extended_1"/>
      <dst entity="outireg2_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_col_extended_1"/>
      <dst entity="outireg2_row_col_extended_1"/>
    </connect>
    <!--outbuf1_row_col_extended_1-->
      <!--no extra connections-->
    <!--outbuf2_row_col_extended_1-->
    <connect>
      <src entity="outireg1_col_extended_5"/>
      <dst entity="outbuf2_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_3"/>
      <dst entity="outbuf2_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="outbuf2_row_col_extended_1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_3"/>
      <dst entity="outbuf2_row_col_extended_1"/>
    </connect>
    <!--ireg_row_col_extended_1-->
    <connect>
      <src entity="fu_col_extended_6" port="dst1"/>
      <dst entity="ireg_row_col_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="dst1"/>
      <dst entity="ireg_row_col_extended_1" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_col_extended_1" port="we1"/>
    </connect>
 
    <!-- fu_row_col_extended_2-->
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="fu_row_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="dst1"/>
      <dst entity="ireg_row_extended_3" port="in1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="dst1"/>
      <dst entity="ireg_11" port="in1"/>
    </connect>
    <connect>
      <src entity="ireg_row_col_extended_2" port="out1"/>
      <dst entity="fu_row_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="dst1"/>
      <dst entity="ireg_row_col_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_2"/>
      <dst entity="fu_row_col_extended_2" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_2"/>
      <dst entity="fu_row_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="dst1"/>
      <dst entity="outbuf1_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="dst1"/>
      <dst entity="outbuf2_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="pred_dst1"/>
      <dst entity="outpred1_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_2" port="pred_dst2"/>
      <dst entity="outpred2_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus0"/>
      <dst entity="fu_row_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus1"/>
      <dst entity="fu_row_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="fu_row_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_col_extended_2"/>
      <dst entity="fu_row_col_extended_2" port="pred"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_3"/>
      <dst entity="fu_row_col_extended_2" port="src2"/>
    </connect>
    <connect>
      <src entity="outpred2_row_col_extended_3"/>
      <dst entity="fu_row_col_extended_2" port="pred"/>
    </connect>
    <!--outpred1_row_col_extended_2-->
    <connect>
      <src entity="outpred1_row_col_extended_2"/>
      <dst entity="pred_col_extended_bus0"/>
    </connect>
    <!--outpred2_row_col_extended_2-->
    <connect>
      <src entity="outpred2_row_col_extended_2"/>
      <dst entity="fu_row_extended_7" port="pred"/>
    </connect>
    <connect>
      <src entity="outpred2_row_col_extended_2"/>
      <dst entity="pred_row_extended_bus1"/>
    </connect>
    <connect>
      <src entity="outpred2_row_col_extended_2"/>
      <dst entity="fu_row_col_extended_3" port="pred"/>
    </connect>
    <!--outireg1_row_col_extended_2-->
    <connect>
      <src entity="outireg1_row_col_extended_2"/>
      <dst entity="fu_col_extended_6" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_2"/>
      <dst entity="outbuf2_col_extended_6"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_col_extended_2"/>
      <dst entity="outireg1_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_col_extended_2"/>
      <dst entity="outireg1_row_col_extended_2"/>
    </connect>
    <!--outireg2_row_col_extended_2-->
    <connect>
      <src entity="outireg2_row_col_extended_2"/>
      <dst entity="fu_row_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_2"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_2"/>
      <dst entity="fu_row_extended_7" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_2"/>
      <dst entity="outbuf2_row_extended_7"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_col_extended_2"/>
      <dst entity="outireg2_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_col_extended_2"/>
      <dst entity="outireg2_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_2"/>
      <dst entity="fu_row_col_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_2"/>
      <dst entity="outbuf2_row_col_extended_3"/>
    </connect>
    <!--outbuf1_row_col_extended_2-->
      <!--no extra connections-->
    <!--outbuf2_row_col_extended_2-->
    <connect>
      <src entity="outireg1_col_extended_6"/>
      <dst entity="outbuf2_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_6"/>
      <dst entity="outbuf2_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="outbuf2_row_col_extended_2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_3"/>
      <dst entity="outbuf2_row_col_extended_2"/>
    </connect>
    <!--ireg_row_col_extended_2-->
    <connect>
      <src entity="fu_row_extended_3" port="dst1"/>
      <dst entity="ireg_row_col_extended_2" port="in1"/>
    </connect>
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_col_extended_2" port="we1"/>
    </connect>

    <!-- fu_row_col_extended_3-->
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="fu_row_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="fu_row_col_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="ireg_row_col_extended_3" port="out1"/>
      <dst entity="fu_row_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_3" port="dst1"/>
      <dst entity="ireg_row_col_extended_3" port="in1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_3"/>
      <dst entity="fu_row_col_extended_3" port="src1"/>
    </connect>
    <connect>
      <src entity="const_row_col_extended_3"/>
      <dst entity="fu_row_col_extended_3" port="src2"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_3" port="dst1"/>
      <dst entity="outbuf1_row_col_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_3" port="dst1"/>
      <dst entity="outbuf2_row_col_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_3" port="pred_dst1"/>
      <dst entity="outpred1_row_col_extended_3"/>
    </connect>
    <connect>
      <src entity="fu_row_col_extended_3" port="pred_dst2"/>
      <dst entity="outpred2_row_col_extended_3"/>
    </connect>
    <connect>
      <src entity="pred_col_extended_bus1"/>
      <dst entity="fu_row_col_extended_3" port="pred"/>
    </connect>
    <connect>
      <src entity="pred_row_extended_bus1"/>
      <dst entity="fu_row_col_extended_3" port="pred"/>
    </connect>
    <!--outpred1_row_col_extended_3-->
    <connect>
      <src entity="outpred1_row_col_extended_3"/>
      <dst entity="pred_col_extended_bus1"/>
    </connect>
    <!--outpred2_row_col_extended_3-->
    <connect>
      <src entity="outpred2_row_col_extended_3"/>
      <dst entity="pred_row_extended_bus1"/>
    </connect>
    <!--outireg1_row_col_extended_3-->
    <connect>
      <src entity="outireg1_row_col_extended_3"/>
      <dst entity="fu_col_extended_7" port="src1"/>
    </connect>
    <connect>
      <src entity="outireg1_row_col_extended_3"/>
      <dst entity="outbuf2_col_extended_7"/>
    </connect>
    <connect>
      <src entity="outbuf1_row_col_extended_3"/>
      <dst entity="outireg1_row_col_extended_3"/>
    </connect>
    <connect>
      <src entity="outbuf2_row_col_extended_3"/>
      <dst entity="outireg1_row_col_extended_3"/>
    </connect>
    <!--outireg2_row_col_extended_3-->
    <connect>
      <src entity="outireg2_row_col_extended_3"/>
      <dst entity="fu_row_extended_6" port="src2"/>
    </connect>
    <connect>
      <src entity="outireg2_row_col_extended_3"/>
      <dst entity="outbuf2_row_extended_6"/>
    </connect>
    <!--outbuf1_row_col_extended_3-->
      <!--no extra connections-->
    <!--outbuf2_row_col_extended_3-->
    <connect>
      <src entity="outireg1_col_extended_7"/>
      <dst entity="outbuf2_row_col_extended_3"/>
    </connect>
    <connect>
      <src entity="outireg2_row_extended_7"/>
      <dst entity="outbuf2_row_col_extended_3"/>
    </connect>
    <!--ireg_row_col_extended_3-->
    <connect>
      <src entity="not_connected"/>
      <dst entity="ireg_row_col_extended_3" port="we1"/>
    </connect>

  </connection>
  <!-- the third part defines the instruction set and behaviours -->
  <behaviour>
    <!-- section to describe VLIW view of the architecture -->
    <vliw_section>
      <vliw id="0">
        <vliw_int_rf name="vliw_int_rf"/>
        <vliw_pred_rf name="vliw_pred"/>
        <start_sig name="loop_start"/>
        <stop_sig name="loop_stop"/>
        <vliw_fus>
          <vliw_fu name="fu_0"/>
          <vliw_fu name="fu_1"/>
          <vliw_fu name="fu_2"/>
        </vliw_fus>
        <stack_mem name="data_mem_0"/>
      </vliw>
    </vliw_section>
    <cga_section>
      <cga_fus>
        <cga_fu name="fu_0"/>
        <cga_fu name="fu_1"/>
        <cga_fu name="fu_2"/>
        <cga_fu name="fu_3"/>
        <cga_fu name="fu_4"/>
        <cga_fu name="fu_5"/>
        <cga_fu name="fu_6"/>
        <cga_fu name="fu_7"/>
        <cga_fu name="fu_8"/>
        <cga_fu name="fu_9"/>
        <cga_fu name="fu_10"/>
        <cga_fu name="fu_11"/>
        <cga_fu name="fu_12"/>
        <cga_fu name="fu_13"/>
        <cga_fu name="fu_14"/>
        <cga_fu name="fu_15"/>
        <cga_fu name="fu_row_extended_0"/>
        <cga_fu name="fu_row_extended_1"/>
        <cga_fu name="fu_row_extended_2"/>
        <cga_fu name="fu_row_extended_3"/>
        <cga_fu name="fu_row_extended_4"/>
        <cga_fu name="fu_row_extended_5"/>
        <cga_fu name="fu_row_extended_6"/>
        <cga_fu name="fu_row_extended_7"/>
        <cga_fu name="fu_col_extended_0"/>
        <cga_fu name="fu_col_extended_1"/>
        <cga_fu name="fu_col_extended_2"/>
        <cga_fu name="fu_col_extended_3"/>
        <cga_fu name="fu_col_extended_4"/>
        <cga_fu name="fu_col_extended_5"/>
        <cga_fu name="fu_col_extended_6"/>
        <cga_fu name="fu_col_extended_7"/>
        <cga_fu name="fu_row_col_extended_0"/>
        <cga_fu name="fu_row_col_extended_1"/>
        <cga_fu name="fu_row_col_extended_2"/>
        <cga_fu name="fu_row_col_extended_3"/>
      </cga_fus>
      <start_sigs>
        <start_sig name="loop_start"/>
      </start_sigs>
      <stop_sigs>
        <stop_sig name="loop_stop"/>
      </stop_sigs>
    </cga_section>
    <!-- this section defines the intrinsics -->
    <!-- intr_op provides the new intrinsic support -->
    <intr_op>
      <op name="intr00_gp__min" commutative="true"/>
      <op name="intr01_gp__min_u" commutative="true"/>
      <op name="intr02_gp__max" commutative="true"/>
      <op name="intr03_gp__max_u" commutative="true"/>
      <op name="intr04_gp__subabs4" commutative="true"/>
      <op name="intr05_gp__pack2" commutative="false"/>
      <op name="intr06_gp__add2" commutative="true"/>
      <op name="intr07_gp__innersum4" commutative="false" nsrc="1"/>
      <op name="intr08_gp__shrmb" commutative="false"/>
      <op name="intr09_gp__shlmb" commutative="false"/>
      <op name="intr10_gp__avgu4" commutative="false"/>
      <op name="intr11_gp__sub2" commutative="false"/>
      <op name="intr12_gp__avg" commutative="true"/>
      <op name="intr13_gp__spack2" commutative="false"/>
      <op name="intr14_gp__spacku4" commutative="false"/>
      <op name="intr15_gp__sh_rnd" commutative="false"/>
      <op name="intr16_gp__clip1" commutative="false"/>
      <op name="intr17_gp__clip2" commutative="false"/>
      <op name="intr18_gp__modulo" commutative="false"/>
    </intr_op>
    <!-- extended_op is the old, deprecated way to do intrinsics -->
    <extended_op>
      <!-- add your <op/> elements here -->
      <!-- example op definition:
        <op name = "max" operand="2" commutative = "true">
          <function code = "_I_dst = (_I_src1 >= _I_src2)? _I_src1:_I_src2;"/>
        </op>
      -->
    </extended_op>
    <!-- NOTE: only one level of opgroup for convnience of implementation-->
    <op_section>
      <opgroup name="control" delay="1">
        <op name="mv2sr" simClass="mv2sr"/>
        <op name="mvfsr" simClass="mvfsr"/>
        <op name="halt" simClass="halt"/>
      </opgroup>
      <opgroup name="cga" delay="3">
        <op name="cga" simClass="cga"/>
      </opgroup>
      <opgroup name="arith" delay="1">
        <op name="mb" simClass="mb"/>
        <op name="nop" simClass="nop"/>
        <op name="mov" simClass="mov"/>
        <op name="add" simClass="add"/>
        <op name="add_u" simClass="add_u"/>
        <op name="sub" simClass="sub"/>
        <op name="sub_u" simClass="sub_u"/>
        <op name="setlo" simClass="setlo"/>
        <op name="sethi" simClass="sethi"/>
      </opgroup>
      <opgroup name="phi" delay="1">
        <op name="phi" simClass="phi"/>
        <op name="rphi" simClass="rphi"/>
      </opgroup>
      <opgroup name="logic" delay="1">
        <op name="or" simClass="or"/>
        <op name="and" simClass="and"/>
        <op name="xor" simClass="xor"/>
        <op name="nor" simClass="nor"/>
        <op name="nand" simClass="nand"/>
        <op name="nxor" simClass="nxor"/>
      </opgroup>
      <opgroup name="shift" delay="1">
        <op name="lsl" simClass="lsl"/>
        <op name="lsr" simClass="lsr"/>
        <op name="asr" simClass="asr"/>
      </opgroup>
      <!-- a group of comparison operations that change the status register -->
      <opgroup name="comp" delay="1">
        <op name="eq" simClass="eq"/>
        <op name="ne" simClass="ne"/>
        <op name="gt" simClass="gt"/>
        <op name="gt_u" simClass="gt_u"/>
        <op name="ge" simClass="ge"/>
        <op name="ge_u" simClass="ge_u"/>
        <op name="lt" simClass="lt"/>
        <op name="lt_u" simClass="lt_u"/>
        <op name="le" simClass="le"/>
        <op name="le_u" simClass="le_u"/>
      </opgroup>
      <!-- a group of predicate operation which generate or operate predicate operand -->
      <opgroup name="pred" delay="1">
        <op name="pred_clear" simClass="pred_clear"/>
        <op name="pred_set" simClass="pred_set"/>
        <op name="pred_eq" simClass="pred_eq"/>
        <op name="pred_ne" simClass="pred_ne"/>
        <op name="pred_gt" simClass="pred_gt"/>
        <op name="pred_gt_u" simClass="pred_gt_u"/>
        <op name="pred_ge" simClass="pred_ge"/>
        <op name="pred_ge_u" simClass="pred_ge_u"/>
        <op name="pred_lt" simClass="pred_lt"/>
        <op name="pred_lt_u" simClass="pred_lt_u"/>
        <op name="pred_le" simClass="pred_le"/>
        <op name="pred_le_u" simClass="pred_le_u"/>
      </opgroup>
      <opgroup name="mul" delay="2">
        <op name="mul" simClass="mul"/>
        <op name="mul_u" simClass="mul_u"/>
        <op name="mul_16s" simClass="mul_16s"/>
        <op name="mul_16u" simClass="mul_16u"/>
        <op name="div" simClass="div"/>
        <op name="div_u" simClass="div_u"/>
        <op name="rem" simClass="rem"/>
        <op name="rem_u" simClass="rem_u"/>
      </opgroup>
      <!-- multiplier related operation -->
      <!-- memory related operation -->
      <opgroup name="ldmem" delay="4" queuedelay="6">
        <!-- load operations -->
        <op name="ld_c" simClass="ld_c"/>
        <op name="ld_c2" simClass="ld_c2"/>
        <op name="ld_i" simClass="ld_i"/>
        <op name="ld_uc" simClass="ld_uc"/>
        <op name="ld_uc2" simClass="ld_uc2"/>
      </opgroup>
      <opgroup name="stmem" delay="1">
        <!-- store operatoins -->
        <op name="st_c"  simClass="st_c"/>
        <op name="st_c2" simClass="st_c2"/>
        <op name="st_i" simClass="st_i"/>
      </opgroup>
      <opgroup name="extended" delay="1">
        <op name="intr00_gp" simClass="intr00_gp"/>
        <op name="intr01_gp" simClass="intr01_gp"/>
        <op name="intr02_gp" simClass="intr02_gp"/>
        <op name="intr03_gp" simClass="intr03_gp"/>
        <op name="intr04_gp" simClass="intr04_gp"/>
        <op name="intr05_gp" simClass="intr05_gp"/>
        <op name="intr06_gp" simClass="intr06_gp"/>
        <op name="intr07_gp" simClass="intr07_gp"/>
        <op name="intr08_gp" simClass="intr08_gp"/>
        <op name="intr09_gp" simClass="intr09_gp"/>
        <op name="intr10_gp" simClass="intr10_gp"/>
        <op name="intr11_gp" simClass="intr11_gp"/>
        <op name="intr12_gp" simClass="intr12_gp"/>
        <op name="intr13_gp" simClass="intr13_gp"/>
        <op name="intr14_gp" simClass="intr14_gp"/>
        <op name="intr15_gp" simClass="intr15_gp"/>
        <op name="intr16_gp" simClass="intr16_gp"/>
        <op name="intr17_gp" simClass="intr17_gp"/>
        <op name="intr18_gp" simClass="intr18_gp"/>
      </opgroup>
      <opgroup name="uncond_branch" delay="3">
        <op name="jsr" simClass="jsr"/>
        <op name="jsr_fs" simClass="jsr_fs"/>
        <op name="rts" simClass="rts"/>
        <op name="rts_fs" simClass="rts_fs"/>
        <op name="jump" simClass="jump"/>
        <op name="jump_fs" simClass="jump_fs"/>
        <op name="jump_rg" simClass="jump_rg"/>
        <op name="jump_rg_fs" simClass="jump_rg_fs"/>
      </opgroup>
      <opgroup name="cond_branch" delay="1">
        <op name="beq" simClass="beq"/>
        <op name="beq_fs" simClass="beq_fs"/>
        <op name="bne" simClass="bne"/>
        <op name="bne_fs" simClass="bne_fs"/>
        <op name="bgt" simClass="bgt"/>
        <op name="bgt_fs" simClass="bgt_fs"/>
        <op name="bge" simClass="bge"/>
        <op name="bge_fs" simClass="bge_fs"/>
        <op name="blt" simClass="blt"/>
        <op name="blt_fs" simClass="blt_fs"/>
        <op name="ble" simClass="ble"/>
        <op name="ble_fs" simClass="ble_fs"/>
        <op name="bgt_u" simClass="bgt_u"/>
        <op name="bgt_u_fs" simClass="bgt_u_fs"/>
        <op name="bge_u" simClass="bge_u"/>
        <op name="bge_u_fs" simClass="bge_u_fs"/>
        <op name="blt_u" simClass="blt_u"/>
        <op name="blt_u_fs" simClass="blt_u_fs"/>
        <op name="ble_u" simClass="ble_u"/>
	<op name="ble_u_fs" simClass="ble_u_fs"/>
      </opgroup>
    </op_section>
  </behaviour>
  <!-- the area model of used components -->
</architecture>
