#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Mar 20 09:56:50 2024
# Process ID: 15320
# Current directory: C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus
# Command line: vivado.exe -source ../make.tcl
# Log file: C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/vivado.log
# Journal file: C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus\vivado.jou
#-----------------------------------------------------------
start_gui
source ../make.tcl
# set projectName         cometicus
# set part                xc7z045fbg676-2
# set srcPath             "../../src"
# set libraryDir          "c:/modelsimLib"
# create_project ${projectName} ./ -part ${part}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 853.523 ; gain = 140.078
# set proj_dir [get_property DIRECTORY [current_project]]
# set_property "default_lib"        "xil_defaultlib" [current_project]
# set_property "part"               "${part}"        [current_project]
# set_property "simulator_language" "Mixed"          [current_project]
# set_property "target_language"    "Verilog"        [current_project]
# set_property "target_simulator"                        "Modelsim"     [current_project]
# set_property "compxlib.modelsim_compiled_library_dir"  ${libraryDir}  [current_project]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     create_fileset -srcset sources_1
#   }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     create_fileset -srcset constrs_1
#   }
# package require fileutil
# package require struct::set
# add_files -norecurse -fileset sources_1 ${srcPath}/hdl/cometicus.sv
# set constr_files [::fileutil::findByPattern ${srcPath}/hdl -glob {*.xdc}]
# add_files -norecurse -fileset constrs_1 ${constr_files}
# set source_files [glob -directory ${srcPath}/hdl/misc -type f *.{v,sv,svh,xci,vhd}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/imitator/verilog/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/sync/verilog/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/interfaces/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/acquisition/verilog_sv/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/correlator_new/verilog/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/dsp/verilog_sv/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/dsp/verilog/ -type f *.{v,vh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/dsp/verilog/piped_adder/ -type f *.{v,vh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/dsp/verilog/randn/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/uart/rtl/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# add_files -norecurse ${srcPath}/hdl/trcv/trcv.svh
# add_files -norecurse ${srcPath}/hdl/trcv/trcv.sv
# set source_files [glob -directory ${srcPath}/hdl/sub/debug/verilog_sv/ -type f *.{sv,svh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set source_files [glob -directory ${srcPath}/hdl/sub/debug/verilog/ -type f *.{v,vh}]
# add_files -norecurse -fileset sources_1 ${source_files}
# set_property FILE_TYPE         {SystemVerilog}  [get_files -all -of_objects [get_fileset sources_1] {*.sv}]
# set_property FILE_TYPE         {Verilog Header} [get_files -all -of_objects [get_fileset sources_1] {*.svh}]
# set_property FILE_TYPE         {Verilog Header} [get_files -all -of_objects [get_fileset sources_1] {math.v}]
# set_property FILE_TYPE         {Verilog Header} [get_files -all -of_objects [get_fileset sources_1] {board_param.v}]
# set_property IS_GLOBAL_INCLUDE  1               [get_files -all -of_objects [get_fileset sources_1] {board_param.v}]
# set_property IS_GLOBAL_INCLUDE  1               [get_files -all -of_objects [get_fileset sources_1] {global_param.v}]
# source "${srcPath}/hdl/bd/zynq.tcl"
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z030fbg676-1
## }
## variable design_name
## set design_name zynq
## set run_remote_bd_flow 1
## if { $run_remote_bd_flow == 1 } {
##   # Set the reference directory for source file relative paths (by default 
##   # the value is script directory path)
##   set origin_dir ./clonicus
## 
##   # Use origin directory path location variable, if specified in the tcl shell
##   if { [info exists ::origin_dir_loc] } {
##      set origin_dir $::origin_dir_loc
##   }
## 
##   set str_bd_folder [file normalize ${origin_dir}]
##   set str_bd_filepath ${str_bd_folder}/${design_name}/${design_name}.bd
## 
##   # Check if remote design exists on disk
##   if { [file exists $str_bd_filepath ] == 1 } {
##      catch {common::send_msg_id "BD_TCL-110" "ERROR" "The remote BD file path <$str_bd_filepath> already exists!"}
##      common::send_msg_id "BD_TCL-008" "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0>."
##      common::send_msg_id "BD_TCL-009" "INFO" "Also make sure there is no design <$design_name> existing in your current project."
## 
##      return 1
##   }
## 
##   # Check if design exists in memory
##   set list_existing_designs [get_bd_designs -quiet $design_name]
##   if { $list_existing_designs ne "" } {
##      catch {common::send_msg_id "BD_TCL-111" "ERROR" "The design <$design_name> already exists in this project! Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
## 
##      common::send_msg_id "BD_TCL-010" "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
## 
##      return 1
##   }
## 
##   # Check if design exists on disk within project
##   set list_existing_designs [get_files -quiet */${design_name}.bd]
##   if { $list_existing_designs ne "" } {
##      catch {common::send_msg_id "BD_TCL-112" "ERROR" "The design <$design_name> already exists in this project at location:
##     $list_existing_designs"}
##      catch {common::send_msg_id "BD_TCL-113" "ERROR" "Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
## 
##      common::send_msg_id "BD_TCL-011" "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
## 
##      return 1
##   }
## 
##   # Now can create the remote BD
##   # NOTE - usage of <-dir> will create <$str_bd_folder/$design_name/$design_name.bd>
##   create_bd_design -dir $str_bd_folder $design_name
## } else {
## 
##   # Create regular design
##   if { [catch {create_bd_design $design_name} errmsg] } {
##      common::send_msg_id "BD_TCL-012" "INFO" "Please set a different value to variable <design_name>."
## 
##      return 1
##   }
## }
Wrote  : <C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/zynq.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 927.996 ; gain = 74.473
## current_bd_design $design_name
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:processing_system7:5.5\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:processing_system7:5.5  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set axi3_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 axi3_0 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.NUM_READ_OUTSTANDING {8} \
##    CONFIG.NUM_WRITE_OUTSTANDING {8} \
##    CONFIG.PROTOCOL {AXI3} \
##    ] $axi3_0
##   set saxi3_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 saxi3_0 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {1} \
##    CONFIG.HAS_CACHE {1} \
##    CONFIG.HAS_LOCK {1} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {1} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {6} \
##    CONFIG.MAX_BURST_LENGTH {16} \
##    CONFIG.NUM_READ_OUTSTANDING {8} \
##    CONFIG.NUM_READ_THREADS {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {8} \
##    CONFIG.NUM_WRITE_THREADS {1} \
##    CONFIG.PROTOCOL {AXI3} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##    ] $saxi3_0
##   set uart_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_1 ]
## 
##   # Create ports
##   set aclk [ create_bd_port -dir O -type clk aclk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_RESET {zynq_resetn:aresetn} \
##  ] $aclk
##   set axi_clk [ create_bd_port -dir I -type clk axi_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {axi3_0:saxi3_0} \
##    CONFIG.ASSOCIATED_RESET {Reset_0:axi_resetn} \
##  ] $axi_clk
##   set clk_50 [ create_bd_port -dir O -type clk clk_50 ]
##   set gpio_i [ create_bd_port -dir I -from 31 -to 0 gpio_i ]
##   set gpio_o [ create_bd_port -dir O -from 31 -to 0 gpio_o ]
##   set gpio_t [ create_bd_port -dir O -from 31 -to 0 gpio_t ]
##   set irq [ create_bd_port -dir I -from 4 -to 0 -type intr irq ]
##   set_property -dict [ list \
##    CONFIG.PortWidth {5} \
##  ] $irq
## 
##   # Create instance: processing_system7_0_0, and set properties
##   set processing_system7_0_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0_0 ]
##   set_property -dict [ list \
##    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
##    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.062893} \
##    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {125.000000} \
##    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
##    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
##    CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
##    CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
##    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
##    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_CLK0_FREQ {100000000} \
##    CONFIG.PCW_CLK1_FREQ {50000000} \
##    CONFIG.PCW_CLK2_FREQ {10000000} \
##    CONFIG.PCW_CLK3_FREQ {10000000} \
##    CONFIG.PCW_CORE0_FIQ_INTR {0} \
##    CONFIG.PCW_CORE0_IRQ_INTR {0} \
##    CONFIG.PCW_CORE1_FIQ_INTR {0} \
##    CONFIG.PCW_CORE1_IRQ_INTR {0} \
##    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
##    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
##    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
##    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
##    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {53} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {3} \
##    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
##    CONFIG.PCW_DDRPLL_CTRL_FBDIV {48} \
##    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1600.000} \
##    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
##    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
##    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
##    CONFIG.PCW_DDR_RAM_HIGHADDR {0x0FFFFFFF} \
##    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DM_WIDTH {4} \
##    CONFIG.PCW_DQS_WIDTH {4} \
##    CONFIG.PCW_DQ_WIDTH {32} \
##    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {0} \
##    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET0_RESET_IO {MIO 47} \
##    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
##    CONFIG.PCW_ENET1_ENET1_IO {MIO 28 .. 39} \
##    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {1} \
##    CONFIG.PCW_ENET1_GRP_MDIO_IO {MIO 52 .. 53} \
##    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
##    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
##    CONFIG.PCW_ENET_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_EN_4K_TIMER {0} \
##    CONFIG.PCW_EN_CAN0 {0} \
##    CONFIG.PCW_EN_CAN1 {0} \
##    CONFIG.PCW_EN_CLK0_PORT {1} \
##    CONFIG.PCW_EN_CLK1_PORT {1} \
##    CONFIG.PCW_EN_CLK2_PORT {0} \
##    CONFIG.PCW_EN_CLK3_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
##    CONFIG.PCW_EN_DDR {1} \
##    CONFIG.PCW_EN_EMIO_CAN0 {0} \
##    CONFIG.PCW_EN_EMIO_CAN1 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_ENET0 {0} \
##    CONFIG.PCW_EN_EMIO_ENET1 {0} \
##    CONFIG.PCW_EN_EMIO_GPIO {1} \
##    CONFIG.PCW_EN_EMIO_I2C0 {0} \
##    CONFIG.PCW_EN_EMIO_I2C1 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_EMIO_PJTAG {0} \
##    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_SPI0 {0} \
##    CONFIG.PCW_EN_EMIO_SPI1 {0} \
##    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
##    CONFIG.PCW_EN_EMIO_TRACE {0} \
##    CONFIG.PCW_EN_EMIO_TTC0 {1} \
##    CONFIG.PCW_EN_EMIO_TTC1 {1} \
##    CONFIG.PCW_EN_EMIO_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_UART1 {1} \
##    CONFIG.PCW_EN_EMIO_WDT {1} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
##    CONFIG.PCW_EN_ENET0 {0} \
##    CONFIG.PCW_EN_ENET1 {1} \
##    CONFIG.PCW_EN_GPIO {1} \
##    CONFIG.PCW_EN_I2C0 {0} \
##    CONFIG.PCW_EN_I2C1 {0} \
##    CONFIG.PCW_EN_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_PJTAG {0} \
##    CONFIG.PCW_EN_PTP_ENET0 {0} \
##    CONFIG.PCW_EN_PTP_ENET1 {0} \
##    CONFIG.PCW_EN_QSPI {0} \
##    CONFIG.PCW_EN_RST0_PORT {0} \
##    CONFIG.PCW_EN_RST1_PORT {0} \
##    CONFIG.PCW_EN_RST2_PORT {0} \
##    CONFIG.PCW_EN_RST3_PORT {0} \
##    CONFIG.PCW_EN_SDIO0 {1} \
##    CONFIG.PCW_EN_SDIO1 {0} \
##    CONFIG.PCW_EN_SMC {0} \
##    CONFIG.PCW_EN_SPI0 {0} \
##    CONFIG.PCW_EN_SPI1 {0} \
##    CONFIG.PCW_EN_TRACE {0} \
##    CONFIG.PCW_EN_TTC0 {1} \
##    CONFIG.PCW_EN_TTC1 {1} \
##    CONFIG.PCW_EN_UART0 {1} \
##    CONFIG.PCW_EN_UART1 {1} \
##    CONFIG.PCW_EN_USB0 {0} \
##    CONFIG.PCW_EN_USB1 {0} \
##    CONFIG.PCW_EN_WDT {1} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {4} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK_CLK0_BUF {FALSE} \
##    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
##    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
##    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
##    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
##    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
##    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
##    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
##    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
##    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
##    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
##    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_IO {32} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {32} \
##    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
##    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
##    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
##    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
##    CONFIG.PCW_I2C_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
##    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
##    CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
##    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
##    CONFIG.PCW_IRQ_F2P_INTR {1} \
##    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
##    CONFIG.PCW_MIO_0_DIRECTION {inout} \
##    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_0_PULLUP {enabled} \
##    CONFIG.PCW_MIO_0_SLEW {slow} \
##    CONFIG.PCW_MIO_10_DIRECTION {in} \
##    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_10_PULLUP {enabled} \
##    CONFIG.PCW_MIO_10_SLEW {slow} \
##    CONFIG.PCW_MIO_11_DIRECTION {out} \
##    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_11_PULLUP {enabled} \
##    CONFIG.PCW_MIO_11_SLEW {slow} \
##    CONFIG.PCW_MIO_12_DIRECTION {inout} \
##    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_12_PULLUP {enabled} \
##    CONFIG.PCW_MIO_12_SLEW {slow} \
##    CONFIG.PCW_MIO_13_DIRECTION {inout} \
##    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_13_PULLUP {enabled} \
##    CONFIG.PCW_MIO_13_SLEW {slow} \
##    CONFIG.PCW_MIO_14_DIRECTION {in} \
##    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_14_PULLUP {enabled} \
##    CONFIG.PCW_MIO_14_SLEW {slow} \
##    CONFIG.PCW_MIO_15_DIRECTION {inout} \
##    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_15_PULLUP {enabled} \
##    CONFIG.PCW_MIO_15_SLEW {slow} \
##    CONFIG.PCW_MIO_16_DIRECTION {inout} \
##    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_16_PULLUP {enabled} \
##    CONFIG.PCW_MIO_16_SLEW {slow} \
##    CONFIG.PCW_MIO_17_DIRECTION {inout} \
##    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_17_PULLUP {enabled} \
##    CONFIG.PCW_MIO_17_SLEW {slow} \
##    CONFIG.PCW_MIO_18_DIRECTION {inout} \
##    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_18_PULLUP {enabled} \
##    CONFIG.PCW_MIO_18_SLEW {slow} \
##    CONFIG.PCW_MIO_19_DIRECTION {inout} \
##    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_19_PULLUP {enabled} \
##    CONFIG.PCW_MIO_19_SLEW {slow} \
##    CONFIG.PCW_MIO_1_DIRECTION {inout} \
##    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_1_PULLUP {enabled} \
##    CONFIG.PCW_MIO_1_SLEW {slow} \
##    CONFIG.PCW_MIO_20_DIRECTION {inout} \
##    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_20_PULLUP {enabled} \
##    CONFIG.PCW_MIO_20_SLEW {slow} \
##    CONFIG.PCW_MIO_21_DIRECTION {inout} \
##    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_21_PULLUP {enabled} \
##    CONFIG.PCW_MIO_21_SLEW {slow} \
##    CONFIG.PCW_MIO_22_DIRECTION {inout} \
##    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_22_PULLUP {disabled} \
##    CONFIG.PCW_MIO_22_SLEW {slow} \
##    CONFIG.PCW_MIO_23_DIRECTION {inout} \
##    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_23_PULLUP {disabled} \
##    CONFIG.PCW_MIO_23_SLEW {slow} \
##    CONFIG.PCW_MIO_24_DIRECTION {inout} \
##    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_24_PULLUP {disabled} \
##    CONFIG.PCW_MIO_24_SLEW {slow} \
##    CONFIG.PCW_MIO_25_DIRECTION {inout} \
##    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_25_PULLUP {disabled} \
##    CONFIG.PCW_MIO_25_SLEW {slow} \
##    CONFIG.PCW_MIO_26_DIRECTION {inout} \
##    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_26_PULLUP {disabled} \
##    CONFIG.PCW_MIO_26_SLEW {slow} \
##    CONFIG.PCW_MIO_27_DIRECTION {inout} \
##    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_27_PULLUP {disabled} \
##    CONFIG.PCW_MIO_27_SLEW {slow} \
##    CONFIG.PCW_MIO_28_DIRECTION {out} \
##    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_28_PULLUP {enabled} \
##    CONFIG.PCW_MIO_28_SLEW {slow} \
##    CONFIG.PCW_MIO_29_DIRECTION {out} \
##    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_29_PULLUP {enabled} \
##    CONFIG.PCW_MIO_29_SLEW {slow} \
##    CONFIG.PCW_MIO_2_DIRECTION {inout} \
##    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_2_PULLUP {disabled} \
##    CONFIG.PCW_MIO_2_SLEW {slow} \
##    CONFIG.PCW_MIO_30_DIRECTION {out} \
##    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_30_PULLUP {enabled} \
##    CONFIG.PCW_MIO_30_SLEW {slow} \
##    CONFIG.PCW_MIO_31_DIRECTION {out} \
##    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_31_PULLUP {enabled} \
##    CONFIG.PCW_MIO_31_SLEW {slow} \
##    CONFIG.PCW_MIO_32_DIRECTION {out} \
##    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_32_PULLUP {enabled} \
##    CONFIG.PCW_MIO_32_SLEW {slow} \
##    CONFIG.PCW_MIO_33_DIRECTION {out} \
##    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_33_PULLUP {enabled} \
##    CONFIG.PCW_MIO_33_SLEW {slow} \
##    CONFIG.PCW_MIO_34_DIRECTION {in} \
##    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_34_PULLUP {disabled} \
##    CONFIG.PCW_MIO_34_SLEW {slow} \
##    CONFIG.PCW_MIO_35_DIRECTION {in} \
##    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_35_PULLUP {disabled} \
##    CONFIG.PCW_MIO_35_SLEW {slow} \
##    CONFIG.PCW_MIO_36_DIRECTION {in} \
##    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_36_PULLUP {disabled} \
##    CONFIG.PCW_MIO_36_SLEW {slow} \
##    CONFIG.PCW_MIO_37_DIRECTION {in} \
##    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_37_PULLUP {disabled} \
##    CONFIG.PCW_MIO_37_SLEW {slow} \
##    CONFIG.PCW_MIO_38_DIRECTION {in} \
##    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_38_PULLUP {disabled} \
##    CONFIG.PCW_MIO_38_SLEW {slow} \
##    CONFIG.PCW_MIO_39_DIRECTION {in} \
##    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_39_PULLUP {disabled} \
##    CONFIG.PCW_MIO_39_SLEW {slow} \
##    CONFIG.PCW_MIO_3_DIRECTION {inout} \
##    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_3_PULLUP {disabled} \
##    CONFIG.PCW_MIO_3_SLEW {slow} \
##    CONFIG.PCW_MIO_40_DIRECTION {inout} \
##    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_40_PULLUP {enabled} \
##    CONFIG.PCW_MIO_40_SLEW {slow} \
##    CONFIG.PCW_MIO_41_DIRECTION {inout} \
##    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_41_PULLUP {enabled} \
##    CONFIG.PCW_MIO_41_SLEW {slow} \
##    CONFIG.PCW_MIO_42_DIRECTION {inout} \
##    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_42_PULLUP {enabled} \
##    CONFIG.PCW_MIO_42_SLEW {slow} \
##    CONFIG.PCW_MIO_43_DIRECTION {inout} \
##    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_43_PULLUP {enabled} \
##    CONFIG.PCW_MIO_43_SLEW {slow} \
##    CONFIG.PCW_MIO_44_DIRECTION {inout} \
##    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_44_PULLUP {enabled} \
##    CONFIG.PCW_MIO_44_SLEW {slow} \
##    CONFIG.PCW_MIO_45_DIRECTION {inout} \
##    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_45_PULLUP {enabled} \
##    CONFIG.PCW_MIO_45_SLEW {slow} \
##    CONFIG.PCW_MIO_46_DIRECTION {inout} \
##    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_46_PULLUP {enabled} \
##    CONFIG.PCW_MIO_46_SLEW {slow} \
##    CONFIG.PCW_MIO_47_DIRECTION {out} \
##    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_47_PULLUP {enabled} \
##    CONFIG.PCW_MIO_47_SLEW {slow} \
##    CONFIG.PCW_MIO_48_DIRECTION {inout} \
##    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_48_PULLUP {enabled} \
##    CONFIG.PCW_MIO_48_SLEW {slow} \
##    CONFIG.PCW_MIO_49_DIRECTION {inout} \
##    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_49_PULLUP {enabled} \
##    CONFIG.PCW_MIO_49_SLEW {slow} \
##    CONFIG.PCW_MIO_4_DIRECTION {inout} \
##    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_4_PULLUP {disabled} \
##    CONFIG.PCW_MIO_4_SLEW {slow} \
##    CONFIG.PCW_MIO_50_DIRECTION {inout} \
##    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_50_PULLUP {enabled} \
##    CONFIG.PCW_MIO_50_SLEW {fast} \
##    CONFIG.PCW_MIO_51_DIRECTION {inout} \
##    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_51_PULLUP {enabled} \
##    CONFIG.PCW_MIO_51_SLEW {fast} \
##    CONFIG.PCW_MIO_52_DIRECTION {out} \
##    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_52_PULLUP {enabled} \
##    CONFIG.PCW_MIO_52_SLEW {slow} \
##    CONFIG.PCW_MIO_53_DIRECTION {inout} \
##    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_53_PULLUP {enabled} \
##    CONFIG.PCW_MIO_53_SLEW {slow} \
##    CONFIG.PCW_MIO_5_DIRECTION {inout} \
##    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_5_PULLUP {disabled} \
##    CONFIG.PCW_MIO_5_SLEW {slow} \
##    CONFIG.PCW_MIO_6_DIRECTION {inout} \
##    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_6_PULLUP {disabled} \
##    CONFIG.PCW_MIO_6_SLEW {slow} \
##    CONFIG.PCW_MIO_7_DIRECTION {out} \
##    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_7_PULLUP {disabled} \
##    CONFIG.PCW_MIO_7_SLEW {slow} \
##    CONFIG.PCW_MIO_8_DIRECTION {out} \
##    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_8_PULLUP {disabled} \
##    CONFIG.PCW_MIO_8_SLEW {slow} \
##    CONFIG.PCW_MIO_9_DIRECTION {inout} \
##    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_9_PULLUP {enabled} \
##    CONFIG.PCW_MIO_9_SLEW {slow} \
##    CONFIG.PCW_MIO_PRIMITIVE {54} \
##    CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#GPIO#GPIO#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#ENET Reset#GPIO#GPIO#GPIO#GPIO#Enet 1#Enet 1} \
##    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#gpio[8]#gpio[9]#rx#tx#gpio[12]#gpio[13]#cd#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#reset#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
##    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
##    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
##    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
##    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
##    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
##    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
##    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
##    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_CS0_T_RC {11} \
##    CONFIG.PCW_NOR_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_CS0_T_WC {11} \
##    CONFIG.PCW_NOR_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_CS1_T_RC {11} \
##    CONFIG.PCW_NOR_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_CS1_T_WC {11} \
##    CONFIG.PCW_NOR_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
##    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
##    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
##    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
##    CONFIG.PCW_P2F_ENET1_INTR {0} \
##    CONFIG.PCW_P2F_GPIO_INTR {0} \
##    CONFIG.PCW_P2F_SDIO0_INTR {0} \
##    CONFIG.PCW_P2F_UART0_INTR {0} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.310} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.319} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.320} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.329} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.039} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.017} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {0.018} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.004} \
##    CONFIG.PCW_PACKAGE_NAME {fbg676} \
##    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
##    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
##    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
##    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
##    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
##    CONFIG.PCW_SD0_GRP_CD_IO {MIO 14} \
##    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
##    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
##    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
##    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
##    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
##    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
##    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
##    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
##    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_TTC1_TTC1_IO {EMIO} \
##    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
##    CONFIG.PCW_UART0_BAUD_RATE {9600} \
##    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
##    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART0_UART0_IO {MIO 10 .. 11} \
##    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART1_UART1_IO {EMIO} \
##    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
##    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {200.000000} \
##    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
##    CONFIG.PCW_UIPARAM_DDR_AL {0} \
##    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
##    CONFIG.PCW_UIPARAM_DDR_BL {8} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.290} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.286} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.290} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.295} \
##    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
##    CONFIG.PCW_UIPARAM_DDR_CL {5} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {137.1865} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {137.1865} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {137.1865} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {137.1865} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
##    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
##    CONFIG.PCW_UIPARAM_DDR_CWL {3} \
##    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {97.9265} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {119.8725} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {119.076} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {140.8255} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.005} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.016} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.005} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.005} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.762} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {122.158} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {124.95} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {30} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {143.8565} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
##    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
##    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
##    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {200} \
##    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {High (95 Max)} \
##    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 2} \
##    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT47H128M16 RT-25E} \
##    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \
##    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR2_800D} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {0} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {0} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {0} \
##    CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {40.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RC {55} \
##    CONFIG.PCW_UIPARAM_DDR_T_RCD {5} \
##    CONFIG.PCW_UIPARAM_DDR_T_RP {5} \
##    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
##    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
##    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB0_RESET_ENABLE {0} \
##    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB1_RESET_ENABLE {0} \
##    CONFIG.PCW_USB_RESET_ENABLE {0} \
##    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
##    CONFIG.PCW_USE_AXI_NONSECURE {0} \
##    CONFIG.PCW_USE_CORESIGHT {0} \
##    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
##    CONFIG.PCW_USE_CR_FABRIC {1} \
##    CONFIG.PCW_USE_DDR_BYPASS {0} \
##    CONFIG.PCW_USE_DEBUG {0} \
##    CONFIG.PCW_USE_DMA0 {0} \
##    CONFIG.PCW_USE_DMA1 {0} \
##    CONFIG.PCW_USE_DMA2 {0} \
##    CONFIG.PCW_USE_DMA3 {0} \
##    CONFIG.PCW_USE_EXPANDED_IOP {0} \
##    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
##    CONFIG.PCW_USE_HIGH_OCM {1} \
##    CONFIG.PCW_USE_M_AXI_GP0 {1} \
##    CONFIG.PCW_USE_M_AXI_GP1 {0} \
##    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
##    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
##    CONFIG.PCW_USE_S_AXI_ACP {0} \
##    CONFIG.PCW_USE_S_AXI_GP0 {1} \
##    CONFIG.PCW_USE_S_AXI_GP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP0 {0} \
##    CONFIG.PCW_USE_S_AXI_HP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP2 {0} \
##    CONFIG.PCW_USE_S_AXI_HP3 {0} \
##    CONFIG.PCW_USE_TRACE {0} \
##    CONFIG.PCW_VALUE_SILVERSION {3} \
##    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_WDT_WDT_IO {EMIO} \
##  ] $processing_system7_0_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net S_AXI_GP0_0_1 [get_bd_intf_ports saxi3_0] [get_bd_intf_pins processing_system7_0_0/S_AXI_GP0]
##   connect_bd_intf_net -intf_net processing_system7_0_0_UART_1 [get_bd_intf_ports uart_1] [get_bd_intf_pins processing_system7_0_0/UART_1]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_ports axi3_0] [get_bd_intf_pins processing_system7_0_0/M_AXI_GP0]
## 
##   # Create port connections
##   connect_bd_net -net GPIO_I_0_1 [get_bd_ports gpio_i] [get_bd_pins processing_system7_0_0/GPIO_I]
##   connect_bd_net -net M_AXI_GP0_ACLK_0_1 [get_bd_ports axi_clk] [get_bd_pins processing_system7_0_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0_0/S_AXI_GP0_ACLK]
##   connect_bd_net -net irq_1 [get_bd_ports irq] [get_bd_pins processing_system7_0_0/IRQ_F2P]
##   connect_bd_net -net processing_system7_0_0_FCLK_CLK1 [get_bd_ports clk_50] [get_bd_pins processing_system7_0_0/FCLK_CLK1]
##   connect_bd_net -net processing_system7_0_0_GPIO_O [get_bd_ports gpio_o] [get_bd_pins processing_system7_0_0/GPIO_O]
##   connect_bd_net -net processing_system7_0_0_GPIO_T [get_bd_ports gpio_t] [get_bd_pins processing_system7_0_0/GPIO_T]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports aclk] [get_bd_pins processing_system7_0_0/FCLK_CLK0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00100000 -offset 0x40000000 [get_bd_addr_spaces processing_system7_0_0/Data] [get_bd_addr_segs axi3_0/Reg] SEG_axi3_Reg
##   create_bd_addr_seg -range 0x10000000 -offset 0x00000000 [get_bd_addr_spaces saxi3_0] [get_bd_addr_segs processing_system7_0_0/S_AXI_GP0/GP0_DDR_LOWOCM] SEG_processing_system7_0_0_GP0_DDR_LOWOCM
##   create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces saxi3_0] [get_bd_addr_segs processing_system7_0_0/S_AXI_GP0/GP0_HIGH_OCM] SEG_processing_system7_0_0_GP0_HIGH_OCM
##   create_bd_addr_seg -range 0x00400000 -offset 0xE0000000 [get_bd_addr_spaces saxi3_0] [get_bd_addr_segs processing_system7_0_0/S_AXI_GP0/GP0_IOP] SEG_processing_system7_0_0_GP0_IOP
##   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces saxi3_0] [get_bd_addr_segs processing_system7_0_0/S_AXI_GP0/GP0_M_AXI_GP0] SEG_processing_system7_0_0_GP0_M_AXI_GP0
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0_0/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0_0/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0_0/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
Wrote  : <C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/zynq.bd> 
Wrote  : <C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/ui/bd_e1a0d542.ui> 
# close_bd_design zynq
# set_property used_in_synthesis false [get_files *.xdc]
# set_property strategy "Performance_Explore" [get_runs impl_1]
# if {[string equal [get_filesets -quiet utils_1] ""]} {
#     create_fileset -srcset utils_1
#   }
# add_files -norecurse -fileset utils_1 "${srcPath}/../scripts/write_hw_files.tcl"
# set_property STEPS.WRITE_BITSTREAM.TCL.POST [ get_files -of [get_filesets utils_1]] [get_runs impl_1]
# set_property top ${projectName} [current_fileset]
# update_compile_order -fileset sources_1
# puts "INFO: Project created:${projectName}."
INFO: Project created:cometicus.
# after 10000
# reset_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 16
Wrote  : <C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/zynq.bd> 
VHDL Output written to : C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/synth/zynq.v
VHDL Output written to : C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/sim/zynq.v
VHDL Output written to : C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/hdl/zynq_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_0 .
Exporting to file C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/hw_handoff/zynq.hwh
Generated Block Design Tcl file C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/hw_handoff/zynq_bd.tcl
Generated Hardware Definition File C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/synth/zynq.hwdef
[Wed Mar 20 09:58:27 2024] Launched zynq_processing_system7_0_0_0_synth_1, synth_1...
Run output will be captured here:
zynq_processing_system7_0_0_0_synth_1: C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/zynq_processing_system7_0_0_0_synth_1/runme.log
synth_1: C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/synth_1/runme.log
[Wed Mar 20 09:58:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1102.258 ; gain = 105.605
# wait_on_run impl_1
[Wed Mar 20 09:58:27 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:58:32 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:58:37 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:58:42 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:58:52 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:59:02 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:59:12 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:59:22 2024] Waiting for impl_1 to finish...
[Wed Mar 20 09:59:42 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:00:02 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:00:22 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:00:42 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:01:23 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:02:03 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:02:43 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:03:23 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:04:43 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:06:03 2024] Waiting for impl_1 to finish...
[Wed Mar 20 10:07:24 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log cometicus.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cometicus.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cometicus.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2018.1/data/ip'.
Command: link_design -top cometicus -part xc7z045fbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/ip/zynq_processing_system7_0_0_0/zynq_processing_system7_0_0_0.dcp' for cell 'cpu_top_inst/zynq_inst/processing_system7_0_0'
INFO: [Netlist 29-17] Analyzing 1679 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z045fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/ip/zynq_processing_system7_0_0_0/zynq_processing_system7_0_0_0.xdc] for cell 'cpu_top_inst/zynq_inst/processing_system7_0_0/inst'
Finished Parsing XDC File [c:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/ip/zynq_processing_system7_0_0_0/zynq_processing_system7_0_0_0.xdc] for cell 'cpu_top_inst/zynq_inst/processing_system7_0_0/inst'
Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.xdc:242]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.xdc:242]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1472.836 ; gain = 614.238
Finished Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.xdc]
Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_r'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/Arty/fpga/fpga.xdc]
Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnu'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnl'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnr'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnc'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/NexysVideo/fpga/fpga.xdc]
Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_125mhz_p'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_125mhz_n'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_125mhz_p'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:23]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_125mhz_p]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:23]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk_125mhz' not found. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnu'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnl'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnr'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnc'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rts'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_cts'. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/uart/example/VCU108/fpga/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

13 Infos, 81 Warnings, 82 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1475.500 ; gain = 1130.301
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.882 . Memory (MB): peak = 1475.500 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23f1f24e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b07c9b4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2410cf8a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 105 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b9ff6e47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.637 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 2 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b9ff6e47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1478.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a78d6f34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1478.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1478.637 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a78d6f34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1478.637 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.982 | TNS=0.000 |
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 110 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 55 Total Ports: 220
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 25559e877

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.508 . Memory (MB): peak = 2043.863 ; gain = 0.000
Ending Power Optimization Task | Checksum: 25559e877

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2043.863 ; gain = 565.227

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 1a47cad2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 48 cells and removed 112 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 268e4afe1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Ending Logic Optimization Task | Checksum: 268e4afe1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 86 Warnings, 82 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2043.863 ; gain = 568.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/cometicus_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cometicus_drc_opted.rpt -pb cometicus_drc_opted.pb -rpx cometicus_drc_opted.rpx
Command: report_drc -file cometicus_drc_opted.rpt -pb cometicus_drc_opted.pb -rpx cometicus_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/cometicus_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_DCO_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_DCO_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_FR_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_FR_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[10] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[4]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[11] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[5]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[12] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[6]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[13] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[7]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[5] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[0]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[6] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[1]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[7] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[2]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[8] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/rd_addr[3]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[9] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[3]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/RSTRAMARSTRAM (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg_i_1__3_n_0) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 30 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2043.863 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 117dd2728

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 99de9792

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f4affdfb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f4affdfb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2043.863 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f4affdfb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15296c978

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15296c978

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 120a59769

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125b096c7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19882377c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d5b47a29

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 3a26b946

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1788ec9c4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2043.863 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1788ec9c4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d610b526

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net TRCV/ACQ_IP/fsm_controller_inst/core_interface\\.data_latch, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net TRCV/ACQ_IP/freq_shift_inst/core_interface\\.we, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net TRCV/IMI/SET_INST/sync2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net TRCV/VITDEC/FSM_STATE_H_MIRR, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 4 candidate nets, 0 success, 4 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d610b526

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.757. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15c203fa7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15c203fa7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c203fa7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15c203fa7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16449d54e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16449d54e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000
Ending Placer Task | Checksum: 10bdf6da8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 116 Warnings, 82 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/cometicus_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cometicus_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cometicus_utilization_placed.rpt -pb cometicus_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cometicus_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2043.863 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 116 Warnings, 82 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/cometicus_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_DCO_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_DCO_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_FR_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_FR_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e150e0d7 ConstDB: 0 ShapeSum: 2a8e8cd1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fae837c1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 2043.863 ; gain = 0.000
Post Restoration Checksum: NetGraph: 49022d44 NumContArr: b1e60a7d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fae837c1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fae837c1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 2043.863 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fae837c1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 2043.863 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19bc4ce25

Time (s): cpu = 00:01:25 ; elapsed = 00:01:12 . Memory (MB): peak = 2043.863 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.911  | TNS=0.000  | WHS=-0.406 | THS=-916.535|

Phase 2 Router Initialization | Checksum: 129b12f0b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b1355c86

Time (s): cpu = 00:01:35 ; elapsed = 00:01:17 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2102
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.218  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14891ac12

Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 2061.137 ; gain = 17.273
Phase 4 Rip-up And Reroute | Checksum: 14891ac12

Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14891ac12

Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14891ac12

Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 2061.137 ; gain = 17.273
Phase 5 Delay and Skew Optimization | Checksum: 14891ac12

Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 104ebbdb2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:24 . Memory (MB): peak = 2061.137 ; gain = 17.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.291  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 104ebbdb2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:24 . Memory (MB): peak = 2061.137 ; gain = 17.273
Phase 6 Post Hold Fix | Checksum: 104ebbdb2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:24 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.22056 %
  Global Horizontal Routing Utilization  = 1.50583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1796dce63

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1796dce63

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15e01bc94

Time (s): cpu = 00:01:49 ; elapsed = 00:01:26 . Memory (MB): peak = 2061.137 ; gain = 17.273

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.294  | TNS=0.000  | WHS=0.066  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: eaf47921

Time (s): cpu = 00:01:57 ; elapsed = 00:01:30 . Memory (MB): peak = 2061.137 ; gain = 17.273
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:57 ; elapsed = 00:01:30 . Memory (MB): peak = 2061.137 ; gain = 17.273

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 136 Warnings, 82 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:33 . Memory (MB): peak = 2061.137 ; gain = 17.273
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/cometicus_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cometicus_drc_routed.rpt -pb cometicus_drc_routed.pb -rpx cometicus_drc_routed.rpx
Command: report_drc -file cometicus_drc_routed.rpt -pb cometicus_drc_routed.pb -rpx cometicus_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/cometicus_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cometicus_methodology_drc_routed.rpt -pb cometicus_methodology_drc_routed.pb -rpx cometicus_methodology_drc_routed.rpx
Command: report_methodology -file cometicus_methodology_drc_routed.rpt -pb cometicus_methodology_drc_routed.pb -rpx cometicus_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1/cometicus_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file cometicus_power_routed.rpt -pb cometicus_power_summary_routed.pb -rpx cometicus_power_routed.rpx
Command: report_power -file cometicus_power_routed.rpt -pb cometicus_power_summary_routed.pb -rpx cometicus_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for ADC_CLK_MUX. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 142 Warnings, 82 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file cometicus_route_status.rpt -pb cometicus_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cometicus_timing_summary_routed.rpt -pb cometicus_timing_summary_routed.pb -rpx cometicus_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cometicus_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file cometicus_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force cometicus.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TRCV/IMI/normalizer_ins/I2_sign_reg output TRCV/IMI/normalizer_ins/I2_sign_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TRCV/IMI/normalizer_ins/In_reg output TRCV/IMI/normalizer_ins/In_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TRCV/IMI/normalizer_ins/Q2_sign_reg output TRCV/IMI/normalizer_ins/Q2_sign_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TRCV/IMI/normalizer_ins/Qn_reg output TRCV/IMI/normalizer_ins/Qn_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TRCV/ACQ_IP/quad_inst/p_1_out multiplier stage TRCV/ACQ_IP/quad_inst/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TRCV/ACQ_IP/quad_inst/p_1_out__0 multiplier stage TRCV/ACQ_IP/quad_inst/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_DCO_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_DCO_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_FR_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_FR_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT1B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT2B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT3B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4A_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4A_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4B_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port ADC_OUT4B_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_HSTL_I_18 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[10] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[4]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[11] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[5]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[12] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[6]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[13] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[7]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[5] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[0]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[6] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[1]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[7] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[2]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[8] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/rd_addr[3]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/ADDRARDADDR[9] (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ADDRARDADDR[3]) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg has an input control pin TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/RSTRAMARSTRAM (net: TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg_i_1__3_n_0) which is driven by a register (TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (TRCV/ACQ_IP/arr_accum_I_kg_inst/bram_block_v2_inst/ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (TRCV/ACQ_IP/arr_accum_Q_kg_inst/bram_block_v2_inst/ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (TRCV/ACQ_IP/arr_accum_quad_nkg_inst/bram_block_v2_inst/ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 77883456 bits.
Writing bitstream ./cometicus.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 178 Warnings, 82 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2445.746 ; gain = 384.609
source C:/Users/User/Desktop/misc-main/cometicus/scripts/write_hw_files.tcl
INFO: Current directory: C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/impl_1
INFO: Copy .bit, .ltx files
ERROR: [runtcl-1] error copying "cometicus.bit" to "../../bin/cometicus.bit": no such file or directory
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 10:08:01 2024...
[Wed Mar 20 10:08:04 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:12 ; elapsed = 00:09:37 . Memory (MB): peak = 1152.512 ; gain = 50.133
# puts "INFO: write_bitstream for ${projectName} is over."
INFO: write_bitstream for cometicus is over.
# set fileName     "${projectName}"
# set bitPath    "./${projectName}.runs/impl_1"
# set rootPath   "../.."
# if {   ([file exists       "${bitPath}/${fileName}.ltx"] == 1)   \
#       && ([file exists  "${rootPath}/bin/${fileName}.ltx"] == 1) } \
#   {file copy -force     "${rootPath}/bin/${fileName}.ltx" "${rootPath}/bin/${fileName}_prev.ltx";}
# if { [file exists      "${bitPath}/${fileName}.ltx"] != 1 } {puts "WARNING: ${bitPath}/${fileName}.ltx not exist!";} \
#   else {file copy -force "${bitPath}/${fileName}.ltx" "${rootPath}/bin/${fileName}.ltx";}
WARNING: ./cometicus.runs/impl_1/cometicus.ltx not exist!
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\Users\User\Desktop\BABR_co\MSIM\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'cometicus' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.sim/sim_1/behav/modelsim'
Reading C:/Users/User/Desktop/BABR_co/MSIM/tcl/vsim/pref.tcl

# 10.6d

# do {cometicus_compile.do}
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xilinx_vip modelsim_lib/msim/xilinx_vip 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xpm modelsim_lib/msim/xpm 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap smartconnect_v1_0 modelsim_lib/msim/smartconnect_v1_0 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap axi_protocol_checker_v2_0_2 modelsim_lib/msim/axi_protocol_checker_v2_0_2 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap axi_vip_v1_1_2 modelsim_lib/msim/axi_vip_v1_1_2 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap processing_system7_vip_v1_0_4 modelsim_lib/msim/processing_system7_vip_v1_0_4 
# Modifying C:/Users/User/Desktop/BABR_co/MSIM/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:57 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xilinx_vip C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_pkg.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/clk_vip_if.sv D:/Xlinx/Vivado/2018.1/data/xilinx_vip/hdl/rst_vip_if.sv 
# -- Compiling interface axi4stream_vip_axi4streampc
# -- Compiling interface axi_vip_axi4pc
# -- Compiling package xil_common_vip_pkg
# -- Compiling package axi4stream_vip_pkg
# -- Compiling package axi_vip_pkg
# -- Compiling package axi4stream_vip_if_sv_unit
# -- Compiling interface axi4stream_vip_if
# -- Compiling package axi_vip_if_sv_unit
# -- Compiling interface axi_vip_if
# -- Compiling interface clk_vip_if
# -- Compiling interface rst_vip_if
# 
# Top level modules:
# 	--none--
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xil_defaultlib C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv 
# -- Compiling module xpm_fifo_base
# -- Compiling module xpm_fifo_rst
# -- Compiling module xpm_counter_updn
# -- Compiling module xpm_fifo_reg_vec
# -- Compiling module xpm_fifo_reg_bit
# -- Compiling module xpm_reg_pipe_bit
# -- Compiling module xpm_fifo_sync
# -- Compiling module xpm_fifo_async
# -- Compiling module xpm_fifo_axis
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# 
# Top level modules:
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vcom -64 -93 -work xpm D:/Xlinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vlog -64 -incr -work axi_infrastructure_v1_1_0 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v 
# -- Compiling module axi_infrastructure_v1_1_0_axi2vector
# -- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
# -- Compiling module axi_infrastructure_v1_1_0_vector2axi
# 
# Top level modules:
# 	axi_infrastructure_v1_1_0_axi2vector
# 	axi_infrastructure_v1_1_0_axic_srl_fifo
# 	axi_infrastructure_v1_1_0_vector2axi
# End time: 10:22:58 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:58 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work smartconnect_v1_0 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv 
# -- Compiling package sc_util_v1_0_vl_rfs_sv_unit
# 
# Top level modules:
# End time: 10:22:59 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:22:59 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work axi_protocol_checker_v2_0_2 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/3755/hdl/axi_protocol_checker_v2_0_vl_rfs.sv 
# -- Compiling module axi_protocol_checker_v2_0_2_axi4litepc_asr_inline
# -- Compiling module axi_protocol_checker_v2_0_2_axi4pc_asr_inline
# -- Compiling module axi_protocol_checker_v2_0_2_core
# -- Compiling module axi_protocol_checker_v2_0_2_syn_fifo
# -- Compiling module axi_protocol_checker_v2_0_2_reporter
# -- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
# -- Compiling module axi_protocol_checker_v2_0_2_threadcam
# -- Compiling module axi_protocol_checker_v2_0_2_top
# 
# Top level modules:
# 	axi_protocol_checker_v2_0_2_top
# End time: 10:22:59 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:00 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work axi_vip_v1_1_2 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/725c/hdl/axi_vip_v1_1_vl_rfs.sv 
# -- Compiling module axi_vip_v1_1_2_top
# 
# Top level modules:
# 	axi_vip_v1_1_2_top
# End time: 10:23:00 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:00 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work processing_system7_vip_v1_0_4 C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../clonicus/zynq/ipshared/b193/hdl/processing_system7_vip_v1_0_vl_rfs.sv 
# -- Compiling module processing_system7_vip_v1_0_4_arb_wr
# -- Compiling module processing_system7_vip_v1_0_4_arb_rd
# -- Compiling module processing_system7_vip_v1_0_4_arb_wr_4
# -- Compiling module processing_system7_vip_v1_0_4_arb_rd_4
# -- Compiling module processing_system7_vip_v1_0_4_arb_hp2_3
# -- Compiling module processing_system7_vip_v1_0_4_arb_hp0_1
# -- Compiling module processing_system7_vip_v1_0_4_ssw_hp
# -- Compiling module processing_system7_vip_v1_0_4_sparse_mem
# -- Compiling module processing_system7_vip_v1_0_4_reg_map
# -- Compiling module processing_system7_vip_v1_0_4_ocm_mem
# -- Compiling module processing_system7_vip_v1_0_4_intr_wr_mem
# -- Compiling module processing_system7_vip_v1_0_4_intr_rd_mem
# -- Compiling module processing_system7_vip_v1_0_4_fmsw_gp
# -- Compiling module processing_system7_vip_v1_0_4_regc
# -- Compiling module processing_system7_vip_v1_0_4_ocmc
# -- Compiling module processing_system7_vip_v1_0_4_interconnect_model
# -- Compiling module processing_system7_vip_v1_0_4_gen_reset
# -- Compiling module processing_system7_vip_v1_0_4_gen_clock
# -- Compiling module processing_system7_vip_v1_0_4_ddrc
# -- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
# -- Compiling module processing_system7_vip_v1_0_4_axi_slave
# -- Compiling module processing_system7_vip_v1_0_4_axi_master
# -- Compiling module processing_system7_vip_v1_0_4_afi_slave
# -- Compiling module processing_system7_vip_v1_0_4
# 
# Top level modules:
# 	processing_system7_vip_v1_0_4_intr_wr_mem
# 	processing_system7_vip_v1_0_4
# End time: 10:23:01 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:02 on Mar 20,2024
# vlog -64 -incr -work xil_defaultlib C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../cometicus.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0_0/sim/zynq_processing_system7_0_0_0.v ../../../../cometicus.ip_user_files/bd/zynq/sim/zynq.v ../../../../../../src/hdl/sub/debug/verilog/bram_block_v2.v ../../../../../../src/hdl/sub/debug/verilog/bram_lut_v2.v ../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder.v ../../../../../../src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v 
# -- Compiling module zynq_processing_system7_0_0_0
# -- Compiling module zynq
# -- Compiling module bram_block_v2
# -- Compiling module bram_lut_v2
# -- Compiling module piped_adder
# -- Compiling module piped_adder_stage
# 
# Top level modules:
# 	zynq
# 	bram_block_v2
# 	bram_lut_v2
# 	piped_adder
# End time: 10:23:02 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:23:02 on Mar 20,2024
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_vip -work xil_defaultlib C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/board_param.v C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/global_param.v "+incdir+../../../../clonicus/zynq/ipshared/ec67/hdl" "+incdir+../../../../clonicus/zynq/ipshared/02c8/hdl/verilog" "+incdir+../../../../clonicus/zynq/ipshared/b193/hdl" "+incdir+../../../../../../src/hdl/sub/dsp/verilog" "+incdir+../../../../../../src/hdl/sub/acquisition/verilog_sv" "+incdir+../../../../../../src/hdl/sub/interfaces" "+incdir+../../../../../../src/hdl/sub/correlator_new/verilog" "+incdir+../../../../../../src/hdl/sub/debug/verilog_sv" "+incdir+../../../../../../src/hdl/sub/dsp/verilog_sv" "+incdir+../../../../../../src/hdl/sub/imitator/verilog" "+incdir+../../../../../../src/hdl/trcv" "+incdir+../../../../../../src/hdl/sub/uart/rtl" "+incdir+D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv ../../../../../../src/hdl/sub/interfaces/adc_interf.sv ../../../../../../src/hdl/sub/interfaces/arm_interface.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/arr_accum.sv ../../../../../../src/hdl/sub/interfaces/axi3_interface.sv ../../../../../../src/hdl/sub/interfaces/axi3_to_inter.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv ../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul.sv ../../../../../../src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv ../../../../../../src/hdl/sub/sync/verilog/conv_reg.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv ../../../../../../src/hdl/misc/cpu_top.sv ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv ../../../../../../src/hdl/sub/sync/verilog/data_sync.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv ../../../../../../src/hdl/misc/deserLTC217x.sv ../../../../../../src/hdl/sub/interfaces/dma.sv ../../../../../../src/hdl/sub/sync/verilog/ed_det.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/freq_counter.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/freq_shift.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv ../../../../../../src/hdl/sub/interfaces/imi_interf.sv ../../../../../../src/hdl/sub/imitator/verilog/imitator.sv ../../../../../../src/hdl/sub/imitator/verilog/imitator_channel.sv ../../../../../../src/hdl/sub/interfaces/intbus_interf.sv ../../../../../../src/hdl/sub/correlator_new/verilog/irq_ctrl.sv ../../../../../../src/hdl/sub/sync/verilog/latency.sv ../../../../../../src/hdl/sub/sync/verilog/level_sync.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/lim_cntr.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/lim_qnt.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/max_args.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/max_parallel.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/mf.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/normalizer.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.sv ../../../../../../src/hdl/sub/correlator_new/verilog/prn_gen.sv ../../../../../../src/hdl/sub/correlator_new/verilog/prn_ram.sv ../../../../../../src/hdl/sub/acquisition/verilog_sv/quad.sv ../../../../../../src/hdl/sub/debug/verilog_sv/ram_block_sp.sv ../../../../../../src/hdl/sub/dsp/verilog/randn/randn.sv ../../../../../../src/hdl/sub/dsp/verilog/randn/randn_u.sv ../../../../../../src/hdl/sub/interfaces/regs_file.sv ../../../../../../src/hdl/sub/sync/verilog/reset_sync.sv ../../../../../../src/hdl/sub/debug/verilog_sv/rgb.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/sig_mag_v3.sv ../../../../../../src/hdl/sub/sync/verilog/signal_sync.sv ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.sv ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.sv ../../../../../../src/hdl/trcv/trcv.sv ../../../../../../src/hdl/sub/dsp/verilog_sv/vitdec.sv ../../../../../../src/hdl/sub/imitator/verilog/wiper.sv ../../../../../../src/hdl/cometicus.sv 
# -- Compiling package DDS_bin_sv_unit
# -- Compiling module DDS_bin
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_ip.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/prestore.svh(5)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.svh(8): Typedef 'DDS_SIN_COS_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/acq_IP.sv(177): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(6): 'PHASESIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(7): 'CHIPSIZE_CH' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(8): 'CHIPSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(9): 'EPOCHSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(10): 'SECSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(17): Typedef 'CHIP_EPOCH_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(24): Typedef 'CHIP_EPOCH_MAX_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(31): Typedef 'TIME_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(40): Typedef 'TIME_SCALE_CH_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(12): Typedef 'TIME_TRIG_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(18): Typedef 'PPS_CFG_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(5)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_com.svh(25): Typedef 'TIME_SCALE_COM_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(18): Typedef 'BRAM_CONTROLLER_DEBUG_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(31): Typedef 'BRAM_CONTROLLER_CONTROL_STRUCT' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.svh(38): Typedef 'BRAM_CONTROLLER_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/bram_controller.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/core.sv(1): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(6): 'PHASESIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(7): 'CHIPSIZE_CH' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(8): 'CHIPSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(9): 'EPOCHSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(10): 'SECSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(17): Typedef 'CHIP_EPOCH_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(24): Typedef 'CHIP_EPOCH_MAX_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(31): Typedef 'TIME_WORD' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(1)
# ** while parsing file included at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(29)
# ** at ../../../../../../src/hdl/sub/correlator_new/verilog/time_scale_ch.svh(40): Typedef 'TIME_SCALE_CH_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(2): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(136): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: (vlog-13005) ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.sv(136.41): near ")": syntax error, unexpected type name found where an identifier was expected. The type 'CORR_CH' is defined at ../../../../../../src/hdl/sub/correlator_new/verilog/corr_ch.svh(54).
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv(1)
# ** at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.svh(11): Typedef 'DATA_COLLECTOR_CFG' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.sv(1)
# ** at ../../../../../../src/hdl/sub/debug/verilog_sv/data_collector.svh(26): Typedef 'DATA_COLLECTOR' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/interfaces/dma.sv(1): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh(4): 'FACQ_PRNSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh(5): 'FACQ_CNTRSIZE' already declared in this scope.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv(1)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.svh(7): 'FACQ_GPS_L5_PATTERN' already declared in this scope.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(1): Cannot find `include file "global_param.v" in directories:
#     ../../../../clonicus/zynq/ipshared/ec67/hdl, ../../../../clonicus/zynq/ipshared/02c8/hdl/verilog, ../../../../clonicus/zynq/ipshared/b193/hdl, ../../../../../../src/hdl/sub/dsp/verilog, ../../../../../../src/hdl/sub/acquisition/verilog_sv, ../../../../../../src/hdl/sub/interfaces, ../../../../../../src/hdl/sub/correlator_new/verilog, ../../../../../../src/hdl/sub/debug/verilog_sv, ../../../../../../src/hdl/sub/dsp/verilog_sv, ../../../../../../src/hdl/sub/imitator/verilog, ../../../../../../src/hdl/trcv, ../../../../../../src/hdl/sub/uart/rtl, D:/Xlinx/Vivado/2018.1/data/xilinx_vip/include, C:/Users/User/Desktop/BABR_co/MSIM/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Users/User/Desktop/BABR_co/MSIM/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(2)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.svh(11): Typedef 'FACQ_PRN_RAM_CFG' multiply defined.
# ** Error: ** while parsing file included at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(2)
# ** at ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.svh(16): Typedef 'FACQ_PRN_RAM_STRUCT' multiply defined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(8): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(28): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(30): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(35): (vlog-2163) Macro `AXI_GP_WIDTH is undefined.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(35): Incorrect number of arguments in $bits()/$dimensions()/$isunbounded()/$clog2 function.
# ** Error: ../../../../../../src/hdl/sub/acquisition/verilog_sv/facq_prn_ram.sv(35): Verilog Compiler exiting
# End time: 10:23:06 on Mar 20,2024, Elapsed time: 0:00:04
# Errors: 48, Warnings: 1
# ** Error: C:/Users/User/Desktop/BABR_co/MSIM/win64/vlog failed.
# Error in macro ./cometicus_compile.do line 130
# C:/Users/User/Desktop/BABR_co/MSIM/win64/vlog failed.
#     while executing
# "vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xil_defaultlib -L xilinx_..."
ModelSim> 