
CV08.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003820  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  080038e0  080038e0  000138e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a20  08003a20  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003a20  08003a20  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a20  08003a20  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a20  08003a20  00013a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a24  08003a24  00013a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000074  08003a9c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  08003a9c  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b423  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019dd  00000000  00000000  0002b4bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bb0  00000000  00000000  0002cea0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b08  00000000  00000000  0002da50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011150  00000000  00000000  0002e558  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000acb3  00000000  00000000  0003f6a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00065ccf  00000000  00000000  0004a35b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b002a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030f8  00000000  00000000  000b00a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080038c8 	.word	0x080038c8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	080038c8 	.word	0x080038c8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char const *buf, int n)
	{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
		HAL_UART_Transmit(&huart2, (uint8_t*) (buf), n, HAL_MAX_DELAY);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	b29a      	uxth	r2, r3
 8000230:	2301      	movs	r3, #1
 8000232:	425b      	negs	r3, r3
 8000234:	68b9      	ldr	r1, [r7, #8]
 8000236:	4804      	ldr	r0, [pc, #16]	; (8000248 <_write+0x28>)
 8000238:	f002 f82e 	bl	8002298 <HAL_UART_Transmit>
		return n;
 800023c:	687b      	ldr	r3, [r7, #4]
	}
 800023e:	0018      	movs	r0, r3
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	200000e8 	.word	0x200000e8

0800024c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	static int row = 0;
	static const int keyboard[4][4] = { { 1, 2, 3, 21 }, { 4, 5, 6, 22 }, { 7,
			8, 9, 23 }, { 11, 0, 12, 24 }, };
	if (key == -1)
 8000254:	4b51      	ldr	r3, [pc, #324]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	b25b      	sxtb	r3, r3
 800025a:	3301      	adds	r3, #1
 800025c:	d149      	bne.n	80002f2 <HAL_TIM_PeriodElapsedCallback+0xa6>
	{
		if (HAL_GPIO_ReadPin(Col1_GPIO_Port, Col1_Pin) == GPIO_PIN_RESET)
 800025e:	2380      	movs	r3, #128	; 0x80
 8000260:	00db      	lsls	r3, r3, #3
 8000262:	4a4f      	ldr	r2, [pc, #316]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000264:	0019      	movs	r1, r3
 8000266:	0010      	movs	r0, r2
 8000268:	f000 fef6 	bl	8001058 <HAL_GPIO_ReadPin>
 800026c:	1e03      	subs	r3, r0, #0
 800026e:	d107      	bne.n	8000280 <HAL_TIM_PeriodElapsedCallback+0x34>
			key = keyboard[row][0];
 8000270:	4b4c      	ldr	r3, [pc, #304]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000272:	681a      	ldr	r2, [r3, #0]
 8000274:	4b4c      	ldr	r3, [pc, #304]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8000276:	0112      	lsls	r2, r2, #4
 8000278:	58d3      	ldr	r3, [r2, r3]
 800027a:	b25a      	sxtb	r2, r3
 800027c:	4b47      	ldr	r3, [pc, #284]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 800027e:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col2_GPIO_Port, Col2_Pin) == GPIO_PIN_RESET)
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	005a      	lsls	r2, r3, #1
 8000284:	2390      	movs	r3, #144	; 0x90
 8000286:	05db      	lsls	r3, r3, #23
 8000288:	0011      	movs	r1, r2
 800028a:	0018      	movs	r0, r3
 800028c:	f000 fee4 	bl	8001058 <HAL_GPIO_ReadPin>
 8000290:	1e03      	subs	r3, r0, #0
 8000292:	d109      	bne.n	80002a8 <HAL_TIM_PeriodElapsedCallback+0x5c>
			key = keyboard[row][1];
 8000294:	4b43      	ldr	r3, [pc, #268]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a43      	ldr	r2, [pc, #268]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800029a:	011b      	lsls	r3, r3, #4
 800029c:	18d3      	adds	r3, r2, r3
 800029e:	3304      	adds	r3, #4
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	b25a      	sxtb	r2, r3
 80002a4:	4b3d      	ldr	r3, [pc, #244]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 80002a6:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col3_GPIO_Port, Col3_Pin) == GPIO_PIN_RESET)
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	009a      	lsls	r2, r3, #2
 80002ac:	2390      	movs	r3, #144	; 0x90
 80002ae:	05db      	lsls	r3, r3, #23
 80002b0:	0011      	movs	r1, r2
 80002b2:	0018      	movs	r0, r3
 80002b4:	f000 fed0 	bl	8001058 <HAL_GPIO_ReadPin>
 80002b8:	1e03      	subs	r3, r0, #0
 80002ba:	d109      	bne.n	80002d0 <HAL_TIM_PeriodElapsedCallback+0x84>
			key = keyboard[row][2];
 80002bc:	4b39      	ldr	r3, [pc, #228]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a39      	ldr	r2, [pc, #228]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80002c2:	011b      	lsls	r3, r3, #4
 80002c4:	18d3      	adds	r3, r2, r3
 80002c6:	3308      	adds	r3, #8
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	b25a      	sxtb	r2, r3
 80002cc:	4b33      	ldr	r3, [pc, #204]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 80002ce:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col4_GPIO_Port, Col4_Pin) == GPIO_PIN_RESET)
 80002d0:	4b36      	ldr	r3, [pc, #216]	; (80003ac <HAL_TIM_PeriodElapsedCallback+0x160>)
 80002d2:	2180      	movs	r1, #128	; 0x80
 80002d4:	0018      	movs	r0, r3
 80002d6:	f000 febf 	bl	8001058 <HAL_GPIO_ReadPin>
 80002da:	1e03      	subs	r3, r0, #0
 80002dc:	d109      	bne.n	80002f2 <HAL_TIM_PeriodElapsedCallback+0xa6>
			key = keyboard[row][3];
 80002de:	4b31      	ldr	r3, [pc, #196]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	4a31      	ldr	r2, [pc, #196]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80002e4:	011b      	lsls	r3, r3, #4
 80002e6:	18d3      	adds	r3, r2, r3
 80002e8:	330c      	adds	r3, #12
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	b25a      	sxtb	r2, r3
 80002ee:	4b2b      	ldr	r3, [pc, #172]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 80002f0:	701a      	strb	r2, [r3, #0]

	}

	HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_SET);
 80002f2:	2380      	movs	r3, #128	; 0x80
 80002f4:	00d9      	lsls	r1, r3, #3
 80002f6:	2390      	movs	r3, #144	; 0x90
 80002f8:	05db      	lsls	r3, r3, #23
 80002fa:	2201      	movs	r2, #1
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 fec8 	bl	8001092 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row2_GPIO_Port, Row2_Pin, GPIO_PIN_SET);
 8000302:	4b27      	ldr	r3, [pc, #156]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000304:	2201      	movs	r2, #1
 8000306:	2108      	movs	r1, #8
 8000308:	0018      	movs	r0, r3
 800030a:	f000 fec2 	bl	8001092 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row3_GPIO_Port, Row3_Pin, GPIO_PIN_SET);
 800030e:	4b24      	ldr	r3, [pc, #144]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000310:	2201      	movs	r2, #1
 8000312:	2120      	movs	r1, #32
 8000314:	0018      	movs	r0, r3
 8000316:	f000 febc 	bl	8001092 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row4_GPIO_Port, Row4_Pin, GPIO_PIN_SET);
 800031a:	4b21      	ldr	r3, [pc, #132]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800031c:	2201      	movs	r2, #1
 800031e:	2110      	movs	r1, #16
 8000320:	0018      	movs	r0, r3
 8000322:	f000 feb6 	bl	8001092 <HAL_GPIO_WritePin>

	switch (row) {
 8000326:	4b1f      	ldr	r3, [pc, #124]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	2b01      	cmp	r3, #1
 800032c:	d012      	beq.n	8000354 <HAL_TIM_PeriodElapsedCallback+0x108>
 800032e:	dc02      	bgt.n	8000336 <HAL_TIM_PeriodElapsedCallback+0xea>
 8000330:	2b00      	cmp	r3, #0
 8000332:	d005      	beq.n	8000340 <HAL_TIM_PeriodElapsedCallback+0xf4>
			row = 0;
			HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_RESET);
			break;

	}
}
 8000334:	e02e      	b.n	8000394 <HAL_TIM_PeriodElapsedCallback+0x148>
	switch (row) {
 8000336:	2b02      	cmp	r3, #2
 8000338:	d016      	beq.n	8000368 <HAL_TIM_PeriodElapsedCallback+0x11c>
 800033a:	2b03      	cmp	r3, #3
 800033c:	d01e      	beq.n	800037c <HAL_TIM_PeriodElapsedCallback+0x130>
}
 800033e:	e029      	b.n	8000394 <HAL_TIM_PeriodElapsedCallback+0x148>
		row = 1;
 8000340:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000342:	2201      	movs	r2, #1
 8000344:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row2_GPIO_Port, Row2_Pin, GPIO_PIN_RESET);
 8000346:	4b16      	ldr	r3, [pc, #88]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000348:	2200      	movs	r2, #0
 800034a:	2108      	movs	r1, #8
 800034c:	0018      	movs	r0, r3
 800034e:	f000 fea0 	bl	8001092 <HAL_GPIO_WritePin>
		break;
 8000352:	e01f      	b.n	8000394 <HAL_TIM_PeriodElapsedCallback+0x148>
		row = 2;
 8000354:	4b13      	ldr	r3, [pc, #76]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000356:	2202      	movs	r2, #2
 8000358:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row3_GPIO_Port, Row3_Pin, GPIO_PIN_RESET);
 800035a:	4b11      	ldr	r3, [pc, #68]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800035c:	2200      	movs	r2, #0
 800035e:	2120      	movs	r1, #32
 8000360:	0018      	movs	r0, r3
 8000362:	f000 fe96 	bl	8001092 <HAL_GPIO_WritePin>
		break;
 8000366:	e015      	b.n	8000394 <HAL_TIM_PeriodElapsedCallback+0x148>
			row = 3;
 8000368:	4b0e      	ldr	r3, [pc, #56]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800036a:	2203      	movs	r2, #3
 800036c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(Row4_GPIO_Port, Row4_Pin, GPIO_PIN_RESET);
 800036e:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000370:	2200      	movs	r2, #0
 8000372:	2110      	movs	r1, #16
 8000374:	0018      	movs	r0, r3
 8000376:	f000 fe8c 	bl	8001092 <HAL_GPIO_WritePin>
			break;
 800037a:	e00b      	b.n	8000394 <HAL_TIM_PeriodElapsedCallback+0x148>
			row = 0;
 800037c:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_RESET);
 8000382:	2380      	movs	r3, #128	; 0x80
 8000384:	00d9      	lsls	r1, r3, #3
 8000386:	2390      	movs	r3, #144	; 0x90
 8000388:	05db      	lsls	r3, r3, #23
 800038a:	2200      	movs	r2, #0
 800038c:	0018      	movs	r0, r3
 800038e:	f000 fe80 	bl	8001092 <HAL_GPIO_WritePin>
			break;
 8000392:	46c0      	nop			; (mov r8, r8)
}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	b002      	add	sp, #8
 800039a:	bd80      	pop	{r7, pc}
 800039c:	20000000 	.word	0x20000000
 80003a0:	48000400 	.word	0x48000400
 80003a4:	20000090 	.word	0x20000090
 80003a8:	08003930 	.word	0x08003930
 80003ac:	48000800 	.word	0x48000800

080003b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003b6:	f000 fb9d 	bl	8000af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ba:	f000 f87b 	bl	80004b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003be:	f000 f949 	bl	8000654 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003c2:	f000 f917 	bl	80005f4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80003c6:	f000 f8bf 	bl	8000548 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 80003ca:	4b33      	ldr	r3, [pc, #204]	; (8000498 <main+0xe8>)
 80003cc:	0018      	movs	r0, r3
 80003ce:	f001 fb57 	bl	8001a80 <HAL_TIM_Base_Start_IT>
 // printf("Test\n");

  /* USER CODE END 2 */

  const uint8_t heslo[] = {7,9,3,2,12};
 80003d2:	003b      	movs	r3, r7
 80003d4:	4a31      	ldr	r2, [pc, #196]	; (800049c <main+0xec>)
 80003d6:	6811      	ldr	r1, [r2, #0]
 80003d8:	6019      	str	r1, [r3, #0]
 80003da:	7912      	ldrb	r2, [r2, #4]
 80003dc:	711a      	strb	r2, [r3, #4]
  uint8_t poz = 0;
 80003de:	230f      	movs	r3, #15
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	2200      	movs	r2, #0
 80003e4:	701a      	strb	r2, [r3, #0]
  uint32_t timeout = HAL_GetTick();
 80003e6:	f000 fbdf 	bl	8000ba8 <HAL_GetTick>
 80003ea:	0003      	movs	r3, r0
 80003ec:	60bb      	str	r3, [r7, #8]
  uint16_t delay = 3000;
 80003ee:	1dbb      	adds	r3, r7, #6
 80003f0:	4a2b      	ldr	r2, [pc, #172]	; (80004a0 <main+0xf0>)
 80003f2:	801a      	strh	r2, [r3, #0]
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(timeout > delay + timeout )  //pokud je pri zadavani velka pauza
 80003f4:	1dbb      	adds	r3, r7, #6
 80003f6:	881a      	ldrh	r2, [r3, #0]
 80003f8:	68bb      	ldr	r3, [r7, #8]
 80003fa:	18d3      	adds	r3, r2, r3
 80003fc:	68ba      	ldr	r2, [r7, #8]
 80003fe:	429a      	cmp	r2, r3
 8000400:	d907      	bls.n	8000412 <main+0x62>
	 		 	 	 {

	 		 		 	 poz = 0;
 8000402:	230f      	movs	r3, #15
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	2200      	movs	r2, #0
 8000408:	701a      	strb	r2, [r3, #0]
	 		 		 	 printf("Timeout\n");
 800040a:	4b26      	ldr	r3, [pc, #152]	; (80004a4 <main+0xf4>)
 800040c:	0018      	movs	r0, r3
 800040e:	f002 fb53 	bl	8002ab8 <puts>
	 		 	 	 }



	  if(key != -1)
 8000412:	4b25      	ldr	r3, [pc, #148]	; (80004a8 <main+0xf8>)
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	b25b      	sxtb	r3, r3
 8000418:	3301      	adds	r3, #1
 800041a:	d02c      	beq.n	8000476 <main+0xc6>
	  {
		 	 if(key == heslo[poz]) //v pripade ze se stisknute tlacitko rovna heslu
 800041c:	4b22      	ldr	r3, [pc, #136]	; (80004a8 <main+0xf8>)
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	b25b      	sxtb	r3, r3
 8000422:	0019      	movs	r1, r3
 8000424:	230f      	movs	r3, #15
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	003a      	movs	r2, r7
 800042c:	5cd3      	ldrb	r3, [r2, r3]
 800042e:	4299      	cmp	r1, r3
 8000430:	d112      	bne.n	8000458 <main+0xa8>
				 {
			 	 	 poz++;
 8000432:	210f      	movs	r1, #15
 8000434:	187b      	adds	r3, r7, r1
 8000436:	781a      	ldrb	r2, [r3, #0]
 8000438:	187b      	adds	r3, r7, r1
 800043a:	3201      	adds	r2, #1
 800043c:	701a      	strb	r2, [r3, #0]
			 	 	 printf("Stisknuto: %d\n", key);
 800043e:	4b1a      	ldr	r3, [pc, #104]	; (80004a8 <main+0xf8>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	b25b      	sxtb	r3, r3
 8000444:	001a      	movs	r2, r3
 8000446:	4b19      	ldr	r3, [pc, #100]	; (80004ac <main+0xfc>)
 8000448:	0011      	movs	r1, r2
 800044a:	0018      	movs	r0, r3
 800044c:	f002 faba 	bl	80029c4 <iprintf>
			 	 	 key=-1;
 8000450:	4b15      	ldr	r3, [pc, #84]	; (80004a8 <main+0xf8>)
 8000452:	22ff      	movs	r2, #255	; 0xff
 8000454:	701a      	strb	r2, [r3, #0]
 8000456:	e00e      	b.n	8000476 <main+0xc6>
				 }
		 	 else 						//spatne zadane heslo
		 	 	 {
		 		 	 poz=0;
 8000458:	230f      	movs	r3, #15
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	2200      	movs	r2, #0
 800045e:	701a      	strb	r2, [r3, #0]
		 		 	 printf("Chybne zadano.\n");
 8000460:	4b13      	ldr	r3, [pc, #76]	; (80004b0 <main+0x100>)
 8000462:	0018      	movs	r0, r3
 8000464:	f002 fb28 	bl	8002ab8 <puts>
		 		 	 key=-1;
 8000468:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <main+0xf8>)
 800046a:	22ff      	movs	r2, #255	; 0xff
 800046c:	701a      	strb	r2, [r3, #0]
		 		 	 timeout = HAL_GetTick();
 800046e:	f000 fb9b 	bl	8000ba8 <HAL_GetTick>
 8000472:	0003      	movs	r3, r0
 8000474:	60bb      	str	r3, [r7, #8]
		 	 	 }

	  }
		 if(poz>4)					//spravne zadane vsechny casti hesla
 8000476:	230f      	movs	r3, #15
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b04      	cmp	r3, #4
 800047e:	d9b9      	bls.n	80003f4 <main+0x44>
		 	 {
			 	 HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000480:	2390      	movs	r3, #144	; 0x90
 8000482:	05db      	lsls	r3, r3, #23
 8000484:	2120      	movs	r1, #32
 8000486:	0018      	movs	r0, r3
 8000488:	f000 fe20 	bl	80010cc <HAL_GPIO_TogglePin>
			 	 poz = 0;
 800048c:	230f      	movs	r3, #15
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	2200      	movs	r2, #0
 8000492:	701a      	strb	r2, [r3, #0]
	  if(timeout > delay + timeout )  //pokud je pri zadavani velka pauza
 8000494:	e7ae      	b.n	80003f4 <main+0x44>
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	200000a0 	.word	0x200000a0
 800049c:	08003908 	.word	0x08003908
 80004a0:	00000bb8 	.word	0x00000bb8
 80004a4:	080038e0 	.word	0x080038e0
 80004a8:	20000000 	.word	0x20000000
 80004ac:	080038e8 	.word	0x080038e8
 80004b0:	080038f8 	.word	0x080038f8

080004b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b4:	b590      	push	{r4, r7, lr}
 80004b6:	b091      	sub	sp, #68	; 0x44
 80004b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ba:	2410      	movs	r4, #16
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	0018      	movs	r0, r3
 80004c0:	2330      	movs	r3, #48	; 0x30
 80004c2:	001a      	movs	r2, r3
 80004c4:	2100      	movs	r1, #0
 80004c6:	f002 fa75 	bl	80029b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ca:	003b      	movs	r3, r7
 80004cc:	0018      	movs	r0, r3
 80004ce:	2310      	movs	r3, #16
 80004d0:	001a      	movs	r2, r3
 80004d2:	2100      	movs	r1, #0
 80004d4:	f002 fa6e 	bl	80029b4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004d8:	0021      	movs	r1, r4
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2202      	movs	r2, #2
 80004de:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2201      	movs	r2, #1
 80004e4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2210      	movs	r2, #16
 80004ea:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2202      	movs	r2, #2
 80004f0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2200      	movs	r2, #0
 80004f6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	22a0      	movs	r2, #160	; 0xa0
 80004fc:	0392      	lsls	r2, r2, #14
 80004fe:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2200      	movs	r2, #0
 8000504:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000506:	187b      	adds	r3, r7, r1
 8000508:	0018      	movs	r0, r3
 800050a:	f000 fdfb 	bl	8001104 <HAL_RCC_OscConfig>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000512:	f000 f97d 	bl	8000810 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000516:	003b      	movs	r3, r7
 8000518:	2207      	movs	r2, #7
 800051a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800051c:	003b      	movs	r3, r7
 800051e:	2202      	movs	r2, #2
 8000520:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000522:	003b      	movs	r3, r7
 8000524:	2200      	movs	r2, #0
 8000526:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000528:	003b      	movs	r3, r7
 800052a:	2200      	movs	r2, #0
 800052c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800052e:	003b      	movs	r3, r7
 8000530:	2101      	movs	r1, #1
 8000532:	0018      	movs	r0, r3
 8000534:	f001 f902 	bl	800173c <HAL_RCC_ClockConfig>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800053c:	f000 f968 	bl	8000810 <Error_Handler>
  }
}
 8000540:	46c0      	nop			; (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	b011      	add	sp, #68	; 0x44
 8000546:	bd90      	pop	{r4, r7, pc}

08000548 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b086      	sub	sp, #24
 800054c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800054e:	2308      	movs	r3, #8
 8000550:	18fb      	adds	r3, r7, r3
 8000552:	0018      	movs	r0, r3
 8000554:	2310      	movs	r3, #16
 8000556:	001a      	movs	r2, r3
 8000558:	2100      	movs	r1, #0
 800055a:	f002 fa2b 	bl	80029b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800055e:	003b      	movs	r3, r7
 8000560:	0018      	movs	r0, r3
 8000562:	2308      	movs	r3, #8
 8000564:	001a      	movs	r2, r3
 8000566:	2100      	movs	r1, #0
 8000568:	f002 fa24 	bl	80029b4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800056c:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <MX_TIM3_Init+0xa0>)
 800056e:	4a1f      	ldr	r2, [pc, #124]	; (80005ec <MX_TIM3_Init+0xa4>)
 8000570:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8000572:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <MX_TIM3_Init+0xa0>)
 8000574:	4a1e      	ldr	r2, [pc, #120]	; (80005f0 <MX_TIM3_Init+0xa8>)
 8000576:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000578:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <MX_TIM3_Init+0xa0>)
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800057e:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <MX_TIM3_Init+0xa0>)
 8000580:	2263      	movs	r2, #99	; 0x63
 8000582:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000584:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <MX_TIM3_Init+0xa0>)
 8000586:	2200      	movs	r2, #0
 8000588:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800058a:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <MX_TIM3_Init+0xa0>)
 800058c:	2280      	movs	r2, #128	; 0x80
 800058e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000590:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <MX_TIM3_Init+0xa0>)
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fa24 	bl	80019e0 <HAL_TIM_Base_Init>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800059c:	f000 f938 	bl	8000810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005a0:	2108      	movs	r1, #8
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2280      	movs	r2, #128	; 0x80
 80005a6:	0152      	lsls	r2, r2, #5
 80005a8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005aa:	187a      	adds	r2, r7, r1
 80005ac:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <MX_TIM3_Init+0xa0>)
 80005ae:	0011      	movs	r1, r2
 80005b0:	0018      	movs	r0, r3
 80005b2:	f001 fbc7 	bl	8001d44 <HAL_TIM_ConfigClockSource>
 80005b6:	1e03      	subs	r3, r0, #0
 80005b8:	d001      	beq.n	80005be <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80005ba:	f000 f929 	bl	8000810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005be:	003b      	movs	r3, r7
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005c4:	003b      	movs	r3, r7
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005ca:	003a      	movs	r2, r7
 80005cc:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <MX_TIM3_Init+0xa0>)
 80005ce:	0011      	movs	r1, r2
 80005d0:	0018      	movs	r0, r3
 80005d2:	f001 fda5 	bl	8002120 <HAL_TIMEx_MasterConfigSynchronization>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d001      	beq.n	80005de <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80005da:	f000 f919 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b006      	add	sp, #24
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	200000a0 	.word	0x200000a0
 80005ec:	40000400 	.word	0x40000400
 80005f0:	000020cf 	.word	0x000020cf

080005f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005f8:	4b14      	ldr	r3, [pc, #80]	; (800064c <MX_USART2_UART_Init+0x58>)
 80005fa:	4a15      	ldr	r2, [pc, #84]	; (8000650 <MX_USART2_UART_Init+0x5c>)
 80005fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80005fe:	4b13      	ldr	r3, [pc, #76]	; (800064c <MX_USART2_UART_Init+0x58>)
 8000600:	2296      	movs	r2, #150	; 0x96
 8000602:	0212      	lsls	r2, r2, #8
 8000604:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000606:	4b11      	ldr	r3, [pc, #68]	; (800064c <MX_USART2_UART_Init+0x58>)
 8000608:	2200      	movs	r2, #0
 800060a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800060c:	4b0f      	ldr	r3, [pc, #60]	; (800064c <MX_USART2_UART_Init+0x58>)
 800060e:	2200      	movs	r2, #0
 8000610:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000612:	4b0e      	ldr	r3, [pc, #56]	; (800064c <MX_USART2_UART_Init+0x58>)
 8000614:	2200      	movs	r2, #0
 8000616:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <MX_USART2_UART_Init+0x58>)
 800061a:	220c      	movs	r2, #12
 800061c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061e:	4b0b      	ldr	r3, [pc, #44]	; (800064c <MX_USART2_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000624:	4b09      	ldr	r3, [pc, #36]	; (800064c <MX_USART2_UART_Init+0x58>)
 8000626:	2200      	movs	r2, #0
 8000628:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800062a:	4b08      	ldr	r3, [pc, #32]	; (800064c <MX_USART2_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000630:	4b06      	ldr	r3, [pc, #24]	; (800064c <MX_USART2_UART_Init+0x58>)
 8000632:	2200      	movs	r2, #0
 8000634:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000636:	4b05      	ldr	r3, [pc, #20]	; (800064c <MX_USART2_UART_Init+0x58>)
 8000638:	0018      	movs	r0, r3
 800063a:	f001 fdd9 	bl	80021f0 <HAL_UART_Init>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d001      	beq.n	8000646 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000642:	f000 f8e5 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	200000e8 	.word	0x200000e8
 8000650:	40004400 	.word	0x40004400

08000654 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b08b      	sub	sp, #44	; 0x2c
 8000658:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065a:	2414      	movs	r4, #20
 800065c:	193b      	adds	r3, r7, r4
 800065e:	0018      	movs	r0, r3
 8000660:	2314      	movs	r3, #20
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f002 f9a5 	bl	80029b4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066a:	4b65      	ldr	r3, [pc, #404]	; (8000800 <MX_GPIO_Init+0x1ac>)
 800066c:	695a      	ldr	r2, [r3, #20]
 800066e:	4b64      	ldr	r3, [pc, #400]	; (8000800 <MX_GPIO_Init+0x1ac>)
 8000670:	2180      	movs	r1, #128	; 0x80
 8000672:	0309      	lsls	r1, r1, #12
 8000674:	430a      	orrs	r2, r1
 8000676:	615a      	str	r2, [r3, #20]
 8000678:	4b61      	ldr	r3, [pc, #388]	; (8000800 <MX_GPIO_Init+0x1ac>)
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	031b      	lsls	r3, r3, #12
 8000680:	4013      	ands	r3, r2
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000686:	4b5e      	ldr	r3, [pc, #376]	; (8000800 <MX_GPIO_Init+0x1ac>)
 8000688:	695a      	ldr	r2, [r3, #20]
 800068a:	4b5d      	ldr	r3, [pc, #372]	; (8000800 <MX_GPIO_Init+0x1ac>)
 800068c:	2180      	movs	r1, #128	; 0x80
 800068e:	03c9      	lsls	r1, r1, #15
 8000690:	430a      	orrs	r2, r1
 8000692:	615a      	str	r2, [r3, #20]
 8000694:	4b5a      	ldr	r3, [pc, #360]	; (8000800 <MX_GPIO_Init+0x1ac>)
 8000696:	695a      	ldr	r2, [r3, #20]
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	03db      	lsls	r3, r3, #15
 800069c:	4013      	ands	r3, r2
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a2:	4b57      	ldr	r3, [pc, #348]	; (8000800 <MX_GPIO_Init+0x1ac>)
 80006a4:	695a      	ldr	r2, [r3, #20]
 80006a6:	4b56      	ldr	r3, [pc, #344]	; (8000800 <MX_GPIO_Init+0x1ac>)
 80006a8:	2180      	movs	r1, #128	; 0x80
 80006aa:	0289      	lsls	r1, r1, #10
 80006ac:	430a      	orrs	r2, r1
 80006ae:	615a      	str	r2, [r3, #20]
 80006b0:	4b53      	ldr	r3, [pc, #332]	; (8000800 <MX_GPIO_Init+0x1ac>)
 80006b2:	695a      	ldr	r2, [r3, #20]
 80006b4:	2380      	movs	r3, #128	; 0x80
 80006b6:	029b      	lsls	r3, r3, #10
 80006b8:	4013      	ands	r3, r2
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006be:	4b50      	ldr	r3, [pc, #320]	; (8000800 <MX_GPIO_Init+0x1ac>)
 80006c0:	695a      	ldr	r2, [r3, #20]
 80006c2:	4b4f      	ldr	r3, [pc, #316]	; (8000800 <MX_GPIO_Init+0x1ac>)
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	02c9      	lsls	r1, r1, #11
 80006c8:	430a      	orrs	r2, r1
 80006ca:	615a      	str	r2, [r3, #20]
 80006cc:	4b4c      	ldr	r3, [pc, #304]	; (8000800 <MX_GPIO_Init+0x1ac>)
 80006ce:	695a      	ldr	r2, [r3, #20]
 80006d0:	2380      	movs	r3, #128	; 0x80
 80006d2:	02db      	lsls	r3, r3, #11
 80006d4:	4013      	ands	r3, r2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Row1_Pin, GPIO_PIN_RESET);
 80006da:	2384      	movs	r3, #132	; 0x84
 80006dc:	00d9      	lsls	r1, r3, #3
 80006de:	2390      	movs	r3, #144	; 0x90
 80006e0:	05db      	lsls	r3, r3, #23
 80006e2:	2200      	movs	r2, #0
 80006e4:	0018      	movs	r0, r3
 80006e6:	f000 fcd4 	bl	8001092 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Row2_Pin|Row4_Pin|Row3_Pin, GPIO_PIN_RESET);
 80006ea:	4b46      	ldr	r3, [pc, #280]	; (8000804 <MX_GPIO_Init+0x1b0>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	2138      	movs	r1, #56	; 0x38
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 fcce 	bl	8001092 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	2280      	movs	r2, #128	; 0x80
 80006fa:	0192      	lsls	r2, r2, #6
 80006fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006fe:	193b      	adds	r3, r7, r4
 8000700:	4a41      	ldr	r2, [pc, #260]	; (8000808 <MX_GPIO_Init+0x1b4>)
 8000702:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	193b      	adds	r3, r7, r4
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800070a:	193b      	adds	r3, r7, r4
 800070c:	4a3f      	ldr	r2, [pc, #252]	; (800080c <MX_GPIO_Init+0x1b8>)
 800070e:	0019      	movs	r1, r3
 8000710:	0010      	movs	r0, r2
 8000712:	f000 fb31 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000716:	0021      	movs	r1, r4
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2220      	movs	r2, #32
 800071c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2201      	movs	r2, #1
 8000722:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000730:	000c      	movs	r4, r1
 8000732:	187a      	adds	r2, r7, r1
 8000734:	2390      	movs	r3, #144	; 0x90
 8000736:	05db      	lsls	r3, r3, #23
 8000738:	0011      	movs	r1, r2
 800073a:	0018      	movs	r0, r3
 800073c:	f000 fb1c 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col1_Pin */
  GPIO_InitStruct.Pin = Col1_Pin;
 8000740:	0021      	movs	r1, r4
 8000742:	187b      	adds	r3, r7, r1
 8000744:	2280      	movs	r2, #128	; 0x80
 8000746:	00d2      	lsls	r2, r2, #3
 8000748:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800074a:	000c      	movs	r4, r1
 800074c:	193b      	adds	r3, r7, r4
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000752:	193b      	adds	r3, r7, r4
 8000754:	2201      	movs	r2, #1
 8000756:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Col1_GPIO_Port, &GPIO_InitStruct);
 8000758:	193b      	adds	r3, r7, r4
 800075a:	4a2a      	ldr	r2, [pc, #168]	; (8000804 <MX_GPIO_Init+0x1b0>)
 800075c:	0019      	movs	r1, r3
 800075e:	0010      	movs	r0, r2
 8000760:	f000 fb0a 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col4_Pin */
  GPIO_InitStruct.Pin = Col4_Pin;
 8000764:	193b      	adds	r3, r7, r4
 8000766:	2280      	movs	r2, #128	; 0x80
 8000768:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800076a:	193b      	adds	r3, r7, r4
 800076c:	2200      	movs	r2, #0
 800076e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000770:	193b      	adds	r3, r7, r4
 8000772:	2201      	movs	r2, #1
 8000774:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Col4_GPIO_Port, &GPIO_InitStruct);
 8000776:	193b      	adds	r3, r7, r4
 8000778:	4a24      	ldr	r2, [pc, #144]	; (800080c <MX_GPIO_Init+0x1b8>)
 800077a:	0019      	movs	r1, r3
 800077c:	0010      	movs	r0, r2
 800077e:	f000 fafb 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col2_Pin Col3_Pin */
  GPIO_InitStruct.Pin = Col2_Pin|Col3_Pin;
 8000782:	193b      	adds	r3, r7, r4
 8000784:	22c0      	movs	r2, #192	; 0xc0
 8000786:	0092      	lsls	r2, r2, #2
 8000788:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800078a:	193b      	adds	r3, r7, r4
 800078c:	2200      	movs	r2, #0
 800078e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000790:	193b      	adds	r3, r7, r4
 8000792:	2201      	movs	r2, #1
 8000794:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000796:	193a      	adds	r2, r7, r4
 8000798:	2390      	movs	r3, #144	; 0x90
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 faea 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row1_Pin */
  GPIO_InitStruct.Pin = Row1_Pin;
 80007a4:	0021      	movs	r1, r4
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2280      	movs	r2, #128	; 0x80
 80007aa:	00d2      	lsls	r2, r2, #3
 80007ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80007ae:	187b      	adds	r3, r7, r1
 80007b0:	2211      	movs	r2, #17
 80007b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ba:	187b      	adds	r3, r7, r1
 80007bc:	2200      	movs	r2, #0
 80007be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Row1_GPIO_Port, &GPIO_InitStruct);
 80007c0:	000c      	movs	r4, r1
 80007c2:	187a      	adds	r2, r7, r1
 80007c4:	2390      	movs	r3, #144	; 0x90
 80007c6:	05db      	lsls	r3, r3, #23
 80007c8:	0011      	movs	r1, r2
 80007ca:	0018      	movs	r0, r3
 80007cc:	f000 fad4 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row2_Pin Row4_Pin Row3_Pin */
  GPIO_InitStruct.Pin = Row2_Pin|Row4_Pin|Row3_Pin;
 80007d0:	0021      	movs	r1, r4
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	2238      	movs	r2, #56	; 0x38
 80007d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2211      	movs	r2, #17
 80007dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	4a05      	ldr	r2, [pc, #20]	; (8000804 <MX_GPIO_Init+0x1b0>)
 80007ee:	0019      	movs	r1, r3
 80007f0:	0010      	movs	r0, r2
 80007f2:	f000 fac1 	bl	8000d78 <HAL_GPIO_Init>

}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	b00b      	add	sp, #44	; 0x2c
 80007fc:	bd90      	pop	{r4, r7, pc}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	40021000 	.word	0x40021000
 8000804:	48000400 	.word	0x48000400
 8000808:	10210000 	.word	0x10210000
 800080c:	48000800 	.word	0x48000800

08000810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <HAL_MspInit+0x44>)
 8000824:	699a      	ldr	r2, [r3, #24]
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <HAL_MspInit+0x44>)
 8000828:	2101      	movs	r1, #1
 800082a:	430a      	orrs	r2, r1
 800082c:	619a      	str	r2, [r3, #24]
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <HAL_MspInit+0x44>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	2201      	movs	r2, #1
 8000834:	4013      	ands	r3, r2
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <HAL_MspInit+0x44>)
 800083c:	69da      	ldr	r2, [r3, #28]
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <HAL_MspInit+0x44>)
 8000840:	2180      	movs	r1, #128	; 0x80
 8000842:	0549      	lsls	r1, r1, #21
 8000844:	430a      	orrs	r2, r1
 8000846:	61da      	str	r2, [r3, #28]
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <HAL_MspInit+0x44>)
 800084a:	69da      	ldr	r2, [r3, #28]
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	055b      	lsls	r3, r3, #21
 8000850:	4013      	ands	r3, r2
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	46bd      	mov	sp, r7
 800085a:	b002      	add	sp, #8
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	40021000 	.word	0x40021000

08000864 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a0d      	ldr	r2, [pc, #52]	; (80008a8 <HAL_TIM_Base_MspInit+0x44>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d113      	bne.n	800089e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000876:	4b0d      	ldr	r3, [pc, #52]	; (80008ac <HAL_TIM_Base_MspInit+0x48>)
 8000878:	69da      	ldr	r2, [r3, #28]
 800087a:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <HAL_TIM_Base_MspInit+0x48>)
 800087c:	2102      	movs	r1, #2
 800087e:	430a      	orrs	r2, r1
 8000880:	61da      	str	r2, [r3, #28]
 8000882:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <HAL_TIM_Base_MspInit+0x48>)
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	2202      	movs	r2, #2
 8000888:	4013      	ands	r3, r2
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800088e:	2200      	movs	r2, #0
 8000890:	2100      	movs	r1, #0
 8000892:	2010      	movs	r0, #16
 8000894:	f000 fa3e 	bl	8000d14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000898:	2010      	movs	r0, #16
 800089a:	f000 fa50 	bl	8000d3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b004      	add	sp, #16
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	40000400 	.word	0x40000400
 80008ac:	40021000 	.word	0x40021000

080008b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08a      	sub	sp, #40	; 0x28
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b8:	2314      	movs	r3, #20
 80008ba:	18fb      	adds	r3, r7, r3
 80008bc:	0018      	movs	r0, r3
 80008be:	2314      	movs	r3, #20
 80008c0:	001a      	movs	r2, r3
 80008c2:	2100      	movs	r1, #0
 80008c4:	f002 f876 	bl	80029b4 <memset>
  if(huart->Instance==USART2)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a1c      	ldr	r2, [pc, #112]	; (8000940 <HAL_UART_MspInit+0x90>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d132      	bne.n	8000938 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008d2:	4b1c      	ldr	r3, [pc, #112]	; (8000944 <HAL_UART_MspInit+0x94>)
 80008d4:	69da      	ldr	r2, [r3, #28]
 80008d6:	4b1b      	ldr	r3, [pc, #108]	; (8000944 <HAL_UART_MspInit+0x94>)
 80008d8:	2180      	movs	r1, #128	; 0x80
 80008da:	0289      	lsls	r1, r1, #10
 80008dc:	430a      	orrs	r2, r1
 80008de:	61da      	str	r2, [r3, #28]
 80008e0:	4b18      	ldr	r3, [pc, #96]	; (8000944 <HAL_UART_MspInit+0x94>)
 80008e2:	69da      	ldr	r2, [r3, #28]
 80008e4:	2380      	movs	r3, #128	; 0x80
 80008e6:	029b      	lsls	r3, r3, #10
 80008e8:	4013      	ands	r3, r2
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ee:	4b15      	ldr	r3, [pc, #84]	; (8000944 <HAL_UART_MspInit+0x94>)
 80008f0:	695a      	ldr	r2, [r3, #20]
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <HAL_UART_MspInit+0x94>)
 80008f4:	2180      	movs	r1, #128	; 0x80
 80008f6:	0289      	lsls	r1, r1, #10
 80008f8:	430a      	orrs	r2, r1
 80008fa:	615a      	str	r2, [r3, #20]
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <HAL_UART_MspInit+0x94>)
 80008fe:	695a      	ldr	r2, [r3, #20]
 8000900:	2380      	movs	r3, #128	; 0x80
 8000902:	029b      	lsls	r3, r3, #10
 8000904:	4013      	ands	r3, r2
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800090a:	2114      	movs	r1, #20
 800090c:	187b      	adds	r3, r7, r1
 800090e:	220c      	movs	r2, #12
 8000910:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000912:	187b      	adds	r3, r7, r1
 8000914:	2202      	movs	r2, #2
 8000916:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	187b      	adds	r3, r7, r1
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	187b      	adds	r3, r7, r1
 8000920:	2200      	movs	r2, #0
 8000922:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000924:	187b      	adds	r3, r7, r1
 8000926:	2201      	movs	r2, #1
 8000928:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092a:	187a      	adds	r2, r7, r1
 800092c:	2390      	movs	r3, #144	; 0x90
 800092e:	05db      	lsls	r3, r3, #23
 8000930:	0011      	movs	r1, r2
 8000932:	0018      	movs	r0, r3
 8000934:	f000 fa20 	bl	8000d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000938:	46c0      	nop			; (mov r8, r8)
 800093a:	46bd      	mov	sp, r7
 800093c:	b00a      	add	sp, #40	; 0x28
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40004400 	.word	0x40004400
 8000944:	40021000 	.word	0x40021000

08000948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000956:	e7fe      	b.n	8000956 <HardFault_Handler+0x4>

08000958 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800095c:	46c0      	nop			; (mov r8, r8)
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000970:	f000 f908 	bl	8000b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000974:	46c0      	nop			; (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000980:	4b03      	ldr	r3, [pc, #12]	; (8000990 <TIM3_IRQHandler+0x14>)
 8000982:	0018      	movs	r0, r3
 8000984:	f001 f8c8 	bl	8001b18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000988:	46c0      	nop			; (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	200000a0 	.word	0x200000a0

08000994 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	e00a      	b.n	80009bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009a6:	e000      	b.n	80009aa <_read+0x16>
 80009a8:	bf00      	nop
 80009aa:	0001      	movs	r1, r0
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	1c5a      	adds	r2, r3, #1
 80009b0:	60ba      	str	r2, [r7, #8]
 80009b2:	b2ca      	uxtb	r2, r1
 80009b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	3301      	adds	r3, #1
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	697a      	ldr	r2, [r7, #20]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	dbf0      	blt.n	80009a6 <_read+0x12>
	}

return len;
 80009c4:	687b      	ldr	r3, [r7, #4]
}
 80009c6:	0018      	movs	r0, r3
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b006      	add	sp, #24
 80009cc:	bd80      	pop	{r7, pc}

080009ce <_close>:
	}
	return len;
}

int _close(int file)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b082      	sub	sp, #8
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
	return -1;
 80009d6:	2301      	movs	r3, #1
 80009d8:	425b      	negs	r3, r3
}
 80009da:	0018      	movs	r0, r3
 80009dc:	46bd      	mov	sp, r7
 80009de:	b002      	add	sp, #8
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
 80009ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	2280      	movs	r2, #128	; 0x80
 80009f0:	0192      	lsls	r2, r2, #6
 80009f2:	605a      	str	r2, [r3, #4]
	return 0;
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	0018      	movs	r0, r3
 80009f8:	46bd      	mov	sp, r7
 80009fa:	b002      	add	sp, #8
 80009fc:	bd80      	pop	{r7, pc}

080009fe <_isatty>:

int _isatty(int file)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
	return 1;
 8000a06:	2301      	movs	r3, #1
}
 8000a08:	0018      	movs	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b002      	add	sp, #8
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
	return 0;
 8000a1c:	2300      	movs	r3, #0
}
 8000a1e:	0018      	movs	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	b004      	add	sp, #16
 8000a24:	bd80      	pop	{r7, pc}
	...

08000a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a30:	4a14      	ldr	r2, [pc, #80]	; (8000a84 <_sbrk+0x5c>)
 8000a32:	4b15      	ldr	r3, [pc, #84]	; (8000a88 <_sbrk+0x60>)
 8000a34:	1ad3      	subs	r3, r2, r3
 8000a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a3c:	4b13      	ldr	r3, [pc, #76]	; (8000a8c <_sbrk+0x64>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d102      	bne.n	8000a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <_sbrk+0x64>)
 8000a46:	4a12      	ldr	r2, [pc, #72]	; (8000a90 <_sbrk+0x68>)
 8000a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a4a:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <_sbrk+0x64>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	18d3      	adds	r3, r2, r3
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d207      	bcs.n	8000a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a58:	f001 ff82 	bl	8002960 <__errno>
 8000a5c:	0003      	movs	r3, r0
 8000a5e:	220c      	movs	r2, #12
 8000a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a62:	2301      	movs	r3, #1
 8000a64:	425b      	negs	r3, r3
 8000a66:	e009      	b.n	8000a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a68:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <_sbrk+0x64>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a6e:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <_sbrk+0x64>)
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	18d2      	adds	r2, r2, r3
 8000a76:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <_sbrk+0x64>)
 8000a78:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
}
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b006      	add	sp, #24
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20002000 	.word	0x20002000
 8000a88:	00000400 	.word	0x00000400
 8000a8c:	20000094 	.word	0x20000094
 8000a90:	20000178 	.word	0x20000178

08000a94 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000aa0:	480d      	ldr	r0, [pc, #52]	; (8000ad8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aa2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa4:	480d      	ldr	r0, [pc, #52]	; (8000adc <LoopForever+0x6>)
  ldr r1, =_edata
 8000aa6:	490e      	ldr	r1, [pc, #56]	; (8000ae0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aa8:	4a0e      	ldr	r2, [pc, #56]	; (8000ae4 <LoopForever+0xe>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0b      	ldr	r2, [pc, #44]	; (8000ae8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000abc:	4c0b      	ldr	r4, [pc, #44]	; (8000aec <LoopForever+0x16>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000aca:	f7ff ffe3 	bl	8000a94 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000ace:	f001 ff4d 	bl	800296c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ad2:	f7ff fc6d 	bl	80003b0 <main>

08000ad6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ad6:	e7fe      	b.n	8000ad6 <LoopForever>
  ldr   r0, =_estack
 8000ad8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000ae4:	08003a28 	.word	0x08003a28
  ldr r2, =_sbss
 8000ae8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000aec:	20000174 	.word	0x20000174

08000af0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000af0:	e7fe      	b.n	8000af0 <ADC1_IRQHandler>
	...

08000af4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000af8:	4b07      	ldr	r3, [pc, #28]	; (8000b18 <HAL_Init+0x24>)
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <HAL_Init+0x24>)
 8000afe:	2110      	movs	r1, #16
 8000b00:	430a      	orrs	r2, r1
 8000b02:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b04:	2000      	movs	r0, #0
 8000b06:	f000 f809 	bl	8000b1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b0a:	f7ff fe87 	bl	800081c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
}
 8000b10:	0018      	movs	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	40022000 	.word	0x40022000

08000b1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b24:	4b14      	ldr	r3, [pc, #80]	; (8000b78 <HAL_InitTick+0x5c>)
 8000b26:	681c      	ldr	r4, [r3, #0]
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <HAL_InitTick+0x60>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	0019      	movs	r1, r3
 8000b2e:	23fa      	movs	r3, #250	; 0xfa
 8000b30:	0098      	lsls	r0, r3, #2
 8000b32:	f7ff fae9 	bl	8000108 <__udivsi3>
 8000b36:	0003      	movs	r3, r0
 8000b38:	0019      	movs	r1, r3
 8000b3a:	0020      	movs	r0, r4
 8000b3c:	f7ff fae4 	bl	8000108 <__udivsi3>
 8000b40:	0003      	movs	r3, r0
 8000b42:	0018      	movs	r0, r3
 8000b44:	f000 f90b 	bl	8000d5e <HAL_SYSTICK_Config>
 8000b48:	1e03      	subs	r3, r0, #0
 8000b4a:	d001      	beq.n	8000b50 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	e00f      	b.n	8000b70 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b03      	cmp	r3, #3
 8000b54:	d80b      	bhi.n	8000b6e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b56:	6879      	ldr	r1, [r7, #4]
 8000b58:	2301      	movs	r3, #1
 8000b5a:	425b      	negs	r3, r3
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f000 f8d8 	bl	8000d14 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b64:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <HAL_InitTick+0x64>)
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e000      	b.n	8000b70 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
}
 8000b70:	0018      	movs	r0, r3
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b003      	add	sp, #12
 8000b76:	bd90      	pop	{r4, r7, pc}
 8000b78:	20000004 	.word	0x20000004
 8000b7c:	2000000c 	.word	0x2000000c
 8000b80:	20000008 	.word	0x20000008

08000b84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <HAL_IncTick+0x1c>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	18d2      	adds	r2, r2, r3
 8000b94:	4b03      	ldr	r3, [pc, #12]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b96:	601a      	str	r2, [r3, #0]
}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	2000000c 	.word	0x2000000c
 8000ba4:	2000016c 	.word	0x2000016c

08000ba8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b02      	ldr	r3, [pc, #8]	; (8000bb8 <HAL_GetTick+0x10>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	2000016c 	.word	0x2000016c

08000bbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	0002      	movs	r2, r0
 8000bc4:	1dfb      	adds	r3, r7, #7
 8000bc6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bc8:	1dfb      	adds	r3, r7, #7
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b7f      	cmp	r3, #127	; 0x7f
 8000bce:	d809      	bhi.n	8000be4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd0:	1dfb      	adds	r3, r7, #7
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	231f      	movs	r3, #31
 8000bd8:	401a      	ands	r2, r3
 8000bda:	4b04      	ldr	r3, [pc, #16]	; (8000bec <__NVIC_EnableIRQ+0x30>)
 8000bdc:	2101      	movs	r1, #1
 8000bde:	4091      	lsls	r1, r2
 8000be0:	000a      	movs	r2, r1
 8000be2:	601a      	str	r2, [r3, #0]
  }
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	b002      	add	sp, #8
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	e000e100 	.word	0xe000e100

08000bf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	0002      	movs	r2, r0
 8000bf8:	6039      	str	r1, [r7, #0]
 8000bfa:	1dfb      	adds	r3, r7, #7
 8000bfc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	2b7f      	cmp	r3, #127	; 0x7f
 8000c04:	d828      	bhi.n	8000c58 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c06:	4a2f      	ldr	r2, [pc, #188]	; (8000cc4 <__NVIC_SetPriority+0xd4>)
 8000c08:	1dfb      	adds	r3, r7, #7
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	b25b      	sxtb	r3, r3
 8000c0e:	089b      	lsrs	r3, r3, #2
 8000c10:	33c0      	adds	r3, #192	; 0xc0
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	589b      	ldr	r3, [r3, r2]
 8000c16:	1dfa      	adds	r2, r7, #7
 8000c18:	7812      	ldrb	r2, [r2, #0]
 8000c1a:	0011      	movs	r1, r2
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	400a      	ands	r2, r1
 8000c20:	00d2      	lsls	r2, r2, #3
 8000c22:	21ff      	movs	r1, #255	; 0xff
 8000c24:	4091      	lsls	r1, r2
 8000c26:	000a      	movs	r2, r1
 8000c28:	43d2      	mvns	r2, r2
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	019b      	lsls	r3, r3, #6
 8000c32:	22ff      	movs	r2, #255	; 0xff
 8000c34:	401a      	ands	r2, r3
 8000c36:	1dfb      	adds	r3, r7, #7
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	4003      	ands	r3, r0
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c44:	481f      	ldr	r0, [pc, #124]	; (8000cc4 <__NVIC_SetPriority+0xd4>)
 8000c46:	1dfb      	adds	r3, r7, #7
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	b25b      	sxtb	r3, r3
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	33c0      	adds	r3, #192	; 0xc0
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c56:	e031      	b.n	8000cbc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c58:	4a1b      	ldr	r2, [pc, #108]	; (8000cc8 <__NVIC_SetPriority+0xd8>)
 8000c5a:	1dfb      	adds	r3, r7, #7
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	0019      	movs	r1, r3
 8000c60:	230f      	movs	r3, #15
 8000c62:	400b      	ands	r3, r1
 8000c64:	3b08      	subs	r3, #8
 8000c66:	089b      	lsrs	r3, r3, #2
 8000c68:	3306      	adds	r3, #6
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	18d3      	adds	r3, r2, r3
 8000c6e:	3304      	adds	r3, #4
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	1dfa      	adds	r2, r7, #7
 8000c74:	7812      	ldrb	r2, [r2, #0]
 8000c76:	0011      	movs	r1, r2
 8000c78:	2203      	movs	r2, #3
 8000c7a:	400a      	ands	r2, r1
 8000c7c:	00d2      	lsls	r2, r2, #3
 8000c7e:	21ff      	movs	r1, #255	; 0xff
 8000c80:	4091      	lsls	r1, r2
 8000c82:	000a      	movs	r2, r1
 8000c84:	43d2      	mvns	r2, r2
 8000c86:	401a      	ands	r2, r3
 8000c88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	019b      	lsls	r3, r3, #6
 8000c8e:	22ff      	movs	r2, #255	; 0xff
 8000c90:	401a      	ands	r2, r3
 8000c92:	1dfb      	adds	r3, r7, #7
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	0018      	movs	r0, r3
 8000c98:	2303      	movs	r3, #3
 8000c9a:	4003      	ands	r3, r0
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ca0:	4809      	ldr	r0, [pc, #36]	; (8000cc8 <__NVIC_SetPriority+0xd8>)
 8000ca2:	1dfb      	adds	r3, r7, #7
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	001c      	movs	r4, r3
 8000ca8:	230f      	movs	r3, #15
 8000caa:	4023      	ands	r3, r4
 8000cac:	3b08      	subs	r3, #8
 8000cae:	089b      	lsrs	r3, r3, #2
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	3306      	adds	r3, #6
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	18c3      	adds	r3, r0, r3
 8000cb8:	3304      	adds	r3, #4
 8000cba:	601a      	str	r2, [r3, #0]
}
 8000cbc:	46c0      	nop			; (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b003      	add	sp, #12
 8000cc2:	bd90      	pop	{r4, r7, pc}
 8000cc4:	e000e100 	.word	0xe000e100
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	4a0c      	ldr	r2, [pc, #48]	; (8000d0c <SysTick_Config+0x40>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d901      	bls.n	8000ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e010      	b.n	8000d04 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce2:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <SysTick_Config+0x44>)
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	3a01      	subs	r2, #1
 8000ce8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cea:	2301      	movs	r3, #1
 8000cec:	425b      	negs	r3, r3
 8000cee:	2103      	movs	r1, #3
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f7ff ff7d 	bl	8000bf0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf6:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <SysTick_Config+0x44>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <SysTick_Config+0x44>)
 8000cfe:	2207      	movs	r2, #7
 8000d00:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d02:	2300      	movs	r3, #0
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b002      	add	sp, #8
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	00ffffff 	.word	0x00ffffff
 8000d10:	e000e010 	.word	0xe000e010

08000d14 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60b9      	str	r1, [r7, #8]
 8000d1c:	607a      	str	r2, [r7, #4]
 8000d1e:	210f      	movs	r1, #15
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	1c02      	adds	r2, r0, #0
 8000d24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d26:	68ba      	ldr	r2, [r7, #8]
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b25b      	sxtb	r3, r3
 8000d2e:	0011      	movs	r1, r2
 8000d30:	0018      	movs	r0, r3
 8000d32:	f7ff ff5d 	bl	8000bf0 <__NVIC_SetPriority>
}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b004      	add	sp, #16
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	0002      	movs	r2, r0
 8000d46:	1dfb      	adds	r3, r7, #7
 8000d48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	b25b      	sxtb	r3, r3
 8000d50:	0018      	movs	r0, r3
 8000d52:	f7ff ff33 	bl	8000bbc <__NVIC_EnableIRQ>
}
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b002      	add	sp, #8
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f7ff ffaf 	bl	8000ccc <SysTick_Config>
 8000d6e:	0003      	movs	r3, r0
}
 8000d70:	0018      	movs	r0, r3
 8000d72:	46bd      	mov	sp, r7
 8000d74:	b002      	add	sp, #8
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d86:	e14f      	b.n	8001028 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	4091      	lsls	r1, r2
 8000d92:	000a      	movs	r2, r1
 8000d94:	4013      	ands	r3, r2
 8000d96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d100      	bne.n	8000da0 <HAL_GPIO_Init+0x28>
 8000d9e:	e140      	b.n	8001022 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d00b      	beq.n	8000dc0 <HAL_GPIO_Init+0x48>
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d007      	beq.n	8000dc0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db4:	2b11      	cmp	r3, #17
 8000db6:	d003      	beq.n	8000dc0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b12      	cmp	r3, #18
 8000dbe:	d130      	bne.n	8000e22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2203      	movs	r2, #3
 8000dcc:	409a      	lsls	r2, r3
 8000dce:	0013      	movs	r3, r2
 8000dd0:	43da      	mvns	r2, r3
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	409a      	lsls	r2, r3
 8000de2:	0013      	movs	r3, r2
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000df6:	2201      	movs	r2, #1
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	409a      	lsls	r2, r3
 8000dfc:	0013      	movs	r3, r2
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	401a      	ands	r2, r3
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	409a      	lsls	r2, r3
 8000e14:	0013      	movs	r3, r2
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	409a      	lsls	r2, r3
 8000e30:	0013      	movs	r3, r2
 8000e32:	43da      	mvns	r2, r3
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	4013      	ands	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	689a      	ldr	r2, [r3, #8]
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	409a      	lsls	r2, r3
 8000e44:	0013      	movs	r3, r2
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d003      	beq.n	8000e62 <HAL_GPIO_Init+0xea>
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	2b12      	cmp	r3, #18
 8000e60:	d123      	bne.n	8000eaa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	08da      	lsrs	r2, r3, #3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3208      	adds	r2, #8
 8000e6a:	0092      	lsls	r2, r2, #2
 8000e6c:	58d3      	ldr	r3, [r2, r3]
 8000e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	2207      	movs	r2, #7
 8000e74:	4013      	ands	r3, r2
 8000e76:	009b      	lsls	r3, r3, #2
 8000e78:	220f      	movs	r2, #15
 8000e7a:	409a      	lsls	r2, r3
 8000e7c:	0013      	movs	r3, r2
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	4013      	ands	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	691a      	ldr	r2, [r3, #16]
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	2107      	movs	r1, #7
 8000e8e:	400b      	ands	r3, r1
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	409a      	lsls	r2, r3
 8000e94:	0013      	movs	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	08da      	lsrs	r2, r3, #3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3208      	adds	r2, #8
 8000ea4:	0092      	lsls	r2, r2, #2
 8000ea6:	6939      	ldr	r1, [r7, #16]
 8000ea8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	409a      	lsls	r2, r3
 8000eb8:	0013      	movs	r3, r2
 8000eba:	43da      	mvns	r2, r3
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	2203      	movs	r2, #3
 8000ec8:	401a      	ands	r2, r3
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	409a      	lsls	r2, r3
 8000ed0:	0013      	movs	r3, r2
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	055b      	lsls	r3, r3, #21
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d100      	bne.n	8000eec <HAL_GPIO_Init+0x174>
 8000eea:	e09a      	b.n	8001022 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eec:	4b54      	ldr	r3, [pc, #336]	; (8001040 <HAL_GPIO_Init+0x2c8>)
 8000eee:	699a      	ldr	r2, [r3, #24]
 8000ef0:	4b53      	ldr	r3, [pc, #332]	; (8001040 <HAL_GPIO_Init+0x2c8>)
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	619a      	str	r2, [r3, #24]
 8000ef8:	4b51      	ldr	r3, [pc, #324]	; (8001040 <HAL_GPIO_Init+0x2c8>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	2201      	movs	r2, #1
 8000efe:	4013      	ands	r3, r2
 8000f00:	60bb      	str	r3, [r7, #8]
 8000f02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f04:	4a4f      	ldr	r2, [pc, #316]	; (8001044 <HAL_GPIO_Init+0x2cc>)
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	089b      	lsrs	r3, r3, #2
 8000f0a:	3302      	adds	r3, #2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	589b      	ldr	r3, [r3, r2]
 8000f10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	2203      	movs	r2, #3
 8000f16:	4013      	ands	r3, r2
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	220f      	movs	r2, #15
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	0013      	movs	r3, r2
 8000f20:	43da      	mvns	r2, r3
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	2390      	movs	r3, #144	; 0x90
 8000f2c:	05db      	lsls	r3, r3, #23
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d013      	beq.n	8000f5a <HAL_GPIO_Init+0x1e2>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a44      	ldr	r2, [pc, #272]	; (8001048 <HAL_GPIO_Init+0x2d0>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d00d      	beq.n	8000f56 <HAL_GPIO_Init+0x1de>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a43      	ldr	r2, [pc, #268]	; (800104c <HAL_GPIO_Init+0x2d4>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d007      	beq.n	8000f52 <HAL_GPIO_Init+0x1da>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a42      	ldr	r2, [pc, #264]	; (8001050 <HAL_GPIO_Init+0x2d8>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d101      	bne.n	8000f4e <HAL_GPIO_Init+0x1d6>
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e006      	b.n	8000f5c <HAL_GPIO_Init+0x1e4>
 8000f4e:	2305      	movs	r3, #5
 8000f50:	e004      	b.n	8000f5c <HAL_GPIO_Init+0x1e4>
 8000f52:	2302      	movs	r3, #2
 8000f54:	e002      	b.n	8000f5c <HAL_GPIO_Init+0x1e4>
 8000f56:	2301      	movs	r3, #1
 8000f58:	e000      	b.n	8000f5c <HAL_GPIO_Init+0x1e4>
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	697a      	ldr	r2, [r7, #20]
 8000f5e:	2103      	movs	r1, #3
 8000f60:	400a      	ands	r2, r1
 8000f62:	0092      	lsls	r2, r2, #2
 8000f64:	4093      	lsls	r3, r2
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f6c:	4935      	ldr	r1, [pc, #212]	; (8001044 <HAL_GPIO_Init+0x2cc>)
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	089b      	lsrs	r3, r3, #2
 8000f72:	3302      	adds	r3, #2
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f7a:	4b36      	ldr	r3, [pc, #216]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	43da      	mvns	r2, r3
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685a      	ldr	r2, [r3, #4]
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	025b      	lsls	r3, r3, #9
 8000f92:	4013      	ands	r3, r2
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f9e:	4b2d      	ldr	r3, [pc, #180]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000fa4:	4b2b      	ldr	r3, [pc, #172]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	43da      	mvns	r2, r3
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	2380      	movs	r3, #128	; 0x80
 8000fba:	029b      	lsls	r3, r3, #10
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d003      	beq.n	8000fc8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fc8:	4b22      	ldr	r3, [pc, #136]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	43da      	mvns	r2, r3
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685a      	ldr	r2, [r3, #4]
 8000fe2:	2380      	movs	r3, #128	; 0x80
 8000fe4:	035b      	lsls	r3, r3, #13
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d003      	beq.n	8000ff2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ff2:	4b18      	ldr	r3, [pc, #96]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ff8:	4b16      	ldr	r3, [pc, #88]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	43da      	mvns	r2, r3
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	4013      	ands	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685a      	ldr	r2, [r3, #4]
 800100c:	2380      	movs	r3, #128	; 0x80
 800100e:	039b      	lsls	r3, r3, #14
 8001010:	4013      	ands	r3, r2
 8001012:	d003      	beq.n	800101c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800101c:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <HAL_GPIO_Init+0x2dc>)
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	3301      	adds	r3, #1
 8001026:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	40da      	lsrs	r2, r3
 8001030:	1e13      	subs	r3, r2, #0
 8001032:	d000      	beq.n	8001036 <HAL_GPIO_Init+0x2be>
 8001034:	e6a8      	b.n	8000d88 <HAL_GPIO_Init+0x10>
  } 
}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	46bd      	mov	sp, r7
 800103a:	b006      	add	sp, #24
 800103c:	bd80      	pop	{r7, pc}
 800103e:	46c0      	nop			; (mov r8, r8)
 8001040:	40021000 	.word	0x40021000
 8001044:	40010000 	.word	0x40010000
 8001048:	48000400 	.word	0x48000400
 800104c:	48000800 	.word	0x48000800
 8001050:	48000c00 	.word	0x48000c00
 8001054:	40010400 	.word	0x40010400

08001058 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	000a      	movs	r2, r1
 8001062:	1cbb      	adds	r3, r7, #2
 8001064:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	1cba      	adds	r2, r7, #2
 800106c:	8812      	ldrh	r2, [r2, #0]
 800106e:	4013      	ands	r3, r2
 8001070:	d004      	beq.n	800107c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001072:	230f      	movs	r3, #15
 8001074:	18fb      	adds	r3, r7, r3
 8001076:	2201      	movs	r2, #1
 8001078:	701a      	strb	r2, [r3, #0]
 800107a:	e003      	b.n	8001084 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800107c:	230f      	movs	r3, #15
 800107e:	18fb      	adds	r3, r7, r3
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001084:	230f      	movs	r3, #15
 8001086:	18fb      	adds	r3, r7, r3
 8001088:	781b      	ldrb	r3, [r3, #0]
  }
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b004      	add	sp, #16
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	0008      	movs	r0, r1
 800109c:	0011      	movs	r1, r2
 800109e:	1cbb      	adds	r3, r7, #2
 80010a0:	1c02      	adds	r2, r0, #0
 80010a2:	801a      	strh	r2, [r3, #0]
 80010a4:	1c7b      	adds	r3, r7, #1
 80010a6:	1c0a      	adds	r2, r1, #0
 80010a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010aa:	1c7b      	adds	r3, r7, #1
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d004      	beq.n	80010bc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010b2:	1cbb      	adds	r3, r7, #2
 80010b4:	881a      	ldrh	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010ba:	e003      	b.n	80010c4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010bc:	1cbb      	adds	r3, r7, #2
 80010be:	881a      	ldrh	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010c4:	46c0      	nop			; (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b002      	add	sp, #8
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	000a      	movs	r2, r1
 80010d6:	1cbb      	adds	r3, r7, #2
 80010d8:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010e0:	1cbb      	adds	r3, r7, #2
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	4013      	ands	r3, r2
 80010e8:	041a      	lsls	r2, r3, #16
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	43db      	mvns	r3, r3
 80010ee:	1cb9      	adds	r1, r7, #2
 80010f0:	8809      	ldrh	r1, [r1, #0]
 80010f2:	400b      	ands	r3, r1
 80010f4:	431a      	orrs	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	619a      	str	r2, [r3, #24]
}
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	46bd      	mov	sp, r7
 80010fe:	b004      	add	sp, #16
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d101      	bne.n	8001116 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e303      	b.n	800171e <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2201      	movs	r2, #1
 800111c:	4013      	ands	r3, r2
 800111e:	d100      	bne.n	8001122 <HAL_RCC_OscConfig+0x1e>
 8001120:	e08d      	b.n	800123e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001122:	4bc4      	ldr	r3, [pc, #784]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	220c      	movs	r2, #12
 8001128:	4013      	ands	r3, r2
 800112a:	2b04      	cmp	r3, #4
 800112c:	d00e      	beq.n	800114c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800112e:	4bc1      	ldr	r3, [pc, #772]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	220c      	movs	r2, #12
 8001134:	4013      	ands	r3, r2
 8001136:	2b08      	cmp	r3, #8
 8001138:	d116      	bne.n	8001168 <HAL_RCC_OscConfig+0x64>
 800113a:	4bbe      	ldr	r3, [pc, #760]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800113c:	685a      	ldr	r2, [r3, #4]
 800113e:	2380      	movs	r3, #128	; 0x80
 8001140:	025b      	lsls	r3, r3, #9
 8001142:	401a      	ands	r2, r3
 8001144:	2380      	movs	r3, #128	; 0x80
 8001146:	025b      	lsls	r3, r3, #9
 8001148:	429a      	cmp	r2, r3
 800114a:	d10d      	bne.n	8001168 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800114c:	4bb9      	ldr	r3, [pc, #740]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	029b      	lsls	r3, r3, #10
 8001154:	4013      	ands	r3, r2
 8001156:	d100      	bne.n	800115a <HAL_RCC_OscConfig+0x56>
 8001158:	e070      	b.n	800123c <HAL_RCC_OscConfig+0x138>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d000      	beq.n	8001164 <HAL_RCC_OscConfig+0x60>
 8001162:	e06b      	b.n	800123c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e2da      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b01      	cmp	r3, #1
 800116e:	d107      	bne.n	8001180 <HAL_RCC_OscConfig+0x7c>
 8001170:	4bb0      	ldr	r3, [pc, #704]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4baf      	ldr	r3, [pc, #700]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001176:	2180      	movs	r1, #128	; 0x80
 8001178:	0249      	lsls	r1, r1, #9
 800117a:	430a      	orrs	r2, r1
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	e02f      	b.n	80011e0 <HAL_RCC_OscConfig+0xdc>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d10c      	bne.n	80011a2 <HAL_RCC_OscConfig+0x9e>
 8001188:	4baa      	ldr	r3, [pc, #680]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	4ba9      	ldr	r3, [pc, #676]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800118e:	49aa      	ldr	r1, [pc, #680]	; (8001438 <HAL_RCC_OscConfig+0x334>)
 8001190:	400a      	ands	r2, r1
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	4ba7      	ldr	r3, [pc, #668]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	4ba6      	ldr	r3, [pc, #664]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800119a:	49a8      	ldr	r1, [pc, #672]	; (800143c <HAL_RCC_OscConfig+0x338>)
 800119c:	400a      	ands	r2, r1
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	e01e      	b.n	80011e0 <HAL_RCC_OscConfig+0xdc>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b05      	cmp	r3, #5
 80011a8:	d10e      	bne.n	80011c8 <HAL_RCC_OscConfig+0xc4>
 80011aa:	4ba2      	ldr	r3, [pc, #648]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4ba1      	ldr	r3, [pc, #644]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	02c9      	lsls	r1, r1, #11
 80011b4:	430a      	orrs	r2, r1
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	4b9e      	ldr	r3, [pc, #632]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4b9d      	ldr	r3, [pc, #628]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011be:	2180      	movs	r1, #128	; 0x80
 80011c0:	0249      	lsls	r1, r1, #9
 80011c2:	430a      	orrs	r2, r1
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	e00b      	b.n	80011e0 <HAL_RCC_OscConfig+0xdc>
 80011c8:	4b9a      	ldr	r3, [pc, #616]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b99      	ldr	r3, [pc, #612]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011ce:	499a      	ldr	r1, [pc, #616]	; (8001438 <HAL_RCC_OscConfig+0x334>)
 80011d0:	400a      	ands	r2, r1
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	4b97      	ldr	r3, [pc, #604]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b96      	ldr	r3, [pc, #600]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80011da:	4998      	ldr	r1, [pc, #608]	; (800143c <HAL_RCC_OscConfig+0x338>)
 80011dc:	400a      	ands	r2, r1
 80011de:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d014      	beq.n	8001212 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e8:	f7ff fcde 	bl	8000ba8 <HAL_GetTick>
 80011ec:	0003      	movs	r3, r0
 80011ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011f2:	f7ff fcd9 	bl	8000ba8 <HAL_GetTick>
 80011f6:	0002      	movs	r2, r0
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b64      	cmp	r3, #100	; 0x64
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e28c      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001204:	4b8b      	ldr	r3, [pc, #556]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	029b      	lsls	r3, r3, #10
 800120c:	4013      	ands	r3, r2
 800120e:	d0f0      	beq.n	80011f2 <HAL_RCC_OscConfig+0xee>
 8001210:	e015      	b.n	800123e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001212:	f7ff fcc9 	bl	8000ba8 <HAL_GetTick>
 8001216:	0003      	movs	r3, r0
 8001218:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800121a:	e008      	b.n	800122e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800121c:	f7ff fcc4 	bl	8000ba8 <HAL_GetTick>
 8001220:	0002      	movs	r2, r0
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	2b64      	cmp	r3, #100	; 0x64
 8001228:	d901      	bls.n	800122e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800122a:	2303      	movs	r3, #3
 800122c:	e277      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800122e:	4b81      	ldr	r3, [pc, #516]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	029b      	lsls	r3, r3, #10
 8001236:	4013      	ands	r3, r2
 8001238:	d1f0      	bne.n	800121c <HAL_RCC_OscConfig+0x118>
 800123a:	e000      	b.n	800123e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800123c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2202      	movs	r2, #2
 8001244:	4013      	ands	r3, r2
 8001246:	d100      	bne.n	800124a <HAL_RCC_OscConfig+0x146>
 8001248:	e069      	b.n	800131e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800124a:	4b7a      	ldr	r3, [pc, #488]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	220c      	movs	r2, #12
 8001250:	4013      	ands	r3, r2
 8001252:	d00b      	beq.n	800126c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001254:	4b77      	ldr	r3, [pc, #476]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	220c      	movs	r2, #12
 800125a:	4013      	ands	r3, r2
 800125c:	2b08      	cmp	r3, #8
 800125e:	d11c      	bne.n	800129a <HAL_RCC_OscConfig+0x196>
 8001260:	4b74      	ldr	r3, [pc, #464]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001262:	685a      	ldr	r2, [r3, #4]
 8001264:	2380      	movs	r3, #128	; 0x80
 8001266:	025b      	lsls	r3, r3, #9
 8001268:	4013      	ands	r3, r2
 800126a:	d116      	bne.n	800129a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800126c:	4b71      	ldr	r3, [pc, #452]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2202      	movs	r2, #2
 8001272:	4013      	ands	r3, r2
 8001274:	d005      	beq.n	8001282 <HAL_RCC_OscConfig+0x17e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	68db      	ldr	r3, [r3, #12]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d001      	beq.n	8001282 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e24d      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001282:	4b6c      	ldr	r3, [pc, #432]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	22f8      	movs	r2, #248	; 0xf8
 8001288:	4393      	bics	r3, r2
 800128a:	0019      	movs	r1, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	691b      	ldr	r3, [r3, #16]
 8001290:	00da      	lsls	r2, r3, #3
 8001292:	4b68      	ldr	r3, [pc, #416]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001294:	430a      	orrs	r2, r1
 8001296:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001298:	e041      	b.n	800131e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d024      	beq.n	80012ec <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012a2:	4b64      	ldr	r3, [pc, #400]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b63      	ldr	r3, [pc, #396]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80012a8:	2101      	movs	r1, #1
 80012aa:	430a      	orrs	r2, r1
 80012ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ae:	f7ff fc7b 	bl	8000ba8 <HAL_GetTick>
 80012b2:	0003      	movs	r3, r0
 80012b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012b8:	f7ff fc76 	bl	8000ba8 <HAL_GetTick>
 80012bc:	0002      	movs	r2, r0
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e229      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ca:	4b5a      	ldr	r3, [pc, #360]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2202      	movs	r2, #2
 80012d0:	4013      	ands	r3, r2
 80012d2:	d0f1      	beq.n	80012b8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012d4:	4b57      	ldr	r3, [pc, #348]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	22f8      	movs	r2, #248	; 0xf8
 80012da:	4393      	bics	r3, r2
 80012dc:	0019      	movs	r1, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	691b      	ldr	r3, [r3, #16]
 80012e2:	00da      	lsls	r2, r3, #3
 80012e4:	4b53      	ldr	r3, [pc, #332]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80012e6:	430a      	orrs	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	e018      	b.n	800131e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ec:	4b51      	ldr	r3, [pc, #324]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4b50      	ldr	r3, [pc, #320]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80012f2:	2101      	movs	r1, #1
 80012f4:	438a      	bics	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f8:	f7ff fc56 	bl	8000ba8 <HAL_GetTick>
 80012fc:	0003      	movs	r3, r0
 80012fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001300:	e008      	b.n	8001314 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001302:	f7ff fc51 	bl	8000ba8 <HAL_GetTick>
 8001306:	0002      	movs	r2, r0
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d901      	bls.n	8001314 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	e204      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001314:	4b47      	ldr	r3, [pc, #284]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2202      	movs	r2, #2
 800131a:	4013      	ands	r3, r2
 800131c:	d1f1      	bne.n	8001302 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2208      	movs	r2, #8
 8001324:	4013      	ands	r3, r2
 8001326:	d036      	beq.n	8001396 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d019      	beq.n	8001364 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001330:	4b40      	ldr	r3, [pc, #256]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001332:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001334:	4b3f      	ldr	r3, [pc, #252]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001336:	2101      	movs	r1, #1
 8001338:	430a      	orrs	r2, r1
 800133a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800133c:	f7ff fc34 	bl	8000ba8 <HAL_GetTick>
 8001340:	0003      	movs	r3, r0
 8001342:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001346:	f7ff fc2f 	bl	8000ba8 <HAL_GetTick>
 800134a:	0002      	movs	r2, r0
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e1e2      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001358:	4b36      	ldr	r3, [pc, #216]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800135a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135c:	2202      	movs	r2, #2
 800135e:	4013      	ands	r3, r2
 8001360:	d0f1      	beq.n	8001346 <HAL_RCC_OscConfig+0x242>
 8001362:	e018      	b.n	8001396 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001364:	4b33      	ldr	r3, [pc, #204]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001366:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001368:	4b32      	ldr	r3, [pc, #200]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800136a:	2101      	movs	r1, #1
 800136c:	438a      	bics	r2, r1
 800136e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001370:	f7ff fc1a 	bl	8000ba8 <HAL_GetTick>
 8001374:	0003      	movs	r3, r0
 8001376:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800137a:	f7ff fc15 	bl	8000ba8 <HAL_GetTick>
 800137e:	0002      	movs	r2, r0
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e1c8      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800138c:	4b29      	ldr	r3, [pc, #164]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800138e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001390:	2202      	movs	r2, #2
 8001392:	4013      	ands	r3, r2
 8001394:	d1f1      	bne.n	800137a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2204      	movs	r2, #4
 800139c:	4013      	ands	r3, r2
 800139e:	d100      	bne.n	80013a2 <HAL_RCC_OscConfig+0x29e>
 80013a0:	e0b6      	b.n	8001510 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013a2:	231f      	movs	r3, #31
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	2200      	movs	r2, #0
 80013a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013aa:	4b22      	ldr	r3, [pc, #136]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80013ac:	69da      	ldr	r2, [r3, #28]
 80013ae:	2380      	movs	r3, #128	; 0x80
 80013b0:	055b      	lsls	r3, r3, #21
 80013b2:	4013      	ands	r3, r2
 80013b4:	d111      	bne.n	80013da <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013b6:	4b1f      	ldr	r3, [pc, #124]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80013b8:	69da      	ldr	r2, [r3, #28]
 80013ba:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80013bc:	2180      	movs	r1, #128	; 0x80
 80013be:	0549      	lsls	r1, r1, #21
 80013c0:	430a      	orrs	r2, r1
 80013c2:	61da      	str	r2, [r3, #28]
 80013c4:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 80013c6:	69da      	ldr	r2, [r3, #28]
 80013c8:	2380      	movs	r3, #128	; 0x80
 80013ca:	055b      	lsls	r3, r3, #21
 80013cc:	4013      	ands	r3, r2
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80013d2:	231f      	movs	r3, #31
 80013d4:	18fb      	adds	r3, r7, r3
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013da:	4b19      	ldr	r3, [pc, #100]	; (8001440 <HAL_RCC_OscConfig+0x33c>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	2380      	movs	r3, #128	; 0x80
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	4013      	ands	r3, r2
 80013e4:	d11a      	bne.n	800141c <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013e6:	4b16      	ldr	r3, [pc, #88]	; (8001440 <HAL_RCC_OscConfig+0x33c>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	4b15      	ldr	r3, [pc, #84]	; (8001440 <HAL_RCC_OscConfig+0x33c>)
 80013ec:	2180      	movs	r1, #128	; 0x80
 80013ee:	0049      	lsls	r1, r1, #1
 80013f0:	430a      	orrs	r2, r1
 80013f2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013f4:	f7ff fbd8 	bl	8000ba8 <HAL_GetTick>
 80013f8:	0003      	movs	r3, r0
 80013fa:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013fe:	f7ff fbd3 	bl	8000ba8 <HAL_GetTick>
 8001402:	0002      	movs	r2, r0
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b64      	cmp	r3, #100	; 0x64
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e186      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001410:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <HAL_RCC_OscConfig+0x33c>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	2380      	movs	r3, #128	; 0x80
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4013      	ands	r3, r2
 800141a:	d0f0      	beq.n	80013fe <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d10f      	bne.n	8001444 <HAL_RCC_OscConfig+0x340>
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 8001426:	6a1a      	ldr	r2, [r3, #32]
 8001428:	4b02      	ldr	r3, [pc, #8]	; (8001434 <HAL_RCC_OscConfig+0x330>)
 800142a:	2101      	movs	r1, #1
 800142c:	430a      	orrs	r2, r1
 800142e:	621a      	str	r2, [r3, #32]
 8001430:	e036      	b.n	80014a0 <HAL_RCC_OscConfig+0x39c>
 8001432:	46c0      	nop			; (mov r8, r8)
 8001434:	40021000 	.word	0x40021000
 8001438:	fffeffff 	.word	0xfffeffff
 800143c:	fffbffff 	.word	0xfffbffff
 8001440:	40007000 	.word	0x40007000
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d10c      	bne.n	8001466 <HAL_RCC_OscConfig+0x362>
 800144c:	4bb6      	ldr	r3, [pc, #728]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800144e:	6a1a      	ldr	r2, [r3, #32]
 8001450:	4bb5      	ldr	r3, [pc, #724]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001452:	2101      	movs	r1, #1
 8001454:	438a      	bics	r2, r1
 8001456:	621a      	str	r2, [r3, #32]
 8001458:	4bb3      	ldr	r3, [pc, #716]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800145a:	6a1a      	ldr	r2, [r3, #32]
 800145c:	4bb2      	ldr	r3, [pc, #712]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800145e:	2104      	movs	r1, #4
 8001460:	438a      	bics	r2, r1
 8001462:	621a      	str	r2, [r3, #32]
 8001464:	e01c      	b.n	80014a0 <HAL_RCC_OscConfig+0x39c>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2b05      	cmp	r3, #5
 800146c:	d10c      	bne.n	8001488 <HAL_RCC_OscConfig+0x384>
 800146e:	4bae      	ldr	r3, [pc, #696]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001470:	6a1a      	ldr	r2, [r3, #32]
 8001472:	4bad      	ldr	r3, [pc, #692]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001474:	2104      	movs	r1, #4
 8001476:	430a      	orrs	r2, r1
 8001478:	621a      	str	r2, [r3, #32]
 800147a:	4bab      	ldr	r3, [pc, #684]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800147c:	6a1a      	ldr	r2, [r3, #32]
 800147e:	4baa      	ldr	r3, [pc, #680]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001480:	2101      	movs	r1, #1
 8001482:	430a      	orrs	r2, r1
 8001484:	621a      	str	r2, [r3, #32]
 8001486:	e00b      	b.n	80014a0 <HAL_RCC_OscConfig+0x39c>
 8001488:	4ba7      	ldr	r3, [pc, #668]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800148a:	6a1a      	ldr	r2, [r3, #32]
 800148c:	4ba6      	ldr	r3, [pc, #664]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800148e:	2101      	movs	r1, #1
 8001490:	438a      	bics	r2, r1
 8001492:	621a      	str	r2, [r3, #32]
 8001494:	4ba4      	ldr	r3, [pc, #656]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001496:	6a1a      	ldr	r2, [r3, #32]
 8001498:	4ba3      	ldr	r3, [pc, #652]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800149a:	2104      	movs	r1, #4
 800149c:	438a      	bics	r2, r1
 800149e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d014      	beq.n	80014d2 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a8:	f7ff fb7e 	bl	8000ba8 <HAL_GetTick>
 80014ac:	0003      	movs	r3, r0
 80014ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b0:	e009      	b.n	80014c6 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014b2:	f7ff fb79 	bl	8000ba8 <HAL_GetTick>
 80014b6:	0002      	movs	r2, r0
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	4a9b      	ldr	r2, [pc, #620]	; (800172c <HAL_RCC_OscConfig+0x628>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e12b      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c6:	4b98      	ldr	r3, [pc, #608]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	2202      	movs	r2, #2
 80014cc:	4013      	ands	r3, r2
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0x3ae>
 80014d0:	e013      	b.n	80014fa <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d2:	f7ff fb69 	bl	8000ba8 <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014da:	e009      	b.n	80014f0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014dc:	f7ff fb64 	bl	8000ba8 <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	4a91      	ldr	r2, [pc, #580]	; (800172c <HAL_RCC_OscConfig+0x628>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e116      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014f0:	4b8d      	ldr	r3, [pc, #564]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	2202      	movs	r2, #2
 80014f6:	4013      	ands	r3, r2
 80014f8:	d1f0      	bne.n	80014dc <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014fa:	231f      	movs	r3, #31
 80014fc:	18fb      	adds	r3, r7, r3
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d105      	bne.n	8001510 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001504:	4b88      	ldr	r3, [pc, #544]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001506:	69da      	ldr	r2, [r3, #28]
 8001508:	4b87      	ldr	r3, [pc, #540]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800150a:	4989      	ldr	r1, [pc, #548]	; (8001730 <HAL_RCC_OscConfig+0x62c>)
 800150c:	400a      	ands	r2, r1
 800150e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2210      	movs	r2, #16
 8001516:	4013      	ands	r3, r2
 8001518:	d063      	beq.n	80015e2 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d12a      	bne.n	8001578 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001522:	4b81      	ldr	r3, [pc, #516]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001524:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001526:	4b80      	ldr	r3, [pc, #512]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001528:	2104      	movs	r1, #4
 800152a:	430a      	orrs	r2, r1
 800152c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800152e:	4b7e      	ldr	r3, [pc, #504]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001530:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001532:	4b7d      	ldr	r3, [pc, #500]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001534:	2101      	movs	r1, #1
 8001536:	430a      	orrs	r2, r1
 8001538:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153a:	f7ff fb35 	bl	8000ba8 <HAL_GetTick>
 800153e:	0003      	movs	r3, r0
 8001540:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001542:	e008      	b.n	8001556 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001544:	f7ff fb30 	bl	8000ba8 <HAL_GetTick>
 8001548:	0002      	movs	r2, r0
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b02      	cmp	r3, #2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e0e3      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001556:	4b74      	ldr	r3, [pc, #464]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800155a:	2202      	movs	r2, #2
 800155c:	4013      	ands	r3, r2
 800155e:	d0f1      	beq.n	8001544 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001560:	4b71      	ldr	r3, [pc, #452]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001564:	22f8      	movs	r2, #248	; 0xf8
 8001566:	4393      	bics	r3, r2
 8001568:	0019      	movs	r1, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	00da      	lsls	r2, r3, #3
 8001570:	4b6d      	ldr	r3, [pc, #436]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001572:	430a      	orrs	r2, r1
 8001574:	635a      	str	r2, [r3, #52]	; 0x34
 8001576:	e034      	b.n	80015e2 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	695b      	ldr	r3, [r3, #20]
 800157c:	3305      	adds	r3, #5
 800157e:	d111      	bne.n	80015a4 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001580:	4b69      	ldr	r3, [pc, #420]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001582:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001584:	4b68      	ldr	r3, [pc, #416]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001586:	2104      	movs	r1, #4
 8001588:	438a      	bics	r2, r1
 800158a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800158c:	4b66      	ldr	r3, [pc, #408]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800158e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001590:	22f8      	movs	r2, #248	; 0xf8
 8001592:	4393      	bics	r3, r2
 8001594:	0019      	movs	r1, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	00da      	lsls	r2, r3, #3
 800159c:	4b62      	ldr	r3, [pc, #392]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800159e:	430a      	orrs	r2, r1
 80015a0:	635a      	str	r2, [r3, #52]	; 0x34
 80015a2:	e01e      	b.n	80015e2 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80015a4:	4b60      	ldr	r3, [pc, #384]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80015a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015a8:	4b5f      	ldr	r3, [pc, #380]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80015aa:	2104      	movs	r1, #4
 80015ac:	430a      	orrs	r2, r1
 80015ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80015b0:	4b5d      	ldr	r3, [pc, #372]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80015b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015b4:	4b5c      	ldr	r3, [pc, #368]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80015b6:	2101      	movs	r1, #1
 80015b8:	438a      	bics	r2, r1
 80015ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015bc:	f7ff faf4 	bl	8000ba8 <HAL_GetTick>
 80015c0:	0003      	movs	r3, r0
 80015c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015c6:	f7ff faef 	bl	8000ba8 <HAL_GetTick>
 80015ca:	0002      	movs	r2, r0
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e0a2      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015d8:	4b53      	ldr	r3, [pc, #332]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80015da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015dc:	2202      	movs	r2, #2
 80015de:	4013      	ands	r3, r2
 80015e0:	d1f1      	bne.n	80015c6 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a1b      	ldr	r3, [r3, #32]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d100      	bne.n	80015ec <HAL_RCC_OscConfig+0x4e8>
 80015ea:	e097      	b.n	800171c <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015ec:	4b4e      	ldr	r3, [pc, #312]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	220c      	movs	r2, #12
 80015f2:	4013      	ands	r3, r2
 80015f4:	2b08      	cmp	r3, #8
 80015f6:	d100      	bne.n	80015fa <HAL_RCC_OscConfig+0x4f6>
 80015f8:	e06b      	b.n	80016d2 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d14c      	bne.n	800169c <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001602:	4b49      	ldr	r3, [pc, #292]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	4b48      	ldr	r3, [pc, #288]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001608:	494a      	ldr	r1, [pc, #296]	; (8001734 <HAL_RCC_OscConfig+0x630>)
 800160a:	400a      	ands	r2, r1
 800160c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff facb 	bl	8000ba8 <HAL_GetTick>
 8001612:	0003      	movs	r3, r0
 8001614:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fac6 	bl	8000ba8 <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e079      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800162a:	4b3f      	ldr	r3, [pc, #252]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	049b      	lsls	r3, r3, #18
 8001632:	4013      	ands	r3, r2
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001636:	4b3c      	ldr	r3, [pc, #240]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163a:	220f      	movs	r2, #15
 800163c:	4393      	bics	r3, r2
 800163e:	0019      	movs	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001644:	4b38      	ldr	r3, [pc, #224]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001646:	430a      	orrs	r2, r1
 8001648:	62da      	str	r2, [r3, #44]	; 0x2c
 800164a:	4b37      	ldr	r3, [pc, #220]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	4a3a      	ldr	r2, [pc, #232]	; (8001738 <HAL_RCC_OscConfig+0x634>)
 8001650:	4013      	ands	r3, r2
 8001652:	0019      	movs	r1, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165c:	431a      	orrs	r2, r3
 800165e:	4b32      	ldr	r3, [pc, #200]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001660:	430a      	orrs	r2, r1
 8001662:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001664:	4b30      	ldr	r3, [pc, #192]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4b2f      	ldr	r3, [pc, #188]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800166a:	2180      	movs	r1, #128	; 0x80
 800166c:	0449      	lsls	r1, r1, #17
 800166e:	430a      	orrs	r2, r1
 8001670:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001672:	f7ff fa99 	bl	8000ba8 <HAL_GetTick>
 8001676:	0003      	movs	r3, r0
 8001678:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800167c:	f7ff fa94 	bl	8000ba8 <HAL_GetTick>
 8001680:	0002      	movs	r2, r0
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b02      	cmp	r3, #2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e047      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800168e:	4b26      	ldr	r3, [pc, #152]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	2380      	movs	r3, #128	; 0x80
 8001694:	049b      	lsls	r3, r3, #18
 8001696:	4013      	ands	r3, r2
 8001698:	d0f0      	beq.n	800167c <HAL_RCC_OscConfig+0x578>
 800169a:	e03f      	b.n	800171c <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800169c:	4b22      	ldr	r3, [pc, #136]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b21      	ldr	r3, [pc, #132]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80016a2:	4924      	ldr	r1, [pc, #144]	; (8001734 <HAL_RCC_OscConfig+0x630>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a8:	f7ff fa7e 	bl	8000ba8 <HAL_GetTick>
 80016ac:	0003      	movs	r3, r0
 80016ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b2:	f7ff fa79 	bl	8000ba8 <HAL_GetTick>
 80016b6:	0002      	movs	r2, r0
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e02c      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016c4:	4b18      	ldr	r3, [pc, #96]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	2380      	movs	r3, #128	; 0x80
 80016ca:	049b      	lsls	r3, r3, #18
 80016cc:	4013      	ands	r3, r2
 80016ce:	d1f0      	bne.n	80016b2 <HAL_RCC_OscConfig+0x5ae>
 80016d0:	e024      	b.n	800171c <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a1b      	ldr	r3, [r3, #32]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d101      	bne.n	80016de <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e01f      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80016e4:	4b10      	ldr	r3, [pc, #64]	; (8001728 <HAL_RCC_OscConfig+0x624>)
 80016e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ea:	697a      	ldr	r2, [r7, #20]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	025b      	lsls	r3, r3, #9
 80016f0:	401a      	ands	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d10e      	bne.n	8001718 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	220f      	movs	r2, #15
 80016fe:	401a      	ands	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001704:	429a      	cmp	r2, r3
 8001706:	d107      	bne.n	8001718 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	23f0      	movs	r3, #240	; 0xf0
 800170c:	039b      	lsls	r3, r3, #14
 800170e:	401a      	ands	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001714:	429a      	cmp	r2, r3
 8001716:	d001      	beq.n	800171c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e000      	b.n	800171e <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	0018      	movs	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	b008      	add	sp, #32
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	40021000 	.word	0x40021000
 800172c:	00001388 	.word	0x00001388
 8001730:	efffffff 	.word	0xefffffff
 8001734:	feffffff 	.word	0xfeffffff
 8001738:	ffc2ffff 	.word	0xffc2ffff

0800173c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d101      	bne.n	8001750 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e0b3      	b.n	80018b8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001750:	4b5b      	ldr	r3, [pc, #364]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2201      	movs	r2, #1
 8001756:	4013      	ands	r3, r2
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d911      	bls.n	8001782 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175e:	4b58      	ldr	r3, [pc, #352]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2201      	movs	r2, #1
 8001764:	4393      	bics	r3, r2
 8001766:	0019      	movs	r1, r3
 8001768:	4b55      	ldr	r3, [pc, #340]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001770:	4b53      	ldr	r3, [pc, #332]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2201      	movs	r2, #1
 8001776:	4013      	ands	r3, r2
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	429a      	cmp	r2, r3
 800177c:	d001      	beq.n	8001782 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e09a      	b.n	80018b8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2202      	movs	r2, #2
 8001788:	4013      	ands	r3, r2
 800178a:	d015      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2204      	movs	r2, #4
 8001792:	4013      	ands	r3, r2
 8001794:	d006      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001796:	4b4b      	ldr	r3, [pc, #300]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	4b4a      	ldr	r3, [pc, #296]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 800179c:	21e0      	movs	r1, #224	; 0xe0
 800179e:	00c9      	lsls	r1, r1, #3
 80017a0:	430a      	orrs	r2, r1
 80017a2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017a4:	4b47      	ldr	r3, [pc, #284]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	22f0      	movs	r2, #240	; 0xf0
 80017aa:	4393      	bics	r3, r2
 80017ac:	0019      	movs	r1, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	4b44      	ldr	r3, [pc, #272]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 80017b4:	430a      	orrs	r2, r1
 80017b6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2201      	movs	r2, #1
 80017be:	4013      	ands	r3, r2
 80017c0:	d040      	beq.n	8001844 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ca:	4b3e      	ldr	r3, [pc, #248]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	029b      	lsls	r3, r3, #10
 80017d2:	4013      	ands	r3, r2
 80017d4:	d114      	bne.n	8001800 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e06e      	b.n	80018b8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d107      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017e2:	4b38      	ldr	r3, [pc, #224]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	2380      	movs	r3, #128	; 0x80
 80017e8:	049b      	lsls	r3, r3, #18
 80017ea:	4013      	ands	r3, r2
 80017ec:	d108      	bne.n	8001800 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e062      	b.n	80018b8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f2:	4b34      	ldr	r3, [pc, #208]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2202      	movs	r2, #2
 80017f8:	4013      	ands	r3, r2
 80017fa:	d101      	bne.n	8001800 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e05b      	b.n	80018b8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001800:	4b30      	ldr	r3, [pc, #192]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2203      	movs	r2, #3
 8001806:	4393      	bics	r3, r2
 8001808:	0019      	movs	r1, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	4b2d      	ldr	r3, [pc, #180]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 8001810:	430a      	orrs	r2, r1
 8001812:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001814:	f7ff f9c8 	bl	8000ba8 <HAL_GetTick>
 8001818:	0003      	movs	r3, r0
 800181a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800181c:	e009      	b.n	8001832 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800181e:	f7ff f9c3 	bl	8000ba8 <HAL_GetTick>
 8001822:	0002      	movs	r2, r0
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	4a27      	ldr	r2, [pc, #156]	; (80018c8 <HAL_RCC_ClockConfig+0x18c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e042      	b.n	80018b8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001832:	4b24      	ldr	r3, [pc, #144]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	220c      	movs	r2, #12
 8001838:	401a      	ands	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	429a      	cmp	r2, r3
 8001842:	d1ec      	bne.n	800181e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001844:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2201      	movs	r2, #1
 800184a:	4013      	ands	r3, r2
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	429a      	cmp	r2, r3
 8001850:	d211      	bcs.n	8001876 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001852:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2201      	movs	r2, #1
 8001858:	4393      	bics	r3, r2
 800185a:	0019      	movs	r1, r3
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	430a      	orrs	r2, r1
 8001862:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001864:	4b16      	ldr	r3, [pc, #88]	; (80018c0 <HAL_RCC_ClockConfig+0x184>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2201      	movs	r2, #1
 800186a:	4013      	ands	r3, r2
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	d001      	beq.n	8001876 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e020      	b.n	80018b8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2204      	movs	r2, #4
 800187c:	4013      	ands	r3, r2
 800187e:	d009      	beq.n	8001894 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001880:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	4a11      	ldr	r2, [pc, #68]	; (80018cc <HAL_RCC_ClockConfig+0x190>)
 8001886:	4013      	ands	r3, r2
 8001888:	0019      	movs	r1, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 8001890:	430a      	orrs	r2, r1
 8001892:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001894:	f000 f820 	bl	80018d8 <HAL_RCC_GetSysClockFreq>
 8001898:	0001      	movs	r1, r0
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <HAL_RCC_ClockConfig+0x188>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	091b      	lsrs	r3, r3, #4
 80018a0:	220f      	movs	r2, #15
 80018a2:	4013      	ands	r3, r2
 80018a4:	4a0a      	ldr	r2, [pc, #40]	; (80018d0 <HAL_RCC_ClockConfig+0x194>)
 80018a6:	5cd3      	ldrb	r3, [r2, r3]
 80018a8:	000a      	movs	r2, r1
 80018aa:	40da      	lsrs	r2, r3
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <HAL_RCC_ClockConfig+0x198>)
 80018ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018b0:	2000      	movs	r0, #0
 80018b2:	f7ff f933 	bl	8000b1c <HAL_InitTick>
  
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	0018      	movs	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	b004      	add	sp, #16
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40022000 	.word	0x40022000
 80018c4:	40021000 	.word	0x40021000
 80018c8:	00001388 	.word	0x00001388
 80018cc:	fffff8ff 	.word	0xfffff8ff
 80018d0:	08003970 	.word	0x08003970
 80018d4:	20000004 	.word	0x20000004

080018d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b08f      	sub	sp, #60	; 0x3c
 80018dc:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80018de:	2314      	movs	r3, #20
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	4a2b      	ldr	r2, [pc, #172]	; (8001990 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80018e6:	c313      	stmia	r3!, {r0, r1, r4}
 80018e8:	6812      	ldr	r2, [r2, #0]
 80018ea:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	4a29      	ldr	r2, [pc, #164]	; (8001994 <HAL_RCC_GetSysClockFreq+0xbc>)
 80018f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80018f2:	c313      	stmia	r3!, {r0, r1, r4}
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018f8:	2300      	movs	r3, #0
 80018fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018fc:	2300      	movs	r3, #0
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8001900:	2300      	movs	r3, #0
 8001902:	637b      	str	r3, [r7, #52]	; 0x34
 8001904:	2300      	movs	r3, #0
 8001906:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001908:	2300      	movs	r3, #0
 800190a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800190c:	4b22      	ldr	r3, [pc, #136]	; (8001998 <HAL_RCC_GetSysClockFreq+0xc0>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001914:	220c      	movs	r2, #12
 8001916:	4013      	ands	r3, r2
 8001918:	2b04      	cmp	r3, #4
 800191a:	d002      	beq.n	8001922 <HAL_RCC_GetSysClockFreq+0x4a>
 800191c:	2b08      	cmp	r3, #8
 800191e:	d003      	beq.n	8001928 <HAL_RCC_GetSysClockFreq+0x50>
 8001920:	e02d      	b.n	800197e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001922:	4b1e      	ldr	r3, [pc, #120]	; (800199c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001924:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001926:	e02d      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800192a:	0c9b      	lsrs	r3, r3, #18
 800192c:	220f      	movs	r2, #15
 800192e:	4013      	ands	r3, r2
 8001930:	2214      	movs	r2, #20
 8001932:	18ba      	adds	r2, r7, r2
 8001934:	5cd3      	ldrb	r3, [r2, r3]
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001938:	4b17      	ldr	r3, [pc, #92]	; (8001998 <HAL_RCC_GetSysClockFreq+0xc0>)
 800193a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800193c:	220f      	movs	r2, #15
 800193e:	4013      	ands	r3, r2
 8001940:	1d3a      	adds	r2, r7, #4
 8001942:	5cd3      	ldrb	r3, [r2, r3]
 8001944:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001946:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001948:	2380      	movs	r3, #128	; 0x80
 800194a:	025b      	lsls	r3, r3, #9
 800194c:	4013      	ands	r3, r2
 800194e:	d009      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001950:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001952:	4812      	ldr	r0, [pc, #72]	; (800199c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001954:	f7fe fbd8 	bl	8000108 <__udivsi3>
 8001958:	0003      	movs	r3, r0
 800195a:	001a      	movs	r2, r3
 800195c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195e:	4353      	muls	r3, r2
 8001960:	637b      	str	r3, [r7, #52]	; 0x34
 8001962:	e009      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001964:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001966:	000a      	movs	r2, r1
 8001968:	0152      	lsls	r2, r2, #5
 800196a:	1a52      	subs	r2, r2, r1
 800196c:	0193      	lsls	r3, r2, #6
 800196e:	1a9b      	subs	r3, r3, r2
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	185b      	adds	r3, r3, r1
 8001974:	021b      	lsls	r3, r3, #8
 8001976:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800197a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800197c:	e002      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800197e:	4b07      	ldr	r3, [pc, #28]	; (800199c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001980:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001982:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b00f      	add	sp, #60	; 0x3c
 800198c:	bd90      	pop	{r4, r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	08003910 	.word	0x08003910
 8001994:	08003920 	.word	0x08003920
 8001998:	40021000 	.word	0x40021000
 800199c:	007a1200 	.word	0x007a1200

080019a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a4:	4b02      	ldr	r3, [pc, #8]	; (80019b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019a6:	681b      	ldr	r3, [r3, #0]
}
 80019a8:	0018      	movs	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	46c0      	nop			; (mov r8, r8)
 80019b0:	20000004 	.word	0x20000004

080019b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80019b8:	f7ff fff2 	bl	80019a0 <HAL_RCC_GetHCLKFreq>
 80019bc:	0001      	movs	r1, r0
 80019be:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	0a1b      	lsrs	r3, r3, #8
 80019c4:	2207      	movs	r2, #7
 80019c6:	4013      	ands	r3, r2
 80019c8:	4a04      	ldr	r2, [pc, #16]	; (80019dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80019ca:	5cd3      	ldrb	r3, [r2, r3]
 80019cc:	40d9      	lsrs	r1, r3
 80019ce:	000b      	movs	r3, r1
}    
 80019d0:	0018      	movs	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	40021000 	.word	0x40021000
 80019dc:	08003980 	.word	0x08003980

080019e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e042      	b.n	8001a78 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	223d      	movs	r2, #61	; 0x3d
 80019f6:	5c9b      	ldrb	r3, [r3, r2]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d107      	bne.n	8001a0e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	223c      	movs	r2, #60	; 0x3c
 8001a02:	2100      	movs	r1, #0
 8001a04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f7fe ff2b 	bl	8000864 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	223d      	movs	r2, #61	; 0x3d
 8001a12:	2102      	movs	r1, #2
 8001a14:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	0019      	movs	r1, r3
 8001a20:	0010      	movs	r0, r2
 8001a22:	f000 fa6d 	bl	8001f00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2246      	movs	r2, #70	; 0x46
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	223e      	movs	r2, #62	; 0x3e
 8001a32:	2101      	movs	r1, #1
 8001a34:	5499      	strb	r1, [r3, r2]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	223f      	movs	r2, #63	; 0x3f
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	5499      	strb	r1, [r3, r2]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2240      	movs	r2, #64	; 0x40
 8001a42:	2101      	movs	r1, #1
 8001a44:	5499      	strb	r1, [r3, r2]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2241      	movs	r2, #65	; 0x41
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2242      	movs	r2, #66	; 0x42
 8001a52:	2101      	movs	r1, #1
 8001a54:	5499      	strb	r1, [r3, r2]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2243      	movs	r2, #67	; 0x43
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	5499      	strb	r1, [r3, r2]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2244      	movs	r2, #68	; 0x44
 8001a62:	2101      	movs	r1, #1
 8001a64:	5499      	strb	r1, [r3, r2]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2245      	movs	r2, #69	; 0x45
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	223d      	movs	r2, #61	; 0x3d
 8001a72:	2101      	movs	r1, #1
 8001a74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	0018      	movs	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	b002      	add	sp, #8
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	223d      	movs	r2, #61	; 0x3d
 8001a8c:	5c9b      	ldrb	r3, [r3, r2]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d001      	beq.n	8001a98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e035      	b.n	8001b04 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	223d      	movs	r2, #61	; 0x3d
 8001a9c:	2102      	movs	r1, #2
 8001a9e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2101      	movs	r1, #1
 8001aac:	430a      	orrs	r2, r1
 8001aae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a15      	ldr	r2, [pc, #84]	; (8001b0c <HAL_TIM_Base_Start_IT+0x8c>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d009      	beq.n	8001ace <HAL_TIM_Base_Start_IT+0x4e>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a14      	ldr	r2, [pc, #80]	; (8001b10 <HAL_TIM_Base_Start_IT+0x90>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d004      	beq.n	8001ace <HAL_TIM_Base_Start_IT+0x4e>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a12      	ldr	r2, [pc, #72]	; (8001b14 <HAL_TIM_Base_Start_IT+0x94>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d111      	bne.n	8001af2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	2207      	movs	r2, #7
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2b06      	cmp	r3, #6
 8001ade:	d010      	beq.n	8001b02 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2101      	movs	r1, #1
 8001aec:	430a      	orrs	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001af0:	e007      	b.n	8001b02 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2101      	movs	r1, #1
 8001afe:	430a      	orrs	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	b004      	add	sp, #16
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40012c00 	.word	0x40012c00
 8001b10:	40000400 	.word	0x40000400
 8001b14:	40014000 	.word	0x40014000

08001b18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	2202      	movs	r2, #2
 8001b28:	4013      	ands	r3, r2
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d124      	bne.n	8001b78 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	2202      	movs	r2, #2
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d11d      	bne.n	8001b78 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2203      	movs	r2, #3
 8001b42:	4252      	negs	r2, r2
 8001b44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	2203      	movs	r2, #3
 8001b54:	4013      	ands	r3, r2
 8001b56:	d004      	beq.n	8001b62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f000 f9b8 	bl	8001ed0 <HAL_TIM_IC_CaptureCallback>
 8001b60:	e007      	b.n	8001b72 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	0018      	movs	r0, r3
 8001b66:	f000 f9ab 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f000 f9b7 	bl	8001ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	2204      	movs	r2, #4
 8001b80:	4013      	ands	r3, r2
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	d125      	bne.n	8001bd2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	4013      	ands	r3, r2
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d11e      	bne.n	8001bd2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2205      	movs	r2, #5
 8001b9a:	4252      	negs	r2, r2
 8001b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	699a      	ldr	r2, [r3, #24]
 8001baa:	23c0      	movs	r3, #192	; 0xc0
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d004      	beq.n	8001bbc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f000 f98b 	bl	8001ed0 <HAL_TIM_IC_CaptureCallback>
 8001bba:	e007      	b.n	8001bcc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	f000 f97e 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	f000 f98a 	bl	8001ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	2208      	movs	r2, #8
 8001bda:	4013      	ands	r3, r2
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d124      	bne.n	8001c2a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	2208      	movs	r2, #8
 8001be8:	4013      	ands	r3, r2
 8001bea:	2b08      	cmp	r3, #8
 8001bec:	d11d      	bne.n	8001c2a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2209      	movs	r2, #9
 8001bf4:	4252      	negs	r2, r2
 8001bf6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2204      	movs	r2, #4
 8001bfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	69db      	ldr	r3, [r3, #28]
 8001c04:	2203      	movs	r2, #3
 8001c06:	4013      	ands	r3, r2
 8001c08:	d004      	beq.n	8001c14 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f000 f95f 	bl	8001ed0 <HAL_TIM_IC_CaptureCallback>
 8001c12:	e007      	b.n	8001c24 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	0018      	movs	r0, r3
 8001c18:	f000 f952 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	0018      	movs	r0, r3
 8001c20:	f000 f95e 	bl	8001ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	2210      	movs	r2, #16
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b10      	cmp	r3, #16
 8001c36:	d125      	bne.n	8001c84 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	2210      	movs	r2, #16
 8001c40:	4013      	ands	r3, r2
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	d11e      	bne.n	8001c84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2211      	movs	r2, #17
 8001c4c:	4252      	negs	r2, r2
 8001c4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2208      	movs	r2, #8
 8001c54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	69da      	ldr	r2, [r3, #28]
 8001c5c:	23c0      	movs	r3, #192	; 0xc0
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4013      	ands	r3, r2
 8001c62:	d004      	beq.n	8001c6e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	0018      	movs	r0, r3
 8001c68:	f000 f932 	bl	8001ed0 <HAL_TIM_IC_CaptureCallback>
 8001c6c:	e007      	b.n	8001c7e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	0018      	movs	r0, r3
 8001c72:	f000 f925 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f000 f931 	bl	8001ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d10f      	bne.n	8001cb2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d108      	bne.n	8001cb2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	4252      	negs	r2, r2
 8001ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	0018      	movs	r0, r3
 8001cae:	f7fe facd 	bl	800024c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	691b      	ldr	r3, [r3, #16]
 8001cb8:	2280      	movs	r2, #128	; 0x80
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2b80      	cmp	r3, #128	; 0x80
 8001cbe:	d10f      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	2280      	movs	r2, #128	; 0x80
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b80      	cmp	r3, #128	; 0x80
 8001ccc:	d108      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2281      	movs	r2, #129	; 0x81
 8001cd4:	4252      	negs	r2, r2
 8001cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	0018      	movs	r0, r3
 8001cdc:	f000 fa80 	bl	80021e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	2240      	movs	r2, #64	; 0x40
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b40      	cmp	r3, #64	; 0x40
 8001cec:	d10f      	bne.n	8001d0e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	2240      	movs	r2, #64	; 0x40
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b40      	cmp	r3, #64	; 0x40
 8001cfa:	d108      	bne.n	8001d0e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2241      	movs	r2, #65	; 0x41
 8001d02:	4252      	negs	r2, r2
 8001d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f000 f8f1 	bl	8001ef0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	2220      	movs	r2, #32
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b20      	cmp	r3, #32
 8001d1a:	d10f      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	2220      	movs	r2, #32
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b20      	cmp	r3, #32
 8001d28:	d108      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2221      	movs	r2, #33	; 0x21
 8001d30:	4252      	negs	r2, r2
 8001d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	0018      	movs	r0, r3
 8001d38:	f000 fa4a 	bl	80021d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d3c:	46c0      	nop			; (mov r8, r8)
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b002      	add	sp, #8
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	223c      	movs	r2, #60	; 0x3c
 8001d52:	5c9b      	ldrb	r3, [r3, r2]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d101      	bne.n	8001d5c <HAL_TIM_ConfigClockSource+0x18>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e0ab      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x170>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	223c      	movs	r2, #60	; 0x3c
 8001d60:	2101      	movs	r1, #1
 8001d62:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	223d      	movs	r2, #61	; 0x3d
 8001d68:	2102      	movs	r1, #2
 8001d6a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2277      	movs	r2, #119	; 0x77
 8001d78:	4393      	bics	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4a4f      	ldr	r2, [pc, #316]	; (8001ebc <HAL_TIM_ConfigClockSource+0x178>)
 8001d80:	4013      	ands	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b40      	cmp	r3, #64	; 0x40
 8001d92:	d100      	bne.n	8001d96 <HAL_TIM_ConfigClockSource+0x52>
 8001d94:	e06b      	b.n	8001e6e <HAL_TIM_ConfigClockSource+0x12a>
 8001d96:	d80e      	bhi.n	8001db6 <HAL_TIM_ConfigClockSource+0x72>
 8001d98:	2b10      	cmp	r3, #16
 8001d9a:	d100      	bne.n	8001d9e <HAL_TIM_ConfigClockSource+0x5a>
 8001d9c:	e077      	b.n	8001e8e <HAL_TIM_ConfigClockSource+0x14a>
 8001d9e:	d803      	bhi.n	8001da8 <HAL_TIM_ConfigClockSource+0x64>
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d100      	bne.n	8001da6 <HAL_TIM_ConfigClockSource+0x62>
 8001da4:	e073      	b.n	8001e8e <HAL_TIM_ConfigClockSource+0x14a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001da6:	e07c      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001da8:	2b20      	cmp	r3, #32
 8001daa:	d100      	bne.n	8001dae <HAL_TIM_ConfigClockSource+0x6a>
 8001dac:	e06f      	b.n	8001e8e <HAL_TIM_ConfigClockSource+0x14a>
 8001dae:	2b30      	cmp	r3, #48	; 0x30
 8001db0:	d100      	bne.n	8001db4 <HAL_TIM_ConfigClockSource+0x70>
 8001db2:	e06c      	b.n	8001e8e <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8001db4:	e075      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001db6:	2b70      	cmp	r3, #112	; 0x70
 8001db8:	d00e      	beq.n	8001dd8 <HAL_TIM_ConfigClockSource+0x94>
 8001dba:	d804      	bhi.n	8001dc6 <HAL_TIM_ConfigClockSource+0x82>
 8001dbc:	2b50      	cmp	r3, #80	; 0x50
 8001dbe:	d036      	beq.n	8001e2e <HAL_TIM_ConfigClockSource+0xea>
 8001dc0:	2b60      	cmp	r3, #96	; 0x60
 8001dc2:	d044      	beq.n	8001e4e <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8001dc4:	e06d      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001dc6:	2280      	movs	r2, #128	; 0x80
 8001dc8:	0152      	lsls	r2, r2, #5
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d068      	beq.n	8001ea0 <HAL_TIM_ConfigClockSource+0x15c>
 8001dce:	2280      	movs	r2, #128	; 0x80
 8001dd0:	0192      	lsls	r2, r2, #6
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d017      	beq.n	8001e06 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8001dd6:	e064      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6818      	ldr	r0, [r3, #0]
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	6899      	ldr	r1, [r3, #8]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f000 f97a 	bl	80020e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2277      	movs	r2, #119	; 0x77
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	609a      	str	r2, [r3, #8]
      break;
 8001e04:	e04d      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6818      	ldr	r0, [r3, #0]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	6899      	ldr	r1, [r3, #8]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	f000 f963 	bl	80020e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2180      	movs	r1, #128	; 0x80
 8001e26:	01c9      	lsls	r1, r1, #7
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	609a      	str	r2, [r3, #8]
      break;
 8001e2c:	e039      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6818      	ldr	r0, [r3, #0]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	6859      	ldr	r1, [r3, #4]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	001a      	movs	r2, r3
 8001e3c:	f000 f8d6 	bl	8001fec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2150      	movs	r1, #80	; 0x50
 8001e46:	0018      	movs	r0, r3
 8001e48:	f000 f930 	bl	80020ac <TIM_ITRx_SetConfig>
      break;
 8001e4c:	e029      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6818      	ldr	r0, [r3, #0]
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	6859      	ldr	r1, [r3, #4]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	001a      	movs	r2, r3
 8001e5c:	f000 f8f4 	bl	8002048 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2160      	movs	r1, #96	; 0x60
 8001e66:	0018      	movs	r0, r3
 8001e68:	f000 f920 	bl	80020ac <TIM_ITRx_SetConfig>
      break;
 8001e6c:	e019      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6818      	ldr	r0, [r3, #0]
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	6859      	ldr	r1, [r3, #4]
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	001a      	movs	r2, r3
 8001e7c:	f000 f8b6 	bl	8001fec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2140      	movs	r1, #64	; 0x40
 8001e86:	0018      	movs	r0, r3
 8001e88:	f000 f910 	bl	80020ac <TIM_ITRx_SetConfig>
      break;
 8001e8c:	e009      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	0019      	movs	r1, r3
 8001e98:	0010      	movs	r0, r2
 8001e9a:	f000 f907 	bl	80020ac <TIM_ITRx_SetConfig>
        break;
 8001e9e:	e000      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8001ea0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	223d      	movs	r2, #61	; 0x3d
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	223c      	movs	r2, #60	; 0x3c
 8001eae:	2100      	movs	r1, #0
 8001eb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	b004      	add	sp, #16
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	ffff00ff 	.word	0xffff00ff

08001ec0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ec8:	46c0      	nop			; (mov r8, r8)
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b002      	add	sp, #8
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ed8:	46c0      	nop			; (mov r8, r8)
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b002      	add	sp, #8
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ee8:	46c0      	nop			; (mov r8, r8)
 8001eea:	46bd      	mov	sp, r7
 8001eec:	b002      	add	sp, #8
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ef8:	46c0      	nop			; (mov r8, r8)
 8001efa:	46bd      	mov	sp, r7
 8001efc:	b002      	add	sp, #8
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a2f      	ldr	r2, [pc, #188]	; (8001fd0 <TIM_Base_SetConfig+0xd0>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d003      	beq.n	8001f20 <TIM_Base_SetConfig+0x20>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a2e      	ldr	r2, [pc, #184]	; (8001fd4 <TIM_Base_SetConfig+0xd4>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d108      	bne.n	8001f32 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2270      	movs	r2, #112	; 0x70
 8001f24:	4393      	bics	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a26      	ldr	r2, [pc, #152]	; (8001fd0 <TIM_Base_SetConfig+0xd0>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d013      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a25      	ldr	r2, [pc, #148]	; (8001fd4 <TIM_Base_SetConfig+0xd4>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00f      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a24      	ldr	r2, [pc, #144]	; (8001fd8 <TIM_Base_SetConfig+0xd8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d00b      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a23      	ldr	r2, [pc, #140]	; (8001fdc <TIM_Base_SetConfig+0xdc>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d007      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a22      	ldr	r2, [pc, #136]	; (8001fe0 <TIM_Base_SetConfig+0xe0>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d003      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a21      	ldr	r2, [pc, #132]	; (8001fe4 <TIM_Base_SetConfig+0xe4>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d108      	bne.n	8001f74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	4a20      	ldr	r2, [pc, #128]	; (8001fe8 <TIM_Base_SetConfig+0xe8>)
 8001f66:	4013      	ands	r3, r2
 8001f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2280      	movs	r2, #128	; 0x80
 8001f78:	4393      	bics	r3, r2
 8001f7a:	001a      	movs	r2, r3
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	695b      	ldr	r3, [r3, #20]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	689a      	ldr	r2, [r3, #8]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a0c      	ldr	r2, [pc, #48]	; (8001fd0 <TIM_Base_SetConfig+0xd0>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00b      	beq.n	8001fba <TIM_Base_SetConfig+0xba>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a0d      	ldr	r2, [pc, #52]	; (8001fdc <TIM_Base_SetConfig+0xdc>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d007      	beq.n	8001fba <TIM_Base_SetConfig+0xba>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a0c      	ldr	r2, [pc, #48]	; (8001fe0 <TIM_Base_SetConfig+0xe0>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d003      	beq.n	8001fba <TIM_Base_SetConfig+0xba>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a0b      	ldr	r2, [pc, #44]	; (8001fe4 <TIM_Base_SetConfig+0xe4>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d103      	bne.n	8001fc2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	691a      	ldr	r2, [r3, #16]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	615a      	str	r2, [r3, #20]
}
 8001fc8:	46c0      	nop			; (mov r8, r8)
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	b004      	add	sp, #16
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40012c00 	.word	0x40012c00
 8001fd4:	40000400 	.word	0x40000400
 8001fd8:	40002000 	.word	0x40002000
 8001fdc:	40014000 	.word	0x40014000
 8001fe0:	40014400 	.word	0x40014400
 8001fe4:	40014800 	.word	0x40014800
 8001fe8:	fffffcff 	.word	0xfffffcff

08001fec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	6a1b      	ldr	r3, [r3, #32]
 8001ffc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	2201      	movs	r2, #1
 8002004:	4393      	bics	r3, r2
 8002006:	001a      	movs	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	22f0      	movs	r2, #240	; 0xf0
 8002016:	4393      	bics	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	220a      	movs	r2, #10
 8002028:	4393      	bics	r3, r2
 800202a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800202c:	697a      	ldr	r2, [r7, #20]
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	4313      	orrs	r3, r2
 8002032:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	621a      	str	r2, [r3, #32]
}
 8002040:	46c0      	nop			; (mov r8, r8)
 8002042:	46bd      	mov	sp, r7
 8002044:	b006      	add	sp, #24
 8002046:	bd80      	pop	{r7, pc}

08002048 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	2210      	movs	r2, #16
 800205a:	4393      	bics	r3, r2
 800205c:	001a      	movs	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	4a0d      	ldr	r2, [pc, #52]	; (80020a8 <TIM_TI2_ConfigInputStage+0x60>)
 8002072:	4013      	ands	r3, r2
 8002074:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	031b      	lsls	r3, r3, #12
 800207a:	697a      	ldr	r2, [r7, #20]
 800207c:	4313      	orrs	r3, r2
 800207e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	22a0      	movs	r2, #160	; 0xa0
 8002084:	4393      	bics	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	011b      	lsls	r3, r3, #4
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	621a      	str	r2, [r3, #32]
}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b006      	add	sp, #24
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	46c0      	nop			; (mov r8, r8)
 80020a8:	ffff0fff 	.word	0xffff0fff

080020ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2270      	movs	r2, #112	; 0x70
 80020c0:	4393      	bics	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	2207      	movs	r2, #7
 80020cc:	4313      	orrs	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	609a      	str	r2, [r3, #8]
}
 80020d6:	46c0      	nop			; (mov r8, r8)
 80020d8:	46bd      	mov	sp, r7
 80020da:	b004      	add	sp, #16
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
 80020ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	4a09      	ldr	r2, [pc, #36]	; (800211c <TIM_ETR_SetConfig+0x3c>)
 80020f8:	4013      	ands	r3, r2
 80020fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	021a      	lsls	r2, r3, #8
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	431a      	orrs	r2, r3
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	4313      	orrs	r3, r2
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	4313      	orrs	r3, r2
 800210c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	609a      	str	r2, [r3, #8]
}
 8002114:	46c0      	nop			; (mov r8, r8)
 8002116:	46bd      	mov	sp, r7
 8002118:	b006      	add	sp, #24
 800211a:	bd80      	pop	{r7, pc}
 800211c:	ffff00ff 	.word	0xffff00ff

08002120 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	223c      	movs	r2, #60	; 0x3c
 800212e:	5c9b      	ldrb	r3, [r3, r2]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d101      	bne.n	8002138 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002134:	2302      	movs	r3, #2
 8002136:	e041      	b.n	80021bc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	223c      	movs	r2, #60	; 0x3c
 800213c:	2101      	movs	r1, #1
 800213e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	223d      	movs	r2, #61	; 0x3d
 8002144:	2102      	movs	r1, #2
 8002146:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2270      	movs	r2, #112	; 0x70
 800215c:	4393      	bics	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	4313      	orrs	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a13      	ldr	r2, [pc, #76]	; (80021c4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d009      	beq.n	8002190 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a11      	ldr	r2, [pc, #68]	; (80021c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d004      	beq.n	8002190 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a10      	ldr	r2, [pc, #64]	; (80021cc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d10c      	bne.n	80021aa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	2280      	movs	r2, #128	; 0x80
 8002194:	4393      	bics	r3, r2
 8002196:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	68ba      	ldr	r2, [r7, #8]
 800219e:	4313      	orrs	r3, r2
 80021a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	223d      	movs	r2, #61	; 0x3d
 80021ae:	2101      	movs	r1, #1
 80021b0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	223c      	movs	r2, #60	; 0x3c
 80021b6:	2100      	movs	r1, #0
 80021b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b004      	add	sp, #16
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40012c00 	.word	0x40012c00
 80021c8:	40000400 	.word	0x40000400
 80021cc:	40014000 	.word	0x40014000

080021d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b002      	add	sp, #8
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021e8:	46c0      	nop			; (mov r8, r8)
 80021ea:	46bd      	mov	sp, r7
 80021ec:	b002      	add	sp, #8
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e044      	b.n	800228c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002206:	2b00      	cmp	r3, #0
 8002208:	d107      	bne.n	800221a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2274      	movs	r2, #116	; 0x74
 800220e:	2100      	movs	r1, #0
 8002210:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0018      	movs	r0, r3
 8002216:	f7fe fb4b 	bl	80008b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2224      	movs	r2, #36	; 0x24
 800221e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2101      	movs	r1, #1
 800222c:	438a      	bics	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	0018      	movs	r0, r3
 8002234:	f000 f8da 	bl	80023ec <UART_SetConfig>
 8002238:	0003      	movs	r3, r0
 800223a:	2b01      	cmp	r3, #1
 800223c:	d101      	bne.n	8002242 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e024      	b.n	800228c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	0018      	movs	r0, r3
 800224e:	f000 fa0b 	bl	8002668 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	490d      	ldr	r1, [pc, #52]	; (8002294 <HAL_UART_Init+0xa4>)
 800225e:	400a      	ands	r2, r1
 8002260:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2108      	movs	r1, #8
 800226e:	438a      	bics	r2, r1
 8002270:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2101      	movs	r1, #1
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	0018      	movs	r0, r3
 8002286:	f000 faa3 	bl	80027d0 <UART_CheckIdleState>
 800228a:	0003      	movs	r3, r0
}
 800228c:	0018      	movs	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	b002      	add	sp, #8
 8002292:	bd80      	pop	{r7, pc}
 8002294:	fffff7ff 	.word	0xfffff7ff

08002298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	; 0x28
 800229c:	af02      	add	r7, sp, #8
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	1dbb      	adds	r3, r7, #6
 80022a6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022ac:	2b20      	cmp	r3, #32
 80022ae:	d000      	beq.n	80022b2 <HAL_UART_Transmit+0x1a>
 80022b0:	e096      	b.n	80023e0 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <HAL_UART_Transmit+0x28>
 80022b8:	1dbb      	adds	r3, r7, #6
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d101      	bne.n	80022c4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e08e      	b.n	80023e2 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	2380      	movs	r3, #128	; 0x80
 80022ca:	015b      	lsls	r3, r3, #5
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d109      	bne.n	80022e4 <HAL_UART_Transmit+0x4c>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d105      	bne.n	80022e4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	2201      	movs	r2, #1
 80022dc:	4013      	ands	r3, r2
 80022de:	d001      	beq.n	80022e4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e07e      	b.n	80023e2 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2274      	movs	r2, #116	; 0x74
 80022e8:	5c9b      	ldrb	r3, [r3, r2]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d101      	bne.n	80022f2 <HAL_UART_Transmit+0x5a>
 80022ee:	2302      	movs	r3, #2
 80022f0:	e077      	b.n	80023e2 <HAL_UART_Transmit+0x14a>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2274      	movs	r2, #116	; 0x74
 80022f6:	2101      	movs	r1, #1
 80022f8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2280      	movs	r2, #128	; 0x80
 80022fe:	2100      	movs	r1, #0
 8002300:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2221      	movs	r2, #33	; 0x21
 8002306:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002308:	f7fe fc4e 	bl	8000ba8 <HAL_GetTick>
 800230c:	0003      	movs	r3, r0
 800230e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	1dba      	adds	r2, r7, #6
 8002314:	2150      	movs	r1, #80	; 0x50
 8002316:	8812      	ldrh	r2, [r2, #0]
 8002318:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1dba      	adds	r2, r7, #6
 800231e:	2152      	movs	r1, #82	; 0x52
 8002320:	8812      	ldrh	r2, [r2, #0]
 8002322:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	2380      	movs	r3, #128	; 0x80
 800232a:	015b      	lsls	r3, r3, #5
 800232c:	429a      	cmp	r2, r3
 800232e:	d108      	bne.n	8002342 <HAL_UART_Transmit+0xaa>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d104      	bne.n	8002342 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002338:	2300      	movs	r3, #0
 800233a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	61bb      	str	r3, [r7, #24]
 8002340:	e003      	b.n	800234a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002346:	2300      	movs	r3, #0
 8002348:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2274      	movs	r2, #116	; 0x74
 800234e:	2100      	movs	r1, #0
 8002350:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002352:	e02d      	b.n	80023b0 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	0013      	movs	r3, r2
 800235e:	2200      	movs	r2, #0
 8002360:	2180      	movs	r1, #128	; 0x80
 8002362:	f000 fa7f 	bl	8002864 <UART_WaitOnFlagUntilTimeout>
 8002366:	1e03      	subs	r3, r0, #0
 8002368:	d001      	beq.n	800236e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e039      	b.n	80023e2 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d10b      	bne.n	800238c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	881a      	ldrh	r2, [r3, #0]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	05d2      	lsls	r2, r2, #23
 800237e:	0dd2      	lsrs	r2, r2, #23
 8002380:	b292      	uxth	r2, r2
 8002382:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	3302      	adds	r3, #2
 8002388:	61bb      	str	r3, [r7, #24]
 800238a:	e008      	b.n	800239e <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	781a      	ldrb	r2, [r3, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	b292      	uxth	r2, r2
 8002396:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	3301      	adds	r3, #1
 800239c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2252      	movs	r2, #82	; 0x52
 80023a2:	5a9b      	ldrh	r3, [r3, r2]
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	3b01      	subs	r3, #1
 80023a8:	b299      	uxth	r1, r3
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2252      	movs	r2, #82	; 0x52
 80023ae:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2252      	movs	r2, #82	; 0x52
 80023b4:	5a9b      	ldrh	r3, [r3, r2]
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1cb      	bne.n	8002354 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	0013      	movs	r3, r2
 80023c6:	2200      	movs	r2, #0
 80023c8:	2140      	movs	r1, #64	; 0x40
 80023ca:	f000 fa4b 	bl	8002864 <UART_WaitOnFlagUntilTimeout>
 80023ce:	1e03      	subs	r3, r0, #0
 80023d0:	d001      	beq.n	80023d6 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e005      	b.n	80023e2 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2220      	movs	r2, #32
 80023da:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	e000      	b.n	80023e2 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80023e0:	2302      	movs	r3, #2
  }
}
 80023e2:	0018      	movs	r0, r3
 80023e4:	46bd      	mov	sp, r7
 80023e6:	b008      	add	sp, #32
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b088      	sub	sp, #32
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80023f4:	231e      	movs	r3, #30
 80023f6:	18fb      	adds	r3, r7, r3
 80023f8:	2200      	movs	r2, #0
 80023fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	431a      	orrs	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	431a      	orrs	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	69db      	ldr	r3, [r3, #28]
 8002410:	4313      	orrs	r3, r2
 8002412:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a8b      	ldr	r2, [pc, #556]	; (8002648 <UART_SetConfig+0x25c>)
 800241c:	4013      	ands	r3, r2
 800241e:	0019      	movs	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	430a      	orrs	r2, r1
 8002428:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	4a86      	ldr	r2, [pc, #536]	; (800264c <UART_SetConfig+0x260>)
 8002432:	4013      	ands	r3, r2
 8002434:	0019      	movs	r1, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	4313      	orrs	r3, r2
 8002450:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4a7d      	ldr	r2, [pc, #500]	; (8002650 <UART_SetConfig+0x264>)
 800245a:	4013      	ands	r3, r2
 800245c:	0019      	movs	r1, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	430a      	orrs	r2, r1
 8002466:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a79      	ldr	r2, [pc, #484]	; (8002654 <UART_SetConfig+0x268>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d125      	bne.n	80024be <UART_SetConfig+0xd2>
 8002472:	4b79      	ldr	r3, [pc, #484]	; (8002658 <UART_SetConfig+0x26c>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002476:	2203      	movs	r2, #3
 8002478:	4013      	ands	r3, r2
 800247a:	2b01      	cmp	r3, #1
 800247c:	d00f      	beq.n	800249e <UART_SetConfig+0xb2>
 800247e:	d304      	bcc.n	800248a <UART_SetConfig+0x9e>
 8002480:	2b02      	cmp	r3, #2
 8002482:	d011      	beq.n	80024a8 <UART_SetConfig+0xbc>
 8002484:	2b03      	cmp	r3, #3
 8002486:	d005      	beq.n	8002494 <UART_SetConfig+0xa8>
 8002488:	e013      	b.n	80024b2 <UART_SetConfig+0xc6>
 800248a:	231f      	movs	r3, #31
 800248c:	18fb      	adds	r3, r7, r3
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
 8002492:	e022      	b.n	80024da <UART_SetConfig+0xee>
 8002494:	231f      	movs	r3, #31
 8002496:	18fb      	adds	r3, r7, r3
 8002498:	2202      	movs	r2, #2
 800249a:	701a      	strb	r2, [r3, #0]
 800249c:	e01d      	b.n	80024da <UART_SetConfig+0xee>
 800249e:	231f      	movs	r3, #31
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	2204      	movs	r2, #4
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	e018      	b.n	80024da <UART_SetConfig+0xee>
 80024a8:	231f      	movs	r3, #31
 80024aa:	18fb      	adds	r3, r7, r3
 80024ac:	2208      	movs	r2, #8
 80024ae:	701a      	strb	r2, [r3, #0]
 80024b0:	e013      	b.n	80024da <UART_SetConfig+0xee>
 80024b2:	231f      	movs	r3, #31
 80024b4:	18fb      	adds	r3, r7, r3
 80024b6:	2210      	movs	r2, #16
 80024b8:	701a      	strb	r2, [r3, #0]
 80024ba:	46c0      	nop			; (mov r8, r8)
 80024bc:	e00d      	b.n	80024da <UART_SetConfig+0xee>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a66      	ldr	r2, [pc, #408]	; (800265c <UART_SetConfig+0x270>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d104      	bne.n	80024d2 <UART_SetConfig+0xe6>
 80024c8:	231f      	movs	r3, #31
 80024ca:	18fb      	adds	r3, r7, r3
 80024cc:	2200      	movs	r2, #0
 80024ce:	701a      	strb	r2, [r3, #0]
 80024d0:	e003      	b.n	80024da <UART_SetConfig+0xee>
 80024d2:	231f      	movs	r3, #31
 80024d4:	18fb      	adds	r3, r7, r3
 80024d6:	2210      	movs	r2, #16
 80024d8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69da      	ldr	r2, [r3, #28]
 80024de:	2380      	movs	r3, #128	; 0x80
 80024e0:	021b      	lsls	r3, r3, #8
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d15c      	bne.n	80025a0 <UART_SetConfig+0x1b4>
  {
    switch (clocksource)
 80024e6:	231f      	movs	r3, #31
 80024e8:	18fb      	adds	r3, r7, r3
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d00d      	beq.n	800250c <UART_SetConfig+0x120>
 80024f0:	dc02      	bgt.n	80024f8 <UART_SetConfig+0x10c>
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <UART_SetConfig+0x116>
 80024f6:	e015      	b.n	8002524 <UART_SetConfig+0x138>
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d00a      	beq.n	8002512 <UART_SetConfig+0x126>
 80024fc:	2b08      	cmp	r3, #8
 80024fe:	d00d      	beq.n	800251c <UART_SetConfig+0x130>
 8002500:	e010      	b.n	8002524 <UART_SetConfig+0x138>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002502:	f7ff fa57 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 8002506:	0003      	movs	r3, r0
 8002508:	61bb      	str	r3, [r7, #24]
        break;
 800250a:	e012      	b.n	8002532 <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800250c:	4b54      	ldr	r3, [pc, #336]	; (8002660 <UART_SetConfig+0x274>)
 800250e:	61bb      	str	r3, [r7, #24]
        break;
 8002510:	e00f      	b.n	8002532 <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002512:	f7ff f9e1 	bl	80018d8 <HAL_RCC_GetSysClockFreq>
 8002516:	0003      	movs	r3, r0
 8002518:	61bb      	str	r3, [r7, #24]
        break;
 800251a:	e00a      	b.n	8002532 <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800251c:	2380      	movs	r3, #128	; 0x80
 800251e:	021b      	lsls	r3, r3, #8
 8002520:	61bb      	str	r3, [r7, #24]
        break;
 8002522:	e006      	b.n	8002532 <UART_SetConfig+0x146>
      default:
        pclk = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002528:	231e      	movs	r3, #30
 800252a:	18fb      	adds	r3, r7, r3
 800252c:	2201      	movs	r2, #1
 800252e:	701a      	strb	r2, [r3, #0]
        break;
 8002530:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d100      	bne.n	800253a <UART_SetConfig+0x14e>
 8002538:	e079      	b.n	800262e <UART_SetConfig+0x242>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	005a      	lsls	r2, r3, #1
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	085b      	lsrs	r3, r3, #1
 8002544:	18d2      	adds	r2, r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	0019      	movs	r1, r3
 800254c:	0010      	movs	r0, r2
 800254e:	f7fd fddb 	bl	8000108 <__udivsi3>
 8002552:	0003      	movs	r3, r0
 8002554:	b29b      	uxth	r3, r3
 8002556:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	2b0f      	cmp	r3, #15
 800255c:	d91b      	bls.n	8002596 <UART_SetConfig+0x1aa>
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4a40      	ldr	r2, [pc, #256]	; (8002664 <UART_SetConfig+0x278>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d817      	bhi.n	8002596 <UART_SetConfig+0x1aa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	b29a      	uxth	r2, r3
 800256a:	200e      	movs	r0, #14
 800256c:	183b      	adds	r3, r7, r0
 800256e:	210f      	movs	r1, #15
 8002570:	438a      	bics	r2, r1
 8002572:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	085b      	lsrs	r3, r3, #1
 8002578:	b29b      	uxth	r3, r3
 800257a:	2207      	movs	r2, #7
 800257c:	4013      	ands	r3, r2
 800257e:	b299      	uxth	r1, r3
 8002580:	183b      	adds	r3, r7, r0
 8002582:	183a      	adds	r2, r7, r0
 8002584:	8812      	ldrh	r2, [r2, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	183a      	adds	r2, r7, r0
 8002590:	8812      	ldrh	r2, [r2, #0]
 8002592:	60da      	str	r2, [r3, #12]
 8002594:	e04b      	b.n	800262e <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 8002596:	231e      	movs	r3, #30
 8002598:	18fb      	adds	r3, r7, r3
 800259a:	2201      	movs	r2, #1
 800259c:	701a      	strb	r2, [r3, #0]
 800259e:	e046      	b.n	800262e <UART_SetConfig+0x242>
      }
    }
  }
  else
  {
    switch (clocksource)
 80025a0:	231f      	movs	r3, #31
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d00d      	beq.n	80025c6 <UART_SetConfig+0x1da>
 80025aa:	dc02      	bgt.n	80025b2 <UART_SetConfig+0x1c6>
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d005      	beq.n	80025bc <UART_SetConfig+0x1d0>
 80025b0:	e015      	b.n	80025de <UART_SetConfig+0x1f2>
 80025b2:	2b04      	cmp	r3, #4
 80025b4:	d00a      	beq.n	80025cc <UART_SetConfig+0x1e0>
 80025b6:	2b08      	cmp	r3, #8
 80025b8:	d00d      	beq.n	80025d6 <UART_SetConfig+0x1ea>
 80025ba:	e010      	b.n	80025de <UART_SetConfig+0x1f2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025bc:	f7ff f9fa 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 80025c0:	0003      	movs	r3, r0
 80025c2:	61bb      	str	r3, [r7, #24]
        break;
 80025c4:	e012      	b.n	80025ec <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025c6:	4b26      	ldr	r3, [pc, #152]	; (8002660 <UART_SetConfig+0x274>)
 80025c8:	61bb      	str	r3, [r7, #24]
        break;
 80025ca:	e00f      	b.n	80025ec <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025cc:	f7ff f984 	bl	80018d8 <HAL_RCC_GetSysClockFreq>
 80025d0:	0003      	movs	r3, r0
 80025d2:	61bb      	str	r3, [r7, #24]
        break;
 80025d4:	e00a      	b.n	80025ec <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025d6:	2380      	movs	r3, #128	; 0x80
 80025d8:	021b      	lsls	r3, r3, #8
 80025da:	61bb      	str	r3, [r7, #24]
        break;
 80025dc:	e006      	b.n	80025ec <UART_SetConfig+0x200>
      default:
        pclk = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80025e2:	231e      	movs	r3, #30
 80025e4:	18fb      	adds	r3, r7, r3
 80025e6:	2201      	movs	r2, #1
 80025e8:	701a      	strb	r2, [r3, #0]
        break;
 80025ea:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d01d      	beq.n	800262e <UART_SetConfig+0x242>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	085a      	lsrs	r2, r3, #1
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	18d2      	adds	r2, r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	0019      	movs	r1, r3
 8002602:	0010      	movs	r0, r2
 8002604:	f7fd fd80 	bl	8000108 <__udivsi3>
 8002608:	0003      	movs	r3, r0
 800260a:	b29b      	uxth	r3, r3
 800260c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	2b0f      	cmp	r3, #15
 8002612:	d908      	bls.n	8002626 <UART_SetConfig+0x23a>
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	4a13      	ldr	r2, [pc, #76]	; (8002664 <UART_SetConfig+0x278>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d804      	bhi.n	8002626 <UART_SetConfig+0x23a>
      {
        huart->Instance->BRR = usartdiv;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	60da      	str	r2, [r3, #12]
 8002624:	e003      	b.n	800262e <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 8002626:	231e      	movs	r3, #30
 8002628:	18fb      	adds	r3, r7, r3
 800262a:	2201      	movs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800263a:	231e      	movs	r3, #30
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	781b      	ldrb	r3, [r3, #0]
}
 8002640:	0018      	movs	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	b008      	add	sp, #32
 8002646:	bd80      	pop	{r7, pc}
 8002648:	ffff69f3 	.word	0xffff69f3
 800264c:	ffffcfff 	.word	0xffffcfff
 8002650:	fffff4ff 	.word	0xfffff4ff
 8002654:	40013800 	.word	0x40013800
 8002658:	40021000 	.word	0x40021000
 800265c:	40004400 	.word	0x40004400
 8002660:	007a1200 	.word	0x007a1200
 8002664:	0000ffff 	.word	0x0000ffff

08002668 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	2201      	movs	r2, #1
 8002676:	4013      	ands	r3, r2
 8002678:	d00b      	beq.n	8002692 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	4a4a      	ldr	r2, [pc, #296]	; (80027ac <UART_AdvFeatureConfig+0x144>)
 8002682:	4013      	ands	r3, r2
 8002684:	0019      	movs	r1, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002696:	2202      	movs	r2, #2
 8002698:	4013      	ands	r3, r2
 800269a:	d00b      	beq.n	80026b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	4a43      	ldr	r2, [pc, #268]	; (80027b0 <UART_AdvFeatureConfig+0x148>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	0019      	movs	r1, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	2204      	movs	r2, #4
 80026ba:	4013      	ands	r3, r2
 80026bc:	d00b      	beq.n	80026d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	4a3b      	ldr	r2, [pc, #236]	; (80027b4 <UART_AdvFeatureConfig+0x14c>)
 80026c6:	4013      	ands	r3, r2
 80026c8:	0019      	movs	r1, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026da:	2208      	movs	r2, #8
 80026dc:	4013      	ands	r3, r2
 80026de:	d00b      	beq.n	80026f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	4a34      	ldr	r2, [pc, #208]	; (80027b8 <UART_AdvFeatureConfig+0x150>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	0019      	movs	r1, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	430a      	orrs	r2, r1
 80026f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fc:	2210      	movs	r2, #16
 80026fe:	4013      	ands	r3, r2
 8002700:	d00b      	beq.n	800271a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	4a2c      	ldr	r2, [pc, #176]	; (80027bc <UART_AdvFeatureConfig+0x154>)
 800270a:	4013      	ands	r3, r2
 800270c:	0019      	movs	r1, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	2220      	movs	r2, #32
 8002720:	4013      	ands	r3, r2
 8002722:	d00b      	beq.n	800273c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	4a25      	ldr	r2, [pc, #148]	; (80027c0 <UART_AdvFeatureConfig+0x158>)
 800272c:	4013      	ands	r3, r2
 800272e:	0019      	movs	r1, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	430a      	orrs	r2, r1
 800273a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002740:	2240      	movs	r2, #64	; 0x40
 8002742:	4013      	ands	r3, r2
 8002744:	d01d      	beq.n	8002782 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	4a1d      	ldr	r2, [pc, #116]	; (80027c4 <UART_AdvFeatureConfig+0x15c>)
 800274e:	4013      	ands	r3, r2
 8002750:	0019      	movs	r1, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002762:	2380      	movs	r3, #128	; 0x80
 8002764:	035b      	lsls	r3, r3, #13
 8002766:	429a      	cmp	r2, r3
 8002768:	d10b      	bne.n	8002782 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	4a15      	ldr	r2, [pc, #84]	; (80027c8 <UART_AdvFeatureConfig+0x160>)
 8002772:	4013      	ands	r3, r2
 8002774:	0019      	movs	r1, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	2280      	movs	r2, #128	; 0x80
 8002788:	4013      	ands	r3, r2
 800278a:	d00b      	beq.n	80027a4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	4a0e      	ldr	r2, [pc, #56]	; (80027cc <UART_AdvFeatureConfig+0x164>)
 8002794:	4013      	ands	r3, r2
 8002796:	0019      	movs	r1, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	605a      	str	r2, [r3, #4]
  }
}
 80027a4:	46c0      	nop			; (mov r8, r8)
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b002      	add	sp, #8
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	fffdffff 	.word	0xfffdffff
 80027b0:	fffeffff 	.word	0xfffeffff
 80027b4:	fffbffff 	.word	0xfffbffff
 80027b8:	ffff7fff 	.word	0xffff7fff
 80027bc:	ffffefff 	.word	0xffffefff
 80027c0:	ffffdfff 	.word	0xffffdfff
 80027c4:	ffefffff 	.word	0xffefffff
 80027c8:	ff9fffff 	.word	0xff9fffff
 80027cc:	fff7ffff 	.word	0xfff7ffff

080027d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af02      	add	r7, sp, #8
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2280      	movs	r2, #128	; 0x80
 80027dc:	2100      	movs	r1, #0
 80027de:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80027e0:	f7fe f9e2 	bl	8000ba8 <HAL_GetTick>
 80027e4:	0003      	movs	r3, r0
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2208      	movs	r2, #8
 80027f0:	4013      	ands	r3, r2
 80027f2:	2b08      	cmp	r3, #8
 80027f4:	d10d      	bne.n	8002812 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	2380      	movs	r3, #128	; 0x80
 80027fa:	0399      	lsls	r1, r3, #14
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <UART_CheckIdleState+0x90>)
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	0013      	movs	r3, r2
 8002804:	2200      	movs	r2, #0
 8002806:	f000 f82d 	bl	8002864 <UART_WaitOnFlagUntilTimeout>
 800280a:	1e03      	subs	r3, r0, #0
 800280c:	d001      	beq.n	8002812 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e022      	b.n	8002858 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2204      	movs	r2, #4
 800281a:	4013      	ands	r3, r2
 800281c:	2b04      	cmp	r3, #4
 800281e:	d10d      	bne.n	800283c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	2380      	movs	r3, #128	; 0x80
 8002824:	03d9      	lsls	r1, r3, #15
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <UART_CheckIdleState+0x90>)
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	0013      	movs	r3, r2
 800282e:	2200      	movs	r2, #0
 8002830:	f000 f818 	bl	8002864 <UART_WaitOnFlagUntilTimeout>
 8002834:	1e03      	subs	r3, r0, #0
 8002836:	d001      	beq.n	800283c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e00d      	b.n	8002858 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2220      	movs	r2, #32
 8002840:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2220      	movs	r2, #32
 8002846:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2274      	movs	r2, #116	; 0x74
 8002852:	2100      	movs	r1, #0
 8002854:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	0018      	movs	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	b004      	add	sp, #16
 800285e:	bd80      	pop	{r7, pc}
 8002860:	01ffffff 	.word	0x01ffffff

08002864 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	603b      	str	r3, [r7, #0]
 8002870:	1dfb      	adds	r3, r7, #7
 8002872:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002874:	e05e      	b.n	8002934 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	3301      	adds	r3, #1
 800287a:	d05b      	beq.n	8002934 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800287c:	f7fe f994 	bl	8000ba8 <HAL_GetTick>
 8002880:	0002      	movs	r2, r0
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	429a      	cmp	r2, r3
 800288a:	d302      	bcc.n	8002892 <UART_WaitOnFlagUntilTimeout+0x2e>
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d11b      	bne.n	80028ca <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	492f      	ldr	r1, [pc, #188]	; (800295c <UART_WaitOnFlagUntilTimeout+0xf8>)
 800289e:	400a      	ands	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2101      	movs	r1, #1
 80028ae:	438a      	bics	r2, r1
 80028b0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2220      	movs	r2, #32
 80028b6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2220      	movs	r2, #32
 80028bc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2274      	movs	r2, #116	; 0x74
 80028c2:	2100      	movs	r1, #0
 80028c4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e044      	b.n	8002954 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2204      	movs	r2, #4
 80028d2:	4013      	ands	r3, r2
 80028d4:	d02e      	beq.n	8002934 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	69da      	ldr	r2, [r3, #28]
 80028dc:	2380      	movs	r3, #128	; 0x80
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	401a      	ands	r2, r3
 80028e2:	2380      	movs	r3, #128	; 0x80
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d124      	bne.n	8002934 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2280      	movs	r2, #128	; 0x80
 80028f0:	0112      	lsls	r2, r2, #4
 80028f2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4917      	ldr	r1, [pc, #92]	; (800295c <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002900:	400a      	ands	r2, r1
 8002902:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689a      	ldr	r2, [r3, #8]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2101      	movs	r1, #1
 8002910:	438a      	bics	r2, r1
 8002912:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2220      	movs	r2, #32
 800291e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2280      	movs	r2, #128	; 0x80
 8002924:	2120      	movs	r1, #32
 8002926:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2274      	movs	r2, #116	; 0x74
 800292c:	2100      	movs	r1, #0
 800292e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e00f      	b.n	8002954 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	4013      	ands	r3, r2
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	425a      	negs	r2, r3
 8002944:	4153      	adcs	r3, r2
 8002946:	b2db      	uxtb	r3, r3
 8002948:	001a      	movs	r2, r3
 800294a:	1dfb      	adds	r3, r7, #7
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	429a      	cmp	r2, r3
 8002950:	d091      	beq.n	8002876 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	0018      	movs	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	b004      	add	sp, #16
 800295a:	bd80      	pop	{r7, pc}
 800295c:	fffffe5f 	.word	0xfffffe5f

08002960 <__errno>:
 8002960:	4b01      	ldr	r3, [pc, #4]	; (8002968 <__errno+0x8>)
 8002962:	6818      	ldr	r0, [r3, #0]
 8002964:	4770      	bx	lr
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	20000010 	.word	0x20000010

0800296c <__libc_init_array>:
 800296c:	b570      	push	{r4, r5, r6, lr}
 800296e:	2600      	movs	r6, #0
 8002970:	4d0c      	ldr	r5, [pc, #48]	; (80029a4 <__libc_init_array+0x38>)
 8002972:	4c0d      	ldr	r4, [pc, #52]	; (80029a8 <__libc_init_array+0x3c>)
 8002974:	1b64      	subs	r4, r4, r5
 8002976:	10a4      	asrs	r4, r4, #2
 8002978:	42a6      	cmp	r6, r4
 800297a:	d109      	bne.n	8002990 <__libc_init_array+0x24>
 800297c:	2600      	movs	r6, #0
 800297e:	f000 ffa3 	bl	80038c8 <_init>
 8002982:	4d0a      	ldr	r5, [pc, #40]	; (80029ac <__libc_init_array+0x40>)
 8002984:	4c0a      	ldr	r4, [pc, #40]	; (80029b0 <__libc_init_array+0x44>)
 8002986:	1b64      	subs	r4, r4, r5
 8002988:	10a4      	asrs	r4, r4, #2
 800298a:	42a6      	cmp	r6, r4
 800298c:	d105      	bne.n	800299a <__libc_init_array+0x2e>
 800298e:	bd70      	pop	{r4, r5, r6, pc}
 8002990:	00b3      	lsls	r3, r6, #2
 8002992:	58eb      	ldr	r3, [r5, r3]
 8002994:	4798      	blx	r3
 8002996:	3601      	adds	r6, #1
 8002998:	e7ee      	b.n	8002978 <__libc_init_array+0xc>
 800299a:	00b3      	lsls	r3, r6, #2
 800299c:	58eb      	ldr	r3, [r5, r3]
 800299e:	4798      	blx	r3
 80029a0:	3601      	adds	r6, #1
 80029a2:	e7f2      	b.n	800298a <__libc_init_array+0x1e>
 80029a4:	08003a20 	.word	0x08003a20
 80029a8:	08003a20 	.word	0x08003a20
 80029ac:	08003a20 	.word	0x08003a20
 80029b0:	08003a24 	.word	0x08003a24

080029b4 <memset>:
 80029b4:	0003      	movs	r3, r0
 80029b6:	1812      	adds	r2, r2, r0
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d100      	bne.n	80029be <memset+0xa>
 80029bc:	4770      	bx	lr
 80029be:	7019      	strb	r1, [r3, #0]
 80029c0:	3301      	adds	r3, #1
 80029c2:	e7f9      	b.n	80029b8 <memset+0x4>

080029c4 <iprintf>:
 80029c4:	b40f      	push	{r0, r1, r2, r3}
 80029c6:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <iprintf+0x30>)
 80029c8:	b513      	push	{r0, r1, r4, lr}
 80029ca:	681c      	ldr	r4, [r3, #0]
 80029cc:	2c00      	cmp	r4, #0
 80029ce:	d005      	beq.n	80029dc <iprintf+0x18>
 80029d0:	69a3      	ldr	r3, [r4, #24]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d102      	bne.n	80029dc <iprintf+0x18>
 80029d6:	0020      	movs	r0, r4
 80029d8:	f000 fa3c 	bl	8002e54 <__sinit>
 80029dc:	ab05      	add	r3, sp, #20
 80029de:	9a04      	ldr	r2, [sp, #16]
 80029e0:	68a1      	ldr	r1, [r4, #8]
 80029e2:	0020      	movs	r0, r4
 80029e4:	9301      	str	r3, [sp, #4]
 80029e6:	f000 fc05 	bl	80031f4 <_vfiprintf_r>
 80029ea:	bc16      	pop	{r1, r2, r4}
 80029ec:	bc08      	pop	{r3}
 80029ee:	b004      	add	sp, #16
 80029f0:	4718      	bx	r3
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	20000010 	.word	0x20000010

080029f8 <_puts_r>:
 80029f8:	b570      	push	{r4, r5, r6, lr}
 80029fa:	0005      	movs	r5, r0
 80029fc:	000e      	movs	r6, r1
 80029fe:	2800      	cmp	r0, #0
 8002a00:	d004      	beq.n	8002a0c <_puts_r+0x14>
 8002a02:	6983      	ldr	r3, [r0, #24]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <_puts_r+0x14>
 8002a08:	f000 fa24 	bl	8002e54 <__sinit>
 8002a0c:	69ab      	ldr	r3, [r5, #24]
 8002a0e:	68ac      	ldr	r4, [r5, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d102      	bne.n	8002a1a <_puts_r+0x22>
 8002a14:	0028      	movs	r0, r5
 8002a16:	f000 fa1d 	bl	8002e54 <__sinit>
 8002a1a:	4b24      	ldr	r3, [pc, #144]	; (8002aac <_puts_r+0xb4>)
 8002a1c:	429c      	cmp	r4, r3
 8002a1e:	d10f      	bne.n	8002a40 <_puts_r+0x48>
 8002a20:	686c      	ldr	r4, [r5, #4]
 8002a22:	89a3      	ldrh	r3, [r4, #12]
 8002a24:	071b      	lsls	r3, r3, #28
 8002a26:	d502      	bpl.n	8002a2e <_puts_r+0x36>
 8002a28:	6923      	ldr	r3, [r4, #16]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d11f      	bne.n	8002a6e <_puts_r+0x76>
 8002a2e:	0021      	movs	r1, r4
 8002a30:	0028      	movs	r0, r5
 8002a32:	f000 f8a1 	bl	8002b78 <__swsetup_r>
 8002a36:	2800      	cmp	r0, #0
 8002a38:	d019      	beq.n	8002a6e <_puts_r+0x76>
 8002a3a:	2001      	movs	r0, #1
 8002a3c:	4240      	negs	r0, r0
 8002a3e:	bd70      	pop	{r4, r5, r6, pc}
 8002a40:	4b1b      	ldr	r3, [pc, #108]	; (8002ab0 <_puts_r+0xb8>)
 8002a42:	429c      	cmp	r4, r3
 8002a44:	d101      	bne.n	8002a4a <_puts_r+0x52>
 8002a46:	68ac      	ldr	r4, [r5, #8]
 8002a48:	e7eb      	b.n	8002a22 <_puts_r+0x2a>
 8002a4a:	4b1a      	ldr	r3, [pc, #104]	; (8002ab4 <_puts_r+0xbc>)
 8002a4c:	429c      	cmp	r4, r3
 8002a4e:	d1e8      	bne.n	8002a22 <_puts_r+0x2a>
 8002a50:	68ec      	ldr	r4, [r5, #12]
 8002a52:	e7e6      	b.n	8002a22 <_puts_r+0x2a>
 8002a54:	3601      	adds	r6, #1
 8002a56:	60a3      	str	r3, [r4, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	da04      	bge.n	8002a66 <_puts_r+0x6e>
 8002a5c:	69a2      	ldr	r2, [r4, #24]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	dc16      	bgt.n	8002a90 <_puts_r+0x98>
 8002a62:	290a      	cmp	r1, #10
 8002a64:	d014      	beq.n	8002a90 <_puts_r+0x98>
 8002a66:	6823      	ldr	r3, [r4, #0]
 8002a68:	1c5a      	adds	r2, r3, #1
 8002a6a:	6022      	str	r2, [r4, #0]
 8002a6c:	7019      	strb	r1, [r3, #0]
 8002a6e:	68a3      	ldr	r3, [r4, #8]
 8002a70:	7831      	ldrb	r1, [r6, #0]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	2900      	cmp	r1, #0
 8002a76:	d1ed      	bne.n	8002a54 <_puts_r+0x5c>
 8002a78:	60a3      	str	r3, [r4, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	da0f      	bge.n	8002a9e <_puts_r+0xa6>
 8002a7e:	0022      	movs	r2, r4
 8002a80:	310a      	adds	r1, #10
 8002a82:	0028      	movs	r0, r5
 8002a84:	f000 f822 	bl	8002acc <__swbuf_r>
 8002a88:	1c43      	adds	r3, r0, #1
 8002a8a:	d0d6      	beq.n	8002a3a <_puts_r+0x42>
 8002a8c:	200a      	movs	r0, #10
 8002a8e:	e7d6      	b.n	8002a3e <_puts_r+0x46>
 8002a90:	0022      	movs	r2, r4
 8002a92:	0028      	movs	r0, r5
 8002a94:	f000 f81a 	bl	8002acc <__swbuf_r>
 8002a98:	1c43      	adds	r3, r0, #1
 8002a9a:	d1e8      	bne.n	8002a6e <_puts_r+0x76>
 8002a9c:	e7cd      	b.n	8002a3a <_puts_r+0x42>
 8002a9e:	200a      	movs	r0, #10
 8002aa0:	6823      	ldr	r3, [r4, #0]
 8002aa2:	1c5a      	adds	r2, r3, #1
 8002aa4:	6022      	str	r2, [r4, #0]
 8002aa6:	7018      	strb	r0, [r3, #0]
 8002aa8:	e7c9      	b.n	8002a3e <_puts_r+0x46>
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	080039ac 	.word	0x080039ac
 8002ab0:	080039cc 	.word	0x080039cc
 8002ab4:	0800398c 	.word	0x0800398c

08002ab8 <puts>:
 8002ab8:	b510      	push	{r4, lr}
 8002aba:	4b03      	ldr	r3, [pc, #12]	; (8002ac8 <puts+0x10>)
 8002abc:	0001      	movs	r1, r0
 8002abe:	6818      	ldr	r0, [r3, #0]
 8002ac0:	f7ff ff9a 	bl	80029f8 <_puts_r>
 8002ac4:	bd10      	pop	{r4, pc}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	20000010 	.word	0x20000010

08002acc <__swbuf_r>:
 8002acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ace:	0005      	movs	r5, r0
 8002ad0:	000e      	movs	r6, r1
 8002ad2:	0014      	movs	r4, r2
 8002ad4:	2800      	cmp	r0, #0
 8002ad6:	d004      	beq.n	8002ae2 <__swbuf_r+0x16>
 8002ad8:	6983      	ldr	r3, [r0, #24]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <__swbuf_r+0x16>
 8002ade:	f000 f9b9 	bl	8002e54 <__sinit>
 8002ae2:	4b22      	ldr	r3, [pc, #136]	; (8002b6c <__swbuf_r+0xa0>)
 8002ae4:	429c      	cmp	r4, r3
 8002ae6:	d12d      	bne.n	8002b44 <__swbuf_r+0x78>
 8002ae8:	686c      	ldr	r4, [r5, #4]
 8002aea:	69a3      	ldr	r3, [r4, #24]
 8002aec:	60a3      	str	r3, [r4, #8]
 8002aee:	89a3      	ldrh	r3, [r4, #12]
 8002af0:	071b      	lsls	r3, r3, #28
 8002af2:	d531      	bpl.n	8002b58 <__swbuf_r+0x8c>
 8002af4:	6923      	ldr	r3, [r4, #16]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d02e      	beq.n	8002b58 <__swbuf_r+0x8c>
 8002afa:	6823      	ldr	r3, [r4, #0]
 8002afc:	6922      	ldr	r2, [r4, #16]
 8002afe:	b2f7      	uxtb	r7, r6
 8002b00:	1a98      	subs	r0, r3, r2
 8002b02:	6963      	ldr	r3, [r4, #20]
 8002b04:	b2f6      	uxtb	r6, r6
 8002b06:	4283      	cmp	r3, r0
 8002b08:	dc05      	bgt.n	8002b16 <__swbuf_r+0x4a>
 8002b0a:	0021      	movs	r1, r4
 8002b0c:	0028      	movs	r0, r5
 8002b0e:	f000 f933 	bl	8002d78 <_fflush_r>
 8002b12:	2800      	cmp	r0, #0
 8002b14:	d126      	bne.n	8002b64 <__swbuf_r+0x98>
 8002b16:	68a3      	ldr	r3, [r4, #8]
 8002b18:	3001      	adds	r0, #1
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	60a3      	str	r3, [r4, #8]
 8002b1e:	6823      	ldr	r3, [r4, #0]
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	6022      	str	r2, [r4, #0]
 8002b24:	701f      	strb	r7, [r3, #0]
 8002b26:	6963      	ldr	r3, [r4, #20]
 8002b28:	4283      	cmp	r3, r0
 8002b2a:	d004      	beq.n	8002b36 <__swbuf_r+0x6a>
 8002b2c:	89a3      	ldrh	r3, [r4, #12]
 8002b2e:	07db      	lsls	r3, r3, #31
 8002b30:	d51a      	bpl.n	8002b68 <__swbuf_r+0x9c>
 8002b32:	2e0a      	cmp	r6, #10
 8002b34:	d118      	bne.n	8002b68 <__swbuf_r+0x9c>
 8002b36:	0021      	movs	r1, r4
 8002b38:	0028      	movs	r0, r5
 8002b3a:	f000 f91d 	bl	8002d78 <_fflush_r>
 8002b3e:	2800      	cmp	r0, #0
 8002b40:	d012      	beq.n	8002b68 <__swbuf_r+0x9c>
 8002b42:	e00f      	b.n	8002b64 <__swbuf_r+0x98>
 8002b44:	4b0a      	ldr	r3, [pc, #40]	; (8002b70 <__swbuf_r+0xa4>)
 8002b46:	429c      	cmp	r4, r3
 8002b48:	d101      	bne.n	8002b4e <__swbuf_r+0x82>
 8002b4a:	68ac      	ldr	r4, [r5, #8]
 8002b4c:	e7cd      	b.n	8002aea <__swbuf_r+0x1e>
 8002b4e:	4b09      	ldr	r3, [pc, #36]	; (8002b74 <__swbuf_r+0xa8>)
 8002b50:	429c      	cmp	r4, r3
 8002b52:	d1ca      	bne.n	8002aea <__swbuf_r+0x1e>
 8002b54:	68ec      	ldr	r4, [r5, #12]
 8002b56:	e7c8      	b.n	8002aea <__swbuf_r+0x1e>
 8002b58:	0021      	movs	r1, r4
 8002b5a:	0028      	movs	r0, r5
 8002b5c:	f000 f80c 	bl	8002b78 <__swsetup_r>
 8002b60:	2800      	cmp	r0, #0
 8002b62:	d0ca      	beq.n	8002afa <__swbuf_r+0x2e>
 8002b64:	2601      	movs	r6, #1
 8002b66:	4276      	negs	r6, r6
 8002b68:	0030      	movs	r0, r6
 8002b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b6c:	080039ac 	.word	0x080039ac
 8002b70:	080039cc 	.word	0x080039cc
 8002b74:	0800398c 	.word	0x0800398c

08002b78 <__swsetup_r>:
 8002b78:	4b36      	ldr	r3, [pc, #216]	; (8002c54 <__swsetup_r+0xdc>)
 8002b7a:	b570      	push	{r4, r5, r6, lr}
 8002b7c:	681d      	ldr	r5, [r3, #0]
 8002b7e:	0006      	movs	r6, r0
 8002b80:	000c      	movs	r4, r1
 8002b82:	2d00      	cmp	r5, #0
 8002b84:	d005      	beq.n	8002b92 <__swsetup_r+0x1a>
 8002b86:	69ab      	ldr	r3, [r5, #24]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d102      	bne.n	8002b92 <__swsetup_r+0x1a>
 8002b8c:	0028      	movs	r0, r5
 8002b8e:	f000 f961 	bl	8002e54 <__sinit>
 8002b92:	4b31      	ldr	r3, [pc, #196]	; (8002c58 <__swsetup_r+0xe0>)
 8002b94:	429c      	cmp	r4, r3
 8002b96:	d10f      	bne.n	8002bb8 <__swsetup_r+0x40>
 8002b98:	686c      	ldr	r4, [r5, #4]
 8002b9a:	230c      	movs	r3, #12
 8002b9c:	5ee2      	ldrsh	r2, [r4, r3]
 8002b9e:	b293      	uxth	r3, r2
 8002ba0:	0719      	lsls	r1, r3, #28
 8002ba2:	d42d      	bmi.n	8002c00 <__swsetup_r+0x88>
 8002ba4:	06d9      	lsls	r1, r3, #27
 8002ba6:	d411      	bmi.n	8002bcc <__swsetup_r+0x54>
 8002ba8:	2309      	movs	r3, #9
 8002baa:	2001      	movs	r0, #1
 8002bac:	6033      	str	r3, [r6, #0]
 8002bae:	3337      	adds	r3, #55	; 0x37
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	81a3      	strh	r3, [r4, #12]
 8002bb4:	4240      	negs	r0, r0
 8002bb6:	bd70      	pop	{r4, r5, r6, pc}
 8002bb8:	4b28      	ldr	r3, [pc, #160]	; (8002c5c <__swsetup_r+0xe4>)
 8002bba:	429c      	cmp	r4, r3
 8002bbc:	d101      	bne.n	8002bc2 <__swsetup_r+0x4a>
 8002bbe:	68ac      	ldr	r4, [r5, #8]
 8002bc0:	e7eb      	b.n	8002b9a <__swsetup_r+0x22>
 8002bc2:	4b27      	ldr	r3, [pc, #156]	; (8002c60 <__swsetup_r+0xe8>)
 8002bc4:	429c      	cmp	r4, r3
 8002bc6:	d1e8      	bne.n	8002b9a <__swsetup_r+0x22>
 8002bc8:	68ec      	ldr	r4, [r5, #12]
 8002bca:	e7e6      	b.n	8002b9a <__swsetup_r+0x22>
 8002bcc:	075b      	lsls	r3, r3, #29
 8002bce:	d513      	bpl.n	8002bf8 <__swsetup_r+0x80>
 8002bd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002bd2:	2900      	cmp	r1, #0
 8002bd4:	d008      	beq.n	8002be8 <__swsetup_r+0x70>
 8002bd6:	0023      	movs	r3, r4
 8002bd8:	3344      	adds	r3, #68	; 0x44
 8002bda:	4299      	cmp	r1, r3
 8002bdc:	d002      	beq.n	8002be4 <__swsetup_r+0x6c>
 8002bde:	0030      	movs	r0, r6
 8002be0:	f000 fa38 	bl	8003054 <_free_r>
 8002be4:	2300      	movs	r3, #0
 8002be6:	6363      	str	r3, [r4, #52]	; 0x34
 8002be8:	2224      	movs	r2, #36	; 0x24
 8002bea:	89a3      	ldrh	r3, [r4, #12]
 8002bec:	4393      	bics	r3, r2
 8002bee:	81a3      	strh	r3, [r4, #12]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	6063      	str	r3, [r4, #4]
 8002bf4:	6923      	ldr	r3, [r4, #16]
 8002bf6:	6023      	str	r3, [r4, #0]
 8002bf8:	2308      	movs	r3, #8
 8002bfa:	89a2      	ldrh	r2, [r4, #12]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	81a3      	strh	r3, [r4, #12]
 8002c00:	6923      	ldr	r3, [r4, #16]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10b      	bne.n	8002c1e <__swsetup_r+0xa6>
 8002c06:	21a0      	movs	r1, #160	; 0xa0
 8002c08:	2280      	movs	r2, #128	; 0x80
 8002c0a:	89a3      	ldrh	r3, [r4, #12]
 8002c0c:	0089      	lsls	r1, r1, #2
 8002c0e:	0092      	lsls	r2, r2, #2
 8002c10:	400b      	ands	r3, r1
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d003      	beq.n	8002c1e <__swsetup_r+0xa6>
 8002c16:	0021      	movs	r1, r4
 8002c18:	0030      	movs	r0, r6
 8002c1a:	f000 f9d7 	bl	8002fcc <__smakebuf_r>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	89a2      	ldrh	r2, [r4, #12]
 8002c22:	4013      	ands	r3, r2
 8002c24:	d011      	beq.n	8002c4a <__swsetup_r+0xd2>
 8002c26:	2300      	movs	r3, #0
 8002c28:	60a3      	str	r3, [r4, #8]
 8002c2a:	6963      	ldr	r3, [r4, #20]
 8002c2c:	425b      	negs	r3, r3
 8002c2e:	61a3      	str	r3, [r4, #24]
 8002c30:	2000      	movs	r0, #0
 8002c32:	6923      	ldr	r3, [r4, #16]
 8002c34:	4283      	cmp	r3, r0
 8002c36:	d1be      	bne.n	8002bb6 <__swsetup_r+0x3e>
 8002c38:	230c      	movs	r3, #12
 8002c3a:	5ee2      	ldrsh	r2, [r4, r3]
 8002c3c:	0613      	lsls	r3, r2, #24
 8002c3e:	d5ba      	bpl.n	8002bb6 <__swsetup_r+0x3e>
 8002c40:	2340      	movs	r3, #64	; 0x40
 8002c42:	4313      	orrs	r3, r2
 8002c44:	81a3      	strh	r3, [r4, #12]
 8002c46:	3801      	subs	r0, #1
 8002c48:	e7b5      	b.n	8002bb6 <__swsetup_r+0x3e>
 8002c4a:	0792      	lsls	r2, r2, #30
 8002c4c:	d400      	bmi.n	8002c50 <__swsetup_r+0xd8>
 8002c4e:	6963      	ldr	r3, [r4, #20]
 8002c50:	60a3      	str	r3, [r4, #8]
 8002c52:	e7ed      	b.n	8002c30 <__swsetup_r+0xb8>
 8002c54:	20000010 	.word	0x20000010
 8002c58:	080039ac 	.word	0x080039ac
 8002c5c:	080039cc 	.word	0x080039cc
 8002c60:	0800398c 	.word	0x0800398c

08002c64 <__sflush_r>:
 8002c64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c66:	898a      	ldrh	r2, [r1, #12]
 8002c68:	0005      	movs	r5, r0
 8002c6a:	000c      	movs	r4, r1
 8002c6c:	0713      	lsls	r3, r2, #28
 8002c6e:	d460      	bmi.n	8002d32 <__sflush_r+0xce>
 8002c70:	684b      	ldr	r3, [r1, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	dc04      	bgt.n	8002c80 <__sflush_r+0x1c>
 8002c76:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	dc01      	bgt.n	8002c80 <__sflush_r+0x1c>
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c80:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002c82:	2f00      	cmp	r7, #0
 8002c84:	d0fa      	beq.n	8002c7c <__sflush_r+0x18>
 8002c86:	2300      	movs	r3, #0
 8002c88:	682e      	ldr	r6, [r5, #0]
 8002c8a:	602b      	str	r3, [r5, #0]
 8002c8c:	2380      	movs	r3, #128	; 0x80
 8002c8e:	015b      	lsls	r3, r3, #5
 8002c90:	6a21      	ldr	r1, [r4, #32]
 8002c92:	401a      	ands	r2, r3
 8002c94:	d034      	beq.n	8002d00 <__sflush_r+0x9c>
 8002c96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002c98:	89a3      	ldrh	r3, [r4, #12]
 8002c9a:	075b      	lsls	r3, r3, #29
 8002c9c:	d506      	bpl.n	8002cac <__sflush_r+0x48>
 8002c9e:	6863      	ldr	r3, [r4, #4]
 8002ca0:	1ac0      	subs	r0, r0, r3
 8002ca2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <__sflush_r+0x48>
 8002ca8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002caa:	1ac0      	subs	r0, r0, r3
 8002cac:	0002      	movs	r2, r0
 8002cae:	6a21      	ldr	r1, [r4, #32]
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	0028      	movs	r0, r5
 8002cb4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002cb6:	47b8      	blx	r7
 8002cb8:	89a1      	ldrh	r1, [r4, #12]
 8002cba:	1c43      	adds	r3, r0, #1
 8002cbc:	d106      	bne.n	8002ccc <__sflush_r+0x68>
 8002cbe:	682b      	ldr	r3, [r5, #0]
 8002cc0:	2b1d      	cmp	r3, #29
 8002cc2:	d830      	bhi.n	8002d26 <__sflush_r+0xc2>
 8002cc4:	4a2b      	ldr	r2, [pc, #172]	; (8002d74 <__sflush_r+0x110>)
 8002cc6:	40da      	lsrs	r2, r3
 8002cc8:	07d3      	lsls	r3, r2, #31
 8002cca:	d52c      	bpl.n	8002d26 <__sflush_r+0xc2>
 8002ccc:	2300      	movs	r3, #0
 8002cce:	6063      	str	r3, [r4, #4]
 8002cd0:	6923      	ldr	r3, [r4, #16]
 8002cd2:	6023      	str	r3, [r4, #0]
 8002cd4:	04cb      	lsls	r3, r1, #19
 8002cd6:	d505      	bpl.n	8002ce4 <__sflush_r+0x80>
 8002cd8:	1c43      	adds	r3, r0, #1
 8002cda:	d102      	bne.n	8002ce2 <__sflush_r+0x7e>
 8002cdc:	682b      	ldr	r3, [r5, #0]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d100      	bne.n	8002ce4 <__sflush_r+0x80>
 8002ce2:	6560      	str	r0, [r4, #84]	; 0x54
 8002ce4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ce6:	602e      	str	r6, [r5, #0]
 8002ce8:	2900      	cmp	r1, #0
 8002cea:	d0c7      	beq.n	8002c7c <__sflush_r+0x18>
 8002cec:	0023      	movs	r3, r4
 8002cee:	3344      	adds	r3, #68	; 0x44
 8002cf0:	4299      	cmp	r1, r3
 8002cf2:	d002      	beq.n	8002cfa <__sflush_r+0x96>
 8002cf4:	0028      	movs	r0, r5
 8002cf6:	f000 f9ad 	bl	8003054 <_free_r>
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	6360      	str	r0, [r4, #52]	; 0x34
 8002cfe:	e7be      	b.n	8002c7e <__sflush_r+0x1a>
 8002d00:	2301      	movs	r3, #1
 8002d02:	0028      	movs	r0, r5
 8002d04:	47b8      	blx	r7
 8002d06:	1c43      	adds	r3, r0, #1
 8002d08:	d1c6      	bne.n	8002c98 <__sflush_r+0x34>
 8002d0a:	682b      	ldr	r3, [r5, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0c3      	beq.n	8002c98 <__sflush_r+0x34>
 8002d10:	2b1d      	cmp	r3, #29
 8002d12:	d001      	beq.n	8002d18 <__sflush_r+0xb4>
 8002d14:	2b16      	cmp	r3, #22
 8002d16:	d101      	bne.n	8002d1c <__sflush_r+0xb8>
 8002d18:	602e      	str	r6, [r5, #0]
 8002d1a:	e7af      	b.n	8002c7c <__sflush_r+0x18>
 8002d1c:	2340      	movs	r3, #64	; 0x40
 8002d1e:	89a2      	ldrh	r2, [r4, #12]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	81a3      	strh	r3, [r4, #12]
 8002d24:	e7ab      	b.n	8002c7e <__sflush_r+0x1a>
 8002d26:	2340      	movs	r3, #64	; 0x40
 8002d28:	430b      	orrs	r3, r1
 8002d2a:	2001      	movs	r0, #1
 8002d2c:	81a3      	strh	r3, [r4, #12]
 8002d2e:	4240      	negs	r0, r0
 8002d30:	e7a5      	b.n	8002c7e <__sflush_r+0x1a>
 8002d32:	690f      	ldr	r7, [r1, #16]
 8002d34:	2f00      	cmp	r7, #0
 8002d36:	d0a1      	beq.n	8002c7c <__sflush_r+0x18>
 8002d38:	680b      	ldr	r3, [r1, #0]
 8002d3a:	600f      	str	r7, [r1, #0]
 8002d3c:	1bdb      	subs	r3, r3, r7
 8002d3e:	9301      	str	r3, [sp, #4]
 8002d40:	2300      	movs	r3, #0
 8002d42:	0792      	lsls	r2, r2, #30
 8002d44:	d100      	bne.n	8002d48 <__sflush_r+0xe4>
 8002d46:	694b      	ldr	r3, [r1, #20]
 8002d48:	60a3      	str	r3, [r4, #8]
 8002d4a:	9b01      	ldr	r3, [sp, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	dc00      	bgt.n	8002d52 <__sflush_r+0xee>
 8002d50:	e794      	b.n	8002c7c <__sflush_r+0x18>
 8002d52:	9b01      	ldr	r3, [sp, #4]
 8002d54:	003a      	movs	r2, r7
 8002d56:	6a21      	ldr	r1, [r4, #32]
 8002d58:	0028      	movs	r0, r5
 8002d5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002d5c:	47b0      	blx	r6
 8002d5e:	2800      	cmp	r0, #0
 8002d60:	dc03      	bgt.n	8002d6a <__sflush_r+0x106>
 8002d62:	2340      	movs	r3, #64	; 0x40
 8002d64:	89a2      	ldrh	r2, [r4, #12]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	e7df      	b.n	8002d2a <__sflush_r+0xc6>
 8002d6a:	9b01      	ldr	r3, [sp, #4]
 8002d6c:	183f      	adds	r7, r7, r0
 8002d6e:	1a1b      	subs	r3, r3, r0
 8002d70:	9301      	str	r3, [sp, #4]
 8002d72:	e7ea      	b.n	8002d4a <__sflush_r+0xe6>
 8002d74:	20400001 	.word	0x20400001

08002d78 <_fflush_r>:
 8002d78:	690b      	ldr	r3, [r1, #16]
 8002d7a:	b570      	push	{r4, r5, r6, lr}
 8002d7c:	0005      	movs	r5, r0
 8002d7e:	000c      	movs	r4, r1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <_fflush_r+0x10>
 8002d84:	2000      	movs	r0, #0
 8002d86:	bd70      	pop	{r4, r5, r6, pc}
 8002d88:	2800      	cmp	r0, #0
 8002d8a:	d004      	beq.n	8002d96 <_fflush_r+0x1e>
 8002d8c:	6983      	ldr	r3, [r0, #24]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <_fflush_r+0x1e>
 8002d92:	f000 f85f 	bl	8002e54 <__sinit>
 8002d96:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <_fflush_r+0x4c>)
 8002d98:	429c      	cmp	r4, r3
 8002d9a:	d109      	bne.n	8002db0 <_fflush_r+0x38>
 8002d9c:	686c      	ldr	r4, [r5, #4]
 8002d9e:	220c      	movs	r2, #12
 8002da0:	5ea3      	ldrsh	r3, [r4, r2]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0ee      	beq.n	8002d84 <_fflush_r+0xc>
 8002da6:	0021      	movs	r1, r4
 8002da8:	0028      	movs	r0, r5
 8002daa:	f7ff ff5b 	bl	8002c64 <__sflush_r>
 8002dae:	e7ea      	b.n	8002d86 <_fflush_r+0xe>
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <_fflush_r+0x50>)
 8002db2:	429c      	cmp	r4, r3
 8002db4:	d101      	bne.n	8002dba <_fflush_r+0x42>
 8002db6:	68ac      	ldr	r4, [r5, #8]
 8002db8:	e7f1      	b.n	8002d9e <_fflush_r+0x26>
 8002dba:	4b04      	ldr	r3, [pc, #16]	; (8002dcc <_fflush_r+0x54>)
 8002dbc:	429c      	cmp	r4, r3
 8002dbe:	d1ee      	bne.n	8002d9e <_fflush_r+0x26>
 8002dc0:	68ec      	ldr	r4, [r5, #12]
 8002dc2:	e7ec      	b.n	8002d9e <_fflush_r+0x26>
 8002dc4:	080039ac 	.word	0x080039ac
 8002dc8:	080039cc 	.word	0x080039cc
 8002dcc:	0800398c 	.word	0x0800398c

08002dd0 <std>:
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	b510      	push	{r4, lr}
 8002dd4:	0004      	movs	r4, r0
 8002dd6:	6003      	str	r3, [r0, #0]
 8002dd8:	6043      	str	r3, [r0, #4]
 8002dda:	6083      	str	r3, [r0, #8]
 8002ddc:	8181      	strh	r1, [r0, #12]
 8002dde:	6643      	str	r3, [r0, #100]	; 0x64
 8002de0:	81c2      	strh	r2, [r0, #14]
 8002de2:	6103      	str	r3, [r0, #16]
 8002de4:	6143      	str	r3, [r0, #20]
 8002de6:	6183      	str	r3, [r0, #24]
 8002de8:	0019      	movs	r1, r3
 8002dea:	2208      	movs	r2, #8
 8002dec:	305c      	adds	r0, #92	; 0x5c
 8002dee:	f7ff fde1 	bl	80029b4 <memset>
 8002df2:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <std+0x38>)
 8002df4:	6224      	str	r4, [r4, #32]
 8002df6:	6263      	str	r3, [r4, #36]	; 0x24
 8002df8:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <std+0x3c>)
 8002dfa:	62a3      	str	r3, [r4, #40]	; 0x28
 8002dfc:	4b04      	ldr	r3, [pc, #16]	; (8002e10 <std+0x40>)
 8002dfe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e00:	4b04      	ldr	r3, [pc, #16]	; (8002e14 <std+0x44>)
 8002e02:	6323      	str	r3, [r4, #48]	; 0x30
 8002e04:	bd10      	pop	{r4, pc}
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	08003731 	.word	0x08003731
 8002e0c:	08003759 	.word	0x08003759
 8002e10:	08003791 	.word	0x08003791
 8002e14:	080037bd 	.word	0x080037bd

08002e18 <_cleanup_r>:
 8002e18:	b510      	push	{r4, lr}
 8002e1a:	4902      	ldr	r1, [pc, #8]	; (8002e24 <_cleanup_r+0xc>)
 8002e1c:	f000 f88c 	bl	8002f38 <_fwalk_reent>
 8002e20:	bd10      	pop	{r4, pc}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	08002d79 	.word	0x08002d79

08002e28 <__sfmoreglue>:
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	2568      	movs	r5, #104	; 0x68
 8002e2c:	1e4a      	subs	r2, r1, #1
 8002e2e:	4355      	muls	r5, r2
 8002e30:	000e      	movs	r6, r1
 8002e32:	0029      	movs	r1, r5
 8002e34:	3174      	adds	r1, #116	; 0x74
 8002e36:	f000 f957 	bl	80030e8 <_malloc_r>
 8002e3a:	1e04      	subs	r4, r0, #0
 8002e3c:	d008      	beq.n	8002e50 <__sfmoreglue+0x28>
 8002e3e:	2100      	movs	r1, #0
 8002e40:	002a      	movs	r2, r5
 8002e42:	6001      	str	r1, [r0, #0]
 8002e44:	6046      	str	r6, [r0, #4]
 8002e46:	300c      	adds	r0, #12
 8002e48:	60a0      	str	r0, [r4, #8]
 8002e4a:	3268      	adds	r2, #104	; 0x68
 8002e4c:	f7ff fdb2 	bl	80029b4 <memset>
 8002e50:	0020      	movs	r0, r4
 8002e52:	bd70      	pop	{r4, r5, r6, pc}

08002e54 <__sinit>:
 8002e54:	6983      	ldr	r3, [r0, #24]
 8002e56:	b513      	push	{r0, r1, r4, lr}
 8002e58:	0004      	movs	r4, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d128      	bne.n	8002eb0 <__sinit+0x5c>
 8002e5e:	6483      	str	r3, [r0, #72]	; 0x48
 8002e60:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002e62:	6503      	str	r3, [r0, #80]	; 0x50
 8002e64:	4b13      	ldr	r3, [pc, #76]	; (8002eb4 <__sinit+0x60>)
 8002e66:	4a14      	ldr	r2, [pc, #80]	; (8002eb8 <__sinit+0x64>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6282      	str	r2, [r0, #40]	; 0x28
 8002e6c:	9301      	str	r3, [sp, #4]
 8002e6e:	4298      	cmp	r0, r3
 8002e70:	d101      	bne.n	8002e76 <__sinit+0x22>
 8002e72:	2301      	movs	r3, #1
 8002e74:	6183      	str	r3, [r0, #24]
 8002e76:	0020      	movs	r0, r4
 8002e78:	f000 f820 	bl	8002ebc <__sfp>
 8002e7c:	6060      	str	r0, [r4, #4]
 8002e7e:	0020      	movs	r0, r4
 8002e80:	f000 f81c 	bl	8002ebc <__sfp>
 8002e84:	60a0      	str	r0, [r4, #8]
 8002e86:	0020      	movs	r0, r4
 8002e88:	f000 f818 	bl	8002ebc <__sfp>
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	60e0      	str	r0, [r4, #12]
 8002e90:	2104      	movs	r1, #4
 8002e92:	6860      	ldr	r0, [r4, #4]
 8002e94:	f7ff ff9c 	bl	8002dd0 <std>
 8002e98:	2201      	movs	r2, #1
 8002e9a:	2109      	movs	r1, #9
 8002e9c:	68a0      	ldr	r0, [r4, #8]
 8002e9e:	f7ff ff97 	bl	8002dd0 <std>
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	2112      	movs	r1, #18
 8002ea6:	68e0      	ldr	r0, [r4, #12]
 8002ea8:	f7ff ff92 	bl	8002dd0 <std>
 8002eac:	2301      	movs	r3, #1
 8002eae:	61a3      	str	r3, [r4, #24]
 8002eb0:	bd13      	pop	{r0, r1, r4, pc}
 8002eb2:	46c0      	nop			; (mov r8, r8)
 8002eb4:	08003988 	.word	0x08003988
 8002eb8:	08002e19 	.word	0x08002e19

08002ebc <__sfp>:
 8002ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ebe:	4b1c      	ldr	r3, [pc, #112]	; (8002f30 <__sfp+0x74>)
 8002ec0:	0007      	movs	r7, r0
 8002ec2:	681e      	ldr	r6, [r3, #0]
 8002ec4:	69b3      	ldr	r3, [r6, #24]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d102      	bne.n	8002ed0 <__sfp+0x14>
 8002eca:	0030      	movs	r0, r6
 8002ecc:	f7ff ffc2 	bl	8002e54 <__sinit>
 8002ed0:	3648      	adds	r6, #72	; 0x48
 8002ed2:	68b4      	ldr	r4, [r6, #8]
 8002ed4:	6873      	ldr	r3, [r6, #4]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	d504      	bpl.n	8002ee4 <__sfp+0x28>
 8002eda:	6833      	ldr	r3, [r6, #0]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d007      	beq.n	8002ef0 <__sfp+0x34>
 8002ee0:	6836      	ldr	r6, [r6, #0]
 8002ee2:	e7f6      	b.n	8002ed2 <__sfp+0x16>
 8002ee4:	220c      	movs	r2, #12
 8002ee6:	5ea5      	ldrsh	r5, [r4, r2]
 8002ee8:	2d00      	cmp	r5, #0
 8002eea:	d00d      	beq.n	8002f08 <__sfp+0x4c>
 8002eec:	3468      	adds	r4, #104	; 0x68
 8002eee:	e7f2      	b.n	8002ed6 <__sfp+0x1a>
 8002ef0:	2104      	movs	r1, #4
 8002ef2:	0038      	movs	r0, r7
 8002ef4:	f7ff ff98 	bl	8002e28 <__sfmoreglue>
 8002ef8:	6030      	str	r0, [r6, #0]
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d1f0      	bne.n	8002ee0 <__sfp+0x24>
 8002efe:	230c      	movs	r3, #12
 8002f00:	0004      	movs	r4, r0
 8002f02:	603b      	str	r3, [r7, #0]
 8002f04:	0020      	movs	r0, r4
 8002f06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f08:	0020      	movs	r0, r4
 8002f0a:	4b0a      	ldr	r3, [pc, #40]	; (8002f34 <__sfp+0x78>)
 8002f0c:	6665      	str	r5, [r4, #100]	; 0x64
 8002f0e:	6025      	str	r5, [r4, #0]
 8002f10:	6065      	str	r5, [r4, #4]
 8002f12:	60a5      	str	r5, [r4, #8]
 8002f14:	60e3      	str	r3, [r4, #12]
 8002f16:	6125      	str	r5, [r4, #16]
 8002f18:	6165      	str	r5, [r4, #20]
 8002f1a:	61a5      	str	r5, [r4, #24]
 8002f1c:	2208      	movs	r2, #8
 8002f1e:	0029      	movs	r1, r5
 8002f20:	305c      	adds	r0, #92	; 0x5c
 8002f22:	f7ff fd47 	bl	80029b4 <memset>
 8002f26:	6365      	str	r5, [r4, #52]	; 0x34
 8002f28:	63a5      	str	r5, [r4, #56]	; 0x38
 8002f2a:	64a5      	str	r5, [r4, #72]	; 0x48
 8002f2c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002f2e:	e7e9      	b.n	8002f04 <__sfp+0x48>
 8002f30:	08003988 	.word	0x08003988
 8002f34:	ffff0001 	.word	0xffff0001

08002f38 <_fwalk_reent>:
 8002f38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f3a:	0004      	movs	r4, r0
 8002f3c:	0007      	movs	r7, r0
 8002f3e:	2600      	movs	r6, #0
 8002f40:	9101      	str	r1, [sp, #4]
 8002f42:	3448      	adds	r4, #72	; 0x48
 8002f44:	2c00      	cmp	r4, #0
 8002f46:	d101      	bne.n	8002f4c <_fwalk_reent+0x14>
 8002f48:	0030      	movs	r0, r6
 8002f4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f4c:	6863      	ldr	r3, [r4, #4]
 8002f4e:	68a5      	ldr	r5, [r4, #8]
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	9b00      	ldr	r3, [sp, #0]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	d501      	bpl.n	8002f5e <_fwalk_reent+0x26>
 8002f5a:	6824      	ldr	r4, [r4, #0]
 8002f5c:	e7f2      	b.n	8002f44 <_fwalk_reent+0xc>
 8002f5e:	89ab      	ldrh	r3, [r5, #12]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d908      	bls.n	8002f76 <_fwalk_reent+0x3e>
 8002f64:	220e      	movs	r2, #14
 8002f66:	5eab      	ldrsh	r3, [r5, r2]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	d004      	beq.n	8002f76 <_fwalk_reent+0x3e>
 8002f6c:	0029      	movs	r1, r5
 8002f6e:	0038      	movs	r0, r7
 8002f70:	9b01      	ldr	r3, [sp, #4]
 8002f72:	4798      	blx	r3
 8002f74:	4306      	orrs	r6, r0
 8002f76:	3568      	adds	r5, #104	; 0x68
 8002f78:	e7eb      	b.n	8002f52 <_fwalk_reent+0x1a>
	...

08002f7c <__swhatbuf_r>:
 8002f7c:	b570      	push	{r4, r5, r6, lr}
 8002f7e:	000e      	movs	r6, r1
 8002f80:	001d      	movs	r5, r3
 8002f82:	230e      	movs	r3, #14
 8002f84:	5ec9      	ldrsh	r1, [r1, r3]
 8002f86:	b096      	sub	sp, #88	; 0x58
 8002f88:	0014      	movs	r4, r2
 8002f8a:	2900      	cmp	r1, #0
 8002f8c:	da07      	bge.n	8002f9e <__swhatbuf_r+0x22>
 8002f8e:	2300      	movs	r3, #0
 8002f90:	602b      	str	r3, [r5, #0]
 8002f92:	89b3      	ldrh	r3, [r6, #12]
 8002f94:	061b      	lsls	r3, r3, #24
 8002f96:	d411      	bmi.n	8002fbc <__swhatbuf_r+0x40>
 8002f98:	2380      	movs	r3, #128	; 0x80
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	e00f      	b.n	8002fbe <__swhatbuf_r+0x42>
 8002f9e:	466a      	mov	r2, sp
 8002fa0:	f000 fc38 	bl	8003814 <_fstat_r>
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	dbf2      	blt.n	8002f8e <__swhatbuf_r+0x12>
 8002fa8:	22f0      	movs	r2, #240	; 0xf0
 8002faa:	9b01      	ldr	r3, [sp, #4]
 8002fac:	0212      	lsls	r2, r2, #8
 8002fae:	4013      	ands	r3, r2
 8002fb0:	4a05      	ldr	r2, [pc, #20]	; (8002fc8 <__swhatbuf_r+0x4c>)
 8002fb2:	189b      	adds	r3, r3, r2
 8002fb4:	425a      	negs	r2, r3
 8002fb6:	4153      	adcs	r3, r2
 8002fb8:	602b      	str	r3, [r5, #0]
 8002fba:	e7ed      	b.n	8002f98 <__swhatbuf_r+0x1c>
 8002fbc:	2340      	movs	r3, #64	; 0x40
 8002fbe:	2000      	movs	r0, #0
 8002fc0:	6023      	str	r3, [r4, #0]
 8002fc2:	b016      	add	sp, #88	; 0x58
 8002fc4:	bd70      	pop	{r4, r5, r6, pc}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	ffffe000 	.word	0xffffe000

08002fcc <__smakebuf_r>:
 8002fcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002fce:	2602      	movs	r6, #2
 8002fd0:	898b      	ldrh	r3, [r1, #12]
 8002fd2:	0005      	movs	r5, r0
 8002fd4:	000c      	movs	r4, r1
 8002fd6:	4233      	tst	r3, r6
 8002fd8:	d006      	beq.n	8002fe8 <__smakebuf_r+0x1c>
 8002fda:	0023      	movs	r3, r4
 8002fdc:	3347      	adds	r3, #71	; 0x47
 8002fde:	6023      	str	r3, [r4, #0]
 8002fe0:	6123      	str	r3, [r4, #16]
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	6163      	str	r3, [r4, #20]
 8002fe6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002fe8:	ab01      	add	r3, sp, #4
 8002fea:	466a      	mov	r2, sp
 8002fec:	f7ff ffc6 	bl	8002f7c <__swhatbuf_r>
 8002ff0:	9900      	ldr	r1, [sp, #0]
 8002ff2:	0007      	movs	r7, r0
 8002ff4:	0028      	movs	r0, r5
 8002ff6:	f000 f877 	bl	80030e8 <_malloc_r>
 8002ffa:	2800      	cmp	r0, #0
 8002ffc:	d108      	bne.n	8003010 <__smakebuf_r+0x44>
 8002ffe:	220c      	movs	r2, #12
 8003000:	5ea3      	ldrsh	r3, [r4, r2]
 8003002:	059a      	lsls	r2, r3, #22
 8003004:	d4ef      	bmi.n	8002fe6 <__smakebuf_r+0x1a>
 8003006:	2203      	movs	r2, #3
 8003008:	4393      	bics	r3, r2
 800300a:	431e      	orrs	r6, r3
 800300c:	81a6      	strh	r6, [r4, #12]
 800300e:	e7e4      	b.n	8002fda <__smakebuf_r+0xe>
 8003010:	4b0f      	ldr	r3, [pc, #60]	; (8003050 <__smakebuf_r+0x84>)
 8003012:	62ab      	str	r3, [r5, #40]	; 0x28
 8003014:	2380      	movs	r3, #128	; 0x80
 8003016:	89a2      	ldrh	r2, [r4, #12]
 8003018:	6020      	str	r0, [r4, #0]
 800301a:	4313      	orrs	r3, r2
 800301c:	81a3      	strh	r3, [r4, #12]
 800301e:	9b00      	ldr	r3, [sp, #0]
 8003020:	6120      	str	r0, [r4, #16]
 8003022:	6163      	str	r3, [r4, #20]
 8003024:	9b01      	ldr	r3, [sp, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00d      	beq.n	8003046 <__smakebuf_r+0x7a>
 800302a:	230e      	movs	r3, #14
 800302c:	5ee1      	ldrsh	r1, [r4, r3]
 800302e:	0028      	movs	r0, r5
 8003030:	f000 fc02 	bl	8003838 <_isatty_r>
 8003034:	2800      	cmp	r0, #0
 8003036:	d006      	beq.n	8003046 <__smakebuf_r+0x7a>
 8003038:	2203      	movs	r2, #3
 800303a:	89a3      	ldrh	r3, [r4, #12]
 800303c:	4393      	bics	r3, r2
 800303e:	001a      	movs	r2, r3
 8003040:	2301      	movs	r3, #1
 8003042:	4313      	orrs	r3, r2
 8003044:	81a3      	strh	r3, [r4, #12]
 8003046:	89a0      	ldrh	r0, [r4, #12]
 8003048:	4338      	orrs	r0, r7
 800304a:	81a0      	strh	r0, [r4, #12]
 800304c:	e7cb      	b.n	8002fe6 <__smakebuf_r+0x1a>
 800304e:	46c0      	nop			; (mov r8, r8)
 8003050:	08002e19 	.word	0x08002e19

08003054 <_free_r>:
 8003054:	b570      	push	{r4, r5, r6, lr}
 8003056:	0005      	movs	r5, r0
 8003058:	2900      	cmp	r1, #0
 800305a:	d010      	beq.n	800307e <_free_r+0x2a>
 800305c:	1f0c      	subs	r4, r1, #4
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	da00      	bge.n	8003066 <_free_r+0x12>
 8003064:	18e4      	adds	r4, r4, r3
 8003066:	0028      	movs	r0, r5
 8003068:	f000 fc17 	bl	800389a <__malloc_lock>
 800306c:	4a1d      	ldr	r2, [pc, #116]	; (80030e4 <_free_r+0x90>)
 800306e:	6813      	ldr	r3, [r2, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d105      	bne.n	8003080 <_free_r+0x2c>
 8003074:	6063      	str	r3, [r4, #4]
 8003076:	6014      	str	r4, [r2, #0]
 8003078:	0028      	movs	r0, r5
 800307a:	f000 fc0f 	bl	800389c <__malloc_unlock>
 800307e:	bd70      	pop	{r4, r5, r6, pc}
 8003080:	42a3      	cmp	r3, r4
 8003082:	d909      	bls.n	8003098 <_free_r+0x44>
 8003084:	6821      	ldr	r1, [r4, #0]
 8003086:	1860      	adds	r0, r4, r1
 8003088:	4283      	cmp	r3, r0
 800308a:	d1f3      	bne.n	8003074 <_free_r+0x20>
 800308c:	6818      	ldr	r0, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	1841      	adds	r1, r0, r1
 8003092:	6021      	str	r1, [r4, #0]
 8003094:	e7ee      	b.n	8003074 <_free_r+0x20>
 8003096:	0013      	movs	r3, r2
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	2a00      	cmp	r2, #0
 800309c:	d001      	beq.n	80030a2 <_free_r+0x4e>
 800309e:	42a2      	cmp	r2, r4
 80030a0:	d9f9      	bls.n	8003096 <_free_r+0x42>
 80030a2:	6819      	ldr	r1, [r3, #0]
 80030a4:	1858      	adds	r0, r3, r1
 80030a6:	42a0      	cmp	r0, r4
 80030a8:	d10b      	bne.n	80030c2 <_free_r+0x6e>
 80030aa:	6820      	ldr	r0, [r4, #0]
 80030ac:	1809      	adds	r1, r1, r0
 80030ae:	1858      	adds	r0, r3, r1
 80030b0:	6019      	str	r1, [r3, #0]
 80030b2:	4282      	cmp	r2, r0
 80030b4:	d1e0      	bne.n	8003078 <_free_r+0x24>
 80030b6:	6810      	ldr	r0, [r2, #0]
 80030b8:	6852      	ldr	r2, [r2, #4]
 80030ba:	1841      	adds	r1, r0, r1
 80030bc:	6019      	str	r1, [r3, #0]
 80030be:	605a      	str	r2, [r3, #4]
 80030c0:	e7da      	b.n	8003078 <_free_r+0x24>
 80030c2:	42a0      	cmp	r0, r4
 80030c4:	d902      	bls.n	80030cc <_free_r+0x78>
 80030c6:	230c      	movs	r3, #12
 80030c8:	602b      	str	r3, [r5, #0]
 80030ca:	e7d5      	b.n	8003078 <_free_r+0x24>
 80030cc:	6821      	ldr	r1, [r4, #0]
 80030ce:	1860      	adds	r0, r4, r1
 80030d0:	4282      	cmp	r2, r0
 80030d2:	d103      	bne.n	80030dc <_free_r+0x88>
 80030d4:	6810      	ldr	r0, [r2, #0]
 80030d6:	6852      	ldr	r2, [r2, #4]
 80030d8:	1841      	adds	r1, r0, r1
 80030da:	6021      	str	r1, [r4, #0]
 80030dc:	6062      	str	r2, [r4, #4]
 80030de:	605c      	str	r4, [r3, #4]
 80030e0:	e7ca      	b.n	8003078 <_free_r+0x24>
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	20000098 	.word	0x20000098

080030e8 <_malloc_r>:
 80030e8:	2303      	movs	r3, #3
 80030ea:	b570      	push	{r4, r5, r6, lr}
 80030ec:	1ccd      	adds	r5, r1, #3
 80030ee:	439d      	bics	r5, r3
 80030f0:	3508      	adds	r5, #8
 80030f2:	0006      	movs	r6, r0
 80030f4:	2d0c      	cmp	r5, #12
 80030f6:	d21e      	bcs.n	8003136 <_malloc_r+0x4e>
 80030f8:	250c      	movs	r5, #12
 80030fa:	42a9      	cmp	r1, r5
 80030fc:	d81d      	bhi.n	800313a <_malloc_r+0x52>
 80030fe:	0030      	movs	r0, r6
 8003100:	f000 fbcb 	bl	800389a <__malloc_lock>
 8003104:	4a25      	ldr	r2, [pc, #148]	; (800319c <_malloc_r+0xb4>)
 8003106:	6814      	ldr	r4, [r2, #0]
 8003108:	0021      	movs	r1, r4
 800310a:	2900      	cmp	r1, #0
 800310c:	d119      	bne.n	8003142 <_malloc_r+0x5a>
 800310e:	4c24      	ldr	r4, [pc, #144]	; (80031a0 <_malloc_r+0xb8>)
 8003110:	6823      	ldr	r3, [r4, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d103      	bne.n	800311e <_malloc_r+0x36>
 8003116:	0030      	movs	r0, r6
 8003118:	f000 faf8 	bl	800370c <_sbrk_r>
 800311c:	6020      	str	r0, [r4, #0]
 800311e:	0029      	movs	r1, r5
 8003120:	0030      	movs	r0, r6
 8003122:	f000 faf3 	bl	800370c <_sbrk_r>
 8003126:	1c43      	adds	r3, r0, #1
 8003128:	d12b      	bne.n	8003182 <_malloc_r+0x9a>
 800312a:	230c      	movs	r3, #12
 800312c:	0030      	movs	r0, r6
 800312e:	6033      	str	r3, [r6, #0]
 8003130:	f000 fbb4 	bl	800389c <__malloc_unlock>
 8003134:	e003      	b.n	800313e <_malloc_r+0x56>
 8003136:	2d00      	cmp	r5, #0
 8003138:	dadf      	bge.n	80030fa <_malloc_r+0x12>
 800313a:	230c      	movs	r3, #12
 800313c:	6033      	str	r3, [r6, #0]
 800313e:	2000      	movs	r0, #0
 8003140:	bd70      	pop	{r4, r5, r6, pc}
 8003142:	680b      	ldr	r3, [r1, #0]
 8003144:	1b5b      	subs	r3, r3, r5
 8003146:	d419      	bmi.n	800317c <_malloc_r+0x94>
 8003148:	2b0b      	cmp	r3, #11
 800314a:	d903      	bls.n	8003154 <_malloc_r+0x6c>
 800314c:	600b      	str	r3, [r1, #0]
 800314e:	18cc      	adds	r4, r1, r3
 8003150:	6025      	str	r5, [r4, #0]
 8003152:	e003      	b.n	800315c <_malloc_r+0x74>
 8003154:	684b      	ldr	r3, [r1, #4]
 8003156:	428c      	cmp	r4, r1
 8003158:	d10d      	bne.n	8003176 <_malloc_r+0x8e>
 800315a:	6013      	str	r3, [r2, #0]
 800315c:	0030      	movs	r0, r6
 800315e:	f000 fb9d 	bl	800389c <__malloc_unlock>
 8003162:	0020      	movs	r0, r4
 8003164:	2207      	movs	r2, #7
 8003166:	300b      	adds	r0, #11
 8003168:	1d23      	adds	r3, r4, #4
 800316a:	4390      	bics	r0, r2
 800316c:	1ac3      	subs	r3, r0, r3
 800316e:	d0e7      	beq.n	8003140 <_malloc_r+0x58>
 8003170:	425a      	negs	r2, r3
 8003172:	50e2      	str	r2, [r4, r3]
 8003174:	e7e4      	b.n	8003140 <_malloc_r+0x58>
 8003176:	6063      	str	r3, [r4, #4]
 8003178:	000c      	movs	r4, r1
 800317a:	e7ef      	b.n	800315c <_malloc_r+0x74>
 800317c:	000c      	movs	r4, r1
 800317e:	6849      	ldr	r1, [r1, #4]
 8003180:	e7c3      	b.n	800310a <_malloc_r+0x22>
 8003182:	2303      	movs	r3, #3
 8003184:	1cc4      	adds	r4, r0, #3
 8003186:	439c      	bics	r4, r3
 8003188:	42a0      	cmp	r0, r4
 800318a:	d0e1      	beq.n	8003150 <_malloc_r+0x68>
 800318c:	1a21      	subs	r1, r4, r0
 800318e:	0030      	movs	r0, r6
 8003190:	f000 fabc 	bl	800370c <_sbrk_r>
 8003194:	1c43      	adds	r3, r0, #1
 8003196:	d1db      	bne.n	8003150 <_malloc_r+0x68>
 8003198:	e7c7      	b.n	800312a <_malloc_r+0x42>
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	20000098 	.word	0x20000098
 80031a0:	2000009c 	.word	0x2000009c

080031a4 <__sfputc_r>:
 80031a4:	6893      	ldr	r3, [r2, #8]
 80031a6:	b510      	push	{r4, lr}
 80031a8:	3b01      	subs	r3, #1
 80031aa:	6093      	str	r3, [r2, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	da04      	bge.n	80031ba <__sfputc_r+0x16>
 80031b0:	6994      	ldr	r4, [r2, #24]
 80031b2:	42a3      	cmp	r3, r4
 80031b4:	db07      	blt.n	80031c6 <__sfputc_r+0x22>
 80031b6:	290a      	cmp	r1, #10
 80031b8:	d005      	beq.n	80031c6 <__sfputc_r+0x22>
 80031ba:	6813      	ldr	r3, [r2, #0]
 80031bc:	1c58      	adds	r0, r3, #1
 80031be:	6010      	str	r0, [r2, #0]
 80031c0:	7019      	strb	r1, [r3, #0]
 80031c2:	0008      	movs	r0, r1
 80031c4:	bd10      	pop	{r4, pc}
 80031c6:	f7ff fc81 	bl	8002acc <__swbuf_r>
 80031ca:	0001      	movs	r1, r0
 80031cc:	e7f9      	b.n	80031c2 <__sfputc_r+0x1e>

080031ce <__sfputs_r>:
 80031ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031d0:	0006      	movs	r6, r0
 80031d2:	000f      	movs	r7, r1
 80031d4:	0014      	movs	r4, r2
 80031d6:	18d5      	adds	r5, r2, r3
 80031d8:	42ac      	cmp	r4, r5
 80031da:	d101      	bne.n	80031e0 <__sfputs_r+0x12>
 80031dc:	2000      	movs	r0, #0
 80031de:	e007      	b.n	80031f0 <__sfputs_r+0x22>
 80031e0:	7821      	ldrb	r1, [r4, #0]
 80031e2:	003a      	movs	r2, r7
 80031e4:	0030      	movs	r0, r6
 80031e6:	f7ff ffdd 	bl	80031a4 <__sfputc_r>
 80031ea:	3401      	adds	r4, #1
 80031ec:	1c43      	adds	r3, r0, #1
 80031ee:	d1f3      	bne.n	80031d8 <__sfputs_r+0xa>
 80031f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080031f4 <_vfiprintf_r>:
 80031f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031f6:	b0a1      	sub	sp, #132	; 0x84
 80031f8:	9003      	str	r0, [sp, #12]
 80031fa:	000f      	movs	r7, r1
 80031fc:	0016      	movs	r6, r2
 80031fe:	001d      	movs	r5, r3
 8003200:	2800      	cmp	r0, #0
 8003202:	d005      	beq.n	8003210 <_vfiprintf_r+0x1c>
 8003204:	6983      	ldr	r3, [r0, #24]
 8003206:	9305      	str	r3, [sp, #20]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d101      	bne.n	8003210 <_vfiprintf_r+0x1c>
 800320c:	f7ff fe22 	bl	8002e54 <__sinit>
 8003210:	4b7b      	ldr	r3, [pc, #492]	; (8003400 <_vfiprintf_r+0x20c>)
 8003212:	429f      	cmp	r7, r3
 8003214:	d15c      	bne.n	80032d0 <_vfiprintf_r+0xdc>
 8003216:	9b03      	ldr	r3, [sp, #12]
 8003218:	685f      	ldr	r7, [r3, #4]
 800321a:	89bb      	ldrh	r3, [r7, #12]
 800321c:	071b      	lsls	r3, r3, #28
 800321e:	d563      	bpl.n	80032e8 <_vfiprintf_r+0xf4>
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d060      	beq.n	80032e8 <_vfiprintf_r+0xf4>
 8003226:	2300      	movs	r3, #0
 8003228:	ac08      	add	r4, sp, #32
 800322a:	6163      	str	r3, [r4, #20]
 800322c:	3320      	adds	r3, #32
 800322e:	7663      	strb	r3, [r4, #25]
 8003230:	3310      	adds	r3, #16
 8003232:	76a3      	strb	r3, [r4, #26]
 8003234:	9507      	str	r5, [sp, #28]
 8003236:	0035      	movs	r5, r6
 8003238:	782b      	ldrb	r3, [r5, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <_vfiprintf_r+0x4e>
 800323e:	2b25      	cmp	r3, #37	; 0x25
 8003240:	d15c      	bne.n	80032fc <_vfiprintf_r+0x108>
 8003242:	1bab      	subs	r3, r5, r6
 8003244:	9305      	str	r3, [sp, #20]
 8003246:	d00c      	beq.n	8003262 <_vfiprintf_r+0x6e>
 8003248:	0032      	movs	r2, r6
 800324a:	0039      	movs	r1, r7
 800324c:	9803      	ldr	r0, [sp, #12]
 800324e:	f7ff ffbe 	bl	80031ce <__sfputs_r>
 8003252:	1c43      	adds	r3, r0, #1
 8003254:	d100      	bne.n	8003258 <_vfiprintf_r+0x64>
 8003256:	e0c4      	b.n	80033e2 <_vfiprintf_r+0x1ee>
 8003258:	6962      	ldr	r2, [r4, #20]
 800325a:	9b05      	ldr	r3, [sp, #20]
 800325c:	4694      	mov	ip, r2
 800325e:	4463      	add	r3, ip
 8003260:	6163      	str	r3, [r4, #20]
 8003262:	782b      	ldrb	r3, [r5, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d100      	bne.n	800326a <_vfiprintf_r+0x76>
 8003268:	e0bb      	b.n	80033e2 <_vfiprintf_r+0x1ee>
 800326a:	2201      	movs	r2, #1
 800326c:	2300      	movs	r3, #0
 800326e:	4252      	negs	r2, r2
 8003270:	6062      	str	r2, [r4, #4]
 8003272:	a904      	add	r1, sp, #16
 8003274:	3254      	adds	r2, #84	; 0x54
 8003276:	1852      	adds	r2, r2, r1
 8003278:	1c6e      	adds	r6, r5, #1
 800327a:	6023      	str	r3, [r4, #0]
 800327c:	60e3      	str	r3, [r4, #12]
 800327e:	60a3      	str	r3, [r4, #8]
 8003280:	7013      	strb	r3, [r2, #0]
 8003282:	65a3      	str	r3, [r4, #88]	; 0x58
 8003284:	7831      	ldrb	r1, [r6, #0]
 8003286:	2205      	movs	r2, #5
 8003288:	485e      	ldr	r0, [pc, #376]	; (8003404 <_vfiprintf_r+0x210>)
 800328a:	f000 fafb 	bl	8003884 <memchr>
 800328e:	1c75      	adds	r5, r6, #1
 8003290:	2800      	cmp	r0, #0
 8003292:	d135      	bne.n	8003300 <_vfiprintf_r+0x10c>
 8003294:	6822      	ldr	r2, [r4, #0]
 8003296:	06d3      	lsls	r3, r2, #27
 8003298:	d504      	bpl.n	80032a4 <_vfiprintf_r+0xb0>
 800329a:	2353      	movs	r3, #83	; 0x53
 800329c:	a904      	add	r1, sp, #16
 800329e:	185b      	adds	r3, r3, r1
 80032a0:	2120      	movs	r1, #32
 80032a2:	7019      	strb	r1, [r3, #0]
 80032a4:	0713      	lsls	r3, r2, #28
 80032a6:	d504      	bpl.n	80032b2 <_vfiprintf_r+0xbe>
 80032a8:	2353      	movs	r3, #83	; 0x53
 80032aa:	a904      	add	r1, sp, #16
 80032ac:	185b      	adds	r3, r3, r1
 80032ae:	212b      	movs	r1, #43	; 0x2b
 80032b0:	7019      	strb	r1, [r3, #0]
 80032b2:	7833      	ldrb	r3, [r6, #0]
 80032b4:	2b2a      	cmp	r3, #42	; 0x2a
 80032b6:	d02c      	beq.n	8003312 <_vfiprintf_r+0x11e>
 80032b8:	0035      	movs	r5, r6
 80032ba:	2100      	movs	r1, #0
 80032bc:	200a      	movs	r0, #10
 80032be:	68e3      	ldr	r3, [r4, #12]
 80032c0:	782a      	ldrb	r2, [r5, #0]
 80032c2:	1c6e      	adds	r6, r5, #1
 80032c4:	3a30      	subs	r2, #48	; 0x30
 80032c6:	2a09      	cmp	r2, #9
 80032c8:	d964      	bls.n	8003394 <_vfiprintf_r+0x1a0>
 80032ca:	2900      	cmp	r1, #0
 80032cc:	d02e      	beq.n	800332c <_vfiprintf_r+0x138>
 80032ce:	e026      	b.n	800331e <_vfiprintf_r+0x12a>
 80032d0:	4b4d      	ldr	r3, [pc, #308]	; (8003408 <_vfiprintf_r+0x214>)
 80032d2:	429f      	cmp	r7, r3
 80032d4:	d102      	bne.n	80032dc <_vfiprintf_r+0xe8>
 80032d6:	9b03      	ldr	r3, [sp, #12]
 80032d8:	689f      	ldr	r7, [r3, #8]
 80032da:	e79e      	b.n	800321a <_vfiprintf_r+0x26>
 80032dc:	4b4b      	ldr	r3, [pc, #300]	; (800340c <_vfiprintf_r+0x218>)
 80032de:	429f      	cmp	r7, r3
 80032e0:	d19b      	bne.n	800321a <_vfiprintf_r+0x26>
 80032e2:	9b03      	ldr	r3, [sp, #12]
 80032e4:	68df      	ldr	r7, [r3, #12]
 80032e6:	e798      	b.n	800321a <_vfiprintf_r+0x26>
 80032e8:	0039      	movs	r1, r7
 80032ea:	9803      	ldr	r0, [sp, #12]
 80032ec:	f7ff fc44 	bl	8002b78 <__swsetup_r>
 80032f0:	2800      	cmp	r0, #0
 80032f2:	d098      	beq.n	8003226 <_vfiprintf_r+0x32>
 80032f4:	2001      	movs	r0, #1
 80032f6:	4240      	negs	r0, r0
 80032f8:	b021      	add	sp, #132	; 0x84
 80032fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032fc:	3501      	adds	r5, #1
 80032fe:	e79b      	b.n	8003238 <_vfiprintf_r+0x44>
 8003300:	4b40      	ldr	r3, [pc, #256]	; (8003404 <_vfiprintf_r+0x210>)
 8003302:	6822      	ldr	r2, [r4, #0]
 8003304:	1ac0      	subs	r0, r0, r3
 8003306:	2301      	movs	r3, #1
 8003308:	4083      	lsls	r3, r0
 800330a:	4313      	orrs	r3, r2
 800330c:	6023      	str	r3, [r4, #0]
 800330e:	002e      	movs	r6, r5
 8003310:	e7b8      	b.n	8003284 <_vfiprintf_r+0x90>
 8003312:	9b07      	ldr	r3, [sp, #28]
 8003314:	1d19      	adds	r1, r3, #4
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	9107      	str	r1, [sp, #28]
 800331a:	2b00      	cmp	r3, #0
 800331c:	db01      	blt.n	8003322 <_vfiprintf_r+0x12e>
 800331e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003320:	e004      	b.n	800332c <_vfiprintf_r+0x138>
 8003322:	425b      	negs	r3, r3
 8003324:	60e3      	str	r3, [r4, #12]
 8003326:	2302      	movs	r3, #2
 8003328:	4313      	orrs	r3, r2
 800332a:	6023      	str	r3, [r4, #0]
 800332c:	782b      	ldrb	r3, [r5, #0]
 800332e:	2b2e      	cmp	r3, #46	; 0x2e
 8003330:	d10a      	bne.n	8003348 <_vfiprintf_r+0x154>
 8003332:	786b      	ldrb	r3, [r5, #1]
 8003334:	2b2a      	cmp	r3, #42	; 0x2a
 8003336:	d135      	bne.n	80033a4 <_vfiprintf_r+0x1b0>
 8003338:	9b07      	ldr	r3, [sp, #28]
 800333a:	3502      	adds	r5, #2
 800333c:	1d1a      	adds	r2, r3, #4
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	9207      	str	r2, [sp, #28]
 8003342:	2b00      	cmp	r3, #0
 8003344:	db2b      	blt.n	800339e <_vfiprintf_r+0x1aa>
 8003346:	9309      	str	r3, [sp, #36]	; 0x24
 8003348:	4e31      	ldr	r6, [pc, #196]	; (8003410 <_vfiprintf_r+0x21c>)
 800334a:	7829      	ldrb	r1, [r5, #0]
 800334c:	2203      	movs	r2, #3
 800334e:	0030      	movs	r0, r6
 8003350:	f000 fa98 	bl	8003884 <memchr>
 8003354:	2800      	cmp	r0, #0
 8003356:	d006      	beq.n	8003366 <_vfiprintf_r+0x172>
 8003358:	2340      	movs	r3, #64	; 0x40
 800335a:	1b80      	subs	r0, r0, r6
 800335c:	4083      	lsls	r3, r0
 800335e:	6822      	ldr	r2, [r4, #0]
 8003360:	3501      	adds	r5, #1
 8003362:	4313      	orrs	r3, r2
 8003364:	6023      	str	r3, [r4, #0]
 8003366:	7829      	ldrb	r1, [r5, #0]
 8003368:	2206      	movs	r2, #6
 800336a:	482a      	ldr	r0, [pc, #168]	; (8003414 <_vfiprintf_r+0x220>)
 800336c:	1c6e      	adds	r6, r5, #1
 800336e:	7621      	strb	r1, [r4, #24]
 8003370:	f000 fa88 	bl	8003884 <memchr>
 8003374:	2800      	cmp	r0, #0
 8003376:	d03a      	beq.n	80033ee <_vfiprintf_r+0x1fa>
 8003378:	4b27      	ldr	r3, [pc, #156]	; (8003418 <_vfiprintf_r+0x224>)
 800337a:	2b00      	cmp	r3, #0
 800337c:	d125      	bne.n	80033ca <_vfiprintf_r+0x1d6>
 800337e:	2207      	movs	r2, #7
 8003380:	9b07      	ldr	r3, [sp, #28]
 8003382:	3307      	adds	r3, #7
 8003384:	4393      	bics	r3, r2
 8003386:	3308      	adds	r3, #8
 8003388:	9307      	str	r3, [sp, #28]
 800338a:	6963      	ldr	r3, [r4, #20]
 800338c:	9a04      	ldr	r2, [sp, #16]
 800338e:	189b      	adds	r3, r3, r2
 8003390:	6163      	str	r3, [r4, #20]
 8003392:	e750      	b.n	8003236 <_vfiprintf_r+0x42>
 8003394:	4343      	muls	r3, r0
 8003396:	2101      	movs	r1, #1
 8003398:	189b      	adds	r3, r3, r2
 800339a:	0035      	movs	r5, r6
 800339c:	e790      	b.n	80032c0 <_vfiprintf_r+0xcc>
 800339e:	2301      	movs	r3, #1
 80033a0:	425b      	negs	r3, r3
 80033a2:	e7d0      	b.n	8003346 <_vfiprintf_r+0x152>
 80033a4:	2300      	movs	r3, #0
 80033a6:	200a      	movs	r0, #10
 80033a8:	001a      	movs	r2, r3
 80033aa:	3501      	adds	r5, #1
 80033ac:	6063      	str	r3, [r4, #4]
 80033ae:	7829      	ldrb	r1, [r5, #0]
 80033b0:	1c6e      	adds	r6, r5, #1
 80033b2:	3930      	subs	r1, #48	; 0x30
 80033b4:	2909      	cmp	r1, #9
 80033b6:	d903      	bls.n	80033c0 <_vfiprintf_r+0x1cc>
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d0c5      	beq.n	8003348 <_vfiprintf_r+0x154>
 80033bc:	9209      	str	r2, [sp, #36]	; 0x24
 80033be:	e7c3      	b.n	8003348 <_vfiprintf_r+0x154>
 80033c0:	4342      	muls	r2, r0
 80033c2:	2301      	movs	r3, #1
 80033c4:	1852      	adds	r2, r2, r1
 80033c6:	0035      	movs	r5, r6
 80033c8:	e7f1      	b.n	80033ae <_vfiprintf_r+0x1ba>
 80033ca:	ab07      	add	r3, sp, #28
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	003a      	movs	r2, r7
 80033d0:	4b12      	ldr	r3, [pc, #72]	; (800341c <_vfiprintf_r+0x228>)
 80033d2:	0021      	movs	r1, r4
 80033d4:	9803      	ldr	r0, [sp, #12]
 80033d6:	e000      	b.n	80033da <_vfiprintf_r+0x1e6>
 80033d8:	bf00      	nop
 80033da:	9004      	str	r0, [sp, #16]
 80033dc:	9b04      	ldr	r3, [sp, #16]
 80033de:	3301      	adds	r3, #1
 80033e0:	d1d3      	bne.n	800338a <_vfiprintf_r+0x196>
 80033e2:	89bb      	ldrh	r3, [r7, #12]
 80033e4:	065b      	lsls	r3, r3, #25
 80033e6:	d500      	bpl.n	80033ea <_vfiprintf_r+0x1f6>
 80033e8:	e784      	b.n	80032f4 <_vfiprintf_r+0x100>
 80033ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 80033ec:	e784      	b.n	80032f8 <_vfiprintf_r+0x104>
 80033ee:	ab07      	add	r3, sp, #28
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	003a      	movs	r2, r7
 80033f4:	4b09      	ldr	r3, [pc, #36]	; (800341c <_vfiprintf_r+0x228>)
 80033f6:	0021      	movs	r1, r4
 80033f8:	9803      	ldr	r0, [sp, #12]
 80033fa:	f000 f87f 	bl	80034fc <_printf_i>
 80033fe:	e7ec      	b.n	80033da <_vfiprintf_r+0x1e6>
 8003400:	080039ac 	.word	0x080039ac
 8003404:	080039ec 	.word	0x080039ec
 8003408:	080039cc 	.word	0x080039cc
 800340c:	0800398c 	.word	0x0800398c
 8003410:	080039f2 	.word	0x080039f2
 8003414:	080039f6 	.word	0x080039f6
 8003418:	00000000 	.word	0x00000000
 800341c:	080031cf 	.word	0x080031cf

08003420 <_printf_common>:
 8003420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003422:	0015      	movs	r5, r2
 8003424:	9301      	str	r3, [sp, #4]
 8003426:	688a      	ldr	r2, [r1, #8]
 8003428:	690b      	ldr	r3, [r1, #16]
 800342a:	9000      	str	r0, [sp, #0]
 800342c:	000c      	movs	r4, r1
 800342e:	4293      	cmp	r3, r2
 8003430:	da00      	bge.n	8003434 <_printf_common+0x14>
 8003432:	0013      	movs	r3, r2
 8003434:	0022      	movs	r2, r4
 8003436:	602b      	str	r3, [r5, #0]
 8003438:	3243      	adds	r2, #67	; 0x43
 800343a:	7812      	ldrb	r2, [r2, #0]
 800343c:	2a00      	cmp	r2, #0
 800343e:	d001      	beq.n	8003444 <_printf_common+0x24>
 8003440:	3301      	adds	r3, #1
 8003442:	602b      	str	r3, [r5, #0]
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	069b      	lsls	r3, r3, #26
 8003448:	d502      	bpl.n	8003450 <_printf_common+0x30>
 800344a:	682b      	ldr	r3, [r5, #0]
 800344c:	3302      	adds	r3, #2
 800344e:	602b      	str	r3, [r5, #0]
 8003450:	2706      	movs	r7, #6
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	401f      	ands	r7, r3
 8003456:	d027      	beq.n	80034a8 <_printf_common+0x88>
 8003458:	0023      	movs	r3, r4
 800345a:	3343      	adds	r3, #67	; 0x43
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	1e5a      	subs	r2, r3, #1
 8003460:	4193      	sbcs	r3, r2
 8003462:	6822      	ldr	r2, [r4, #0]
 8003464:	0692      	lsls	r2, r2, #26
 8003466:	d430      	bmi.n	80034ca <_printf_common+0xaa>
 8003468:	0022      	movs	r2, r4
 800346a:	9901      	ldr	r1, [sp, #4]
 800346c:	3243      	adds	r2, #67	; 0x43
 800346e:	9800      	ldr	r0, [sp, #0]
 8003470:	9e08      	ldr	r6, [sp, #32]
 8003472:	47b0      	blx	r6
 8003474:	1c43      	adds	r3, r0, #1
 8003476:	d025      	beq.n	80034c4 <_printf_common+0xa4>
 8003478:	2306      	movs	r3, #6
 800347a:	6820      	ldr	r0, [r4, #0]
 800347c:	682a      	ldr	r2, [r5, #0]
 800347e:	68e1      	ldr	r1, [r4, #12]
 8003480:	4003      	ands	r3, r0
 8003482:	2500      	movs	r5, #0
 8003484:	2b04      	cmp	r3, #4
 8003486:	d103      	bne.n	8003490 <_printf_common+0x70>
 8003488:	1a8d      	subs	r5, r1, r2
 800348a:	43eb      	mvns	r3, r5
 800348c:	17db      	asrs	r3, r3, #31
 800348e:	401d      	ands	r5, r3
 8003490:	68a3      	ldr	r3, [r4, #8]
 8003492:	6922      	ldr	r2, [r4, #16]
 8003494:	4293      	cmp	r3, r2
 8003496:	dd01      	ble.n	800349c <_printf_common+0x7c>
 8003498:	1a9b      	subs	r3, r3, r2
 800349a:	18ed      	adds	r5, r5, r3
 800349c:	2700      	movs	r7, #0
 800349e:	42bd      	cmp	r5, r7
 80034a0:	d120      	bne.n	80034e4 <_printf_common+0xc4>
 80034a2:	2000      	movs	r0, #0
 80034a4:	e010      	b.n	80034c8 <_printf_common+0xa8>
 80034a6:	3701      	adds	r7, #1
 80034a8:	68e3      	ldr	r3, [r4, #12]
 80034aa:	682a      	ldr	r2, [r5, #0]
 80034ac:	1a9b      	subs	r3, r3, r2
 80034ae:	42bb      	cmp	r3, r7
 80034b0:	ddd2      	ble.n	8003458 <_printf_common+0x38>
 80034b2:	0022      	movs	r2, r4
 80034b4:	2301      	movs	r3, #1
 80034b6:	3219      	adds	r2, #25
 80034b8:	9901      	ldr	r1, [sp, #4]
 80034ba:	9800      	ldr	r0, [sp, #0]
 80034bc:	9e08      	ldr	r6, [sp, #32]
 80034be:	47b0      	blx	r6
 80034c0:	1c43      	adds	r3, r0, #1
 80034c2:	d1f0      	bne.n	80034a6 <_printf_common+0x86>
 80034c4:	2001      	movs	r0, #1
 80034c6:	4240      	negs	r0, r0
 80034c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80034ca:	2030      	movs	r0, #48	; 0x30
 80034cc:	18e1      	adds	r1, r4, r3
 80034ce:	3143      	adds	r1, #67	; 0x43
 80034d0:	7008      	strb	r0, [r1, #0]
 80034d2:	0021      	movs	r1, r4
 80034d4:	1c5a      	adds	r2, r3, #1
 80034d6:	3145      	adds	r1, #69	; 0x45
 80034d8:	7809      	ldrb	r1, [r1, #0]
 80034da:	18a2      	adds	r2, r4, r2
 80034dc:	3243      	adds	r2, #67	; 0x43
 80034de:	3302      	adds	r3, #2
 80034e0:	7011      	strb	r1, [r2, #0]
 80034e2:	e7c1      	b.n	8003468 <_printf_common+0x48>
 80034e4:	0022      	movs	r2, r4
 80034e6:	2301      	movs	r3, #1
 80034e8:	321a      	adds	r2, #26
 80034ea:	9901      	ldr	r1, [sp, #4]
 80034ec:	9800      	ldr	r0, [sp, #0]
 80034ee:	9e08      	ldr	r6, [sp, #32]
 80034f0:	47b0      	blx	r6
 80034f2:	1c43      	adds	r3, r0, #1
 80034f4:	d0e6      	beq.n	80034c4 <_printf_common+0xa4>
 80034f6:	3701      	adds	r7, #1
 80034f8:	e7d1      	b.n	800349e <_printf_common+0x7e>
	...

080034fc <_printf_i>:
 80034fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034fe:	b089      	sub	sp, #36	; 0x24
 8003500:	9204      	str	r2, [sp, #16]
 8003502:	000a      	movs	r2, r1
 8003504:	3243      	adds	r2, #67	; 0x43
 8003506:	9305      	str	r3, [sp, #20]
 8003508:	9003      	str	r0, [sp, #12]
 800350a:	9202      	str	r2, [sp, #8]
 800350c:	7e0a      	ldrb	r2, [r1, #24]
 800350e:	000c      	movs	r4, r1
 8003510:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003512:	2a6e      	cmp	r2, #110	; 0x6e
 8003514:	d100      	bne.n	8003518 <_printf_i+0x1c>
 8003516:	e086      	b.n	8003626 <_printf_i+0x12a>
 8003518:	d81f      	bhi.n	800355a <_printf_i+0x5e>
 800351a:	2a63      	cmp	r2, #99	; 0x63
 800351c:	d033      	beq.n	8003586 <_printf_i+0x8a>
 800351e:	d808      	bhi.n	8003532 <_printf_i+0x36>
 8003520:	2a00      	cmp	r2, #0
 8003522:	d100      	bne.n	8003526 <_printf_i+0x2a>
 8003524:	e08c      	b.n	8003640 <_printf_i+0x144>
 8003526:	2a58      	cmp	r2, #88	; 0x58
 8003528:	d04d      	beq.n	80035c6 <_printf_i+0xca>
 800352a:	0025      	movs	r5, r4
 800352c:	3542      	adds	r5, #66	; 0x42
 800352e:	702a      	strb	r2, [r5, #0]
 8003530:	e030      	b.n	8003594 <_printf_i+0x98>
 8003532:	2a64      	cmp	r2, #100	; 0x64
 8003534:	d001      	beq.n	800353a <_printf_i+0x3e>
 8003536:	2a69      	cmp	r2, #105	; 0x69
 8003538:	d1f7      	bne.n	800352a <_printf_i+0x2e>
 800353a:	6819      	ldr	r1, [r3, #0]
 800353c:	6825      	ldr	r5, [r4, #0]
 800353e:	1d0a      	adds	r2, r1, #4
 8003540:	0628      	lsls	r0, r5, #24
 8003542:	d529      	bpl.n	8003598 <_printf_i+0x9c>
 8003544:	6808      	ldr	r0, [r1, #0]
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	2800      	cmp	r0, #0
 800354a:	da03      	bge.n	8003554 <_printf_i+0x58>
 800354c:	232d      	movs	r3, #45	; 0x2d
 800354e:	9a02      	ldr	r2, [sp, #8]
 8003550:	4240      	negs	r0, r0
 8003552:	7013      	strb	r3, [r2, #0]
 8003554:	4e6b      	ldr	r6, [pc, #428]	; (8003704 <_printf_i+0x208>)
 8003556:	270a      	movs	r7, #10
 8003558:	e04f      	b.n	80035fa <_printf_i+0xfe>
 800355a:	2a73      	cmp	r2, #115	; 0x73
 800355c:	d074      	beq.n	8003648 <_printf_i+0x14c>
 800355e:	d808      	bhi.n	8003572 <_printf_i+0x76>
 8003560:	2a6f      	cmp	r2, #111	; 0x6f
 8003562:	d01f      	beq.n	80035a4 <_printf_i+0xa8>
 8003564:	2a70      	cmp	r2, #112	; 0x70
 8003566:	d1e0      	bne.n	800352a <_printf_i+0x2e>
 8003568:	2220      	movs	r2, #32
 800356a:	6809      	ldr	r1, [r1, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	6022      	str	r2, [r4, #0]
 8003570:	e003      	b.n	800357a <_printf_i+0x7e>
 8003572:	2a75      	cmp	r2, #117	; 0x75
 8003574:	d016      	beq.n	80035a4 <_printf_i+0xa8>
 8003576:	2a78      	cmp	r2, #120	; 0x78
 8003578:	d1d7      	bne.n	800352a <_printf_i+0x2e>
 800357a:	0022      	movs	r2, r4
 800357c:	2178      	movs	r1, #120	; 0x78
 800357e:	3245      	adds	r2, #69	; 0x45
 8003580:	7011      	strb	r1, [r2, #0]
 8003582:	4e61      	ldr	r6, [pc, #388]	; (8003708 <_printf_i+0x20c>)
 8003584:	e022      	b.n	80035cc <_printf_i+0xd0>
 8003586:	0025      	movs	r5, r4
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	3542      	adds	r5, #66	; 0x42
 800358c:	1d11      	adds	r1, r2, #4
 800358e:	6019      	str	r1, [r3, #0]
 8003590:	6813      	ldr	r3, [r2, #0]
 8003592:	702b      	strb	r3, [r5, #0]
 8003594:	2301      	movs	r3, #1
 8003596:	e065      	b.n	8003664 <_printf_i+0x168>
 8003598:	6808      	ldr	r0, [r1, #0]
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	0669      	lsls	r1, r5, #25
 800359e:	d5d3      	bpl.n	8003548 <_printf_i+0x4c>
 80035a0:	b200      	sxth	r0, r0
 80035a2:	e7d1      	b.n	8003548 <_printf_i+0x4c>
 80035a4:	6819      	ldr	r1, [r3, #0]
 80035a6:	6825      	ldr	r5, [r4, #0]
 80035a8:	1d08      	adds	r0, r1, #4
 80035aa:	6018      	str	r0, [r3, #0]
 80035ac:	6808      	ldr	r0, [r1, #0]
 80035ae:	062e      	lsls	r6, r5, #24
 80035b0:	d505      	bpl.n	80035be <_printf_i+0xc2>
 80035b2:	4e54      	ldr	r6, [pc, #336]	; (8003704 <_printf_i+0x208>)
 80035b4:	2708      	movs	r7, #8
 80035b6:	2a6f      	cmp	r2, #111	; 0x6f
 80035b8:	d01b      	beq.n	80035f2 <_printf_i+0xf6>
 80035ba:	270a      	movs	r7, #10
 80035bc:	e019      	b.n	80035f2 <_printf_i+0xf6>
 80035be:	066d      	lsls	r5, r5, #25
 80035c0:	d5f7      	bpl.n	80035b2 <_printf_i+0xb6>
 80035c2:	b280      	uxth	r0, r0
 80035c4:	e7f5      	b.n	80035b2 <_printf_i+0xb6>
 80035c6:	3145      	adds	r1, #69	; 0x45
 80035c8:	4e4e      	ldr	r6, [pc, #312]	; (8003704 <_printf_i+0x208>)
 80035ca:	700a      	strb	r2, [r1, #0]
 80035cc:	6818      	ldr	r0, [r3, #0]
 80035ce:	6822      	ldr	r2, [r4, #0]
 80035d0:	1d01      	adds	r1, r0, #4
 80035d2:	6800      	ldr	r0, [r0, #0]
 80035d4:	6019      	str	r1, [r3, #0]
 80035d6:	0615      	lsls	r5, r2, #24
 80035d8:	d521      	bpl.n	800361e <_printf_i+0x122>
 80035da:	07d3      	lsls	r3, r2, #31
 80035dc:	d502      	bpl.n	80035e4 <_printf_i+0xe8>
 80035de:	2320      	movs	r3, #32
 80035e0:	431a      	orrs	r2, r3
 80035e2:	6022      	str	r2, [r4, #0]
 80035e4:	2710      	movs	r7, #16
 80035e6:	2800      	cmp	r0, #0
 80035e8:	d103      	bne.n	80035f2 <_printf_i+0xf6>
 80035ea:	2320      	movs	r3, #32
 80035ec:	6822      	ldr	r2, [r4, #0]
 80035ee:	439a      	bics	r2, r3
 80035f0:	6022      	str	r2, [r4, #0]
 80035f2:	0023      	movs	r3, r4
 80035f4:	2200      	movs	r2, #0
 80035f6:	3343      	adds	r3, #67	; 0x43
 80035f8:	701a      	strb	r2, [r3, #0]
 80035fa:	6863      	ldr	r3, [r4, #4]
 80035fc:	60a3      	str	r3, [r4, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	db58      	blt.n	80036b4 <_printf_i+0x1b8>
 8003602:	2204      	movs	r2, #4
 8003604:	6821      	ldr	r1, [r4, #0]
 8003606:	4391      	bics	r1, r2
 8003608:	6021      	str	r1, [r4, #0]
 800360a:	2800      	cmp	r0, #0
 800360c:	d154      	bne.n	80036b8 <_printf_i+0x1bc>
 800360e:	9d02      	ldr	r5, [sp, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d05a      	beq.n	80036ca <_printf_i+0x1ce>
 8003614:	0025      	movs	r5, r4
 8003616:	7833      	ldrb	r3, [r6, #0]
 8003618:	3542      	adds	r5, #66	; 0x42
 800361a:	702b      	strb	r3, [r5, #0]
 800361c:	e055      	b.n	80036ca <_printf_i+0x1ce>
 800361e:	0655      	lsls	r5, r2, #25
 8003620:	d5db      	bpl.n	80035da <_printf_i+0xde>
 8003622:	b280      	uxth	r0, r0
 8003624:	e7d9      	b.n	80035da <_printf_i+0xde>
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	680d      	ldr	r5, [r1, #0]
 800362a:	1d10      	adds	r0, r2, #4
 800362c:	6949      	ldr	r1, [r1, #20]
 800362e:	6018      	str	r0, [r3, #0]
 8003630:	6813      	ldr	r3, [r2, #0]
 8003632:	062e      	lsls	r6, r5, #24
 8003634:	d501      	bpl.n	800363a <_printf_i+0x13e>
 8003636:	6019      	str	r1, [r3, #0]
 8003638:	e002      	b.n	8003640 <_printf_i+0x144>
 800363a:	066d      	lsls	r5, r5, #25
 800363c:	d5fb      	bpl.n	8003636 <_printf_i+0x13a>
 800363e:	8019      	strh	r1, [r3, #0]
 8003640:	2300      	movs	r3, #0
 8003642:	9d02      	ldr	r5, [sp, #8]
 8003644:	6123      	str	r3, [r4, #16]
 8003646:	e04f      	b.n	80036e8 <_printf_i+0x1ec>
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	1d11      	adds	r1, r2, #4
 800364c:	6019      	str	r1, [r3, #0]
 800364e:	6815      	ldr	r5, [r2, #0]
 8003650:	2100      	movs	r1, #0
 8003652:	6862      	ldr	r2, [r4, #4]
 8003654:	0028      	movs	r0, r5
 8003656:	f000 f915 	bl	8003884 <memchr>
 800365a:	2800      	cmp	r0, #0
 800365c:	d001      	beq.n	8003662 <_printf_i+0x166>
 800365e:	1b40      	subs	r0, r0, r5
 8003660:	6060      	str	r0, [r4, #4]
 8003662:	6863      	ldr	r3, [r4, #4]
 8003664:	6123      	str	r3, [r4, #16]
 8003666:	2300      	movs	r3, #0
 8003668:	9a02      	ldr	r2, [sp, #8]
 800366a:	7013      	strb	r3, [r2, #0]
 800366c:	e03c      	b.n	80036e8 <_printf_i+0x1ec>
 800366e:	6923      	ldr	r3, [r4, #16]
 8003670:	002a      	movs	r2, r5
 8003672:	9904      	ldr	r1, [sp, #16]
 8003674:	9803      	ldr	r0, [sp, #12]
 8003676:	9d05      	ldr	r5, [sp, #20]
 8003678:	47a8      	blx	r5
 800367a:	1c43      	adds	r3, r0, #1
 800367c:	d03e      	beq.n	80036fc <_printf_i+0x200>
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	079b      	lsls	r3, r3, #30
 8003682:	d415      	bmi.n	80036b0 <_printf_i+0x1b4>
 8003684:	9b07      	ldr	r3, [sp, #28]
 8003686:	68e0      	ldr	r0, [r4, #12]
 8003688:	4298      	cmp	r0, r3
 800368a:	da39      	bge.n	8003700 <_printf_i+0x204>
 800368c:	0018      	movs	r0, r3
 800368e:	e037      	b.n	8003700 <_printf_i+0x204>
 8003690:	0022      	movs	r2, r4
 8003692:	2301      	movs	r3, #1
 8003694:	3219      	adds	r2, #25
 8003696:	9904      	ldr	r1, [sp, #16]
 8003698:	9803      	ldr	r0, [sp, #12]
 800369a:	9e05      	ldr	r6, [sp, #20]
 800369c:	47b0      	blx	r6
 800369e:	1c43      	adds	r3, r0, #1
 80036a0:	d02c      	beq.n	80036fc <_printf_i+0x200>
 80036a2:	3501      	adds	r5, #1
 80036a4:	68e3      	ldr	r3, [r4, #12]
 80036a6:	9a07      	ldr	r2, [sp, #28]
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	42ab      	cmp	r3, r5
 80036ac:	dcf0      	bgt.n	8003690 <_printf_i+0x194>
 80036ae:	e7e9      	b.n	8003684 <_printf_i+0x188>
 80036b0:	2500      	movs	r5, #0
 80036b2:	e7f7      	b.n	80036a4 <_printf_i+0x1a8>
 80036b4:	2800      	cmp	r0, #0
 80036b6:	d0ad      	beq.n	8003614 <_printf_i+0x118>
 80036b8:	9d02      	ldr	r5, [sp, #8]
 80036ba:	0039      	movs	r1, r7
 80036bc:	f7fc fdaa 	bl	8000214 <__aeabi_uidivmod>
 80036c0:	5c73      	ldrb	r3, [r6, r1]
 80036c2:	3d01      	subs	r5, #1
 80036c4:	702b      	strb	r3, [r5, #0]
 80036c6:	2800      	cmp	r0, #0
 80036c8:	d1f7      	bne.n	80036ba <_printf_i+0x1be>
 80036ca:	2f08      	cmp	r7, #8
 80036cc:	d109      	bne.n	80036e2 <_printf_i+0x1e6>
 80036ce:	6823      	ldr	r3, [r4, #0]
 80036d0:	07db      	lsls	r3, r3, #31
 80036d2:	d506      	bpl.n	80036e2 <_printf_i+0x1e6>
 80036d4:	6863      	ldr	r3, [r4, #4]
 80036d6:	6922      	ldr	r2, [r4, #16]
 80036d8:	4293      	cmp	r3, r2
 80036da:	dc02      	bgt.n	80036e2 <_printf_i+0x1e6>
 80036dc:	2330      	movs	r3, #48	; 0x30
 80036de:	3d01      	subs	r5, #1
 80036e0:	702b      	strb	r3, [r5, #0]
 80036e2:	9b02      	ldr	r3, [sp, #8]
 80036e4:	1b5b      	subs	r3, r3, r5
 80036e6:	6123      	str	r3, [r4, #16]
 80036e8:	9b05      	ldr	r3, [sp, #20]
 80036ea:	aa07      	add	r2, sp, #28
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	0021      	movs	r1, r4
 80036f0:	9b04      	ldr	r3, [sp, #16]
 80036f2:	9803      	ldr	r0, [sp, #12]
 80036f4:	f7ff fe94 	bl	8003420 <_printf_common>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d1b8      	bne.n	800366e <_printf_i+0x172>
 80036fc:	2001      	movs	r0, #1
 80036fe:	4240      	negs	r0, r0
 8003700:	b009      	add	sp, #36	; 0x24
 8003702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003704:	080039fd 	.word	0x080039fd
 8003708:	08003a0e 	.word	0x08003a0e

0800370c <_sbrk_r>:
 800370c:	2300      	movs	r3, #0
 800370e:	b570      	push	{r4, r5, r6, lr}
 8003710:	4c06      	ldr	r4, [pc, #24]	; (800372c <_sbrk_r+0x20>)
 8003712:	0005      	movs	r5, r0
 8003714:	0008      	movs	r0, r1
 8003716:	6023      	str	r3, [r4, #0]
 8003718:	f7fd f986 	bl	8000a28 <_sbrk>
 800371c:	1c43      	adds	r3, r0, #1
 800371e:	d103      	bne.n	8003728 <_sbrk_r+0x1c>
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d000      	beq.n	8003728 <_sbrk_r+0x1c>
 8003726:	602b      	str	r3, [r5, #0]
 8003728:	bd70      	pop	{r4, r5, r6, pc}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	20000170 	.word	0x20000170

08003730 <__sread>:
 8003730:	b570      	push	{r4, r5, r6, lr}
 8003732:	000c      	movs	r4, r1
 8003734:	250e      	movs	r5, #14
 8003736:	5f49      	ldrsh	r1, [r1, r5]
 8003738:	f000 f8b2 	bl	80038a0 <_read_r>
 800373c:	2800      	cmp	r0, #0
 800373e:	db03      	blt.n	8003748 <__sread+0x18>
 8003740:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003742:	181b      	adds	r3, r3, r0
 8003744:	6563      	str	r3, [r4, #84]	; 0x54
 8003746:	bd70      	pop	{r4, r5, r6, pc}
 8003748:	89a3      	ldrh	r3, [r4, #12]
 800374a:	4a02      	ldr	r2, [pc, #8]	; (8003754 <__sread+0x24>)
 800374c:	4013      	ands	r3, r2
 800374e:	81a3      	strh	r3, [r4, #12]
 8003750:	e7f9      	b.n	8003746 <__sread+0x16>
 8003752:	46c0      	nop			; (mov r8, r8)
 8003754:	ffffefff 	.word	0xffffefff

08003758 <__swrite>:
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375a:	001f      	movs	r7, r3
 800375c:	898b      	ldrh	r3, [r1, #12]
 800375e:	0005      	movs	r5, r0
 8003760:	000c      	movs	r4, r1
 8003762:	0016      	movs	r6, r2
 8003764:	05db      	lsls	r3, r3, #23
 8003766:	d505      	bpl.n	8003774 <__swrite+0x1c>
 8003768:	230e      	movs	r3, #14
 800376a:	5ec9      	ldrsh	r1, [r1, r3]
 800376c:	2200      	movs	r2, #0
 800376e:	2302      	movs	r3, #2
 8003770:	f000 f874 	bl	800385c <_lseek_r>
 8003774:	89a3      	ldrh	r3, [r4, #12]
 8003776:	4a05      	ldr	r2, [pc, #20]	; (800378c <__swrite+0x34>)
 8003778:	0028      	movs	r0, r5
 800377a:	4013      	ands	r3, r2
 800377c:	81a3      	strh	r3, [r4, #12]
 800377e:	0032      	movs	r2, r6
 8003780:	230e      	movs	r3, #14
 8003782:	5ee1      	ldrsh	r1, [r4, r3]
 8003784:	003b      	movs	r3, r7
 8003786:	f000 f81f 	bl	80037c8 <_write_r>
 800378a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800378c:	ffffefff 	.word	0xffffefff

08003790 <__sseek>:
 8003790:	b570      	push	{r4, r5, r6, lr}
 8003792:	000c      	movs	r4, r1
 8003794:	250e      	movs	r5, #14
 8003796:	5f49      	ldrsh	r1, [r1, r5]
 8003798:	f000 f860 	bl	800385c <_lseek_r>
 800379c:	89a3      	ldrh	r3, [r4, #12]
 800379e:	1c42      	adds	r2, r0, #1
 80037a0:	d103      	bne.n	80037aa <__sseek+0x1a>
 80037a2:	4a05      	ldr	r2, [pc, #20]	; (80037b8 <__sseek+0x28>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	81a3      	strh	r3, [r4, #12]
 80037a8:	bd70      	pop	{r4, r5, r6, pc}
 80037aa:	2280      	movs	r2, #128	; 0x80
 80037ac:	0152      	lsls	r2, r2, #5
 80037ae:	4313      	orrs	r3, r2
 80037b0:	81a3      	strh	r3, [r4, #12]
 80037b2:	6560      	str	r0, [r4, #84]	; 0x54
 80037b4:	e7f8      	b.n	80037a8 <__sseek+0x18>
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	ffffefff 	.word	0xffffefff

080037bc <__sclose>:
 80037bc:	b510      	push	{r4, lr}
 80037be:	230e      	movs	r3, #14
 80037c0:	5ec9      	ldrsh	r1, [r1, r3]
 80037c2:	f000 f815 	bl	80037f0 <_close_r>
 80037c6:	bd10      	pop	{r4, pc}

080037c8 <_write_r>:
 80037c8:	b570      	push	{r4, r5, r6, lr}
 80037ca:	0005      	movs	r5, r0
 80037cc:	0008      	movs	r0, r1
 80037ce:	0011      	movs	r1, r2
 80037d0:	2200      	movs	r2, #0
 80037d2:	4c06      	ldr	r4, [pc, #24]	; (80037ec <_write_r+0x24>)
 80037d4:	6022      	str	r2, [r4, #0]
 80037d6:	001a      	movs	r2, r3
 80037d8:	f7fc fd22 	bl	8000220 <_write>
 80037dc:	1c43      	adds	r3, r0, #1
 80037de:	d103      	bne.n	80037e8 <_write_r+0x20>
 80037e0:	6823      	ldr	r3, [r4, #0]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d000      	beq.n	80037e8 <_write_r+0x20>
 80037e6:	602b      	str	r3, [r5, #0]
 80037e8:	bd70      	pop	{r4, r5, r6, pc}
 80037ea:	46c0      	nop			; (mov r8, r8)
 80037ec:	20000170 	.word	0x20000170

080037f0 <_close_r>:
 80037f0:	2300      	movs	r3, #0
 80037f2:	b570      	push	{r4, r5, r6, lr}
 80037f4:	4c06      	ldr	r4, [pc, #24]	; (8003810 <_close_r+0x20>)
 80037f6:	0005      	movs	r5, r0
 80037f8:	0008      	movs	r0, r1
 80037fa:	6023      	str	r3, [r4, #0]
 80037fc:	f7fd f8e7 	bl	80009ce <_close>
 8003800:	1c43      	adds	r3, r0, #1
 8003802:	d103      	bne.n	800380c <_close_r+0x1c>
 8003804:	6823      	ldr	r3, [r4, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d000      	beq.n	800380c <_close_r+0x1c>
 800380a:	602b      	str	r3, [r5, #0]
 800380c:	bd70      	pop	{r4, r5, r6, pc}
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	20000170 	.word	0x20000170

08003814 <_fstat_r>:
 8003814:	2300      	movs	r3, #0
 8003816:	b570      	push	{r4, r5, r6, lr}
 8003818:	4c06      	ldr	r4, [pc, #24]	; (8003834 <_fstat_r+0x20>)
 800381a:	0005      	movs	r5, r0
 800381c:	0008      	movs	r0, r1
 800381e:	0011      	movs	r1, r2
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	f7fd f8de 	bl	80009e2 <_fstat>
 8003826:	1c43      	adds	r3, r0, #1
 8003828:	d103      	bne.n	8003832 <_fstat_r+0x1e>
 800382a:	6823      	ldr	r3, [r4, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d000      	beq.n	8003832 <_fstat_r+0x1e>
 8003830:	602b      	str	r3, [r5, #0]
 8003832:	bd70      	pop	{r4, r5, r6, pc}
 8003834:	20000170 	.word	0x20000170

08003838 <_isatty_r>:
 8003838:	2300      	movs	r3, #0
 800383a:	b570      	push	{r4, r5, r6, lr}
 800383c:	4c06      	ldr	r4, [pc, #24]	; (8003858 <_isatty_r+0x20>)
 800383e:	0005      	movs	r5, r0
 8003840:	0008      	movs	r0, r1
 8003842:	6023      	str	r3, [r4, #0]
 8003844:	f7fd f8db 	bl	80009fe <_isatty>
 8003848:	1c43      	adds	r3, r0, #1
 800384a:	d103      	bne.n	8003854 <_isatty_r+0x1c>
 800384c:	6823      	ldr	r3, [r4, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d000      	beq.n	8003854 <_isatty_r+0x1c>
 8003852:	602b      	str	r3, [r5, #0]
 8003854:	bd70      	pop	{r4, r5, r6, pc}
 8003856:	46c0      	nop			; (mov r8, r8)
 8003858:	20000170 	.word	0x20000170

0800385c <_lseek_r>:
 800385c:	b570      	push	{r4, r5, r6, lr}
 800385e:	0005      	movs	r5, r0
 8003860:	0008      	movs	r0, r1
 8003862:	0011      	movs	r1, r2
 8003864:	2200      	movs	r2, #0
 8003866:	4c06      	ldr	r4, [pc, #24]	; (8003880 <_lseek_r+0x24>)
 8003868:	6022      	str	r2, [r4, #0]
 800386a:	001a      	movs	r2, r3
 800386c:	f7fd f8d0 	bl	8000a10 <_lseek>
 8003870:	1c43      	adds	r3, r0, #1
 8003872:	d103      	bne.n	800387c <_lseek_r+0x20>
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d000      	beq.n	800387c <_lseek_r+0x20>
 800387a:	602b      	str	r3, [r5, #0]
 800387c:	bd70      	pop	{r4, r5, r6, pc}
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	20000170 	.word	0x20000170

08003884 <memchr>:
 8003884:	b2c9      	uxtb	r1, r1
 8003886:	1882      	adds	r2, r0, r2
 8003888:	4290      	cmp	r0, r2
 800388a:	d101      	bne.n	8003890 <memchr+0xc>
 800388c:	2000      	movs	r0, #0
 800388e:	4770      	bx	lr
 8003890:	7803      	ldrb	r3, [r0, #0]
 8003892:	428b      	cmp	r3, r1
 8003894:	d0fb      	beq.n	800388e <memchr+0xa>
 8003896:	3001      	adds	r0, #1
 8003898:	e7f6      	b.n	8003888 <memchr+0x4>

0800389a <__malloc_lock>:
 800389a:	4770      	bx	lr

0800389c <__malloc_unlock>:
 800389c:	4770      	bx	lr
	...

080038a0 <_read_r>:
 80038a0:	b570      	push	{r4, r5, r6, lr}
 80038a2:	0005      	movs	r5, r0
 80038a4:	0008      	movs	r0, r1
 80038a6:	0011      	movs	r1, r2
 80038a8:	2200      	movs	r2, #0
 80038aa:	4c06      	ldr	r4, [pc, #24]	; (80038c4 <_read_r+0x24>)
 80038ac:	6022      	str	r2, [r4, #0]
 80038ae:	001a      	movs	r2, r3
 80038b0:	f7fd f870 	bl	8000994 <_read>
 80038b4:	1c43      	adds	r3, r0, #1
 80038b6:	d103      	bne.n	80038c0 <_read_r+0x20>
 80038b8:	6823      	ldr	r3, [r4, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d000      	beq.n	80038c0 <_read_r+0x20>
 80038be:	602b      	str	r3, [r5, #0]
 80038c0:	bd70      	pop	{r4, r5, r6, pc}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	20000170 	.word	0x20000170

080038c8 <_init>:
 80038c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ca:	46c0      	nop			; (mov r8, r8)
 80038cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ce:	bc08      	pop	{r3}
 80038d0:	469e      	mov	lr, r3
 80038d2:	4770      	bx	lr

080038d4 <_fini>:
 80038d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038da:	bc08      	pop	{r3}
 80038dc:	469e      	mov	lr, r3
 80038de:	4770      	bx	lr
