$date
	Fri May 19 09:36:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module ram_TB $end
$var wire 16 ! o_valor [15:0] $end
$var reg 1 " i_clk $end
$var reg 1 # request $end
$scope module uut $end
$var wire 1 $ clk_req $end
$var wire 1 " i_clk $end
$var wire 1 # request $end
$var reg 36 % counter [35:0] $end
$var reg 36 & o_valor [35:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
0$
0#
0"
bx !
$end
#100
1"
#130
b0x00x000000000 !
b1 %
b1010001001000000000 &
1$
1#
#200
0$
0"
#260
0#
#300
1"
#390
b10 %
1$
1#
#400
0$
0"
#500
b0x0x000000000x !
b11 %
b1000001000000001010001010000000001 &
1$
1"
#520
0$
0#
#600
0"
#650
1#
#700
b0x0x0000000000 !
b100 %
b1000001000000001010001010000000000 &
1$
1"
#780
0$
0#
#800
0"
#900
1"
#910
b0x0x000000000x !
b101 %
b1000001000000001010001010000000001 &
1$
1#
#1000
0$
0"
#1040
0#
#1100
1"
#1170
b110 %
b1000000001010001010000000001 &
1$
1#
#1200
0$
0"
#1300
1"
0#
#1400
0"
#1430
1#
#1500
b111 %
b1010001010000000001 &
1$
1"
#1560
0$
0#
#1600
0"
#1690
1#
#1700
b1000 %
1$
1"
#1800
0$
0"
#1820
0#
#1900
1"
#1950
b1001 %
1$
1#
#2000
0$
0"
#2080
0#
#2100
1"
#2200
0"
#2210
1#
#2300
b0x0x0000000000 !
b1010 %
b1010001010000000000 &
1$
1"
#2340
0$
0#
#2400
0"
#2470
1#
#2500
b1011 %
b1001000001010001010000000000 &
1$
1"
#2600
0$
0"
0#
#2700
1"
#2730
b1100 %
b1000001001000001010001010000000000 &
1$
1#
#2800
0$
0"
#2860
0#
#2900
1"
#2990
b0x0x000000000x !
b1101 %
b1000001001000001010001010000000001 &
1$
1#
#3000
0$
0"
