set_location CONSTANT_ONE_LUT4 7 20 4 #SB_LUT4
set_location GB_BUFFER_CLK40_THRU_LUT4_0 10 9 0 #SB_LUT4
set_location GB_BUFFER_CLK80_THRU_LUT4_0 12 15 4 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_7_THRU_LUT4_0 13 14 7 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_6_THRU_LUT4_0 13 14 5 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_5_THRU_LUT4_0 13 14 1 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_4_THRU_LUT4_0 13 14 2 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_3_THRU_LUT4_0 13 12 0 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_2_THRU_LUT4_0 12 14 3 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_1_THRU_LUT4_0 12 14 0 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_0_THRU_LUT4_0 13 14 3 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_7_THRU_LUT4_0 12 14 1 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_6_THRU_LUT4_0 13 13 0 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_5_THRU_LUT4_0 12 14 2 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_4_THRU_LUT4_0 12 14 5 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_3_THRU_LUT4_0 12 14 4 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_2_THRU_LUT4_0 13 12 6 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_1_THRU_LUT4_0 13 14 6 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_0_THRU_LUT4_0 13 12 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep8_i_ess_REP_LUT4_0 11 15 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep7_i_ess_REP_LUT4_0 10 17 0 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep6_i_ess_REP_LUT4_0 10 15 0 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep5_i_ess_REP_LUT4_0 10 15 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep4_i_ess_REP_LUT4_0 11 16 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep3_i_ess_REP_LUT4_0 11 15 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep31_i_ess_REP_LUT4_0 14 14 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep30_i_ess_REP_LUT4_0 10 7 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep2_i_ess_REP_LUT4_0 10 17 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep29_i_ess_REP_LUT4_0 14 14 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep28_i_ess_REP_LUT4_0 10 6 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep27_i_ess_REP_LUT4_0 10 7 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep26_i_ess_REP_LUT4_0 10 6 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep25_i_ess_REP_LUT4_0 10 10 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep24_i_ess_REP_LUT4_0 11 11 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep23_i_ess_REP_LUT4_0 10 15 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep22_i_ess_REP_LUT4_0 16 14 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep21_i_ess_REP_LUT4_0 9 13 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep20_i_ess_REP_LUT4_0 16 14 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep1_i_ess_REP_LUT4_0 11 15 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep19_i_ess_REP_LUT4_0 14 14 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep18_i_ess_REP_LUT4_0 10 6 0 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep17_i_ess_REP_LUT4_0 10 8 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep16_i_ess_REP_LUT4_0 14 14 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep15_i_ess_REP_LUT4_0 11 15 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep14_i_ess_REP_LUT4_0 10 11 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep13_i_ess_REP_LUT4_0 10 15 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep12_i_ess_REP_LUT4_0 11 17 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep11_i_ess_REP_LUT4_0 11 15 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep10_i_ess_REP_LUT4_0 16 14 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0_U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep0_i_ess_REP_LUT4_0 11 15 0 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep8_i_ess_REP_LUT4_0 9 13 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep7_i_ess_REP_LUT4_0 9 16 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep6_i_ess_REP_LUT4_0 10 16 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep5_i_ess_REP_LUT4_0 10 15 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep4_i_ess_REP_LUT4_0 9 16 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep3_i_ess_REP_LUT4_0 9 15 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep30_i_ess_REP_LUT4_0 10 7 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep2_i_ess_REP_LUT4_0 9 15 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep29_i_ess_REP_LUT4_0 9 15 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep28_i_ess_REP_LUT4_0 9 13 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep27_i_ess_REP_LUT4_0 9 13 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep26_i_ess_REP_LUT4_0 9 14 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep25_i_ess_REP_LUT4_0 9 13 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep24_i_ess_REP_LUT4_0 10 11 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep23_i_ess_REP_LUT4_0 9 15 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep22_i_ess_REP_LUT4_0 9 14 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep21_i_ess_REP_LUT4_0 9 14 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep20_i_ess_REP_LUT4_0 7 14 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep1_i_ess_REP_LUT4_0 9 15 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep19_i_ess_REP_LUT4_0 9 13 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep18_i_ess_REP_LUT4_0 9 14 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep17_i_ess_REP_LUT4_0 9 13 0 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep16_i_ess_REP_LUT4_0 7 14 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep15_i_ess_REP_LUT4_0 10 15 6 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep14_i_ess_REP_LUT4_0 9 15 3 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep13_i_ess_REP_LUT4_0 10 16 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep12_i_ess_REP_LUT4_0 9 16 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep11_i_ess_REP_LUT4_0 10 15 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep10_i_ess_REP_LUT4_0 9 14 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep0_i_ess_REP_LUT4_0 9 14 5 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_i_ess_REP_LUT4_0 9 13 7 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_THRU_LUT4_0 10 13 5 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIGDFL[2] 13 11 1 #SB_LUT4
set_location D_LM_AMIGA_iobuf_RNO[1] 2 13 5 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[6] 1 6 5 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep4_i_ess 11 16 7 #SB_DFFESS
set_location U111_CYCLE_SM.LATCH_EN 10 12 5 #SB_DFFSR
set_location U111_CYCLE_SM.FLIP_WORD_RNII4O01 19 20 2 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE[1] 11 12 4 #SB_DFF
set_location U111_CYCLE_SM.CYCLE_STATE_RNO_2[0] 12 13 3 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE_RNO[2] 12 12 1 #SB_LUT4
set_location D_UU_AMIGA_iobuf_RNO[5] 5 17 2 #SB_LUT4
set_location D_UM_040_iobuf_RNO[2] 20 10 6 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep29_i_ess 9 15 6 #SB_DFFESS
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821_0 11 15 1 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep20_i_ess 16 14 2 #SB_DFFESS
set_location U111_CYCLE_SM.TSn 9 12 7 #SB_DFFN
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep7_i_ess 10 17 0 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep4_i_ess 9 16 3 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNIG2O01 19 19 5 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIALT71 8 6 0 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr[5] 13 14 1 #SB_DFFESR
set_location D_UM_AMIGA_iobuf_RNO[5] 6 16 1 #SB_LUT4
set_location D_LL_040_iobuf_RNO[0] 20 11 5 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep21_i_ess 9 14 6 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNIBKI41 7 12 4 #SB_LUT4
set_location D_LM_AMIGA_iobuf_RNO[4] 6 14 4 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[3] 3 6 6 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep6_i_ess 10 16 6 #SB_DFFESS
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNI0U6Q[2] 12 18 6 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIKHFL[4] 13 20 2 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep26_i_ess 9 14 3 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNIJHPK 14 18 4 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr[4] 12 14 5 #SB_DFFESR
set_location U111_CYCLE_SM.CYCLE_STATE[4] 12 12 5 #SB_DFF
set_location U111_CYCLE_SM.CYCLE_STATE_RNO[5] 12 12 4 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep13_i_ess 10 15 3 #SB_DFFESS
set_location D_UU_040_iobuf_RNO[6] 11 18 3 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIVTPK 13 20 1 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr[6] 13 14 5 #SB_DFFESR
set_location D_LL_040_iobuf_RNO[7] 18 14 1 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep7_i_ess 9 16 6 #SB_DFFESS
set_location U111_CYCLE_SM.CYCLE_STATE_RNIJG6K[5] 11 12 3 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNI8JT71 5 6 0 #SB_LUT4
set_location D_LM_AMIGA_iobuf_RNO[7] 5 17 6 #SB_LUT4
set_location U111_CYCLE_SM.BURST_COUNT_RNO[1] 11 13 6 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNI8QN01 13 9 1 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr[1] 13 14 6 #SB_DFFESR
set_location U111_CYCLE_SM.BURST_RNILNBJ 12 12 6 #SB_LUT4
set_location D_LM_040_iobuf_RNO[2] 17 6 3 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep1_i_ess 9 15 4 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNICUN01 18 10 3 #SB_LUT4
set_location D_UU_040_iobuf_RNO[1] 12 18 7 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNIA87Q[7] 14 19 7 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNILJPK 8 20 3 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIIFFL[3] 12 17 3 #SB_LUT4
set_location U111_CYCLE_SM.PORT_MISMATCH_RNO 12 9 3 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE_RNO[3] 11 12 5 #SB_LUT4
set_location D_UU_AMIGA_iobuf_RNO[4] 6 19 6 #SB_LUT4
set_location D_UM_040_iobuf_RNO[3] 14 16 0 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep16_i_ess 7 14 3 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_i_ess 9 13 7 #SB_DFFESS
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIOLFL[6] 14 13 0 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIK6O01 16 11 7 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE_RNI0BVS1[2] 12 13 2 #SB_LUT4
set_location D_UU_040_iobuf_RNO[4] 18 17 2 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr[3] 13 12 0 #SB_DFFESR
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep6_i_ess 10 15 0 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep17_i_ess 9 13 0 #SB_DFFESS
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNISP6Q[0] 13 15 1 #SB_LUT4
set_location U111_CYCLE_SM.TSn_RNO 9 12 7 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep30_i_ess 10 7 1 #SB_DFFESS
set_location LBENn_c_sbtinv 11 1 6 #SB_LUT4
set_location D_UU_AMIGA_iobuf_RNO[1] 6 18 5 #SB_LUT4
set_location D_UM_040_iobuf_RNO[6] 15 12 4 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNI647Q[5] 13 20 4 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep22_i_ess 16 14 5 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNIJSI41 5 16 7 #SB_LUT4
set_location U111_CYCLE_SM.A2_EN_RNIA87G 3 1 2 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr[4] 13 14 2 #SB_DFFESR
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIQNFL[7] 13 19 5 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep17_i_ess 10 8 3 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNIRPPK 9 20 1 #SB_LUT4
set_location D_UM_AMIGA_iobuf_RNO[4] 1 16 7 #SB_LUT4
set_location D_LL_040_iobuf_RNO[1] 20 9 2 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep0_i_ess 9 14 5 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep31_i_ess 14 14 7 #SB_DFFESS
set_location U111_CYCLE_SM.BURST_COUNT_RNIFDQV[1] 12 13 7 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep22_i_ess 9 14 4 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep20_i_ess 7 14 4 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep19_i_ess 9 13 1 #SB_DFFESS
set_location U111_CYCLE_SM.UM_LATCHED_esr[2] 13 12 6 #SB_DFFESR
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep3_i_ess 11 15 5 #SB_DFFESS
set_location D_LM_AMIGA_iobuf_RNO[5] 3 15 3 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[2] 6 4 3 #SB_LUT4
set_location D_UM_AMIGA_iobuf_RNO[1] 3 15 5 #SB_LUT4
set_location D_LM_040_iobuf_RNO[7] 22 15 6 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep28_i_ess 9 13 6 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep5_i_ess 10 15 4 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep27_i_ess 10 7 6 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep16_i_ess 14 14 2 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep12_i_ess 11 17 6 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD 10 12 4 #SB_DFFSR
set_location RESETn_ibuf_RNIM9SF 1 10 1 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep12_i_ess 9 16 7 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep11_i_ess 10 15 1 #SB_DFFESS
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNI207Q[3] 13 19 2 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr[7] 12 14 1 #SB_DFFESR
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep10_i_ess 16 14 1 #SB_DFFESS
set_location U111_CYCLE_SM.CYCLE_STATE[5] 12 12 4 #SB_DFF
set_location U111_CYCLE_SM.BURST_COUNT[0] 11 13 2 #SB_DFFSR
set_location D_LM_AMIGA_iobuf_RNO[0] 2 12 1 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[7] 9 10 3 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep2_i_ess 9 15 1 #SB_DFFESS
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNI427Q[4] 13 20 3 #SB_LUT4
set_location U111_CYCLE_SM.TA_DIS_RNO 10 12 3 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep26_i_ess 10 6 5 #SB_DFFESS
set_location U111_CYCLE_SM.A2_EN 10 12 1 #SB_DFFSR
set_location D_UU_040_iobuf_RNO[7] 17 18 5 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIC9FL[0] 14 12 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_EN_RNO 10 12 6 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE[0] 12 13 6 #SB_DFF
set_location U111_CYCLE_SM.CYCLE_STATE_RNO[1] 11 12 4 #SB_LUT4
set_location D_UU_AMIGA_iobuf_RNO[6] 7 19 3 #SB_LUT4
set_location D_UM_040_iobuf_RNO[1] 20 15 6 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep18_i_ess 9 14 1 #SB_DFFESS
set_location U111_CYCLE_SM.CYCLE_STATE_RNO_1[2] 12 12 0 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep9_i_ess 10 15 7 #SB_DFFESS
set_location U111_CYCLE_SM.UU_LATCHED_esr[1] 12 14 0 #SB_DFFESR
set_location U111_CYCLE_SM.TS_DELAY_RNI91BJ 10 14 4 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep25_i_ess 10 10 7 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNI4FT71 10 2 0 #SB_LUT4
set_location D_LL_040_iobuf_RNO[4] 19 6 0 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep25_i_ess 9 13 4 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE 11 14 0 #SB_DFFSR
set_location U111_CYCLE_SM.CYCLE_STATE_RNO_0[2] 12 12 7 #SB_LUT4
set_location D_UU_AMIGA_iobuf_RNO[3] 7 18 1 #SB_LUT4
set_location D_UM_040_iobuf_RNO[4] 20 18 2 #SB_LUT4
set_location U111_CYCLE_SM.TS_EN 10 12 6 #SB_DFFSR
set_location U111_CYCLE_SM.FLIP_WORD_RNO 10 12 4 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIHFPK 7 20 3 #SB_LUT4
set_location D_UM_AMIGA_iobuf_RNO[6] 1 19 3 #SB_LUT4
set_location D_LM_040_iobuf_RNO[4] 23 14 2 #SB_LUT4
set_location D_LL_040_iobuf_RNO[3] 17 1 4 #SB_LUT4
set_location U111_CYCLE_SM.TS_EN_RNO_0 11 12 2 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIHQI41 6 14 7 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNI6HT71 13 3 6 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE_RNIICIM[0] 1 11 3 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep5_i_ess 10 15 5 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep3_i_ess 9 15 7 #SB_DFFESS
set_location U111_CYCLE_SM.UM_LATCHED_esr[0] 13 12 5 #SB_DFFESR
set_location U111_CYCLE_SM.LATCH_EN_RNO_0 11 12 7 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIASN01 12 15 6 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNI0BT71 13 3 1 #SB_LUT4
set_location D_LM_AMIGA_iobuf_RNO[3] 7 11 1 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[0] 7 9 1 #SB_LUT4
set_location U111_CYCLE_SM.TA_DIS_RNICJKJ 12 19 5 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep24_i_ess 11 11 1 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep18_i_ess 10 6 0 #SB_DFFESS
set_location U111_CYCLE_SM.LW_TRANS 11 13 7 #SB_DFFSR
set_location U111_CYCLE_SM.FLIP_WORD_RNIE0O01 5 18 1 #SB_LUT4
set_location D_UM_AMIGA_iobuf_RNO[3] 3 18 1 #SB_LUT4
set_location D_LM_040_iobuf_RNO[1] 19 6 6 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep27_i_ess 9 13 5 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep15_i_ess 10 15 6 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep23_i_ess 10 15 2 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep14_i_ess 10 11 1 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNI7GI41 9 7 6 #SB_LUT4
set_location D_UU_040_iobuf_RNO[2] 11 20 2 #SB_LUT4
set_location BUFENn_obuf_RNO 8 19 3 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr[5] 12 14 2 #SB_DFFESR
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep11_i_ess 11 15 7 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_RNIGTO81 12 13 1 #SB_LUT4
set_location U111_CYCLE_SM.BURST_RNO 11 13 0 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[5] 1 11 1 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep21_i_ess 9 13 2 #SB_DFFESS
set_location U111_CYCLE_SM.CYCLE_STATE_RNO[4] 12 12 5 #SB_LUT4
set_location U111_CYCLE_SM.TA_DIS_RNO_0 11 12 0 #SB_LUT4
set_location D_UU_040_iobuf_RNO[5] 12 15 5 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNIUR6Q[1] 12 16 2 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr[2] 12 14 3 #SB_DFFESR
set_location U111_CYCLE_SM.CYCLE_STATE[2] 12 12 1 #SB_DFF
set_location D_UU_AMIGA_iobuf_RNO[0] 7 20 0 #SB_LUT4
set_location D_UM_040_iobuf_RNO[7] 15 18 1 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE_RNO_1[0] 12 13 4 #SB_LUT4
set_location U111_CYCLE_SM.UU_LATCHED_esr[7] 13 14 7 #SB_DFFESR
set_location U111_CYCLE_SM.CYCLE_STATE_RNIGD6K[2] 12 13 0 #SB_LUT4
set_location D_LL_040_iobuf_RNO[6] 19 6 2 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep19_i_ess 14 14 1 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep0_i_ess 11 15 0 #SB_DFFESS
set_location U111_CYCLE_SM.CYCLE_STATE_RNO_0[0] 12 13 5 #SB_LUT4
set_location U111_CYCLE_SM.BURST 11 13 0 #SB_DFFSR
set_location D_LM_AMIGA_iobuf_RNO[6] 7 16 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY_RNI5F821 10 15 7 #SB_LUT4
set_location U111_CYCLE_SM.TA_DIS 10 12 3 #SB_DFFSR
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep9_i_ess 11 15 1 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep8_i_ess 11 15 6 #SB_DFFESS
set_location U111_CYCLE_SM.FLIP_WORD_RNINLPK 9 20 7 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNICNT71 12 7 7 #SB_LUT4
set_location U111_CYCLE_SM.BURST_COUNT_RNO[0] 11 13 2 #SB_LUT4
set_location D_UM_AMIGA_iobuf_RNO[0] 7 12 6 #SB_LUT4
set_location D_LM_040_iobuf_RNO[6] 18 14 4 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep2_i_ess 10 17 3 #SB_DFFESS
set_location U111_CYCLE_SM.PORT_MISMATCH 12 9 3 #SB_DFFSR
set_location U111_CYCLE_SM.FLIP_WORD_RNIU8T71 12 2 1 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIPNPK 12 20 7 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE_RNO_0[5] 12 12 3 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep14_i_ess 9 15 3 #SB_DFFESS
set_location U111_CYCLE_SM.UM_LATCHED_esr[6] 13 13 0 #SB_DFFESR
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep29_i_ess 14 14 5 #SB_DFFESS
set_location U111_CYCLE_SM.BURST_COUNT[1] 11 13 6 #SB_DFFSR
set_location U111_CYCLE_SM.UU_LATCHED_esr_RNI867Q[6] 13 18 4 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNILUI41 6 16 5 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIDMI41 8 10 4 #SB_LUT4
set_location D_LM_040_iobuf_RNO[3] 14 11 2 #SB_LUT4
set_location D_UU_040_iobuf_RNO[0] 17 17 7 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep24_i_ess 10 11 2 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep28_i_ess 10 6 4 #SB_DFFESS
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep15_i_ess 11 15 2 #SB_DFFESS
set_location GND -1 -1 -1 #GND
set_location U111_CYCLE_SM.FLIP_WORD_RNIM8O01 18 19 1 #SB_LUT4
set_location U111_CYCLE_SM.TS_DELAY 10 13 5 #SB_DFFSS
set_location U111_CYCLE_SM.UU_LATCHED_esr[0] 13 14 3 #SB_DFFESR
set_location U111_CYCLE_SM.FLIP_WORD_RNI2DT71 12 3 3 #SB_LUT4
set_location U111_CYCLE_SM.A2_EN_RNO 10 12 1 #SB_LUT4
set_location D_LL_040_iobuf_RNO[5] 16 7 3 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep1_i_ess 11 15 3 #SB_DFFESS
set_location D_UU_AMIGA_iobuf_RNO[2] 5 19 5 #SB_LUT4
set_location D_UM_040_iobuf_RNO[5] 18 17 1 #SB_LUT4
set_location U111_CYCLE_SM.READ_CYCLE_ACTIVE_RNO 11 14 0 #SB_LUT4
set_location U111_CYCLE_SM.UM_LATCHED_esr[3] 12 14 4 #SB_DFFESR
set_location U111_CYCLE_SM.LATCH_EN_RNO 10 12 5 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep23_i_ess 9 15 5 #SB_DFFESS
set_location D_UM_AMIGA_iobuf_RNO[2] 1 14 6 #SB_LUT4
set_location D_LM_040_iobuf_RNO[0] 24 7 2 #SB_LUT4
set_location D_UU_040_iobuf_RNO[3] 23 19 4 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep8_i_ess 9 13 3 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep10_i_ess 9 14 2 #SB_DFFESS
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIMJFL[5] 12 18 2 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[4] 6 8 3 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE_RNI541Q[0] 11 13 1 #SB_LUT4
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep30_i_ess 10 7 7 #SB_DFFESS
set_location U111_CYCLE_SM.WRITE_CYCLE_ACTIVE_rep13_i_ess 10 16 4 #SB_DFFESS
set_location U111_CYCLE_SM.UM_LATCHED_esr_RNIEBFL[1] 14 15 1 #SB_LUT4
set_location U111_CYCLE_SM.CYCLE_STATE[3] 11 12 5 #SB_DFF
set_location U111_CYCLE_SM.CYCLE_STATE_RNO[0] 12 13 6 #SB_LUT4
set_location D_UU_AMIGA_iobuf_RNO[7] 9 17 2 #SB_LUT4
set_location D_UM_040_iobuf_RNO[0] 22 12 3 #SB_LUT4
set_location U111_CYCLE_SM.LW_TRANS_RNO 11 13 7 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNO_0 5 11 2 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNIFOI41 7 13 5 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNI9II41 8 10 2 #SB_LUT4
set_location D_UM_AMIGA_iobuf_RNO[7] 2 15 0 #SB_LUT4
set_location D_LM_040_iobuf_RNO[5] 20 11 2 #SB_LUT4
set_location D_LL_040_iobuf_RNO[2] 12 3 6 #SB_LUT4
set_location U111_CYCLE_SM.FLIP_WORD_RNITRPK 5 20 3 #SB_LUT4
set_location U111_CYCLE_SM.A2_EN_RNIB97G 3 1 1 #SB_LUT4
set_location D_LM_AMIGA_iobuf_RNO[2] 9 12 5 #SB_LUT4
set_location D_LL_AMIGA_iobuf_RNO[1] 3 11 5 #SB_LUT4
set_io D_UU_AMIGA[3] 144
set_io D_LL_AMIGA[4] 29
set_io D_LL_040[1] 75
set_io D_LM_AMIGA[6] 9
set_io TEAn 43
set_io A_040[1] 38
set_io TSn 45
set_io D_UM_AMIGA[0] 17
set_io D_UM_040[0] 88
set_io D_LM_040[4] 87
set_io D_UU_AMIGA[7] 143
set_io D_UU_040[7] 116
set_io D_LM_AMIGA[1] 22
set_io D_LL_AMIGA[0] 33
set_io D_LL_040[5] 79
set_io RESETn 34
set_io SIZ[0] 121
set_io D_LM_040[1] 83
set_io CLKRAMA 56
set_io PORTSIZE 42
set_io D_UM_AMIGA[4] 3
set_io D_LL_AMIGA[5] 25
set_io D_LL_040[0] 74
set_io TEA_CPUn 122
set_io LBENn 48
set_io D_UU_040[3] 112
set_io D_UM_AMIGA[3] 7
set_io D_UM_040[5] 114
set_io D_LM_AMIGA[5] 12
set_io D_LM_040[7] 99
set_io D_UU_AMIGA[2] 139
set_io D_UU_040[4] 119
set_io D_LL_AMIGA[7] 24
set_io D_LL_040[6] 80
set_io CLK40B 49
set_io A_040[0] 37
set_io TBI_CPUn 64
set_io TAn 124
set_io D_UM_AMIGA[1] 11
set_io D_UM_040[7] 105
set_io D_LM_AMIGA[7] 10
set_io D_LM_040[5] 90
set_io CPUBGn 102
set_io BUFENn 135
set_io RnW 97
set_io D_UU_AMIGA[0] 138
set_io D_UU_040[6] 115
set_io D_LM_AMIGA[0] 23
set_io D_LL_AMIGA[1] 28
set_io D_LL_040[4] 76
set_io CLK80_CPU 94
set_io BUFDIR 136
set_io A_AMIGA[1] 41
set_io TCI_CPUn 101
set_io D_UM_AMIGA[7] 4
set_io D_UM_040[1] 104
set_io TS_CPUn 125
set_io D_UU_AMIGA[6] 142
set_io D_UU_040[0] 117
set_io D_LM_AMIGA[2] 18
set_io D_LM_040[2] 84
set_io D_LL_AMIGA[3] 32
set_io CLKRAMB 52
set_io D_UM_AMIGA[5] 141
set_io D_UM_040[3] 106
set_io D_LL_040[3] 73
set_io CLK40A 93
set_io TCIn 44
set_io TBIn 55
set_io SIZ[1] 120
set_io D_UU_AMIGA[4] 137
set_io D_UU_040[2] 118
set_io D_UM_040[4] 110
set_io D_LM_AMIGA[4] 16
set_io D_LM_040[0] 82
set_io DMAn 134
set_io CLK40C 21
set_io D_UM_AMIGA[2] 15
set_io D_UM_040[6] 95
set_io D_LM_040[6] 98
set_io CLK40_IN 129
set_io D_UU_AMIGA[1] 8
set_io D_UU_040[5] 113
set_io D_LL_AMIGA[6] 26
set_io D_LL_040[7] 81
set_io D_LM_040[3] 85
set_io A_AMIGA[0] 39
set_io D_UM_AMIGA[6] 2
set_io D_UM_040[2] 91
set_io D_LL_040[2] 78
set_io TACKn 47
set_io D_UU_AMIGA[5] 1
set_io D_UU_040[1] 107
set_io D_LM_AMIGA[3] 19
set_io D_LL_AMIGA[2] 31
set_io BGn 96
