// Seed: 541517419
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4
);
  logic id_5, id_6;
  assign id_0 = id_2;
  logic id_7;
endmodule
