// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/15/2020 17:43:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g10_complex_square (
	i_clk,
	i_rstb,
	i_x,
	i_y,
	o_xx,
	o_yy);
input 	i_clk;
input 	i_rstb;
input 	[31:0] i_x;
input 	[31:0] i_y;
output 	[64:0] o_xx;
output 	[64:0] o_yy;

// Design Ports Information
// o_xx[0]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[2]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[4]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[6]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[7]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[8]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[10]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[12]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[13]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[14]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[15]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[16]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[17]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[19]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[20]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[21]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[22]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[23]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[24]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[25]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[26]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[27]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[28]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[29]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[30]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[31]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[32]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[33]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[34]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[35]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[36]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[37]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[38]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[39]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[40]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[41]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[42]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[43]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[44]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[45]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[46]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[47]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[48]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[49]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[50]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[51]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[52]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[53]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[54]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[55]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[56]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[57]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[58]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[59]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[60]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[61]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[62]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[63]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_xx[64]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[2]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[5]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[7]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[8]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[9]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[11]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[12]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[13]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[15]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[16]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[17]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[18]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[19]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[20]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[21]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[22]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[23]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[24]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[25]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[26]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[27]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[28]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[29]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[30]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[31]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[32]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[33]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[34]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[35]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[36]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[37]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[38]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[39]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[40]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[41]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[42]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[43]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[44]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[45]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[46]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[47]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[48]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[49]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[50]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[51]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[52]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[53]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[54]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[55]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[56]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[57]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[58]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[59]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[60]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[61]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[62]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[63]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_yy[64]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rstb	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[1]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[4]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[5]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[6]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[7]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[10]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[11]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[12]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[13]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[14]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[15]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[16]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[17]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[0]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[4]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[5]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[6]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[8]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[9]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[10]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[11]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[12]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[13]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[14]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[15]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[16]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[17]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[18]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[19]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[20]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[21]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[22]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[23]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[24]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[26]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[27]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[29]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[30]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_x[31]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[18]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[19]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[20]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[21]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[22]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[23]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[24]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[25]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[26]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[27]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[28]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[29]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[30]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_y[31]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult2~228 ;
wire \Mult2~229 ;
wire \Mult2~230 ;
wire \Mult2~231 ;
wire \Mult2~232 ;
wire \Mult2~233 ;
wire \Mult2~234 ;
wire \Mult2~235 ;
wire \Mult2~236 ;
wire \Mult2~237 ;
wire \Mult2~238 ;
wire \Mult2~239 ;
wire \Mult2~240 ;
wire \Mult2~241 ;
wire \Mult2~242 ;
wire \Mult2~243 ;
wire \Mult2~244 ;
wire \Mult2~245 ;
wire \Mult2~246 ;
wire \Mult2~247 ;
wire \Mult2~248 ;
wire \Mult2~249 ;
wire \Mult2~250 ;
wire \Mult2~251 ;
wire \Mult2~252 ;
wire \Mult2~253 ;
wire \Mult2~254 ;
wire \Mult2~255 ;
wire \Mult2~566 ;
wire \Mult2~567 ;
wire \Mult2~568 ;
wire \Mult2~569 ;
wire \Mult2~570 ;
wire \Mult2~571 ;
wire \Mult2~572 ;
wire \Mult2~573 ;
wire \Mult2~574 ;
wire \Mult2~575 ;
wire \Mult2~576 ;
wire \Mult2~577 ;
wire \Mult2~578 ;
wire \Mult2~579 ;
wire \Mult2~580 ;
wire \Mult2~581 ;
wire \Mult2~582 ;
wire \Mult2~583 ;
wire \Mult2~584 ;
wire \Mult2~585 ;
wire \Mult2~586 ;
wire \Mult2~587 ;
wire \Mult2~588 ;
wire \Mult2~589 ;
wire \Mult2~590 ;
wire \Mult2~591 ;
wire \Mult2~592 ;
wire \Mult2~593 ;
wire \Mult2~594 ;
wire \Mult2~595 ;
wire \Mult2~596 ;
wire \Mult2~902 ;
wire \Mult2~903 ;
wire \Mult2~904 ;
wire \Mult2~905 ;
wire \Mult2~906 ;
wire \Mult2~907 ;
wire \Mult2~908 ;
wire \Mult2~909 ;
wire \Mult2~910 ;
wire \Mult2~911 ;
wire \Mult2~912 ;
wire \Mult2~913 ;
wire \Mult2~914 ;
wire \Mult2~915 ;
wire \Mult2~916 ;
wire \Mult2~917 ;
wire \Mult2~918 ;
wire \Mult2~919 ;
wire \Mult2~920 ;
wire \Mult2~921 ;
wire \Mult2~922 ;
wire \Mult2~923 ;
wire \Mult2~924 ;
wire \Mult2~925 ;
wire \Mult2~926 ;
wire \Mult2~927 ;
wire \Mult2~928 ;
wire \Mult2~929 ;
wire \Mult2~930 ;
wire \Mult2~931 ;
wire \Mult2~932 ;
wire \Mult2~933 ;
wire \Mult2~934 ;
wire \Mult2~935 ;
wire \Mult2~936 ;
wire \Mult2~937 ;
wire \Mult1~228 ;
wire \Mult1~229 ;
wire \Mult1~230 ;
wire \Mult1~231 ;
wire \Mult1~232 ;
wire \Mult1~233 ;
wire \Mult1~234 ;
wire \Mult1~235 ;
wire \Mult1~236 ;
wire \Mult1~237 ;
wire \Mult1~238 ;
wire \Mult1~239 ;
wire \Mult1~240 ;
wire \Mult1~241 ;
wire \Mult1~242 ;
wire \Mult1~243 ;
wire \Mult1~244 ;
wire \Mult1~245 ;
wire \Mult1~246 ;
wire \Mult1~247 ;
wire \Mult1~248 ;
wire \Mult1~249 ;
wire \Mult1~250 ;
wire \Mult1~251 ;
wire \Mult1~252 ;
wire \Mult1~253 ;
wire \Mult1~254 ;
wire \Mult1~255 ;
wire \Mult0~228 ;
wire \Mult0~229 ;
wire \Mult0~230 ;
wire \Mult0~231 ;
wire \Mult0~232 ;
wire \Mult0~233 ;
wire \Mult0~234 ;
wire \Mult0~235 ;
wire \Mult0~236 ;
wire \Mult0~237 ;
wire \Mult0~238 ;
wire \Mult0~239 ;
wire \Mult0~240 ;
wire \Mult0~241 ;
wire \Mult0~242 ;
wire \Mult0~243 ;
wire \Mult0~244 ;
wire \Mult0~245 ;
wire \Mult0~246 ;
wire \Mult0~247 ;
wire \Mult0~248 ;
wire \Mult0~249 ;
wire \Mult0~250 ;
wire \Mult0~251 ;
wire \Mult0~252 ;
wire \Mult0~253 ;
wire \Mult0~254 ;
wire \Mult0~255 ;
wire \Mult1~566 ;
wire \Mult1~567 ;
wire \Mult1~568 ;
wire \Mult1~569 ;
wire \Mult1~570 ;
wire \Mult1~571 ;
wire \Mult1~572 ;
wire \Mult1~573 ;
wire \Mult1~574 ;
wire \Mult1~575 ;
wire \Mult1~576 ;
wire \Mult1~577 ;
wire \Mult1~578 ;
wire \Mult1~579 ;
wire \Mult1~580 ;
wire \Mult1~581 ;
wire \Mult1~582 ;
wire \Mult1~583 ;
wire \Mult1~584 ;
wire \Mult1~585 ;
wire \Mult1~586 ;
wire \Mult1~587 ;
wire \Mult1~588 ;
wire \Mult1~589 ;
wire \Mult1~590 ;
wire \Mult1~591 ;
wire \Mult1~592 ;
wire \Mult1~593 ;
wire \Mult1~594 ;
wire \Mult1~595 ;
wire \Mult1~596 ;
wire \Mult0~566 ;
wire \Mult0~567 ;
wire \Mult0~568 ;
wire \Mult0~569 ;
wire \Mult0~570 ;
wire \Mult0~571 ;
wire \Mult0~572 ;
wire \Mult0~573 ;
wire \Mult0~574 ;
wire \Mult0~575 ;
wire \Mult0~576 ;
wire \Mult0~577 ;
wire \Mult0~578 ;
wire \Mult0~579 ;
wire \Mult0~580 ;
wire \Mult0~581 ;
wire \Mult0~582 ;
wire \Mult0~583 ;
wire \Mult0~584 ;
wire \Mult0~585 ;
wire \Mult0~586 ;
wire \Mult0~587 ;
wire \Mult0~588 ;
wire \Mult0~589 ;
wire \Mult0~590 ;
wire \Mult0~591 ;
wire \Mult0~592 ;
wire \Mult0~593 ;
wire \Mult0~594 ;
wire \Mult0~595 ;
wire \Mult0~596 ;
wire \Mult1~902 ;
wire \Mult1~903 ;
wire \Mult1~904 ;
wire \Mult1~905 ;
wire \Mult1~906 ;
wire \Mult1~907 ;
wire \Mult1~908 ;
wire \Mult1~909 ;
wire \Mult1~910 ;
wire \Mult1~911 ;
wire \Mult1~912 ;
wire \Mult1~913 ;
wire \Mult1~914 ;
wire \Mult1~915 ;
wire \Mult1~916 ;
wire \Mult1~917 ;
wire \Mult1~918 ;
wire \Mult1~919 ;
wire \Mult1~920 ;
wire \Mult1~921 ;
wire \Mult1~922 ;
wire \Mult1~923 ;
wire \Mult1~924 ;
wire \Mult1~925 ;
wire \Mult1~926 ;
wire \Mult1~927 ;
wire \Mult1~928 ;
wire \Mult1~929 ;
wire \Mult1~930 ;
wire \Mult1~931 ;
wire \Mult1~932 ;
wire \Mult1~933 ;
wire \Mult1~934 ;
wire \Mult1~935 ;
wire \Mult1~936 ;
wire \Mult1~937 ;
wire \Mult0~902 ;
wire \Mult0~903 ;
wire \Mult0~904 ;
wire \Mult0~905 ;
wire \Mult0~906 ;
wire \Mult0~907 ;
wire \Mult0~908 ;
wire \Mult0~909 ;
wire \Mult0~910 ;
wire \Mult0~911 ;
wire \Mult0~912 ;
wire \Mult0~913 ;
wire \Mult0~914 ;
wire \Mult0~915 ;
wire \Mult0~916 ;
wire \Mult0~917 ;
wire \Mult0~918 ;
wire \Mult0~919 ;
wire \Mult0~920 ;
wire \Mult0~921 ;
wire \Mult0~922 ;
wire \Mult0~923 ;
wire \Mult0~924 ;
wire \Mult0~925 ;
wire \Mult0~926 ;
wire \Mult0~927 ;
wire \Mult0~928 ;
wire \Mult0~929 ;
wire \Mult0~930 ;
wire \Mult0~931 ;
wire \Mult0~932 ;
wire \Mult0~933 ;
wire \Mult0~934 ;
wire \Mult0~935 ;
wire \Mult0~936 ;
wire \Mult0~937 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_rstb~input_o ;
wire \i_rstb~inputCLKENA0_outclk ;
wire \i_y[0]~input_o ;
wire \i_y[1]~input_o ;
wire \i_y[2]~input_o ;
wire \i_y[3]~input_o ;
wire \i_y[4]~input_o ;
wire \i_y[5]~input_o ;
wire \i_y[6]~input_o ;
wire \i_y[7]~input_o ;
wire \i_y[8]~input_o ;
wire \i_y[9]~input_o ;
wire \i_y[10]~input_o ;
wire \i_y[11]~input_o ;
wire \i_y[12]~input_o ;
wire \i_y[13]~input_o ;
wire \i_y[14]~input_o ;
wire \i_y[15]~input_o ;
wire \i_y[16]~input_o ;
wire \i_y[17]~input_o ;
wire \Mult1~mult_ll_pl[0][0] ;
wire \i_x[0]~input_o ;
wire \i_x[1]~input_o ;
wire \i_x[2]~input_o ;
wire \i_x[3]~input_o ;
wire \i_x[4]~input_o ;
wire \i_x[5]~input_o ;
wire \i_x[6]~input_o ;
wire \i_x[7]~input_o ;
wire \i_x[8]~input_o ;
wire \i_x[9]~input_o ;
wire \i_x[10]~input_o ;
wire \i_x[11]~input_o ;
wire \i_x[12]~input_o ;
wire \i_x[13]~input_o ;
wire \i_x[14]~input_o ;
wire \i_x[15]~input_o ;
wire \i_x[16]~input_o ;
wire \i_x[17]~input_o ;
wire \Mult0~mult_ll_pl[0][0] ;
wire \Add0~1_sumout ;
wire \o_xx[0]~reg0_q ;
wire \Mult1~mult_ll_pl[0][1] ;
wire \Mult0~mult_ll_pl[0][1] ;
wire \Add0~2 ;
wire \Add0~3 ;
wire \Add0~5_sumout ;
wire \o_xx[1]~reg0_q ;
wire \Mult1~mult_ll_pl[0][2] ;
wire \Mult0~mult_ll_pl[0][2] ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~9_sumout ;
wire \o_xx[2]~reg0_q ;
wire \Mult0~mult_ll_pl[0][3] ;
wire \Mult1~mult_ll_pl[0][3] ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~13_sumout ;
wire \o_xx[3]~reg0_q ;
wire \Mult1~mult_ll_pl[0][4] ;
wire \Mult0~mult_ll_pl[0][4] ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~17_sumout ;
wire \o_xx[4]~reg0_q ;
wire \Mult1~mult_ll_pl[0][5] ;
wire \Mult0~mult_ll_pl[0][5] ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~21_sumout ;
wire \o_xx[5]~reg0_q ;
wire \Mult1~mult_ll_pl[0][6] ;
wire \Mult0~mult_ll_pl[0][6] ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Add0~25_sumout ;
wire \o_xx[6]~reg0_q ;
wire \Mult0~mult_ll_pl[0][7] ;
wire \Mult1~mult_ll_pl[0][7] ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~29_sumout ;
wire \o_xx[7]~reg0_q ;
wire \Mult1~mult_ll_pl[0][8] ;
wire \Mult0~mult_ll_pl[0][8] ;
wire \Add0~30 ;
wire \Add0~31 ;
wire \Add0~33_sumout ;
wire \o_xx[8]~reg0_q ;
wire \Mult1~mult_ll_pl[0][9] ;
wire \Mult0~mult_ll_pl[0][9] ;
wire \Add0~34 ;
wire \Add0~35 ;
wire \Add0~37_sumout ;
wire \o_xx[9]~reg0_q ;
wire \Mult1~mult_ll_pl[0][10] ;
wire \Mult0~mult_ll_pl[0][10] ;
wire \Add0~38 ;
wire \Add0~39 ;
wire \Add0~41_sumout ;
wire \o_xx[10]~reg0_q ;
wire \Mult0~mult_ll_pl[0][11] ;
wire \Mult1~mult_ll_pl[0][11] ;
wire \Add0~42 ;
wire \Add0~43 ;
wire \Add0~45_sumout ;
wire \o_xx[11]~reg0_q ;
wire \Mult1~mult_ll_pl[0][12] ;
wire \Mult0~mult_ll_pl[0][12] ;
wire \Add0~46 ;
wire \Add0~47 ;
wire \Add0~49_sumout ;
wire \o_xx[12]~reg0_q ;
wire \Mult0~mult_ll_pl[0][13] ;
wire \Mult1~mult_ll_pl[0][13] ;
wire \Add0~50 ;
wire \Add0~51 ;
wire \Add0~53_sumout ;
wire \o_xx[13]~reg0_q ;
wire \Mult1~mult_ll_pl[0][14] ;
wire \Mult0~mult_ll_pl[0][14] ;
wire \Add0~54 ;
wire \Add0~55 ;
wire \Add0~57_sumout ;
wire \o_xx[14]~reg0_q ;
wire \Mult0~mult_ll_pl[0][15] ;
wire \Mult1~mult_ll_pl[0][15] ;
wire \Add0~58 ;
wire \Add0~59 ;
wire \Add0~61_sumout ;
wire \o_xx[15]~reg0_q ;
wire \Mult0~mult_ll_pl[0][16] ;
wire \Mult1~mult_ll_pl[0][16] ;
wire \Add0~62 ;
wire \Add0~63 ;
wire \Add0~65_sumout ;
wire \o_xx[16]~reg0_q ;
wire \Mult0~mult_ll_pl[0][17] ;
wire \Mult1~mult_ll_pl[0][17] ;
wire \Add0~66 ;
wire \Add0~67 ;
wire \Add0~69_sumout ;
wire \o_xx[17]~reg0_q ;
wire \Mult1~mult_ll_pl[0][18] ;
wire \i_y[18]~input_o ;
wire \i_y[19]~input_o ;
wire \i_y[20]~input_o ;
wire \i_y[21]~input_o ;
wire \i_y[22]~input_o ;
wire \i_y[23]~input_o ;
wire \i_y[24]~input_o ;
wire \i_y[25]~input_o ;
wire \i_y[26]~input_o ;
wire \i_y[27]~input_o ;
wire \i_y[28]~input_o ;
wire \i_y[29]~input_o ;
wire \i_y[30]~input_o ;
wire \i_y[31]~input_o ;
wire \Mult1~add_lh_hlmac_pl[0][0] ;
wire \Mult1~1_sumout ;
wire \Mult0~mult_ll_pl[0][18] ;
wire \i_x[18]~input_o ;
wire \i_x[19]~input_o ;
wire \i_x[20]~input_o ;
wire \i_x[21]~input_o ;
wire \i_x[22]~input_o ;
wire \i_x[23]~input_o ;
wire \i_x[24]~input_o ;
wire \i_x[25]~input_o ;
wire \i_x[26]~input_o ;
wire \i_x[27]~input_o ;
wire \i_x[28]~input_o ;
wire \i_x[29]~input_o ;
wire \i_x[30]~input_o ;
wire \i_x[31]~input_o ;
wire \Mult0~add_lh_hlmac_pl[0][0] ;
wire \Mult0~1_sumout ;
wire \Add0~70 ;
wire \Add0~71 ;
wire \Add0~73_sumout ;
wire \o_xx[18]~reg0_q ;
wire \Mult0~mult_ll_pl[0][19] ;
wire \Mult0~add_lh_hlmac_pl[0][1] ;
wire \Mult0~2 ;
wire \Mult0~5_sumout ;
wire \Mult1~mult_ll_pl[0][19] ;
wire \Mult1~add_lh_hlmac_pl[0][1] ;
wire \Mult1~2 ;
wire \Mult1~5_sumout ;
wire \Add0~74 ;
wire \Add0~75 ;
wire \Add0~77_sumout ;
wire \o_xx[19]~reg0_q ;
wire \Mult0~mult_ll_pl[0][20] ;
wire \Mult0~add_lh_hlmac_pl[0][2] ;
wire \Mult0~6 ;
wire \Mult0~9_sumout ;
wire \Mult1~mult_ll_pl[0][20] ;
wire \Mult1~add_lh_hlmac_pl[0][2] ;
wire \Mult1~6 ;
wire \Mult1~9_sumout ;
wire \Add0~78 ;
wire \Add0~79 ;
wire \Add0~81_sumout ;
wire \o_xx[20]~reg0_q ;
wire \Mult1~mult_ll_pl[0][21] ;
wire \Mult1~add_lh_hlmac_pl[0][3] ;
wire \Mult1~10 ;
wire \Mult1~13_sumout ;
wire \Mult0~mult_ll_pl[0][21] ;
wire \Mult0~add_lh_hlmac_pl[0][3] ;
wire \Mult0~10 ;
wire \Mult0~13_sumout ;
wire \Add0~82 ;
wire \Add0~83 ;
wire \Add0~85_sumout ;
wire \o_xx[21]~reg0_q ;
wire \Mult0~add_lh_hlmac_pl[0][4] ;
wire \Mult0~mult_ll_pl[0][22] ;
wire \Mult0~14 ;
wire \Mult0~17_sumout ;
wire \Mult1~mult_ll_pl[0][22] ;
wire \Mult1~add_lh_hlmac_pl[0][4] ;
wire \Mult1~14 ;
wire \Mult1~17_sumout ;
wire \Add0~86 ;
wire \Add0~87 ;
wire \Add0~89_sumout ;
wire \o_xx[22]~reg0_q ;
wire \Mult1~mult_ll_pl[0][23] ;
wire \Mult1~add_lh_hlmac_pl[0][5] ;
wire \Mult1~18 ;
wire \Mult1~21_sumout ;
wire \Mult0~mult_ll_pl[0][23] ;
wire \Mult0~add_lh_hlmac_pl[0][5] ;
wire \Mult0~18 ;
wire \Mult0~21_sumout ;
wire \Add0~90 ;
wire \Add0~91 ;
wire \Add0~93_sumout ;
wire \o_xx[23]~reg0_q ;
wire \Mult1~add_lh_hlmac_pl[0][6] ;
wire \Mult1~mult_ll_pl[0][24] ;
wire \Mult1~22 ;
wire \Mult1~25_sumout ;
wire \Mult0~mult_ll_pl[0][24] ;
wire \Mult0~add_lh_hlmac_pl[0][6] ;
wire \Mult0~22 ;
wire \Mult0~25_sumout ;
wire \Add0~94 ;
wire \Add0~95 ;
wire \Add0~97_sumout ;
wire \o_xx[24]~reg0_q ;
wire \Mult1~mult_ll_pl[0][25] ;
wire \Mult1~add_lh_hlmac_pl[0][7] ;
wire \Mult1~26 ;
wire \Mult1~29_sumout ;
wire \Mult0~add_lh_hlmac_pl[0][7] ;
wire \Mult0~mult_ll_pl[0][25] ;
wire \Mult0~26 ;
wire \Mult0~29_sumout ;
wire \Add0~98 ;
wire \Add0~99 ;
wire \Add0~101_sumout ;
wire \o_xx[25]~reg0_q ;
wire \Mult1~mult_ll_pl[0][26] ;
wire \Mult1~add_lh_hlmac_pl[0][8] ;
wire \Mult1~30 ;
wire \Mult1~33_sumout ;
wire \Mult0~add_lh_hlmac_pl[0][8] ;
wire \Mult0~mult_ll_pl[0][26] ;
wire \Mult0~30 ;
wire \Mult0~33_sumout ;
wire \Add0~102 ;
wire \Add0~103 ;
wire \Add0~105_sumout ;
wire \o_xx[26]~reg0_q ;
wire \Mult1~add_lh_hlmac_pl[0][9] ;
wire \Mult1~mult_ll_pl[0][27] ;
wire \Mult1~34 ;
wire \Mult1~37_sumout ;
wire \Mult0~mult_ll_pl[0][27] ;
wire \Mult0~add_lh_hlmac_pl[0][9] ;
wire \Mult0~34 ;
wire \Mult0~37_sumout ;
wire \Add0~106 ;
wire \Add0~107 ;
wire \Add0~109_sumout ;
wire \o_xx[27]~reg0_q ;
wire \Mult1~add_lh_hlmac_pl[0][10] ;
wire \Mult1~mult_ll_pl[0][28] ;
wire \Mult1~38 ;
wire \Mult1~41_sumout ;
wire \Mult0~mult_ll_pl[0][28] ;
wire \Mult0~add_lh_hlmac_pl[0][10] ;
wire \Mult0~38 ;
wire \Mult0~41_sumout ;
wire \Add0~110 ;
wire \Add0~111 ;
wire \Add0~113_sumout ;
wire \o_xx[28]~reg0_q ;
wire \Mult0~mult_ll_pl[0][29] ;
wire \Mult0~add_lh_hlmac_pl[0][11] ;
wire \Mult0~42 ;
wire \Mult0~45_sumout ;
wire \Mult1~add_lh_hlmac_pl[0][11] ;
wire \Mult1~mult_ll_pl[0][29] ;
wire \Mult1~42 ;
wire \Mult1~45_sumout ;
wire \Add0~114 ;
wire \Add0~115 ;
wire \Add0~117_sumout ;
wire \o_xx[29]~reg0_q ;
wire \Mult1~add_lh_hlmac_pl[0][12] ;
wire \Mult1~mult_ll_pl[0][30] ;
wire \Mult1~46 ;
wire \Mult1~49_sumout ;
wire \Mult0~mult_ll_pl[0][30] ;
wire \Mult0~add_lh_hlmac_pl[0][12] ;
wire \Mult0~46 ;
wire \Mult0~49_sumout ;
wire \Add0~118 ;
wire \Add0~119 ;
wire \Add0~121_sumout ;
wire \o_xx[30]~reg0_q ;
wire \Mult0~mult_ll_pl[0][31] ;
wire \Mult0~add_lh_hlmac_pl[0][13] ;
wire \Mult0~50 ;
wire \Mult0~53_sumout ;
wire \Mult1~mult_ll_pl[0][31] ;
wire \Mult1~add_lh_hlmac_pl[0][13] ;
wire \Mult1~50 ;
wire \Mult1~53_sumout ;
wire \Add0~122 ;
wire \Add0~123 ;
wire \Add0~125_sumout ;
wire \o_xx[31]~reg0_q ;
wire \Mult1~add_lh_hlmac_pl[0][14] ;
wire \Mult1~mult_ll_pl[0][32] ;
wire \Mult1~54 ;
wire \Mult1~57_sumout ;
wire \Mult0~add_lh_hlmac_pl[0][14] ;
wire \Mult0~mult_ll_pl[0][32] ;
wire \Mult0~54 ;
wire \Mult0~57_sumout ;
wire \Add0~126 ;
wire \Add0~127 ;
wire \Add0~129_sumout ;
wire \o_xx[32]~reg0_q ;
wire \Mult0~add_lh_hlmac_pl[0][15] ;
wire \Mult0~mult_ll_pl[0][33] ;
wire \Mult0~58 ;
wire \Mult0~61_sumout ;
wire \Mult1~add_lh_hlmac_pl[0][15] ;
wire \Mult1~mult_ll_pl[0][33] ;
wire \Mult1~58 ;
wire \Mult1~61_sumout ;
wire \Add0~130 ;
wire \Add0~131 ;
wire \Add0~133_sumout ;
wire \o_xx[33]~reg0_q ;
wire \Mult1~mult_ll_pl[0][34] ;
wire \Mult1~add_lh_hlmac_pl[0][16] ;
wire \Mult1~62 ;
wire \Mult1~65_sumout ;
wire \Mult0~mult_ll_pl[0][34] ;
wire \Mult0~add_lh_hlmac_pl[0][16] ;
wire \Mult0~62 ;
wire \Mult0~65_sumout ;
wire \Add0~134 ;
wire \Add0~135 ;
wire \Add0~137_sumout ;
wire \o_xx[34]~reg0_q ;
wire \Mult0~mult_ll_pl[0][35] ;
wire \Mult0~add_lh_hlmac_pl[0][17] ;
wire \Mult0~66 ;
wire \Mult0~69_sumout ;
wire \Mult1~add_lh_hlmac_pl[0][17] ;
wire \Mult1~mult_ll_pl[0][35] ;
wire \Mult1~66 ;
wire \Mult1~69_sumout ;
wire \Add0~138 ;
wire \Add0~139 ;
wire \Add0~141_sumout ;
wire \o_xx[35]~reg0_q ;
wire \Mult1~add_lh_hlmac_pl[0][18] ;
wire \Mult1~mult_hh_pl[0][0] ;
wire \Mult1~70 ;
wire \Mult1~73_sumout ;
wire \Mult0~mult_hh_pl[0][0] ;
wire \Mult0~add_lh_hlmac_pl[0][18] ;
wire \Mult0~70 ;
wire \Mult0~73_sumout ;
wire \Add0~142 ;
wire \Add0~143 ;
wire \Add0~145_sumout ;
wire \o_xx[36]~reg0_q ;
wire \Mult0~add_lh_hlmac_pl[0][19] ;
wire \Mult0~mult_hh_pl[0][1] ;
wire \Mult0~74 ;
wire \Mult0~77_sumout ;
wire \Mult1~mult_hh_pl[0][1] ;
wire \Mult1~add_lh_hlmac_pl[0][19] ;
wire \Mult1~74 ;
wire \Mult1~77_sumout ;
wire \Add0~146 ;
wire \Add0~147 ;
wire \Add0~149_sumout ;
wire \o_xx[37]~reg0_q ;
wire \Mult0~mult_hh_pl[0][2] ;
wire \Mult0~add_lh_hlmac_pl[0][20] ;
wire \Mult0~78 ;
wire \Mult0~81_sumout ;
wire \Mult1~mult_hh_pl[0][2] ;
wire \Mult1~add_lh_hlmac_pl[0][20] ;
wire \Mult1~78 ;
wire \Mult1~81_sumout ;
wire \Add0~150 ;
wire \Add0~151 ;
wire \Add0~153_sumout ;
wire \o_xx[38]~reg0_q ;
wire \Mult0~mult_hh_pl[0][3] ;
wire \Mult0~add_lh_hlmac_pl[0][21] ;
wire \Mult0~82 ;
wire \Mult0~85_sumout ;
wire \Mult1~mult_hh_pl[0][3] ;
wire \Mult1~add_lh_hlmac_pl[0][21] ;
wire \Mult1~82 ;
wire \Mult1~85_sumout ;
wire \Add0~154 ;
wire \Add0~155 ;
wire \Add0~157_sumout ;
wire \o_xx[39]~reg0_q ;
wire \Mult1~mult_hh_pl[0][4] ;
wire \Mult1~add_lh_hlmac_pl[0][22] ;
wire \Mult1~86 ;
wire \Mult1~89_sumout ;
wire \Mult0~mult_hh_pl[0][4] ;
wire \Mult0~add_lh_hlmac_pl[0][22] ;
wire \Mult0~86 ;
wire \Mult0~89_sumout ;
wire \Add0~158 ;
wire \Add0~159 ;
wire \Add0~161_sumout ;
wire \o_xx[40]~reg0_q ;
wire \Mult0~mult_hh_pl[0][5] ;
wire \Mult0~add_lh_hlmac_pl[0][23] ;
wire \Mult0~90 ;
wire \Mult0~93_sumout ;
wire \Mult1~mult_hh_pl[0][5] ;
wire \Mult1~add_lh_hlmac_pl[0][23] ;
wire \Mult1~90 ;
wire \Mult1~93_sumout ;
wire \Add0~162 ;
wire \Add0~163 ;
wire \Add0~165_sumout ;
wire \o_xx[41]~reg0_q ;
wire \Mult1~add_lh_hlmac_pl[0][24] ;
wire \Mult1~mult_hh_pl[0][6] ;
wire \Mult1~94 ;
wire \Mult1~97_sumout ;
wire \Mult0~add_lh_hlmac_pl[0][24] ;
wire \Mult0~mult_hh_pl[0][6] ;
wire \Mult0~94 ;
wire \Mult0~97_sumout ;
wire \Add0~166 ;
wire \Add0~167 ;
wire \Add0~169_sumout ;
wire \o_xx[42]~reg0_q ;
wire \Mult1~mult_hh_pl[0][7] ;
wire \Mult1~add_lh_hlmac_pl[0][25] ;
wire \Mult1~98 ;
wire \Mult1~101_sumout ;
wire \Mult0~mult_hh_pl[0][7] ;
wire \Mult0~add_lh_hlmac_pl[0][25] ;
wire \Mult0~98 ;
wire \Mult0~101_sumout ;
wire \Add0~170 ;
wire \Add0~171 ;
wire \Add0~173_sumout ;
wire \o_xx[43]~reg0_q ;
wire \Mult1~mult_hh_pl[0][8] ;
wire \Mult1~add_lh_hlmac_pl[0][26] ;
wire \Mult1~102 ;
wire \Mult1~105_sumout ;
wire \Mult0~add_lh_hlmac_pl[0][26] ;
wire \Mult0~mult_hh_pl[0][8] ;
wire \Mult0~102 ;
wire \Mult0~105_sumout ;
wire \Add0~174 ;
wire \Add0~175 ;
wire \Add0~177_sumout ;
wire \o_xx[44]~reg0_q ;
wire \Mult1~mult_hh_pl[0][9] ;
wire \Mult1~add_lh_hlmac_pl[0][27] ;
wire \Mult1~106 ;
wire \Mult1~109_sumout ;
wire \Mult0~mult_hh_pl[0][9] ;
wire \Mult0~add_lh_hlmac_pl[0][27] ;
wire \Mult0~106 ;
wire \Mult0~109_sumout ;
wire \Add0~178 ;
wire \Add0~179 ;
wire \Add0~181_sumout ;
wire \o_xx[45]~reg0_q ;
wire \Mult1~mult_hh_pl[0][10] ;
wire \Mult1~add_lh_hlmac_pl[0][28] ;
wire \Mult1~110 ;
wire \Mult1~113_sumout ;
wire \Mult0~add_lh_hlmac_pl[0][28] ;
wire \Mult0~mult_hh_pl[0][10] ;
wire \Mult0~110 ;
wire \Mult0~113_sumout ;
wire \Add0~182 ;
wire \Add0~183 ;
wire \Add0~185_sumout ;
wire \o_xx[46]~reg0_q ;
wire \Mult1~mult_hh_pl[0][11] ;
wire \Mult1~add_lh_hlmac_pl[0][29] ;
wire \Mult1~114 ;
wire \Mult1~117_sumout ;
wire \Mult0~mult_hh_pl[0][11] ;
wire \Mult0~add_lh_hlmac_pl[0][29] ;
wire \Mult0~114 ;
wire \Mult0~117_sumout ;
wire \Add0~186 ;
wire \Add0~187 ;
wire \Add0~189_sumout ;
wire \o_xx[47]~reg0_q ;
wire \Mult1~mult_hh_pl[0][12] ;
wire \Mult1~add_lh_hlmac_pl[0][30] ;
wire \Mult1~118 ;
wire \Mult1~121_sumout ;
wire \Mult0~mult_hh_pl[0][12] ;
wire \Mult0~add_lh_hlmac_pl[0][30] ;
wire \Mult0~118 ;
wire \Mult0~121_sumout ;
wire \Add0~190 ;
wire \Add0~191 ;
wire \Add0~193_sumout ;
wire \o_xx[48]~reg0_q ;
wire \Mult1~mult_hh_pl[0][13] ;
wire \Mult1~add_lh_hlmac_pl[0][31] ;
wire \Mult1~122 ;
wire \Mult1~125_sumout ;
wire \Mult0~mult_hh_pl[0][13] ;
wire \Mult0~add_lh_hlmac_pl[0][31] ;
wire \Mult0~122 ;
wire \Mult0~125_sumout ;
wire \Add0~194 ;
wire \Add0~195 ;
wire \Add0~197_sumout ;
wire \o_xx[49]~reg0_q ;
wire \Mult1~mult_hh_pl[0][14] ;
wire \Mult1~add_lh_hlmac_pl[0][32] ;
wire \Mult1~126 ;
wire \Mult1~129_sumout ;
wire \Mult0~mult_hh_pl[0][14] ;
wire \Mult0~add_lh_hlmac_pl[0][32] ;
wire \Mult0~126 ;
wire \Mult0~129_sumout ;
wire \Add0~198 ;
wire \Add0~199 ;
wire \Add0~201_sumout ;
wire \o_xx[50]~reg0_q ;
wire \Mult0~mult_hh_pl[0][15] ;
wire \Mult0~130 ;
wire \Mult0~133_sumout ;
wire \Mult1~mult_hh_pl[0][15] ;
wire \Mult1~130 ;
wire \Mult1~133_sumout ;
wire \Add0~202 ;
wire \Add0~203 ;
wire \Add0~205_sumout ;
wire \o_xx[51]~reg0_q ;
wire \Mult1~mult_hh_pl[0][16] ;
wire \Mult1~134 ;
wire \Mult1~137_sumout ;
wire \Mult0~mult_hh_pl[0][16] ;
wire \Mult0~134 ;
wire \Mult0~137_sumout ;
wire \Add0~206 ;
wire \Add0~207 ;
wire \Add0~209_sumout ;
wire \o_xx[52]~reg0_q ;
wire \Mult0~mult_hh_pl[0][17] ;
wire \Mult0~138 ;
wire \Mult0~141_sumout ;
wire \Mult1~mult_hh_pl[0][17] ;
wire \Mult1~138 ;
wire \Mult1~141_sumout ;
wire \Add0~210 ;
wire \Add0~211 ;
wire \Add0~213_sumout ;
wire \o_xx[53]~reg0_q ;
wire \Mult1~mult_hh_pl[0][18] ;
wire \Mult1~142 ;
wire \Mult1~145_sumout ;
wire \Mult0~mult_hh_pl[0][18] ;
wire \Mult0~142 ;
wire \Mult0~145_sumout ;
wire \Add0~214 ;
wire \Add0~215 ;
wire \Add0~217_sumout ;
wire \o_xx[54]~reg0_q ;
wire \Mult0~mult_hh_pl[0][19] ;
wire \Mult0~146 ;
wire \Mult0~149_sumout ;
wire \Mult1~mult_hh_pl[0][19] ;
wire \Mult1~146 ;
wire \Mult1~149_sumout ;
wire \Add0~218 ;
wire \Add0~219 ;
wire \Add0~221_sumout ;
wire \o_xx[55]~reg0_q ;
wire \Mult0~mult_hh_pl[0][20] ;
wire \Mult0~150 ;
wire \Mult0~153_sumout ;
wire \Mult1~mult_hh_pl[0][20] ;
wire \Mult1~150 ;
wire \Mult1~153_sumout ;
wire \Add0~222 ;
wire \Add0~223 ;
wire \Add0~225_sumout ;
wire \o_xx[56]~reg0_q ;
wire \Mult1~mult_hh_pl[0][21] ;
wire \Mult1~154 ;
wire \Mult1~157_sumout ;
wire \Mult0~mult_hh_pl[0][21] ;
wire \Mult0~154 ;
wire \Mult0~157_sumout ;
wire \Add0~226 ;
wire \Add0~227 ;
wire \Add0~229_sumout ;
wire \o_xx[57]~reg0_q ;
wire \Mult1~mult_hh_pl[0][22] ;
wire \Mult1~158 ;
wire \Mult1~161_sumout ;
wire \Mult0~mult_hh_pl[0][22] ;
wire \Mult0~158 ;
wire \Mult0~161_sumout ;
wire \Add0~230 ;
wire \Add0~231 ;
wire \Add0~233_sumout ;
wire \o_xx[58]~reg0_q ;
wire \Mult0~mult_hh_pl[0][23] ;
wire \Mult0~162 ;
wire \Mult0~165_sumout ;
wire \Mult1~mult_hh_pl[0][23] ;
wire \Mult1~162 ;
wire \Mult1~165_sumout ;
wire \Add0~234 ;
wire \Add0~235 ;
wire \Add0~237_sumout ;
wire \o_xx[59]~reg0_q ;
wire \Mult1~mult_hh_pl[0][24] ;
wire \Mult1~166 ;
wire \Mult1~169_sumout ;
wire \Mult0~mult_hh_pl[0][24] ;
wire \Mult0~166 ;
wire \Mult0~169_sumout ;
wire \Add0~238 ;
wire \Add0~239 ;
wire \Add0~241_sumout ;
wire \o_xx[60]~reg0_q ;
wire \Mult1~mult_hh_pl[0][25] ;
wire \Mult1~170 ;
wire \Mult1~173_sumout ;
wire \Mult0~mult_hh_pl[0][25] ;
wire \Mult0~170 ;
wire \Mult0~173_sumout ;
wire \Add0~242 ;
wire \Add0~243 ;
wire \Add0~245_sumout ;
wire \o_xx[61]~reg0_q ;
wire \Mult1~mult_hh_pl[0][26] ;
wire \Mult1~174 ;
wire \Mult1~177_sumout ;
wire \Mult0~mult_hh_pl[0][26] ;
wire \Mult0~174 ;
wire \Mult0~177_sumout ;
wire \Add0~246 ;
wire \Add0~247 ;
wire \Add0~249_sumout ;
wire \o_xx[62]~reg0_q ;
wire \Mult1~mult_hh_pl[0][27] ;
wire \Mult1~178 ;
wire \Mult1~181_sumout ;
wire \Mult0~mult_hh_pl[0][27] ;
wire \Mult0~178 ;
wire \Mult0~181_sumout ;
wire \Add0~250 ;
wire \Add0~251 ;
wire \Add0~253_sumout ;
wire \o_xx[63]~reg0_q ;
wire \Add0~254 ;
wire \Add0~255 ;
wire \Add0~257_sumout ;
wire \o_xx[64]~reg0_q ;
wire \Mult2~mult_ll_pl[0][0] ;
wire \Mult2~mult_ll_pl[0][1] ;
wire \Mult2~mult_ll_pl[0][2] ;
wire \Mult2~mult_ll_pl[0][3] ;
wire \Mult2~mult_ll_pl[0][4] ;
wire \Mult2~mult_ll_pl[0][5] ;
wire \Mult2~mult_ll_pl[0][6] ;
wire \Mult2~mult_ll_pl[0][7] ;
wire \Mult2~mult_ll_pl[0][8] ;
wire \Mult2~mult_ll_pl[0][9] ;
wire \Mult2~mult_ll_pl[0][10] ;
wire \Mult2~mult_ll_pl[0][11] ;
wire \Mult2~mult_ll_pl[0][12] ;
wire \Mult2~mult_ll_pl[0][13] ;
wire \Mult2~mult_ll_pl[0][14] ;
wire \Mult2~mult_ll_pl[0][15] ;
wire \Mult2~mult_ll_pl[0][16] ;
wire \Mult2~mult_ll_pl[0][17] ;
wire \Mult2~add_lh_hlmac_pl[0][0] ;
wire \Mult2~mult_ll_pl[0][18] ;
wire \Mult2~1_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][1] ;
wire \Mult2~mult_ll_pl[0][19] ;
wire \Mult2~2 ;
wire \Mult2~5_sumout ;
wire \Mult2~mult_ll_pl[0][20] ;
wire \Mult2~add_lh_hlmac_pl[0][2] ;
wire \Mult2~6 ;
wire \Mult2~9_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][3] ;
wire \Mult2~mult_ll_pl[0][21] ;
wire \Mult2~10 ;
wire \Mult2~13_sumout ;
wire \Mult2~mult_ll_pl[0][22] ;
wire \Mult2~add_lh_hlmac_pl[0][4] ;
wire \Mult2~14 ;
wire \Mult2~17_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][5] ;
wire \Mult2~mult_ll_pl[0][23] ;
wire \Mult2~18 ;
wire \Mult2~21_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][6] ;
wire \Mult2~mult_ll_pl[0][24] ;
wire \Mult2~22 ;
wire \Mult2~25_sumout ;
wire \Mult2~mult_ll_pl[0][25] ;
wire \Mult2~add_lh_hlmac_pl[0][7] ;
wire \Mult2~26 ;
wire \Mult2~29_sumout ;
wire \Mult2~mult_ll_pl[0][26] ;
wire \Mult2~add_lh_hlmac_pl[0][8] ;
wire \Mult2~30 ;
wire \Mult2~33_sumout ;
wire \Mult2~mult_ll_pl[0][27] ;
wire \Mult2~add_lh_hlmac_pl[0][9] ;
wire \Mult2~34 ;
wire \Mult2~37_sumout ;
wire \Mult2~mult_ll_pl[0][28] ;
wire \Mult2~add_lh_hlmac_pl[0][10] ;
wire \Mult2~38 ;
wire \Mult2~41_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][11] ;
wire \Mult2~mult_ll_pl[0][29] ;
wire \Mult2~42 ;
wire \Mult2~45_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][12] ;
wire \Mult2~mult_ll_pl[0][30] ;
wire \Mult2~46 ;
wire \Mult2~49_sumout ;
wire \Mult2~mult_ll_pl[0][31] ;
wire \Mult2~add_lh_hlmac_pl[0][13] ;
wire \Mult2~50 ;
wire \Mult2~53_sumout ;
wire \Mult2~mult_ll_pl[0][32] ;
wire \Mult2~add_lh_hlmac_pl[0][14] ;
wire \Mult2~54 ;
wire \Mult2~57_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][15] ;
wire \Mult2~mult_ll_pl[0][33] ;
wire \Mult2~58 ;
wire \Mult2~61_sumout ;
wire \Mult2~mult_ll_pl[0][34] ;
wire \Mult2~add_lh_hlmac_pl[0][16] ;
wire \Mult2~62 ;
wire \Mult2~65_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][17] ;
wire \Mult2~mult_ll_pl[0][35] ;
wire \Mult2~66 ;
wire \Mult2~69_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][18] ;
wire \Mult2~mult_hh_pl[0][0] ;
wire \Mult2~70 ;
wire \Mult2~73_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][19] ;
wire \Mult2~mult_hh_pl[0][1] ;
wire \Mult2~74 ;
wire \Mult2~77_sumout ;
wire \Mult2~mult_hh_pl[0][2] ;
wire \Mult2~add_lh_hlmac_pl[0][20] ;
wire \Mult2~78 ;
wire \Mult2~81_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][21] ;
wire \Mult2~mult_hh_pl[0][3] ;
wire \Mult2~82 ;
wire \Mult2~85_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][22] ;
wire \Mult2~mult_hh_pl[0][4] ;
wire \Mult2~86 ;
wire \Mult2~89_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][23] ;
wire \Mult2~mult_hh_pl[0][5] ;
wire \Mult2~90 ;
wire \Mult2~93_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][24] ;
wire \Mult2~mult_hh_pl[0][6] ;
wire \Mult2~94 ;
wire \Mult2~97_sumout ;
wire \Mult2~mult_hh_pl[0][7] ;
wire \Mult2~add_lh_hlmac_pl[0][25] ;
wire \Mult2~98 ;
wire \Mult2~101_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][26] ;
wire \Mult2~mult_hh_pl[0][8] ;
wire \Mult2~102 ;
wire \Mult2~105_sumout ;
wire \Mult2~mult_hh_pl[0][9] ;
wire \Mult2~add_lh_hlmac_pl[0][27] ;
wire \Mult2~106 ;
wire \Mult2~109_sumout ;
wire \Mult2~mult_hh_pl[0][10] ;
wire \Mult2~add_lh_hlmac_pl[0][28] ;
wire \Mult2~110 ;
wire \Mult2~113_sumout ;
wire \Mult2~mult_hh_pl[0][11] ;
wire \Mult2~add_lh_hlmac_pl[0][29] ;
wire \Mult2~114 ;
wire \Mult2~117_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][30] ;
wire \Mult2~mult_hh_pl[0][12] ;
wire \Mult2~118 ;
wire \Mult2~121_sumout ;
wire \Mult2~mult_hh_pl[0][13] ;
wire \Mult2~add_lh_hlmac_pl[0][31] ;
wire \Mult2~122 ;
wire \Mult2~125_sumout ;
wire \Mult2~add_lh_hlmac_pl[0][32] ;
wire \Mult2~mult_hh_pl[0][14] ;
wire \Mult2~126 ;
wire \Mult2~129_sumout ;
wire \Mult2~mult_hh_pl[0][15] ;
wire \Mult2~130 ;
wire \Mult2~133_sumout ;
wire \Mult2~mult_hh_pl[0][16] ;
wire \Mult2~134 ;
wire \Mult2~137_sumout ;
wire \Mult2~mult_hh_pl[0][17] ;
wire \Mult2~138 ;
wire \Mult2~141_sumout ;
wire \Mult2~mult_hh_pl[0][18] ;
wire \Mult2~142 ;
wire \Mult2~145_sumout ;
wire \Mult2~mult_hh_pl[0][19] ;
wire \Mult2~146 ;
wire \Mult2~149_sumout ;
wire \Mult2~mult_hh_pl[0][20] ;
wire \Mult2~150 ;
wire \Mult2~153_sumout ;
wire \Mult2~mult_hh_pl[0][21] ;
wire \Mult2~154 ;
wire \Mult2~157_sumout ;
wire \Mult2~mult_hh_pl[0][22] ;
wire \Mult2~158 ;
wire \Mult2~161_sumout ;
wire \Mult2~mult_hh_pl[0][23] ;
wire \Mult2~162 ;
wire \Mult2~165_sumout ;
wire \Mult2~mult_hh_pl[0][24] ;
wire \Mult2~166 ;
wire \Mult2~169_sumout ;
wire \Mult2~mult_hh_pl[0][25] ;
wire \Mult2~170 ;
wire \Mult2~173_sumout ;
wire \Mult2~mult_hh_pl[0][26] ;
wire \Mult2~174 ;
wire \Mult2~177_sumout ;
wire \Mult2~mult_hh_pl[0][27] ;
wire \Mult2~178 ;
wire \Mult2~181_sumout ;

wire [63:0] \Mult2~192_RESULTA_bus ;
wire [63:0] \Mult2~533_RESULTA_bus ;
wire [63:0] \Mult2~874_RESULTA_bus ;
wire [63:0] \Mult1~192_RESULTA_bus ;
wire [63:0] \Mult0~192_RESULTA_bus ;
wire [63:0] \Mult1~533_RESULTA_bus ;
wire [63:0] \Mult0~533_RESULTA_bus ;
wire [63:0] \Mult1~874_RESULTA_bus ;
wire [63:0] \Mult0~874_RESULTA_bus ;

assign \Mult2~mult_ll_pl[0][0]  = \Mult2~192_RESULTA_bus [0];
assign \Mult2~mult_ll_pl[0][1]  = \Mult2~192_RESULTA_bus [1];
assign \Mult2~mult_ll_pl[0][2]  = \Mult2~192_RESULTA_bus [2];
assign \Mult2~mult_ll_pl[0][3]  = \Mult2~192_RESULTA_bus [3];
assign \Mult2~mult_ll_pl[0][4]  = \Mult2~192_RESULTA_bus [4];
assign \Mult2~mult_ll_pl[0][5]  = \Mult2~192_RESULTA_bus [5];
assign \Mult2~mult_ll_pl[0][6]  = \Mult2~192_RESULTA_bus [6];
assign \Mult2~mult_ll_pl[0][7]  = \Mult2~192_RESULTA_bus [7];
assign \Mult2~mult_ll_pl[0][8]  = \Mult2~192_RESULTA_bus [8];
assign \Mult2~mult_ll_pl[0][9]  = \Mult2~192_RESULTA_bus [9];
assign \Mult2~mult_ll_pl[0][10]  = \Mult2~192_RESULTA_bus [10];
assign \Mult2~mult_ll_pl[0][11]  = \Mult2~192_RESULTA_bus [11];
assign \Mult2~mult_ll_pl[0][12]  = \Mult2~192_RESULTA_bus [12];
assign \Mult2~mult_ll_pl[0][13]  = \Mult2~192_RESULTA_bus [13];
assign \Mult2~mult_ll_pl[0][14]  = \Mult2~192_RESULTA_bus [14];
assign \Mult2~mult_ll_pl[0][15]  = \Mult2~192_RESULTA_bus [15];
assign \Mult2~mult_ll_pl[0][16]  = \Mult2~192_RESULTA_bus [16];
assign \Mult2~mult_ll_pl[0][17]  = \Mult2~192_RESULTA_bus [17];
assign \Mult2~mult_ll_pl[0][18]  = \Mult2~192_RESULTA_bus [18];
assign \Mult2~mult_ll_pl[0][19]  = \Mult2~192_RESULTA_bus [19];
assign \Mult2~mult_ll_pl[0][20]  = \Mult2~192_RESULTA_bus [20];
assign \Mult2~mult_ll_pl[0][21]  = \Mult2~192_RESULTA_bus [21];
assign \Mult2~mult_ll_pl[0][22]  = \Mult2~192_RESULTA_bus [22];
assign \Mult2~mult_ll_pl[0][23]  = \Mult2~192_RESULTA_bus [23];
assign \Mult2~mult_ll_pl[0][24]  = \Mult2~192_RESULTA_bus [24];
assign \Mult2~mult_ll_pl[0][25]  = \Mult2~192_RESULTA_bus [25];
assign \Mult2~mult_ll_pl[0][26]  = \Mult2~192_RESULTA_bus [26];
assign \Mult2~mult_ll_pl[0][27]  = \Mult2~192_RESULTA_bus [27];
assign \Mult2~mult_ll_pl[0][28]  = \Mult2~192_RESULTA_bus [28];
assign \Mult2~mult_ll_pl[0][29]  = \Mult2~192_RESULTA_bus [29];
assign \Mult2~mult_ll_pl[0][30]  = \Mult2~192_RESULTA_bus [30];
assign \Mult2~mult_ll_pl[0][31]  = \Mult2~192_RESULTA_bus [31];
assign \Mult2~mult_ll_pl[0][32]  = \Mult2~192_RESULTA_bus [32];
assign \Mult2~mult_ll_pl[0][33]  = \Mult2~192_RESULTA_bus [33];
assign \Mult2~mult_ll_pl[0][34]  = \Mult2~192_RESULTA_bus [34];
assign \Mult2~mult_ll_pl[0][35]  = \Mult2~192_RESULTA_bus [35];
assign \Mult2~228  = \Mult2~192_RESULTA_bus [36];
assign \Mult2~229  = \Mult2~192_RESULTA_bus [37];
assign \Mult2~230  = \Mult2~192_RESULTA_bus [38];
assign \Mult2~231  = \Mult2~192_RESULTA_bus [39];
assign \Mult2~232  = \Mult2~192_RESULTA_bus [40];
assign \Mult2~233  = \Mult2~192_RESULTA_bus [41];
assign \Mult2~234  = \Mult2~192_RESULTA_bus [42];
assign \Mult2~235  = \Mult2~192_RESULTA_bus [43];
assign \Mult2~236  = \Mult2~192_RESULTA_bus [44];
assign \Mult2~237  = \Mult2~192_RESULTA_bus [45];
assign \Mult2~238  = \Mult2~192_RESULTA_bus [46];
assign \Mult2~239  = \Mult2~192_RESULTA_bus [47];
assign \Mult2~240  = \Mult2~192_RESULTA_bus [48];
assign \Mult2~241  = \Mult2~192_RESULTA_bus [49];
assign \Mult2~242  = \Mult2~192_RESULTA_bus [50];
assign \Mult2~243  = \Mult2~192_RESULTA_bus [51];
assign \Mult2~244  = \Mult2~192_RESULTA_bus [52];
assign \Mult2~245  = \Mult2~192_RESULTA_bus [53];
assign \Mult2~246  = \Mult2~192_RESULTA_bus [54];
assign \Mult2~247  = \Mult2~192_RESULTA_bus [55];
assign \Mult2~248  = \Mult2~192_RESULTA_bus [56];
assign \Mult2~249  = \Mult2~192_RESULTA_bus [57];
assign \Mult2~250  = \Mult2~192_RESULTA_bus [58];
assign \Mult2~251  = \Mult2~192_RESULTA_bus [59];
assign \Mult2~252  = \Mult2~192_RESULTA_bus [60];
assign \Mult2~253  = \Mult2~192_RESULTA_bus [61];
assign \Mult2~254  = \Mult2~192_RESULTA_bus [62];
assign \Mult2~255  = \Mult2~192_RESULTA_bus [63];

assign \Mult2~add_lh_hlmac_pl[0][0]  = \Mult2~533_RESULTA_bus [0];
assign \Mult2~add_lh_hlmac_pl[0][1]  = \Mult2~533_RESULTA_bus [1];
assign \Mult2~add_lh_hlmac_pl[0][2]  = \Mult2~533_RESULTA_bus [2];
assign \Mult2~add_lh_hlmac_pl[0][3]  = \Mult2~533_RESULTA_bus [3];
assign \Mult2~add_lh_hlmac_pl[0][4]  = \Mult2~533_RESULTA_bus [4];
assign \Mult2~add_lh_hlmac_pl[0][5]  = \Mult2~533_RESULTA_bus [5];
assign \Mult2~add_lh_hlmac_pl[0][6]  = \Mult2~533_RESULTA_bus [6];
assign \Mult2~add_lh_hlmac_pl[0][7]  = \Mult2~533_RESULTA_bus [7];
assign \Mult2~add_lh_hlmac_pl[0][8]  = \Mult2~533_RESULTA_bus [8];
assign \Mult2~add_lh_hlmac_pl[0][9]  = \Mult2~533_RESULTA_bus [9];
assign \Mult2~add_lh_hlmac_pl[0][10]  = \Mult2~533_RESULTA_bus [10];
assign \Mult2~add_lh_hlmac_pl[0][11]  = \Mult2~533_RESULTA_bus [11];
assign \Mult2~add_lh_hlmac_pl[0][12]  = \Mult2~533_RESULTA_bus [12];
assign \Mult2~add_lh_hlmac_pl[0][13]  = \Mult2~533_RESULTA_bus [13];
assign \Mult2~add_lh_hlmac_pl[0][14]  = \Mult2~533_RESULTA_bus [14];
assign \Mult2~add_lh_hlmac_pl[0][15]  = \Mult2~533_RESULTA_bus [15];
assign \Mult2~add_lh_hlmac_pl[0][16]  = \Mult2~533_RESULTA_bus [16];
assign \Mult2~add_lh_hlmac_pl[0][17]  = \Mult2~533_RESULTA_bus [17];
assign \Mult2~add_lh_hlmac_pl[0][18]  = \Mult2~533_RESULTA_bus [18];
assign \Mult2~add_lh_hlmac_pl[0][19]  = \Mult2~533_RESULTA_bus [19];
assign \Mult2~add_lh_hlmac_pl[0][20]  = \Mult2~533_RESULTA_bus [20];
assign \Mult2~add_lh_hlmac_pl[0][21]  = \Mult2~533_RESULTA_bus [21];
assign \Mult2~add_lh_hlmac_pl[0][22]  = \Mult2~533_RESULTA_bus [22];
assign \Mult2~add_lh_hlmac_pl[0][23]  = \Mult2~533_RESULTA_bus [23];
assign \Mult2~add_lh_hlmac_pl[0][24]  = \Mult2~533_RESULTA_bus [24];
assign \Mult2~add_lh_hlmac_pl[0][25]  = \Mult2~533_RESULTA_bus [25];
assign \Mult2~add_lh_hlmac_pl[0][26]  = \Mult2~533_RESULTA_bus [26];
assign \Mult2~add_lh_hlmac_pl[0][27]  = \Mult2~533_RESULTA_bus [27];
assign \Mult2~add_lh_hlmac_pl[0][28]  = \Mult2~533_RESULTA_bus [28];
assign \Mult2~add_lh_hlmac_pl[0][29]  = \Mult2~533_RESULTA_bus [29];
assign \Mult2~add_lh_hlmac_pl[0][30]  = \Mult2~533_RESULTA_bus [30];
assign \Mult2~add_lh_hlmac_pl[0][31]  = \Mult2~533_RESULTA_bus [31];
assign \Mult2~add_lh_hlmac_pl[0][32]  = \Mult2~533_RESULTA_bus [32];
assign \Mult2~566  = \Mult2~533_RESULTA_bus [33];
assign \Mult2~567  = \Mult2~533_RESULTA_bus [34];
assign \Mult2~568  = \Mult2~533_RESULTA_bus [35];
assign \Mult2~569  = \Mult2~533_RESULTA_bus [36];
assign \Mult2~570  = \Mult2~533_RESULTA_bus [37];
assign \Mult2~571  = \Mult2~533_RESULTA_bus [38];
assign \Mult2~572  = \Mult2~533_RESULTA_bus [39];
assign \Mult2~573  = \Mult2~533_RESULTA_bus [40];
assign \Mult2~574  = \Mult2~533_RESULTA_bus [41];
assign \Mult2~575  = \Mult2~533_RESULTA_bus [42];
assign \Mult2~576  = \Mult2~533_RESULTA_bus [43];
assign \Mult2~577  = \Mult2~533_RESULTA_bus [44];
assign \Mult2~578  = \Mult2~533_RESULTA_bus [45];
assign \Mult2~579  = \Mult2~533_RESULTA_bus [46];
assign \Mult2~580  = \Mult2~533_RESULTA_bus [47];
assign \Mult2~581  = \Mult2~533_RESULTA_bus [48];
assign \Mult2~582  = \Mult2~533_RESULTA_bus [49];
assign \Mult2~583  = \Mult2~533_RESULTA_bus [50];
assign \Mult2~584  = \Mult2~533_RESULTA_bus [51];
assign \Mult2~585  = \Mult2~533_RESULTA_bus [52];
assign \Mult2~586  = \Mult2~533_RESULTA_bus [53];
assign \Mult2~587  = \Mult2~533_RESULTA_bus [54];
assign \Mult2~588  = \Mult2~533_RESULTA_bus [55];
assign \Mult2~589  = \Mult2~533_RESULTA_bus [56];
assign \Mult2~590  = \Mult2~533_RESULTA_bus [57];
assign \Mult2~591  = \Mult2~533_RESULTA_bus [58];
assign \Mult2~592  = \Mult2~533_RESULTA_bus [59];
assign \Mult2~593  = \Mult2~533_RESULTA_bus [60];
assign \Mult2~594  = \Mult2~533_RESULTA_bus [61];
assign \Mult2~595  = \Mult2~533_RESULTA_bus [62];
assign \Mult2~596  = \Mult2~533_RESULTA_bus [63];

assign \Mult2~mult_hh_pl[0][0]  = \Mult2~874_RESULTA_bus [0];
assign \Mult2~mult_hh_pl[0][1]  = \Mult2~874_RESULTA_bus [1];
assign \Mult2~mult_hh_pl[0][2]  = \Mult2~874_RESULTA_bus [2];
assign \Mult2~mult_hh_pl[0][3]  = \Mult2~874_RESULTA_bus [3];
assign \Mult2~mult_hh_pl[0][4]  = \Mult2~874_RESULTA_bus [4];
assign \Mult2~mult_hh_pl[0][5]  = \Mult2~874_RESULTA_bus [5];
assign \Mult2~mult_hh_pl[0][6]  = \Mult2~874_RESULTA_bus [6];
assign \Mult2~mult_hh_pl[0][7]  = \Mult2~874_RESULTA_bus [7];
assign \Mult2~mult_hh_pl[0][8]  = \Mult2~874_RESULTA_bus [8];
assign \Mult2~mult_hh_pl[0][9]  = \Mult2~874_RESULTA_bus [9];
assign \Mult2~mult_hh_pl[0][10]  = \Mult2~874_RESULTA_bus [10];
assign \Mult2~mult_hh_pl[0][11]  = \Mult2~874_RESULTA_bus [11];
assign \Mult2~mult_hh_pl[0][12]  = \Mult2~874_RESULTA_bus [12];
assign \Mult2~mult_hh_pl[0][13]  = \Mult2~874_RESULTA_bus [13];
assign \Mult2~mult_hh_pl[0][14]  = \Mult2~874_RESULTA_bus [14];
assign \Mult2~mult_hh_pl[0][15]  = \Mult2~874_RESULTA_bus [15];
assign \Mult2~mult_hh_pl[0][16]  = \Mult2~874_RESULTA_bus [16];
assign \Mult2~mult_hh_pl[0][17]  = \Mult2~874_RESULTA_bus [17];
assign \Mult2~mult_hh_pl[0][18]  = \Mult2~874_RESULTA_bus [18];
assign \Mult2~mult_hh_pl[0][19]  = \Mult2~874_RESULTA_bus [19];
assign \Mult2~mult_hh_pl[0][20]  = \Mult2~874_RESULTA_bus [20];
assign \Mult2~mult_hh_pl[0][21]  = \Mult2~874_RESULTA_bus [21];
assign \Mult2~mult_hh_pl[0][22]  = \Mult2~874_RESULTA_bus [22];
assign \Mult2~mult_hh_pl[0][23]  = \Mult2~874_RESULTA_bus [23];
assign \Mult2~mult_hh_pl[0][24]  = \Mult2~874_RESULTA_bus [24];
assign \Mult2~mult_hh_pl[0][25]  = \Mult2~874_RESULTA_bus [25];
assign \Mult2~mult_hh_pl[0][26]  = \Mult2~874_RESULTA_bus [26];
assign \Mult2~mult_hh_pl[0][27]  = \Mult2~874_RESULTA_bus [27];
assign \Mult2~902  = \Mult2~874_RESULTA_bus [28];
assign \Mult2~903  = \Mult2~874_RESULTA_bus [29];
assign \Mult2~904  = \Mult2~874_RESULTA_bus [30];
assign \Mult2~905  = \Mult2~874_RESULTA_bus [31];
assign \Mult2~906  = \Mult2~874_RESULTA_bus [32];
assign \Mult2~907  = \Mult2~874_RESULTA_bus [33];
assign \Mult2~908  = \Mult2~874_RESULTA_bus [34];
assign \Mult2~909  = \Mult2~874_RESULTA_bus [35];
assign \Mult2~910  = \Mult2~874_RESULTA_bus [36];
assign \Mult2~911  = \Mult2~874_RESULTA_bus [37];
assign \Mult2~912  = \Mult2~874_RESULTA_bus [38];
assign \Mult2~913  = \Mult2~874_RESULTA_bus [39];
assign \Mult2~914  = \Mult2~874_RESULTA_bus [40];
assign \Mult2~915  = \Mult2~874_RESULTA_bus [41];
assign \Mult2~916  = \Mult2~874_RESULTA_bus [42];
assign \Mult2~917  = \Mult2~874_RESULTA_bus [43];
assign \Mult2~918  = \Mult2~874_RESULTA_bus [44];
assign \Mult2~919  = \Mult2~874_RESULTA_bus [45];
assign \Mult2~920  = \Mult2~874_RESULTA_bus [46];
assign \Mult2~921  = \Mult2~874_RESULTA_bus [47];
assign \Mult2~922  = \Mult2~874_RESULTA_bus [48];
assign \Mult2~923  = \Mult2~874_RESULTA_bus [49];
assign \Mult2~924  = \Mult2~874_RESULTA_bus [50];
assign \Mult2~925  = \Mult2~874_RESULTA_bus [51];
assign \Mult2~926  = \Mult2~874_RESULTA_bus [52];
assign \Mult2~927  = \Mult2~874_RESULTA_bus [53];
assign \Mult2~928  = \Mult2~874_RESULTA_bus [54];
assign \Mult2~929  = \Mult2~874_RESULTA_bus [55];
assign \Mult2~930  = \Mult2~874_RESULTA_bus [56];
assign \Mult2~931  = \Mult2~874_RESULTA_bus [57];
assign \Mult2~932  = \Mult2~874_RESULTA_bus [58];
assign \Mult2~933  = \Mult2~874_RESULTA_bus [59];
assign \Mult2~934  = \Mult2~874_RESULTA_bus [60];
assign \Mult2~935  = \Mult2~874_RESULTA_bus [61];
assign \Mult2~936  = \Mult2~874_RESULTA_bus [62];
assign \Mult2~937  = \Mult2~874_RESULTA_bus [63];

assign \Mult1~mult_ll_pl[0][0]  = \Mult1~192_RESULTA_bus [0];
assign \Mult1~mult_ll_pl[0][1]  = \Mult1~192_RESULTA_bus [1];
assign \Mult1~mult_ll_pl[0][2]  = \Mult1~192_RESULTA_bus [2];
assign \Mult1~mult_ll_pl[0][3]  = \Mult1~192_RESULTA_bus [3];
assign \Mult1~mult_ll_pl[0][4]  = \Mult1~192_RESULTA_bus [4];
assign \Mult1~mult_ll_pl[0][5]  = \Mult1~192_RESULTA_bus [5];
assign \Mult1~mult_ll_pl[0][6]  = \Mult1~192_RESULTA_bus [6];
assign \Mult1~mult_ll_pl[0][7]  = \Mult1~192_RESULTA_bus [7];
assign \Mult1~mult_ll_pl[0][8]  = \Mult1~192_RESULTA_bus [8];
assign \Mult1~mult_ll_pl[0][9]  = \Mult1~192_RESULTA_bus [9];
assign \Mult1~mult_ll_pl[0][10]  = \Mult1~192_RESULTA_bus [10];
assign \Mult1~mult_ll_pl[0][11]  = \Mult1~192_RESULTA_bus [11];
assign \Mult1~mult_ll_pl[0][12]  = \Mult1~192_RESULTA_bus [12];
assign \Mult1~mult_ll_pl[0][13]  = \Mult1~192_RESULTA_bus [13];
assign \Mult1~mult_ll_pl[0][14]  = \Mult1~192_RESULTA_bus [14];
assign \Mult1~mult_ll_pl[0][15]  = \Mult1~192_RESULTA_bus [15];
assign \Mult1~mult_ll_pl[0][16]  = \Mult1~192_RESULTA_bus [16];
assign \Mult1~mult_ll_pl[0][17]  = \Mult1~192_RESULTA_bus [17];
assign \Mult1~mult_ll_pl[0][18]  = \Mult1~192_RESULTA_bus [18];
assign \Mult1~mult_ll_pl[0][19]  = \Mult1~192_RESULTA_bus [19];
assign \Mult1~mult_ll_pl[0][20]  = \Mult1~192_RESULTA_bus [20];
assign \Mult1~mult_ll_pl[0][21]  = \Mult1~192_RESULTA_bus [21];
assign \Mult1~mult_ll_pl[0][22]  = \Mult1~192_RESULTA_bus [22];
assign \Mult1~mult_ll_pl[0][23]  = \Mult1~192_RESULTA_bus [23];
assign \Mult1~mult_ll_pl[0][24]  = \Mult1~192_RESULTA_bus [24];
assign \Mult1~mult_ll_pl[0][25]  = \Mult1~192_RESULTA_bus [25];
assign \Mult1~mult_ll_pl[0][26]  = \Mult1~192_RESULTA_bus [26];
assign \Mult1~mult_ll_pl[0][27]  = \Mult1~192_RESULTA_bus [27];
assign \Mult1~mult_ll_pl[0][28]  = \Mult1~192_RESULTA_bus [28];
assign \Mult1~mult_ll_pl[0][29]  = \Mult1~192_RESULTA_bus [29];
assign \Mult1~mult_ll_pl[0][30]  = \Mult1~192_RESULTA_bus [30];
assign \Mult1~mult_ll_pl[0][31]  = \Mult1~192_RESULTA_bus [31];
assign \Mult1~mult_ll_pl[0][32]  = \Mult1~192_RESULTA_bus [32];
assign \Mult1~mult_ll_pl[0][33]  = \Mult1~192_RESULTA_bus [33];
assign \Mult1~mult_ll_pl[0][34]  = \Mult1~192_RESULTA_bus [34];
assign \Mult1~mult_ll_pl[0][35]  = \Mult1~192_RESULTA_bus [35];
assign \Mult1~228  = \Mult1~192_RESULTA_bus [36];
assign \Mult1~229  = \Mult1~192_RESULTA_bus [37];
assign \Mult1~230  = \Mult1~192_RESULTA_bus [38];
assign \Mult1~231  = \Mult1~192_RESULTA_bus [39];
assign \Mult1~232  = \Mult1~192_RESULTA_bus [40];
assign \Mult1~233  = \Mult1~192_RESULTA_bus [41];
assign \Mult1~234  = \Mult1~192_RESULTA_bus [42];
assign \Mult1~235  = \Mult1~192_RESULTA_bus [43];
assign \Mult1~236  = \Mult1~192_RESULTA_bus [44];
assign \Mult1~237  = \Mult1~192_RESULTA_bus [45];
assign \Mult1~238  = \Mult1~192_RESULTA_bus [46];
assign \Mult1~239  = \Mult1~192_RESULTA_bus [47];
assign \Mult1~240  = \Mult1~192_RESULTA_bus [48];
assign \Mult1~241  = \Mult1~192_RESULTA_bus [49];
assign \Mult1~242  = \Mult1~192_RESULTA_bus [50];
assign \Mult1~243  = \Mult1~192_RESULTA_bus [51];
assign \Mult1~244  = \Mult1~192_RESULTA_bus [52];
assign \Mult1~245  = \Mult1~192_RESULTA_bus [53];
assign \Mult1~246  = \Mult1~192_RESULTA_bus [54];
assign \Mult1~247  = \Mult1~192_RESULTA_bus [55];
assign \Mult1~248  = \Mult1~192_RESULTA_bus [56];
assign \Mult1~249  = \Mult1~192_RESULTA_bus [57];
assign \Mult1~250  = \Mult1~192_RESULTA_bus [58];
assign \Mult1~251  = \Mult1~192_RESULTA_bus [59];
assign \Mult1~252  = \Mult1~192_RESULTA_bus [60];
assign \Mult1~253  = \Mult1~192_RESULTA_bus [61];
assign \Mult1~254  = \Mult1~192_RESULTA_bus [62];
assign \Mult1~255  = \Mult1~192_RESULTA_bus [63];

assign \Mult0~mult_ll_pl[0][0]  = \Mult0~192_RESULTA_bus [0];
assign \Mult0~mult_ll_pl[0][1]  = \Mult0~192_RESULTA_bus [1];
assign \Mult0~mult_ll_pl[0][2]  = \Mult0~192_RESULTA_bus [2];
assign \Mult0~mult_ll_pl[0][3]  = \Mult0~192_RESULTA_bus [3];
assign \Mult0~mult_ll_pl[0][4]  = \Mult0~192_RESULTA_bus [4];
assign \Mult0~mult_ll_pl[0][5]  = \Mult0~192_RESULTA_bus [5];
assign \Mult0~mult_ll_pl[0][6]  = \Mult0~192_RESULTA_bus [6];
assign \Mult0~mult_ll_pl[0][7]  = \Mult0~192_RESULTA_bus [7];
assign \Mult0~mult_ll_pl[0][8]  = \Mult0~192_RESULTA_bus [8];
assign \Mult0~mult_ll_pl[0][9]  = \Mult0~192_RESULTA_bus [9];
assign \Mult0~mult_ll_pl[0][10]  = \Mult0~192_RESULTA_bus [10];
assign \Mult0~mult_ll_pl[0][11]  = \Mult0~192_RESULTA_bus [11];
assign \Mult0~mult_ll_pl[0][12]  = \Mult0~192_RESULTA_bus [12];
assign \Mult0~mult_ll_pl[0][13]  = \Mult0~192_RESULTA_bus [13];
assign \Mult0~mult_ll_pl[0][14]  = \Mult0~192_RESULTA_bus [14];
assign \Mult0~mult_ll_pl[0][15]  = \Mult0~192_RESULTA_bus [15];
assign \Mult0~mult_ll_pl[0][16]  = \Mult0~192_RESULTA_bus [16];
assign \Mult0~mult_ll_pl[0][17]  = \Mult0~192_RESULTA_bus [17];
assign \Mult0~mult_ll_pl[0][18]  = \Mult0~192_RESULTA_bus [18];
assign \Mult0~mult_ll_pl[0][19]  = \Mult0~192_RESULTA_bus [19];
assign \Mult0~mult_ll_pl[0][20]  = \Mult0~192_RESULTA_bus [20];
assign \Mult0~mult_ll_pl[0][21]  = \Mult0~192_RESULTA_bus [21];
assign \Mult0~mult_ll_pl[0][22]  = \Mult0~192_RESULTA_bus [22];
assign \Mult0~mult_ll_pl[0][23]  = \Mult0~192_RESULTA_bus [23];
assign \Mult0~mult_ll_pl[0][24]  = \Mult0~192_RESULTA_bus [24];
assign \Mult0~mult_ll_pl[0][25]  = \Mult0~192_RESULTA_bus [25];
assign \Mult0~mult_ll_pl[0][26]  = \Mult0~192_RESULTA_bus [26];
assign \Mult0~mult_ll_pl[0][27]  = \Mult0~192_RESULTA_bus [27];
assign \Mult0~mult_ll_pl[0][28]  = \Mult0~192_RESULTA_bus [28];
assign \Mult0~mult_ll_pl[0][29]  = \Mult0~192_RESULTA_bus [29];
assign \Mult0~mult_ll_pl[0][30]  = \Mult0~192_RESULTA_bus [30];
assign \Mult0~mult_ll_pl[0][31]  = \Mult0~192_RESULTA_bus [31];
assign \Mult0~mult_ll_pl[0][32]  = \Mult0~192_RESULTA_bus [32];
assign \Mult0~mult_ll_pl[0][33]  = \Mult0~192_RESULTA_bus [33];
assign \Mult0~mult_ll_pl[0][34]  = \Mult0~192_RESULTA_bus [34];
assign \Mult0~mult_ll_pl[0][35]  = \Mult0~192_RESULTA_bus [35];
assign \Mult0~228  = \Mult0~192_RESULTA_bus [36];
assign \Mult0~229  = \Mult0~192_RESULTA_bus [37];
assign \Mult0~230  = \Mult0~192_RESULTA_bus [38];
assign \Mult0~231  = \Mult0~192_RESULTA_bus [39];
assign \Mult0~232  = \Mult0~192_RESULTA_bus [40];
assign \Mult0~233  = \Mult0~192_RESULTA_bus [41];
assign \Mult0~234  = \Mult0~192_RESULTA_bus [42];
assign \Mult0~235  = \Mult0~192_RESULTA_bus [43];
assign \Mult0~236  = \Mult0~192_RESULTA_bus [44];
assign \Mult0~237  = \Mult0~192_RESULTA_bus [45];
assign \Mult0~238  = \Mult0~192_RESULTA_bus [46];
assign \Mult0~239  = \Mult0~192_RESULTA_bus [47];
assign \Mult0~240  = \Mult0~192_RESULTA_bus [48];
assign \Mult0~241  = \Mult0~192_RESULTA_bus [49];
assign \Mult0~242  = \Mult0~192_RESULTA_bus [50];
assign \Mult0~243  = \Mult0~192_RESULTA_bus [51];
assign \Mult0~244  = \Mult0~192_RESULTA_bus [52];
assign \Mult0~245  = \Mult0~192_RESULTA_bus [53];
assign \Mult0~246  = \Mult0~192_RESULTA_bus [54];
assign \Mult0~247  = \Mult0~192_RESULTA_bus [55];
assign \Mult0~248  = \Mult0~192_RESULTA_bus [56];
assign \Mult0~249  = \Mult0~192_RESULTA_bus [57];
assign \Mult0~250  = \Mult0~192_RESULTA_bus [58];
assign \Mult0~251  = \Mult0~192_RESULTA_bus [59];
assign \Mult0~252  = \Mult0~192_RESULTA_bus [60];
assign \Mult0~253  = \Mult0~192_RESULTA_bus [61];
assign \Mult0~254  = \Mult0~192_RESULTA_bus [62];
assign \Mult0~255  = \Mult0~192_RESULTA_bus [63];

assign \Mult1~add_lh_hlmac_pl[0][0]  = \Mult1~533_RESULTA_bus [0];
assign \Mult1~add_lh_hlmac_pl[0][1]  = \Mult1~533_RESULTA_bus [1];
assign \Mult1~add_lh_hlmac_pl[0][2]  = \Mult1~533_RESULTA_bus [2];
assign \Mult1~add_lh_hlmac_pl[0][3]  = \Mult1~533_RESULTA_bus [3];
assign \Mult1~add_lh_hlmac_pl[0][4]  = \Mult1~533_RESULTA_bus [4];
assign \Mult1~add_lh_hlmac_pl[0][5]  = \Mult1~533_RESULTA_bus [5];
assign \Mult1~add_lh_hlmac_pl[0][6]  = \Mult1~533_RESULTA_bus [6];
assign \Mult1~add_lh_hlmac_pl[0][7]  = \Mult1~533_RESULTA_bus [7];
assign \Mult1~add_lh_hlmac_pl[0][8]  = \Mult1~533_RESULTA_bus [8];
assign \Mult1~add_lh_hlmac_pl[0][9]  = \Mult1~533_RESULTA_bus [9];
assign \Mult1~add_lh_hlmac_pl[0][10]  = \Mult1~533_RESULTA_bus [10];
assign \Mult1~add_lh_hlmac_pl[0][11]  = \Mult1~533_RESULTA_bus [11];
assign \Mult1~add_lh_hlmac_pl[0][12]  = \Mult1~533_RESULTA_bus [12];
assign \Mult1~add_lh_hlmac_pl[0][13]  = \Mult1~533_RESULTA_bus [13];
assign \Mult1~add_lh_hlmac_pl[0][14]  = \Mult1~533_RESULTA_bus [14];
assign \Mult1~add_lh_hlmac_pl[0][15]  = \Mult1~533_RESULTA_bus [15];
assign \Mult1~add_lh_hlmac_pl[0][16]  = \Mult1~533_RESULTA_bus [16];
assign \Mult1~add_lh_hlmac_pl[0][17]  = \Mult1~533_RESULTA_bus [17];
assign \Mult1~add_lh_hlmac_pl[0][18]  = \Mult1~533_RESULTA_bus [18];
assign \Mult1~add_lh_hlmac_pl[0][19]  = \Mult1~533_RESULTA_bus [19];
assign \Mult1~add_lh_hlmac_pl[0][20]  = \Mult1~533_RESULTA_bus [20];
assign \Mult1~add_lh_hlmac_pl[0][21]  = \Mult1~533_RESULTA_bus [21];
assign \Mult1~add_lh_hlmac_pl[0][22]  = \Mult1~533_RESULTA_bus [22];
assign \Mult1~add_lh_hlmac_pl[0][23]  = \Mult1~533_RESULTA_bus [23];
assign \Mult1~add_lh_hlmac_pl[0][24]  = \Mult1~533_RESULTA_bus [24];
assign \Mult1~add_lh_hlmac_pl[0][25]  = \Mult1~533_RESULTA_bus [25];
assign \Mult1~add_lh_hlmac_pl[0][26]  = \Mult1~533_RESULTA_bus [26];
assign \Mult1~add_lh_hlmac_pl[0][27]  = \Mult1~533_RESULTA_bus [27];
assign \Mult1~add_lh_hlmac_pl[0][28]  = \Mult1~533_RESULTA_bus [28];
assign \Mult1~add_lh_hlmac_pl[0][29]  = \Mult1~533_RESULTA_bus [29];
assign \Mult1~add_lh_hlmac_pl[0][30]  = \Mult1~533_RESULTA_bus [30];
assign \Mult1~add_lh_hlmac_pl[0][31]  = \Mult1~533_RESULTA_bus [31];
assign \Mult1~add_lh_hlmac_pl[0][32]  = \Mult1~533_RESULTA_bus [32];
assign \Mult1~566  = \Mult1~533_RESULTA_bus [33];
assign \Mult1~567  = \Mult1~533_RESULTA_bus [34];
assign \Mult1~568  = \Mult1~533_RESULTA_bus [35];
assign \Mult1~569  = \Mult1~533_RESULTA_bus [36];
assign \Mult1~570  = \Mult1~533_RESULTA_bus [37];
assign \Mult1~571  = \Mult1~533_RESULTA_bus [38];
assign \Mult1~572  = \Mult1~533_RESULTA_bus [39];
assign \Mult1~573  = \Mult1~533_RESULTA_bus [40];
assign \Mult1~574  = \Mult1~533_RESULTA_bus [41];
assign \Mult1~575  = \Mult1~533_RESULTA_bus [42];
assign \Mult1~576  = \Mult1~533_RESULTA_bus [43];
assign \Mult1~577  = \Mult1~533_RESULTA_bus [44];
assign \Mult1~578  = \Mult1~533_RESULTA_bus [45];
assign \Mult1~579  = \Mult1~533_RESULTA_bus [46];
assign \Mult1~580  = \Mult1~533_RESULTA_bus [47];
assign \Mult1~581  = \Mult1~533_RESULTA_bus [48];
assign \Mult1~582  = \Mult1~533_RESULTA_bus [49];
assign \Mult1~583  = \Mult1~533_RESULTA_bus [50];
assign \Mult1~584  = \Mult1~533_RESULTA_bus [51];
assign \Mult1~585  = \Mult1~533_RESULTA_bus [52];
assign \Mult1~586  = \Mult1~533_RESULTA_bus [53];
assign \Mult1~587  = \Mult1~533_RESULTA_bus [54];
assign \Mult1~588  = \Mult1~533_RESULTA_bus [55];
assign \Mult1~589  = \Mult1~533_RESULTA_bus [56];
assign \Mult1~590  = \Mult1~533_RESULTA_bus [57];
assign \Mult1~591  = \Mult1~533_RESULTA_bus [58];
assign \Mult1~592  = \Mult1~533_RESULTA_bus [59];
assign \Mult1~593  = \Mult1~533_RESULTA_bus [60];
assign \Mult1~594  = \Mult1~533_RESULTA_bus [61];
assign \Mult1~595  = \Mult1~533_RESULTA_bus [62];
assign \Mult1~596  = \Mult1~533_RESULTA_bus [63];

assign \Mult0~add_lh_hlmac_pl[0][0]  = \Mult0~533_RESULTA_bus [0];
assign \Mult0~add_lh_hlmac_pl[0][1]  = \Mult0~533_RESULTA_bus [1];
assign \Mult0~add_lh_hlmac_pl[0][2]  = \Mult0~533_RESULTA_bus [2];
assign \Mult0~add_lh_hlmac_pl[0][3]  = \Mult0~533_RESULTA_bus [3];
assign \Mult0~add_lh_hlmac_pl[0][4]  = \Mult0~533_RESULTA_bus [4];
assign \Mult0~add_lh_hlmac_pl[0][5]  = \Mult0~533_RESULTA_bus [5];
assign \Mult0~add_lh_hlmac_pl[0][6]  = \Mult0~533_RESULTA_bus [6];
assign \Mult0~add_lh_hlmac_pl[0][7]  = \Mult0~533_RESULTA_bus [7];
assign \Mult0~add_lh_hlmac_pl[0][8]  = \Mult0~533_RESULTA_bus [8];
assign \Mult0~add_lh_hlmac_pl[0][9]  = \Mult0~533_RESULTA_bus [9];
assign \Mult0~add_lh_hlmac_pl[0][10]  = \Mult0~533_RESULTA_bus [10];
assign \Mult0~add_lh_hlmac_pl[0][11]  = \Mult0~533_RESULTA_bus [11];
assign \Mult0~add_lh_hlmac_pl[0][12]  = \Mult0~533_RESULTA_bus [12];
assign \Mult0~add_lh_hlmac_pl[0][13]  = \Mult0~533_RESULTA_bus [13];
assign \Mult0~add_lh_hlmac_pl[0][14]  = \Mult0~533_RESULTA_bus [14];
assign \Mult0~add_lh_hlmac_pl[0][15]  = \Mult0~533_RESULTA_bus [15];
assign \Mult0~add_lh_hlmac_pl[0][16]  = \Mult0~533_RESULTA_bus [16];
assign \Mult0~add_lh_hlmac_pl[0][17]  = \Mult0~533_RESULTA_bus [17];
assign \Mult0~add_lh_hlmac_pl[0][18]  = \Mult0~533_RESULTA_bus [18];
assign \Mult0~add_lh_hlmac_pl[0][19]  = \Mult0~533_RESULTA_bus [19];
assign \Mult0~add_lh_hlmac_pl[0][20]  = \Mult0~533_RESULTA_bus [20];
assign \Mult0~add_lh_hlmac_pl[0][21]  = \Mult0~533_RESULTA_bus [21];
assign \Mult0~add_lh_hlmac_pl[0][22]  = \Mult0~533_RESULTA_bus [22];
assign \Mult0~add_lh_hlmac_pl[0][23]  = \Mult0~533_RESULTA_bus [23];
assign \Mult0~add_lh_hlmac_pl[0][24]  = \Mult0~533_RESULTA_bus [24];
assign \Mult0~add_lh_hlmac_pl[0][25]  = \Mult0~533_RESULTA_bus [25];
assign \Mult0~add_lh_hlmac_pl[0][26]  = \Mult0~533_RESULTA_bus [26];
assign \Mult0~add_lh_hlmac_pl[0][27]  = \Mult0~533_RESULTA_bus [27];
assign \Mult0~add_lh_hlmac_pl[0][28]  = \Mult0~533_RESULTA_bus [28];
assign \Mult0~add_lh_hlmac_pl[0][29]  = \Mult0~533_RESULTA_bus [29];
assign \Mult0~add_lh_hlmac_pl[0][30]  = \Mult0~533_RESULTA_bus [30];
assign \Mult0~add_lh_hlmac_pl[0][31]  = \Mult0~533_RESULTA_bus [31];
assign \Mult0~add_lh_hlmac_pl[0][32]  = \Mult0~533_RESULTA_bus [32];
assign \Mult0~566  = \Mult0~533_RESULTA_bus [33];
assign \Mult0~567  = \Mult0~533_RESULTA_bus [34];
assign \Mult0~568  = \Mult0~533_RESULTA_bus [35];
assign \Mult0~569  = \Mult0~533_RESULTA_bus [36];
assign \Mult0~570  = \Mult0~533_RESULTA_bus [37];
assign \Mult0~571  = \Mult0~533_RESULTA_bus [38];
assign \Mult0~572  = \Mult0~533_RESULTA_bus [39];
assign \Mult0~573  = \Mult0~533_RESULTA_bus [40];
assign \Mult0~574  = \Mult0~533_RESULTA_bus [41];
assign \Mult0~575  = \Mult0~533_RESULTA_bus [42];
assign \Mult0~576  = \Mult0~533_RESULTA_bus [43];
assign \Mult0~577  = \Mult0~533_RESULTA_bus [44];
assign \Mult0~578  = \Mult0~533_RESULTA_bus [45];
assign \Mult0~579  = \Mult0~533_RESULTA_bus [46];
assign \Mult0~580  = \Mult0~533_RESULTA_bus [47];
assign \Mult0~581  = \Mult0~533_RESULTA_bus [48];
assign \Mult0~582  = \Mult0~533_RESULTA_bus [49];
assign \Mult0~583  = \Mult0~533_RESULTA_bus [50];
assign \Mult0~584  = \Mult0~533_RESULTA_bus [51];
assign \Mult0~585  = \Mult0~533_RESULTA_bus [52];
assign \Mult0~586  = \Mult0~533_RESULTA_bus [53];
assign \Mult0~587  = \Mult0~533_RESULTA_bus [54];
assign \Mult0~588  = \Mult0~533_RESULTA_bus [55];
assign \Mult0~589  = \Mult0~533_RESULTA_bus [56];
assign \Mult0~590  = \Mult0~533_RESULTA_bus [57];
assign \Mult0~591  = \Mult0~533_RESULTA_bus [58];
assign \Mult0~592  = \Mult0~533_RESULTA_bus [59];
assign \Mult0~593  = \Mult0~533_RESULTA_bus [60];
assign \Mult0~594  = \Mult0~533_RESULTA_bus [61];
assign \Mult0~595  = \Mult0~533_RESULTA_bus [62];
assign \Mult0~596  = \Mult0~533_RESULTA_bus [63];

assign \Mult1~mult_hh_pl[0][0]  = \Mult1~874_RESULTA_bus [0];
assign \Mult1~mult_hh_pl[0][1]  = \Mult1~874_RESULTA_bus [1];
assign \Mult1~mult_hh_pl[0][2]  = \Mult1~874_RESULTA_bus [2];
assign \Mult1~mult_hh_pl[0][3]  = \Mult1~874_RESULTA_bus [3];
assign \Mult1~mult_hh_pl[0][4]  = \Mult1~874_RESULTA_bus [4];
assign \Mult1~mult_hh_pl[0][5]  = \Mult1~874_RESULTA_bus [5];
assign \Mult1~mult_hh_pl[0][6]  = \Mult1~874_RESULTA_bus [6];
assign \Mult1~mult_hh_pl[0][7]  = \Mult1~874_RESULTA_bus [7];
assign \Mult1~mult_hh_pl[0][8]  = \Mult1~874_RESULTA_bus [8];
assign \Mult1~mult_hh_pl[0][9]  = \Mult1~874_RESULTA_bus [9];
assign \Mult1~mult_hh_pl[0][10]  = \Mult1~874_RESULTA_bus [10];
assign \Mult1~mult_hh_pl[0][11]  = \Mult1~874_RESULTA_bus [11];
assign \Mult1~mult_hh_pl[0][12]  = \Mult1~874_RESULTA_bus [12];
assign \Mult1~mult_hh_pl[0][13]  = \Mult1~874_RESULTA_bus [13];
assign \Mult1~mult_hh_pl[0][14]  = \Mult1~874_RESULTA_bus [14];
assign \Mult1~mult_hh_pl[0][15]  = \Mult1~874_RESULTA_bus [15];
assign \Mult1~mult_hh_pl[0][16]  = \Mult1~874_RESULTA_bus [16];
assign \Mult1~mult_hh_pl[0][17]  = \Mult1~874_RESULTA_bus [17];
assign \Mult1~mult_hh_pl[0][18]  = \Mult1~874_RESULTA_bus [18];
assign \Mult1~mult_hh_pl[0][19]  = \Mult1~874_RESULTA_bus [19];
assign \Mult1~mult_hh_pl[0][20]  = \Mult1~874_RESULTA_bus [20];
assign \Mult1~mult_hh_pl[0][21]  = \Mult1~874_RESULTA_bus [21];
assign \Mult1~mult_hh_pl[0][22]  = \Mult1~874_RESULTA_bus [22];
assign \Mult1~mult_hh_pl[0][23]  = \Mult1~874_RESULTA_bus [23];
assign \Mult1~mult_hh_pl[0][24]  = \Mult1~874_RESULTA_bus [24];
assign \Mult1~mult_hh_pl[0][25]  = \Mult1~874_RESULTA_bus [25];
assign \Mult1~mult_hh_pl[0][26]  = \Mult1~874_RESULTA_bus [26];
assign \Mult1~mult_hh_pl[0][27]  = \Mult1~874_RESULTA_bus [27];
assign \Mult1~902  = \Mult1~874_RESULTA_bus [28];
assign \Mult1~903  = \Mult1~874_RESULTA_bus [29];
assign \Mult1~904  = \Mult1~874_RESULTA_bus [30];
assign \Mult1~905  = \Mult1~874_RESULTA_bus [31];
assign \Mult1~906  = \Mult1~874_RESULTA_bus [32];
assign \Mult1~907  = \Mult1~874_RESULTA_bus [33];
assign \Mult1~908  = \Mult1~874_RESULTA_bus [34];
assign \Mult1~909  = \Mult1~874_RESULTA_bus [35];
assign \Mult1~910  = \Mult1~874_RESULTA_bus [36];
assign \Mult1~911  = \Mult1~874_RESULTA_bus [37];
assign \Mult1~912  = \Mult1~874_RESULTA_bus [38];
assign \Mult1~913  = \Mult1~874_RESULTA_bus [39];
assign \Mult1~914  = \Mult1~874_RESULTA_bus [40];
assign \Mult1~915  = \Mult1~874_RESULTA_bus [41];
assign \Mult1~916  = \Mult1~874_RESULTA_bus [42];
assign \Mult1~917  = \Mult1~874_RESULTA_bus [43];
assign \Mult1~918  = \Mult1~874_RESULTA_bus [44];
assign \Mult1~919  = \Mult1~874_RESULTA_bus [45];
assign \Mult1~920  = \Mult1~874_RESULTA_bus [46];
assign \Mult1~921  = \Mult1~874_RESULTA_bus [47];
assign \Mult1~922  = \Mult1~874_RESULTA_bus [48];
assign \Mult1~923  = \Mult1~874_RESULTA_bus [49];
assign \Mult1~924  = \Mult1~874_RESULTA_bus [50];
assign \Mult1~925  = \Mult1~874_RESULTA_bus [51];
assign \Mult1~926  = \Mult1~874_RESULTA_bus [52];
assign \Mult1~927  = \Mult1~874_RESULTA_bus [53];
assign \Mult1~928  = \Mult1~874_RESULTA_bus [54];
assign \Mult1~929  = \Mult1~874_RESULTA_bus [55];
assign \Mult1~930  = \Mult1~874_RESULTA_bus [56];
assign \Mult1~931  = \Mult1~874_RESULTA_bus [57];
assign \Mult1~932  = \Mult1~874_RESULTA_bus [58];
assign \Mult1~933  = \Mult1~874_RESULTA_bus [59];
assign \Mult1~934  = \Mult1~874_RESULTA_bus [60];
assign \Mult1~935  = \Mult1~874_RESULTA_bus [61];
assign \Mult1~936  = \Mult1~874_RESULTA_bus [62];
assign \Mult1~937  = \Mult1~874_RESULTA_bus [63];

assign \Mult0~mult_hh_pl[0][0]  = \Mult0~874_RESULTA_bus [0];
assign \Mult0~mult_hh_pl[0][1]  = \Mult0~874_RESULTA_bus [1];
assign \Mult0~mult_hh_pl[0][2]  = \Mult0~874_RESULTA_bus [2];
assign \Mult0~mult_hh_pl[0][3]  = \Mult0~874_RESULTA_bus [3];
assign \Mult0~mult_hh_pl[0][4]  = \Mult0~874_RESULTA_bus [4];
assign \Mult0~mult_hh_pl[0][5]  = \Mult0~874_RESULTA_bus [5];
assign \Mult0~mult_hh_pl[0][6]  = \Mult0~874_RESULTA_bus [6];
assign \Mult0~mult_hh_pl[0][7]  = \Mult0~874_RESULTA_bus [7];
assign \Mult0~mult_hh_pl[0][8]  = \Mult0~874_RESULTA_bus [8];
assign \Mult0~mult_hh_pl[0][9]  = \Mult0~874_RESULTA_bus [9];
assign \Mult0~mult_hh_pl[0][10]  = \Mult0~874_RESULTA_bus [10];
assign \Mult0~mult_hh_pl[0][11]  = \Mult0~874_RESULTA_bus [11];
assign \Mult0~mult_hh_pl[0][12]  = \Mult0~874_RESULTA_bus [12];
assign \Mult0~mult_hh_pl[0][13]  = \Mult0~874_RESULTA_bus [13];
assign \Mult0~mult_hh_pl[0][14]  = \Mult0~874_RESULTA_bus [14];
assign \Mult0~mult_hh_pl[0][15]  = \Mult0~874_RESULTA_bus [15];
assign \Mult0~mult_hh_pl[0][16]  = \Mult0~874_RESULTA_bus [16];
assign \Mult0~mult_hh_pl[0][17]  = \Mult0~874_RESULTA_bus [17];
assign \Mult0~mult_hh_pl[0][18]  = \Mult0~874_RESULTA_bus [18];
assign \Mult0~mult_hh_pl[0][19]  = \Mult0~874_RESULTA_bus [19];
assign \Mult0~mult_hh_pl[0][20]  = \Mult0~874_RESULTA_bus [20];
assign \Mult0~mult_hh_pl[0][21]  = \Mult0~874_RESULTA_bus [21];
assign \Mult0~mult_hh_pl[0][22]  = \Mult0~874_RESULTA_bus [22];
assign \Mult0~mult_hh_pl[0][23]  = \Mult0~874_RESULTA_bus [23];
assign \Mult0~mult_hh_pl[0][24]  = \Mult0~874_RESULTA_bus [24];
assign \Mult0~mult_hh_pl[0][25]  = \Mult0~874_RESULTA_bus [25];
assign \Mult0~mult_hh_pl[0][26]  = \Mult0~874_RESULTA_bus [26];
assign \Mult0~mult_hh_pl[0][27]  = \Mult0~874_RESULTA_bus [27];
assign \Mult0~902  = \Mult0~874_RESULTA_bus [28];
assign \Mult0~903  = \Mult0~874_RESULTA_bus [29];
assign \Mult0~904  = \Mult0~874_RESULTA_bus [30];
assign \Mult0~905  = \Mult0~874_RESULTA_bus [31];
assign \Mult0~906  = \Mult0~874_RESULTA_bus [32];
assign \Mult0~907  = \Mult0~874_RESULTA_bus [33];
assign \Mult0~908  = \Mult0~874_RESULTA_bus [34];
assign \Mult0~909  = \Mult0~874_RESULTA_bus [35];
assign \Mult0~910  = \Mult0~874_RESULTA_bus [36];
assign \Mult0~911  = \Mult0~874_RESULTA_bus [37];
assign \Mult0~912  = \Mult0~874_RESULTA_bus [38];
assign \Mult0~913  = \Mult0~874_RESULTA_bus [39];
assign \Mult0~914  = \Mult0~874_RESULTA_bus [40];
assign \Mult0~915  = \Mult0~874_RESULTA_bus [41];
assign \Mult0~916  = \Mult0~874_RESULTA_bus [42];
assign \Mult0~917  = \Mult0~874_RESULTA_bus [43];
assign \Mult0~918  = \Mult0~874_RESULTA_bus [44];
assign \Mult0~919  = \Mult0~874_RESULTA_bus [45];
assign \Mult0~920  = \Mult0~874_RESULTA_bus [46];
assign \Mult0~921  = \Mult0~874_RESULTA_bus [47];
assign \Mult0~922  = \Mult0~874_RESULTA_bus [48];
assign \Mult0~923  = \Mult0~874_RESULTA_bus [49];
assign \Mult0~924  = \Mult0~874_RESULTA_bus [50];
assign \Mult0~925  = \Mult0~874_RESULTA_bus [51];
assign \Mult0~926  = \Mult0~874_RESULTA_bus [52];
assign \Mult0~927  = \Mult0~874_RESULTA_bus [53];
assign \Mult0~928  = \Mult0~874_RESULTA_bus [54];
assign \Mult0~929  = \Mult0~874_RESULTA_bus [55];
assign \Mult0~930  = \Mult0~874_RESULTA_bus [56];
assign \Mult0~931  = \Mult0~874_RESULTA_bus [57];
assign \Mult0~932  = \Mult0~874_RESULTA_bus [58];
assign \Mult0~933  = \Mult0~874_RESULTA_bus [59];
assign \Mult0~934  = \Mult0~874_RESULTA_bus [60];
assign \Mult0~935  = \Mult0~874_RESULTA_bus [61];
assign \Mult0~936  = \Mult0~874_RESULTA_bus [62];
assign \Mult0~937  = \Mult0~874_RESULTA_bus [63];

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \o_xx[0]~output (
	.i(\o_xx[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[0]),
	.obar());
// synopsys translate_off
defparam \o_xx[0]~output .bus_hold = "false";
defparam \o_xx[0]~output .open_drain_output = "false";
defparam \o_xx[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \o_xx[1]~output (
	.i(\o_xx[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[1]),
	.obar());
// synopsys translate_off
defparam \o_xx[1]~output .bus_hold = "false";
defparam \o_xx[1]~output .open_drain_output = "false";
defparam \o_xx[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \o_xx[2]~output (
	.i(\o_xx[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[2]),
	.obar());
// synopsys translate_off
defparam \o_xx[2]~output .bus_hold = "false";
defparam \o_xx[2]~output .open_drain_output = "false";
defparam \o_xx[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \o_xx[3]~output (
	.i(\o_xx[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[3]),
	.obar());
// synopsys translate_off
defparam \o_xx[3]~output .bus_hold = "false";
defparam \o_xx[3]~output .open_drain_output = "false";
defparam \o_xx[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \o_xx[4]~output (
	.i(\o_xx[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[4]),
	.obar());
// synopsys translate_off
defparam \o_xx[4]~output .bus_hold = "false";
defparam \o_xx[4]~output .open_drain_output = "false";
defparam \o_xx[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \o_xx[5]~output (
	.i(\o_xx[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[5]),
	.obar());
// synopsys translate_off
defparam \o_xx[5]~output .bus_hold = "false";
defparam \o_xx[5]~output .open_drain_output = "false";
defparam \o_xx[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \o_xx[6]~output (
	.i(\o_xx[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[6]),
	.obar());
// synopsys translate_off
defparam \o_xx[6]~output .bus_hold = "false";
defparam \o_xx[6]~output .open_drain_output = "false";
defparam \o_xx[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \o_xx[7]~output (
	.i(\o_xx[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[7]),
	.obar());
// synopsys translate_off
defparam \o_xx[7]~output .bus_hold = "false";
defparam \o_xx[7]~output .open_drain_output = "false";
defparam \o_xx[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \o_xx[8]~output (
	.i(\o_xx[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[8]),
	.obar());
// synopsys translate_off
defparam \o_xx[8]~output .bus_hold = "false";
defparam \o_xx[8]~output .open_drain_output = "false";
defparam \o_xx[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \o_xx[9]~output (
	.i(\o_xx[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[9]),
	.obar());
// synopsys translate_off
defparam \o_xx[9]~output .bus_hold = "false";
defparam \o_xx[9]~output .open_drain_output = "false";
defparam \o_xx[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \o_xx[10]~output (
	.i(\o_xx[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[10]),
	.obar());
// synopsys translate_off
defparam \o_xx[10]~output .bus_hold = "false";
defparam \o_xx[10]~output .open_drain_output = "false";
defparam \o_xx[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \o_xx[11]~output (
	.i(\o_xx[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[11]),
	.obar());
// synopsys translate_off
defparam \o_xx[11]~output .bus_hold = "false";
defparam \o_xx[11]~output .open_drain_output = "false";
defparam \o_xx[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \o_xx[12]~output (
	.i(\o_xx[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[12]),
	.obar());
// synopsys translate_off
defparam \o_xx[12]~output .bus_hold = "false";
defparam \o_xx[12]~output .open_drain_output = "false";
defparam \o_xx[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \o_xx[13]~output (
	.i(\o_xx[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[13]),
	.obar());
// synopsys translate_off
defparam \o_xx[13]~output .bus_hold = "false";
defparam \o_xx[13]~output .open_drain_output = "false";
defparam \o_xx[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \o_xx[14]~output (
	.i(\o_xx[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[14]),
	.obar());
// synopsys translate_off
defparam \o_xx[14]~output .bus_hold = "false";
defparam \o_xx[14]~output .open_drain_output = "false";
defparam \o_xx[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \o_xx[15]~output (
	.i(\o_xx[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[15]),
	.obar());
// synopsys translate_off
defparam \o_xx[15]~output .bus_hold = "false";
defparam \o_xx[15]~output .open_drain_output = "false";
defparam \o_xx[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \o_xx[16]~output (
	.i(\o_xx[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[16]),
	.obar());
// synopsys translate_off
defparam \o_xx[16]~output .bus_hold = "false";
defparam \o_xx[16]~output .open_drain_output = "false";
defparam \o_xx[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \o_xx[17]~output (
	.i(\o_xx[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[17]),
	.obar());
// synopsys translate_off
defparam \o_xx[17]~output .bus_hold = "false";
defparam \o_xx[17]~output .open_drain_output = "false";
defparam \o_xx[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \o_xx[18]~output (
	.i(\o_xx[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[18]),
	.obar());
// synopsys translate_off
defparam \o_xx[18]~output .bus_hold = "false";
defparam \o_xx[18]~output .open_drain_output = "false";
defparam \o_xx[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \o_xx[19]~output (
	.i(\o_xx[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[19]),
	.obar());
// synopsys translate_off
defparam \o_xx[19]~output .bus_hold = "false";
defparam \o_xx[19]~output .open_drain_output = "false";
defparam \o_xx[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \o_xx[20]~output (
	.i(\o_xx[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[20]),
	.obar());
// synopsys translate_off
defparam \o_xx[20]~output .bus_hold = "false";
defparam \o_xx[20]~output .open_drain_output = "false";
defparam \o_xx[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \o_xx[21]~output (
	.i(\o_xx[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[21]),
	.obar());
// synopsys translate_off
defparam \o_xx[21]~output .bus_hold = "false";
defparam \o_xx[21]~output .open_drain_output = "false";
defparam \o_xx[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \o_xx[22]~output (
	.i(\o_xx[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[22]),
	.obar());
// synopsys translate_off
defparam \o_xx[22]~output .bus_hold = "false";
defparam \o_xx[22]~output .open_drain_output = "false";
defparam \o_xx[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \o_xx[23]~output (
	.i(\o_xx[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[23]),
	.obar());
// synopsys translate_off
defparam \o_xx[23]~output .bus_hold = "false";
defparam \o_xx[23]~output .open_drain_output = "false";
defparam \o_xx[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \o_xx[24]~output (
	.i(\o_xx[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[24]),
	.obar());
// synopsys translate_off
defparam \o_xx[24]~output .bus_hold = "false";
defparam \o_xx[24]~output .open_drain_output = "false";
defparam \o_xx[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \o_xx[25]~output (
	.i(\o_xx[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[25]),
	.obar());
// synopsys translate_off
defparam \o_xx[25]~output .bus_hold = "false";
defparam \o_xx[25]~output .open_drain_output = "false";
defparam \o_xx[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \o_xx[26]~output (
	.i(\o_xx[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[26]),
	.obar());
// synopsys translate_off
defparam \o_xx[26]~output .bus_hold = "false";
defparam \o_xx[26]~output .open_drain_output = "false";
defparam \o_xx[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \o_xx[27]~output (
	.i(\o_xx[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[27]),
	.obar());
// synopsys translate_off
defparam \o_xx[27]~output .bus_hold = "false";
defparam \o_xx[27]~output .open_drain_output = "false";
defparam \o_xx[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \o_xx[28]~output (
	.i(\o_xx[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[28]),
	.obar());
// synopsys translate_off
defparam \o_xx[28]~output .bus_hold = "false";
defparam \o_xx[28]~output .open_drain_output = "false";
defparam \o_xx[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \o_xx[29]~output (
	.i(\o_xx[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[29]),
	.obar());
// synopsys translate_off
defparam \o_xx[29]~output .bus_hold = "false";
defparam \o_xx[29]~output .open_drain_output = "false";
defparam \o_xx[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \o_xx[30]~output (
	.i(\o_xx[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[30]),
	.obar());
// synopsys translate_off
defparam \o_xx[30]~output .bus_hold = "false";
defparam \o_xx[30]~output .open_drain_output = "false";
defparam \o_xx[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \o_xx[31]~output (
	.i(\o_xx[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[31]),
	.obar());
// synopsys translate_off
defparam \o_xx[31]~output .bus_hold = "false";
defparam \o_xx[31]~output .open_drain_output = "false";
defparam \o_xx[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \o_xx[32]~output (
	.i(\o_xx[32]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[32]),
	.obar());
// synopsys translate_off
defparam \o_xx[32]~output .bus_hold = "false";
defparam \o_xx[32]~output .open_drain_output = "false";
defparam \o_xx[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \o_xx[33]~output (
	.i(\o_xx[33]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[33]),
	.obar());
// synopsys translate_off
defparam \o_xx[33]~output .bus_hold = "false";
defparam \o_xx[33]~output .open_drain_output = "false";
defparam \o_xx[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \o_xx[34]~output (
	.i(\o_xx[34]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[34]),
	.obar());
// synopsys translate_off
defparam \o_xx[34]~output .bus_hold = "false";
defparam \o_xx[34]~output .open_drain_output = "false";
defparam \o_xx[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \o_xx[35]~output (
	.i(\o_xx[35]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[35]),
	.obar());
// synopsys translate_off
defparam \o_xx[35]~output .bus_hold = "false";
defparam \o_xx[35]~output .open_drain_output = "false";
defparam \o_xx[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \o_xx[36]~output (
	.i(\o_xx[36]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[36]),
	.obar());
// synopsys translate_off
defparam \o_xx[36]~output .bus_hold = "false";
defparam \o_xx[36]~output .open_drain_output = "false";
defparam \o_xx[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \o_xx[37]~output (
	.i(\o_xx[37]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[37]),
	.obar());
// synopsys translate_off
defparam \o_xx[37]~output .bus_hold = "false";
defparam \o_xx[37]~output .open_drain_output = "false";
defparam \o_xx[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \o_xx[38]~output (
	.i(\o_xx[38]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[38]),
	.obar());
// synopsys translate_off
defparam \o_xx[38]~output .bus_hold = "false";
defparam \o_xx[38]~output .open_drain_output = "false";
defparam \o_xx[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \o_xx[39]~output (
	.i(\o_xx[39]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[39]),
	.obar());
// synopsys translate_off
defparam \o_xx[39]~output .bus_hold = "false";
defparam \o_xx[39]~output .open_drain_output = "false";
defparam \o_xx[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \o_xx[40]~output (
	.i(\o_xx[40]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[40]),
	.obar());
// synopsys translate_off
defparam \o_xx[40]~output .bus_hold = "false";
defparam \o_xx[40]~output .open_drain_output = "false";
defparam \o_xx[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \o_xx[41]~output (
	.i(\o_xx[41]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[41]),
	.obar());
// synopsys translate_off
defparam \o_xx[41]~output .bus_hold = "false";
defparam \o_xx[41]~output .open_drain_output = "false";
defparam \o_xx[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \o_xx[42]~output (
	.i(\o_xx[42]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[42]),
	.obar());
// synopsys translate_off
defparam \o_xx[42]~output .bus_hold = "false";
defparam \o_xx[42]~output .open_drain_output = "false";
defparam \o_xx[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \o_xx[43]~output (
	.i(\o_xx[43]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[43]),
	.obar());
// synopsys translate_off
defparam \o_xx[43]~output .bus_hold = "false";
defparam \o_xx[43]~output .open_drain_output = "false";
defparam \o_xx[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \o_xx[44]~output (
	.i(\o_xx[44]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[44]),
	.obar());
// synopsys translate_off
defparam \o_xx[44]~output .bus_hold = "false";
defparam \o_xx[44]~output .open_drain_output = "false";
defparam \o_xx[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \o_xx[45]~output (
	.i(\o_xx[45]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[45]),
	.obar());
// synopsys translate_off
defparam \o_xx[45]~output .bus_hold = "false";
defparam \o_xx[45]~output .open_drain_output = "false";
defparam \o_xx[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \o_xx[46]~output (
	.i(\o_xx[46]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[46]),
	.obar());
// synopsys translate_off
defparam \o_xx[46]~output .bus_hold = "false";
defparam \o_xx[46]~output .open_drain_output = "false";
defparam \o_xx[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \o_xx[47]~output (
	.i(\o_xx[47]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[47]),
	.obar());
// synopsys translate_off
defparam \o_xx[47]~output .bus_hold = "false";
defparam \o_xx[47]~output .open_drain_output = "false";
defparam \o_xx[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \o_xx[48]~output (
	.i(\o_xx[48]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[48]),
	.obar());
// synopsys translate_off
defparam \o_xx[48]~output .bus_hold = "false";
defparam \o_xx[48]~output .open_drain_output = "false";
defparam \o_xx[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \o_xx[49]~output (
	.i(\o_xx[49]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[49]),
	.obar());
// synopsys translate_off
defparam \o_xx[49]~output .bus_hold = "false";
defparam \o_xx[49]~output .open_drain_output = "false";
defparam \o_xx[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \o_xx[50]~output (
	.i(\o_xx[50]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[50]),
	.obar());
// synopsys translate_off
defparam \o_xx[50]~output .bus_hold = "false";
defparam \o_xx[50]~output .open_drain_output = "false";
defparam \o_xx[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \o_xx[51]~output (
	.i(\o_xx[51]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[51]),
	.obar());
// synopsys translate_off
defparam \o_xx[51]~output .bus_hold = "false";
defparam \o_xx[51]~output .open_drain_output = "false";
defparam \o_xx[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \o_xx[52]~output (
	.i(\o_xx[52]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[52]),
	.obar());
// synopsys translate_off
defparam \o_xx[52]~output .bus_hold = "false";
defparam \o_xx[52]~output .open_drain_output = "false";
defparam \o_xx[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \o_xx[53]~output (
	.i(\o_xx[53]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[53]),
	.obar());
// synopsys translate_off
defparam \o_xx[53]~output .bus_hold = "false";
defparam \o_xx[53]~output .open_drain_output = "false";
defparam \o_xx[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \o_xx[54]~output (
	.i(\o_xx[54]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[54]),
	.obar());
// synopsys translate_off
defparam \o_xx[54]~output .bus_hold = "false";
defparam \o_xx[54]~output .open_drain_output = "false";
defparam \o_xx[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \o_xx[55]~output (
	.i(\o_xx[55]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[55]),
	.obar());
// synopsys translate_off
defparam \o_xx[55]~output .bus_hold = "false";
defparam \o_xx[55]~output .open_drain_output = "false";
defparam \o_xx[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \o_xx[56]~output (
	.i(\o_xx[56]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[56]),
	.obar());
// synopsys translate_off
defparam \o_xx[56]~output .bus_hold = "false";
defparam \o_xx[56]~output .open_drain_output = "false";
defparam \o_xx[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \o_xx[57]~output (
	.i(\o_xx[57]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[57]),
	.obar());
// synopsys translate_off
defparam \o_xx[57]~output .bus_hold = "false";
defparam \o_xx[57]~output .open_drain_output = "false";
defparam \o_xx[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \o_xx[58]~output (
	.i(\o_xx[58]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[58]),
	.obar());
// synopsys translate_off
defparam \o_xx[58]~output .bus_hold = "false";
defparam \o_xx[58]~output .open_drain_output = "false";
defparam \o_xx[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \o_xx[59]~output (
	.i(\o_xx[59]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[59]),
	.obar());
// synopsys translate_off
defparam \o_xx[59]~output .bus_hold = "false";
defparam \o_xx[59]~output .open_drain_output = "false";
defparam \o_xx[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \o_xx[60]~output (
	.i(\o_xx[60]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[60]),
	.obar());
// synopsys translate_off
defparam \o_xx[60]~output .bus_hold = "false";
defparam \o_xx[60]~output .open_drain_output = "false";
defparam \o_xx[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \o_xx[61]~output (
	.i(\o_xx[61]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[61]),
	.obar());
// synopsys translate_off
defparam \o_xx[61]~output .bus_hold = "false";
defparam \o_xx[61]~output .open_drain_output = "false";
defparam \o_xx[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \o_xx[62]~output (
	.i(\o_xx[62]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[62]),
	.obar());
// synopsys translate_off
defparam \o_xx[62]~output .bus_hold = "false";
defparam \o_xx[62]~output .open_drain_output = "false";
defparam \o_xx[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \o_xx[63]~output (
	.i(\o_xx[63]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[63]),
	.obar());
// synopsys translate_off
defparam \o_xx[63]~output .bus_hold = "false";
defparam \o_xx[63]~output .open_drain_output = "false";
defparam \o_xx[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \o_xx[64]~output (
	.i(\o_xx[64]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_xx[64]),
	.obar());
// synopsys translate_off
defparam \o_xx[64]~output .bus_hold = "false";
defparam \o_xx[64]~output .open_drain_output = "false";
defparam \o_xx[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \o_yy[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[0]),
	.obar());
// synopsys translate_off
defparam \o_yy[0]~output .bus_hold = "false";
defparam \o_yy[0]~output .open_drain_output = "false";
defparam \o_yy[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \o_yy[1]~output (
	.i(\Mult2~mult_ll_pl[0][0] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[1]),
	.obar());
// synopsys translate_off
defparam \o_yy[1]~output .bus_hold = "false";
defparam \o_yy[1]~output .open_drain_output = "false";
defparam \o_yy[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \o_yy[2]~output (
	.i(\Mult2~mult_ll_pl[0][1] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[2]),
	.obar());
// synopsys translate_off
defparam \o_yy[2]~output .bus_hold = "false";
defparam \o_yy[2]~output .open_drain_output = "false";
defparam \o_yy[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \o_yy[3]~output (
	.i(\Mult2~mult_ll_pl[0][2] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[3]),
	.obar());
// synopsys translate_off
defparam \o_yy[3]~output .bus_hold = "false";
defparam \o_yy[3]~output .open_drain_output = "false";
defparam \o_yy[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \o_yy[4]~output (
	.i(\Mult2~mult_ll_pl[0][3] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[4]),
	.obar());
// synopsys translate_off
defparam \o_yy[4]~output .bus_hold = "false";
defparam \o_yy[4]~output .open_drain_output = "false";
defparam \o_yy[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \o_yy[5]~output (
	.i(\Mult2~mult_ll_pl[0][4] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[5]),
	.obar());
// synopsys translate_off
defparam \o_yy[5]~output .bus_hold = "false";
defparam \o_yy[5]~output .open_drain_output = "false";
defparam \o_yy[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \o_yy[6]~output (
	.i(\Mult2~mult_ll_pl[0][5] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[6]),
	.obar());
// synopsys translate_off
defparam \o_yy[6]~output .bus_hold = "false";
defparam \o_yy[6]~output .open_drain_output = "false";
defparam \o_yy[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \o_yy[7]~output (
	.i(\Mult2~mult_ll_pl[0][6] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[7]),
	.obar());
// synopsys translate_off
defparam \o_yy[7]~output .bus_hold = "false";
defparam \o_yy[7]~output .open_drain_output = "false";
defparam \o_yy[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \o_yy[8]~output (
	.i(\Mult2~mult_ll_pl[0][7] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[8]),
	.obar());
// synopsys translate_off
defparam \o_yy[8]~output .bus_hold = "false";
defparam \o_yy[8]~output .open_drain_output = "false";
defparam \o_yy[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \o_yy[9]~output (
	.i(\Mult2~mult_ll_pl[0][8] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[9]),
	.obar());
// synopsys translate_off
defparam \o_yy[9]~output .bus_hold = "false";
defparam \o_yy[9]~output .open_drain_output = "false";
defparam \o_yy[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \o_yy[10]~output (
	.i(\Mult2~mult_ll_pl[0][9] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[10]),
	.obar());
// synopsys translate_off
defparam \o_yy[10]~output .bus_hold = "false";
defparam \o_yy[10]~output .open_drain_output = "false";
defparam \o_yy[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \o_yy[11]~output (
	.i(\Mult2~mult_ll_pl[0][10] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[11]),
	.obar());
// synopsys translate_off
defparam \o_yy[11]~output .bus_hold = "false";
defparam \o_yy[11]~output .open_drain_output = "false";
defparam \o_yy[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \o_yy[12]~output (
	.i(\Mult2~mult_ll_pl[0][11] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[12]),
	.obar());
// synopsys translate_off
defparam \o_yy[12]~output .bus_hold = "false";
defparam \o_yy[12]~output .open_drain_output = "false";
defparam \o_yy[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \o_yy[13]~output (
	.i(\Mult2~mult_ll_pl[0][12] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[13]),
	.obar());
// synopsys translate_off
defparam \o_yy[13]~output .bus_hold = "false";
defparam \o_yy[13]~output .open_drain_output = "false";
defparam \o_yy[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \o_yy[14]~output (
	.i(\Mult2~mult_ll_pl[0][13] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[14]),
	.obar());
// synopsys translate_off
defparam \o_yy[14]~output .bus_hold = "false";
defparam \o_yy[14]~output .open_drain_output = "false";
defparam \o_yy[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \o_yy[15]~output (
	.i(\Mult2~mult_ll_pl[0][14] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[15]),
	.obar());
// synopsys translate_off
defparam \o_yy[15]~output .bus_hold = "false";
defparam \o_yy[15]~output .open_drain_output = "false";
defparam \o_yy[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \o_yy[16]~output (
	.i(\Mult2~mult_ll_pl[0][15] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[16]),
	.obar());
// synopsys translate_off
defparam \o_yy[16]~output .bus_hold = "false";
defparam \o_yy[16]~output .open_drain_output = "false";
defparam \o_yy[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \o_yy[17]~output (
	.i(\Mult2~mult_ll_pl[0][16] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[17]),
	.obar());
// synopsys translate_off
defparam \o_yy[17]~output .bus_hold = "false";
defparam \o_yy[17]~output .open_drain_output = "false";
defparam \o_yy[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \o_yy[18]~output (
	.i(\Mult2~mult_ll_pl[0][17] ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[18]),
	.obar());
// synopsys translate_off
defparam \o_yy[18]~output .bus_hold = "false";
defparam \o_yy[18]~output .open_drain_output = "false";
defparam \o_yy[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \o_yy[19]~output (
	.i(\Mult2~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[19]),
	.obar());
// synopsys translate_off
defparam \o_yy[19]~output .bus_hold = "false";
defparam \o_yy[19]~output .open_drain_output = "false";
defparam \o_yy[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \o_yy[20]~output (
	.i(\Mult2~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[20]),
	.obar());
// synopsys translate_off
defparam \o_yy[20]~output .bus_hold = "false";
defparam \o_yy[20]~output .open_drain_output = "false";
defparam \o_yy[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \o_yy[21]~output (
	.i(\Mult2~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[21]),
	.obar());
// synopsys translate_off
defparam \o_yy[21]~output .bus_hold = "false";
defparam \o_yy[21]~output .open_drain_output = "false";
defparam \o_yy[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \o_yy[22]~output (
	.i(\Mult2~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[22]),
	.obar());
// synopsys translate_off
defparam \o_yy[22]~output .bus_hold = "false";
defparam \o_yy[22]~output .open_drain_output = "false";
defparam \o_yy[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \o_yy[23]~output (
	.i(\Mult2~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[23]),
	.obar());
// synopsys translate_off
defparam \o_yy[23]~output .bus_hold = "false";
defparam \o_yy[23]~output .open_drain_output = "false";
defparam \o_yy[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \o_yy[24]~output (
	.i(\Mult2~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[24]),
	.obar());
// synopsys translate_off
defparam \o_yy[24]~output .bus_hold = "false";
defparam \o_yy[24]~output .open_drain_output = "false";
defparam \o_yy[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \o_yy[25]~output (
	.i(\Mult2~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[25]),
	.obar());
// synopsys translate_off
defparam \o_yy[25]~output .bus_hold = "false";
defparam \o_yy[25]~output .open_drain_output = "false";
defparam \o_yy[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \o_yy[26]~output (
	.i(\Mult2~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[26]),
	.obar());
// synopsys translate_off
defparam \o_yy[26]~output .bus_hold = "false";
defparam \o_yy[26]~output .open_drain_output = "false";
defparam \o_yy[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \o_yy[27]~output (
	.i(\Mult2~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[27]),
	.obar());
// synopsys translate_off
defparam \o_yy[27]~output .bus_hold = "false";
defparam \o_yy[27]~output .open_drain_output = "false";
defparam \o_yy[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \o_yy[28]~output (
	.i(\Mult2~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[28]),
	.obar());
// synopsys translate_off
defparam \o_yy[28]~output .bus_hold = "false";
defparam \o_yy[28]~output .open_drain_output = "false";
defparam \o_yy[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \o_yy[29]~output (
	.i(\Mult2~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[29]),
	.obar());
// synopsys translate_off
defparam \o_yy[29]~output .bus_hold = "false";
defparam \o_yy[29]~output .open_drain_output = "false";
defparam \o_yy[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \o_yy[30]~output (
	.i(\Mult2~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[30]),
	.obar());
// synopsys translate_off
defparam \o_yy[30]~output .bus_hold = "false";
defparam \o_yy[30]~output .open_drain_output = "false";
defparam \o_yy[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \o_yy[31]~output (
	.i(\Mult2~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[31]),
	.obar());
// synopsys translate_off
defparam \o_yy[31]~output .bus_hold = "false";
defparam \o_yy[31]~output .open_drain_output = "false";
defparam \o_yy[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \o_yy[32]~output (
	.i(\Mult2~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[32]),
	.obar());
// synopsys translate_off
defparam \o_yy[32]~output .bus_hold = "false";
defparam \o_yy[32]~output .open_drain_output = "false";
defparam \o_yy[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \o_yy[33]~output (
	.i(\Mult2~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[33]),
	.obar());
// synopsys translate_off
defparam \o_yy[33]~output .bus_hold = "false";
defparam \o_yy[33]~output .open_drain_output = "false";
defparam \o_yy[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \o_yy[34]~output (
	.i(\Mult2~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[34]),
	.obar());
// synopsys translate_off
defparam \o_yy[34]~output .bus_hold = "false";
defparam \o_yy[34]~output .open_drain_output = "false";
defparam \o_yy[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \o_yy[35]~output (
	.i(\Mult2~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[35]),
	.obar());
// synopsys translate_off
defparam \o_yy[35]~output .bus_hold = "false";
defparam \o_yy[35]~output .open_drain_output = "false";
defparam \o_yy[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \o_yy[36]~output (
	.i(\Mult2~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[36]),
	.obar());
// synopsys translate_off
defparam \o_yy[36]~output .bus_hold = "false";
defparam \o_yy[36]~output .open_drain_output = "false";
defparam \o_yy[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \o_yy[37]~output (
	.i(\Mult2~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[37]),
	.obar());
// synopsys translate_off
defparam \o_yy[37]~output .bus_hold = "false";
defparam \o_yy[37]~output .open_drain_output = "false";
defparam \o_yy[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \o_yy[38]~output (
	.i(\Mult2~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[38]),
	.obar());
// synopsys translate_off
defparam \o_yy[38]~output .bus_hold = "false";
defparam \o_yy[38]~output .open_drain_output = "false";
defparam \o_yy[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \o_yy[39]~output (
	.i(\Mult2~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[39]),
	.obar());
// synopsys translate_off
defparam \o_yy[39]~output .bus_hold = "false";
defparam \o_yy[39]~output .open_drain_output = "false";
defparam \o_yy[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \o_yy[40]~output (
	.i(\Mult2~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[40]),
	.obar());
// synopsys translate_off
defparam \o_yy[40]~output .bus_hold = "false";
defparam \o_yy[40]~output .open_drain_output = "false";
defparam \o_yy[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \o_yy[41]~output (
	.i(\Mult2~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[41]),
	.obar());
// synopsys translate_off
defparam \o_yy[41]~output .bus_hold = "false";
defparam \o_yy[41]~output .open_drain_output = "false";
defparam \o_yy[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \o_yy[42]~output (
	.i(\Mult2~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[42]),
	.obar());
// synopsys translate_off
defparam \o_yy[42]~output .bus_hold = "false";
defparam \o_yy[42]~output .open_drain_output = "false";
defparam \o_yy[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \o_yy[43]~output (
	.i(\Mult2~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[43]),
	.obar());
// synopsys translate_off
defparam \o_yy[43]~output .bus_hold = "false";
defparam \o_yy[43]~output .open_drain_output = "false";
defparam \o_yy[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \o_yy[44]~output (
	.i(\Mult2~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[44]),
	.obar());
// synopsys translate_off
defparam \o_yy[44]~output .bus_hold = "false";
defparam \o_yy[44]~output .open_drain_output = "false";
defparam \o_yy[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \o_yy[45]~output (
	.i(\Mult2~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[45]),
	.obar());
// synopsys translate_off
defparam \o_yy[45]~output .bus_hold = "false";
defparam \o_yy[45]~output .open_drain_output = "false";
defparam \o_yy[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \o_yy[46]~output (
	.i(\Mult2~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[46]),
	.obar());
// synopsys translate_off
defparam \o_yy[46]~output .bus_hold = "false";
defparam \o_yy[46]~output .open_drain_output = "false";
defparam \o_yy[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \o_yy[47]~output (
	.i(\Mult2~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[47]),
	.obar());
// synopsys translate_off
defparam \o_yy[47]~output .bus_hold = "false";
defparam \o_yy[47]~output .open_drain_output = "false";
defparam \o_yy[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \o_yy[48]~output (
	.i(\Mult2~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[48]),
	.obar());
// synopsys translate_off
defparam \o_yy[48]~output .bus_hold = "false";
defparam \o_yy[48]~output .open_drain_output = "false";
defparam \o_yy[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \o_yy[49]~output (
	.i(\Mult2~121_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[49]),
	.obar());
// synopsys translate_off
defparam \o_yy[49]~output .bus_hold = "false";
defparam \o_yy[49]~output .open_drain_output = "false";
defparam \o_yy[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \o_yy[50]~output (
	.i(\Mult2~125_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[50]),
	.obar());
// synopsys translate_off
defparam \o_yy[50]~output .bus_hold = "false";
defparam \o_yy[50]~output .open_drain_output = "false";
defparam \o_yy[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \o_yy[51]~output (
	.i(\Mult2~129_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[51]),
	.obar());
// synopsys translate_off
defparam \o_yy[51]~output .bus_hold = "false";
defparam \o_yy[51]~output .open_drain_output = "false";
defparam \o_yy[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \o_yy[52]~output (
	.i(\Mult2~133_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[52]),
	.obar());
// synopsys translate_off
defparam \o_yy[52]~output .bus_hold = "false";
defparam \o_yy[52]~output .open_drain_output = "false";
defparam \o_yy[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \o_yy[53]~output (
	.i(\Mult2~137_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[53]),
	.obar());
// synopsys translate_off
defparam \o_yy[53]~output .bus_hold = "false";
defparam \o_yy[53]~output .open_drain_output = "false";
defparam \o_yy[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \o_yy[54]~output (
	.i(\Mult2~141_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[54]),
	.obar());
// synopsys translate_off
defparam \o_yy[54]~output .bus_hold = "false";
defparam \o_yy[54]~output .open_drain_output = "false";
defparam \o_yy[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \o_yy[55]~output (
	.i(\Mult2~145_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[55]),
	.obar());
// synopsys translate_off
defparam \o_yy[55]~output .bus_hold = "false";
defparam \o_yy[55]~output .open_drain_output = "false";
defparam \o_yy[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \o_yy[56]~output (
	.i(\Mult2~149_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[56]),
	.obar());
// synopsys translate_off
defparam \o_yy[56]~output .bus_hold = "false";
defparam \o_yy[56]~output .open_drain_output = "false";
defparam \o_yy[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \o_yy[57]~output (
	.i(\Mult2~153_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[57]),
	.obar());
// synopsys translate_off
defparam \o_yy[57]~output .bus_hold = "false";
defparam \o_yy[57]~output .open_drain_output = "false";
defparam \o_yy[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \o_yy[58]~output (
	.i(\Mult2~157_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[58]),
	.obar());
// synopsys translate_off
defparam \o_yy[58]~output .bus_hold = "false";
defparam \o_yy[58]~output .open_drain_output = "false";
defparam \o_yy[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \o_yy[59]~output (
	.i(\Mult2~161_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[59]),
	.obar());
// synopsys translate_off
defparam \o_yy[59]~output .bus_hold = "false";
defparam \o_yy[59]~output .open_drain_output = "false";
defparam \o_yy[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \o_yy[60]~output (
	.i(\Mult2~165_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[60]),
	.obar());
// synopsys translate_off
defparam \o_yy[60]~output .bus_hold = "false";
defparam \o_yy[60]~output .open_drain_output = "false";
defparam \o_yy[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \o_yy[61]~output (
	.i(\Mult2~169_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[61]),
	.obar());
// synopsys translate_off
defparam \o_yy[61]~output .bus_hold = "false";
defparam \o_yy[61]~output .open_drain_output = "false";
defparam \o_yy[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \o_yy[62]~output (
	.i(\Mult2~173_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[62]),
	.obar());
// synopsys translate_off
defparam \o_yy[62]~output .bus_hold = "false";
defparam \o_yy[62]~output .open_drain_output = "false";
defparam \o_yy[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \o_yy[63]~output (
	.i(\Mult2~177_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[63]),
	.obar());
// synopsys translate_off
defparam \o_yy[63]~output .bus_hold = "false";
defparam \o_yy[63]~output .open_drain_output = "false";
defparam \o_yy[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \o_yy[64]~output (
	.i(\Mult2~181_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_yy[64]),
	.obar());
// synopsys translate_off
defparam \o_yy[64]~output .bus_hold = "false";
defparam \o_yy[64]~output .open_drain_output = "false";
defparam \o_yy[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \i_rstb~input (
	.i(i_rstb),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rstb~input_o ));
// synopsys translate_off
defparam \i_rstb~input .bus_hold = "false";
defparam \i_rstb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_rstb~inputCLKENA0 (
	.inclk(\i_rstb~input_o ),
	.ena(vcc),
	.outclk(\i_rstb~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_rstb~inputCLKENA0 .clock_type = "global clock";
defparam \i_rstb~inputCLKENA0 .disable_mode = "low";
defparam \i_rstb~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_rstb~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_rstb~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \i_y[0]~input (
	.i(i_y[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[0]~input_o ));
// synopsys translate_off
defparam \i_y[0]~input .bus_hold = "false";
defparam \i_y[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \i_y[1]~input (
	.i(i_y[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[1]~input_o ));
// synopsys translate_off
defparam \i_y[1]~input .bus_hold = "false";
defparam \i_y[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \i_y[2]~input (
	.i(i_y[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[2]~input_o ));
// synopsys translate_off
defparam \i_y[2]~input .bus_hold = "false";
defparam \i_y[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \i_y[3]~input (
	.i(i_y[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[3]~input_o ));
// synopsys translate_off
defparam \i_y[3]~input .bus_hold = "false";
defparam \i_y[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \i_y[4]~input (
	.i(i_y[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[4]~input_o ));
// synopsys translate_off
defparam \i_y[4]~input .bus_hold = "false";
defparam \i_y[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \i_y[5]~input (
	.i(i_y[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[5]~input_o ));
// synopsys translate_off
defparam \i_y[5]~input .bus_hold = "false";
defparam \i_y[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \i_y[6]~input (
	.i(i_y[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[6]~input_o ));
// synopsys translate_off
defparam \i_y[6]~input .bus_hold = "false";
defparam \i_y[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \i_y[7]~input (
	.i(i_y[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[7]~input_o ));
// synopsys translate_off
defparam \i_y[7]~input .bus_hold = "false";
defparam \i_y[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \i_y[8]~input (
	.i(i_y[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[8]~input_o ));
// synopsys translate_off
defparam \i_y[8]~input .bus_hold = "false";
defparam \i_y[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N75
cyclonev_io_ibuf \i_y[9]~input (
	.i(i_y[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[9]~input_o ));
// synopsys translate_off
defparam \i_y[9]~input .bus_hold = "false";
defparam \i_y[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \i_y[10]~input (
	.i(i_y[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[10]~input_o ));
// synopsys translate_off
defparam \i_y[10]~input .bus_hold = "false";
defparam \i_y[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \i_y[11]~input (
	.i(i_y[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[11]~input_o ));
// synopsys translate_off
defparam \i_y[11]~input .bus_hold = "false";
defparam \i_y[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \i_y[12]~input (
	.i(i_y[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[12]~input_o ));
// synopsys translate_off
defparam \i_y[12]~input .bus_hold = "false";
defparam \i_y[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \i_y[13]~input (
	.i(i_y[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[13]~input_o ));
// synopsys translate_off
defparam \i_y[13]~input .bus_hold = "false";
defparam \i_y[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \i_y[14]~input (
	.i(i_y[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[14]~input_o ));
// synopsys translate_off
defparam \i_y[14]~input .bus_hold = "false";
defparam \i_y[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \i_y[15]~input (
	.i(i_y[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[15]~input_o ));
// synopsys translate_off
defparam \i_y[15]~input .bus_hold = "false";
defparam \i_y[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \i_y[16]~input (
	.i(i_y[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[16]~input_o ));
// synopsys translate_off
defparam \i_y[16]~input .bus_hold = "false";
defparam \i_y[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \i_y[17]~input (
	.i(i_y[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[17]~input_o ));
// synopsys translate_off
defparam \i_y[17]~input .bus_hold = "false";
defparam \i_y[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \Mult1~192 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_y[17]~input_o ,\i_y[16]~input_o ,\i_y[15]~input_o ,\i_y[14]~input_o ,\i_y[13]~input_o ,\i_y[12]~input_o ,\i_y[11]~input_o ,\i_y[10]~input_o ,\i_y[9]~input_o ,\i_y[8]~input_o ,\i_y[7]~input_o ,\i_y[6]~input_o ,\i_y[5]~input_o ,\i_y[4]~input_o ,\i_y[3]~input_o ,
\i_y[2]~input_o ,\i_y[1]~input_o ,\i_y[0]~input_o }),
	.ay({\i_y[17]~input_o ,\i_y[16]~input_o ,\i_y[15]~input_o ,\i_y[14]~input_o ,\i_y[13]~input_o ,\i_y[12]~input_o ,\i_y[11]~input_o ,\i_y[10]~input_o ,\i_y[9]~input_o ,\i_y[8]~input_o ,\i_y[7]~input_o ,\i_y[6]~input_o ,\i_y[5]~input_o ,\i_y[4]~input_o ,\i_y[3]~input_o ,
\i_y[2]~input_o ,\i_y[1]~input_o ,\i_y[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~192_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~192 .accumulate_clock = "none";
defparam \Mult1~192 .ax_clock = "0";
defparam \Mult1~192 .ax_width = 18;
defparam \Mult1~192 .ay_scan_in_clock = "0";
defparam \Mult1~192 .ay_scan_in_width = 18;
defparam \Mult1~192 .ay_use_scan_in = "false";
defparam \Mult1~192 .az_clock = "none";
defparam \Mult1~192 .bx_clock = "none";
defparam \Mult1~192 .by_clock = "none";
defparam \Mult1~192 .by_use_scan_in = "false";
defparam \Mult1~192 .bz_clock = "none";
defparam \Mult1~192 .coef_a_0 = 0;
defparam \Mult1~192 .coef_a_1 = 0;
defparam \Mult1~192 .coef_a_2 = 0;
defparam \Mult1~192 .coef_a_3 = 0;
defparam \Mult1~192 .coef_a_4 = 0;
defparam \Mult1~192 .coef_a_5 = 0;
defparam \Mult1~192 .coef_a_6 = 0;
defparam \Mult1~192 .coef_a_7 = 0;
defparam \Mult1~192 .coef_b_0 = 0;
defparam \Mult1~192 .coef_b_1 = 0;
defparam \Mult1~192 .coef_b_2 = 0;
defparam \Mult1~192 .coef_b_3 = 0;
defparam \Mult1~192 .coef_b_4 = 0;
defparam \Mult1~192 .coef_b_5 = 0;
defparam \Mult1~192 .coef_b_6 = 0;
defparam \Mult1~192 .coef_b_7 = 0;
defparam \Mult1~192 .coef_sel_a_clock = "none";
defparam \Mult1~192 .coef_sel_b_clock = "none";
defparam \Mult1~192 .delay_scan_out_ay = "false";
defparam \Mult1~192 .delay_scan_out_by = "false";
defparam \Mult1~192 .enable_double_accum = "false";
defparam \Mult1~192 .load_const_clock = "none";
defparam \Mult1~192 .load_const_value = 0;
defparam \Mult1~192 .mode_sub_location = 0;
defparam \Mult1~192 .negate_clock = "none";
defparam \Mult1~192 .operand_source_max = "input";
defparam \Mult1~192 .operand_source_may = "input";
defparam \Mult1~192 .operand_source_mbx = "input";
defparam \Mult1~192 .operand_source_mby = "input";
defparam \Mult1~192 .operation_mode = "m18x18_full";
defparam \Mult1~192 .output_clock = "0";
defparam \Mult1~192 .preadder_subtract_a = "false";
defparam \Mult1~192 .preadder_subtract_b = "false";
defparam \Mult1~192 .result_a_width = 64;
defparam \Mult1~192 .signed_max = "false";
defparam \Mult1~192 .signed_may = "false";
defparam \Mult1~192 .signed_mbx = "false";
defparam \Mult1~192 .signed_mby = "false";
defparam \Mult1~192 .sub_clock = "none";
defparam \Mult1~192 .use_chainadder = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \i_x[0]~input (
	.i(i_x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[0]~input_o ));
// synopsys translate_off
defparam \i_x[0]~input .bus_hold = "false";
defparam \i_x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \i_x[1]~input (
	.i(i_x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[1]~input_o ));
// synopsys translate_off
defparam \i_x[1]~input .bus_hold = "false";
defparam \i_x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \i_x[2]~input (
	.i(i_x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[2]~input_o ));
// synopsys translate_off
defparam \i_x[2]~input .bus_hold = "false";
defparam \i_x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \i_x[3]~input (
	.i(i_x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[3]~input_o ));
// synopsys translate_off
defparam \i_x[3]~input .bus_hold = "false";
defparam \i_x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \i_x[4]~input (
	.i(i_x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[4]~input_o ));
// synopsys translate_off
defparam \i_x[4]~input .bus_hold = "false";
defparam \i_x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \i_x[5]~input (
	.i(i_x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[5]~input_o ));
// synopsys translate_off
defparam \i_x[5]~input .bus_hold = "false";
defparam \i_x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \i_x[6]~input (
	.i(i_x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[6]~input_o ));
// synopsys translate_off
defparam \i_x[6]~input .bus_hold = "false";
defparam \i_x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \i_x[7]~input (
	.i(i_x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[7]~input_o ));
// synopsys translate_off
defparam \i_x[7]~input .bus_hold = "false";
defparam \i_x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \i_x[8]~input (
	.i(i_x[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[8]~input_o ));
// synopsys translate_off
defparam \i_x[8]~input .bus_hold = "false";
defparam \i_x[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \i_x[9]~input (
	.i(i_x[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[9]~input_o ));
// synopsys translate_off
defparam \i_x[9]~input .bus_hold = "false";
defparam \i_x[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \i_x[10]~input (
	.i(i_x[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[10]~input_o ));
// synopsys translate_off
defparam \i_x[10]~input .bus_hold = "false";
defparam \i_x[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \i_x[11]~input (
	.i(i_x[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[11]~input_o ));
// synopsys translate_off
defparam \i_x[11]~input .bus_hold = "false";
defparam \i_x[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \i_x[12]~input (
	.i(i_x[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[12]~input_o ));
// synopsys translate_off
defparam \i_x[12]~input .bus_hold = "false";
defparam \i_x[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \i_x[13]~input (
	.i(i_x[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[13]~input_o ));
// synopsys translate_off
defparam \i_x[13]~input .bus_hold = "false";
defparam \i_x[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \i_x[14]~input (
	.i(i_x[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[14]~input_o ));
// synopsys translate_off
defparam \i_x[14]~input .bus_hold = "false";
defparam \i_x[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \i_x[15]~input (
	.i(i_x[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[15]~input_o ));
// synopsys translate_off
defparam \i_x[15]~input .bus_hold = "false";
defparam \i_x[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \i_x[16]~input (
	.i(i_x[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[16]~input_o ));
// synopsys translate_off
defparam \i_x[16]~input .bus_hold = "false";
defparam \i_x[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \i_x[17]~input (
	.i(i_x[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[17]~input_o ));
// synopsys translate_off
defparam \i_x[17]~input .bus_hold = "false";
defparam \i_x[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \Mult0~192 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_x[17]~input_o ,\i_x[16]~input_o ,\i_x[15]~input_o ,\i_x[14]~input_o ,\i_x[13]~input_o ,\i_x[12]~input_o ,\i_x[11]~input_o ,\i_x[10]~input_o ,\i_x[9]~input_o ,\i_x[8]~input_o ,\i_x[7]~input_o ,\i_x[6]~input_o ,\i_x[5]~input_o ,\i_x[4]~input_o ,\i_x[3]~input_o ,
\i_x[2]~input_o ,\i_x[1]~input_o ,\i_x[0]~input_o }),
	.ay({\i_x[17]~input_o ,\i_x[16]~input_o ,\i_x[15]~input_o ,\i_x[14]~input_o ,\i_x[13]~input_o ,\i_x[12]~input_o ,\i_x[11]~input_o ,\i_x[10]~input_o ,\i_x[9]~input_o ,\i_x[8]~input_o ,\i_x[7]~input_o ,\i_x[6]~input_o ,\i_x[5]~input_o ,\i_x[4]~input_o ,\i_x[3]~input_o ,
\i_x[2]~input_o ,\i_x[1]~input_o ,\i_x[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~192_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~192 .accumulate_clock = "none";
defparam \Mult0~192 .ax_clock = "0";
defparam \Mult0~192 .ax_width = 18;
defparam \Mult0~192 .ay_scan_in_clock = "0";
defparam \Mult0~192 .ay_scan_in_width = 18;
defparam \Mult0~192 .ay_use_scan_in = "false";
defparam \Mult0~192 .az_clock = "none";
defparam \Mult0~192 .bx_clock = "none";
defparam \Mult0~192 .by_clock = "none";
defparam \Mult0~192 .by_use_scan_in = "false";
defparam \Mult0~192 .bz_clock = "none";
defparam \Mult0~192 .coef_a_0 = 0;
defparam \Mult0~192 .coef_a_1 = 0;
defparam \Mult0~192 .coef_a_2 = 0;
defparam \Mult0~192 .coef_a_3 = 0;
defparam \Mult0~192 .coef_a_4 = 0;
defparam \Mult0~192 .coef_a_5 = 0;
defparam \Mult0~192 .coef_a_6 = 0;
defparam \Mult0~192 .coef_a_7 = 0;
defparam \Mult0~192 .coef_b_0 = 0;
defparam \Mult0~192 .coef_b_1 = 0;
defparam \Mult0~192 .coef_b_2 = 0;
defparam \Mult0~192 .coef_b_3 = 0;
defparam \Mult0~192 .coef_b_4 = 0;
defparam \Mult0~192 .coef_b_5 = 0;
defparam \Mult0~192 .coef_b_6 = 0;
defparam \Mult0~192 .coef_b_7 = 0;
defparam \Mult0~192 .coef_sel_a_clock = "none";
defparam \Mult0~192 .coef_sel_b_clock = "none";
defparam \Mult0~192 .delay_scan_out_ay = "false";
defparam \Mult0~192 .delay_scan_out_by = "false";
defparam \Mult0~192 .enable_double_accum = "false";
defparam \Mult0~192 .load_const_clock = "none";
defparam \Mult0~192 .load_const_value = 0;
defparam \Mult0~192 .mode_sub_location = 0;
defparam \Mult0~192 .negate_clock = "none";
defparam \Mult0~192 .operand_source_max = "input";
defparam \Mult0~192 .operand_source_may = "input";
defparam \Mult0~192 .operand_source_mbx = "input";
defparam \Mult0~192 .operand_source_mby = "input";
defparam \Mult0~192 .operation_mode = "m18x18_full";
defparam \Mult0~192 .output_clock = "0";
defparam \Mult0~192 .preadder_subtract_a = "false";
defparam \Mult0~192 .preadder_subtract_b = "false";
defparam \Mult0~192 .result_a_width = 64;
defparam \Mult0~192 .signed_max = "false";
defparam \Mult0~192 .signed_may = "false";
defparam \Mult0~192 .signed_mbx = "false";
defparam \Mult0~192 .signed_mby = "false";
defparam \Mult0~192 .sub_clock = "none";
defparam \Mult0~192 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\Mult1~mult_ll_pl[0][0]  $ (!\Mult0~mult_ll_pl[0][0] ) ) + ( !VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( !\Mult1~mult_ll_pl[0][0]  $ (!\Mult0~mult_ll_pl[0][0] ) ) + ( !VCC ) + ( !VCC ))
// \Add0~3  = SHARE((!\Mult1~mult_ll_pl[0][0] ) # (\Mult0~mult_ll_pl[0][0] ))

	.dataa(gnd),
	.datab(!\Mult1~mult_ll_pl[0][0] ),
	.datac(gnd),
	.datad(!\Mult0~mult_ll_pl[0][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCFF000033CC;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \o_xx[0]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[0]~reg0 .is_wysiwyg = "true";
defparam \o_xx[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\Mult1~mult_ll_pl[0][1]  $ (\Mult0~mult_ll_pl[0][1] ) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !\Mult1~mult_ll_pl[0][1]  $ (\Mult0~mult_ll_pl[0][1] ) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~7  = SHARE((!\Mult1~mult_ll_pl[0][1]  & \Mult0~mult_ll_pl[0][1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][1] ),
	.datad(!\Mult0~mult_ll_pl[0][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(\Add0~3 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N34
dffeas \o_xx[1]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[1]~reg0 .is_wysiwyg = "true";
defparam \o_xx[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\Mult1~mult_ll_pl[0][2]  $ (\Mult0~mult_ll_pl[0][2] ) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !\Mult1~mult_ll_pl[0][2]  $ (\Mult0~mult_ll_pl[0][2] ) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~11  = SHARE((!\Mult1~mult_ll_pl[0][2]  & \Mult0~mult_ll_pl[0][2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][2] ),
	.datad(!\Mult0~mult_ll_pl[0][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \o_xx[2]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[2]~reg0 .is_wysiwyg = "true";
defparam \o_xx[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\Mult0~mult_ll_pl[0][3]  $ (\Mult1~mult_ll_pl[0][3] ) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !\Mult0~mult_ll_pl[0][3]  $ (\Mult1~mult_ll_pl[0][3] ) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~15  = SHARE((\Mult0~mult_ll_pl[0][3]  & !\Mult1~mult_ll_pl[0][3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][3] ),
	.datad(!\Mult1~mult_ll_pl[0][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \o_xx[3]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[3]~reg0 .is_wysiwyg = "true";
defparam \o_xx[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\Mult1~mult_ll_pl[0][4]  $ (\Mult0~mult_ll_pl[0][4] ) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !\Mult1~mult_ll_pl[0][4]  $ (\Mult0~mult_ll_pl[0][4] ) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~19  = SHARE((!\Mult1~mult_ll_pl[0][4]  & \Mult0~mult_ll_pl[0][4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][4] ),
	.datad(!\Mult0~mult_ll_pl[0][4] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \o_xx[4]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[4]~reg0 .is_wysiwyg = "true";
defparam \o_xx[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\Mult1~mult_ll_pl[0][5]  $ (\Mult0~mult_ll_pl[0][5] ) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( !\Mult1~mult_ll_pl[0][5]  $ (\Mult0~mult_ll_pl[0][5] ) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~23  = SHARE((!\Mult1~mult_ll_pl[0][5]  & \Mult0~mult_ll_pl[0][5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][5] ),
	.datad(!\Mult0~mult_ll_pl[0][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N46
dffeas \o_xx[5]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[5]~reg0 .is_wysiwyg = "true";
defparam \o_xx[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !\Mult1~mult_ll_pl[0][6]  $ (\Mult0~mult_ll_pl[0][6] ) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !\Mult1~mult_ll_pl[0][6]  $ (\Mult0~mult_ll_pl[0][6] ) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~27  = SHARE((!\Mult1~mult_ll_pl[0][6]  & \Mult0~mult_ll_pl[0][6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][6] ),
	.datad(!\Mult0~mult_ll_pl[0][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(\Add0~23 ),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \o_xx[6]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[6]~reg0 .is_wysiwyg = "true";
defparam \o_xx[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\Mult0~mult_ll_pl[0][7]  $ (\Mult1~mult_ll_pl[0][7] ) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !\Mult0~mult_ll_pl[0][7]  $ (\Mult1~mult_ll_pl[0][7] ) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~31  = SHARE((\Mult0~mult_ll_pl[0][7]  & !\Mult1~mult_ll_pl[0][7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][7] ),
	.datad(!\Mult1~mult_ll_pl[0][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(\Add0~27 ),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N53
dffeas \o_xx[7]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[7]~reg0 .is_wysiwyg = "true";
defparam \o_xx[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !\Mult1~mult_ll_pl[0][8]  $ (\Mult0~mult_ll_pl[0][8] ) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( !\Mult1~mult_ll_pl[0][8]  $ (\Mult0~mult_ll_pl[0][8] ) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~35  = SHARE((!\Mult1~mult_ll_pl[0][8]  & \Mult0~mult_ll_pl[0][8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][8] ),
	.datad(!\Mult0~mult_ll_pl[0][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(\Add0~31 ),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N56
dffeas \o_xx[8]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[8]~reg0 .is_wysiwyg = "true";
defparam \o_xx[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !\Mult1~mult_ll_pl[0][9]  $ (\Mult0~mult_ll_pl[0][9] ) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( !\Mult1~mult_ll_pl[0][9]  $ (\Mult0~mult_ll_pl[0][9] ) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~39  = SHARE((!\Mult1~mult_ll_pl[0][9]  & \Mult0~mult_ll_pl[0][9] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][9] ),
	.datad(!\Mult0~mult_ll_pl[0][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(\Add0~35 ),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \o_xx[9]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[9]~reg0 .is_wysiwyg = "true";
defparam \o_xx[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !\Mult1~mult_ll_pl[0][10]  $ (\Mult0~mult_ll_pl[0][10] ) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( !\Mult1~mult_ll_pl[0][10]  $ (\Mult0~mult_ll_pl[0][10] ) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~43  = SHARE((!\Mult1~mult_ll_pl[0][10]  & \Mult0~mult_ll_pl[0][10] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][10] ),
	.datad(!\Mult0~mult_ll_pl[0][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(\Add0~39 ),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \o_xx[10]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[10]~reg0 .is_wysiwyg = "true";
defparam \o_xx[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( !\Mult0~mult_ll_pl[0][11]  $ (\Mult1~mult_ll_pl[0][11] ) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( !\Mult0~mult_ll_pl[0][11]  $ (\Mult1~mult_ll_pl[0][11] ) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~47  = SHARE((\Mult0~mult_ll_pl[0][11]  & !\Mult1~mult_ll_pl[0][11] ))

	.dataa(!\Mult0~mult_ll_pl[0][11] ),
	.datab(!\Mult1~mult_ll_pl[0][11] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(\Add0~43 ),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000444400009999;
defparam \Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N4
dffeas \o_xx[11]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[11]~reg0 .is_wysiwyg = "true";
defparam \o_xx[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( !\Mult1~mult_ll_pl[0][12]  $ (\Mult0~mult_ll_pl[0][12] ) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( !\Mult1~mult_ll_pl[0][12]  $ (\Mult0~mult_ll_pl[0][12] ) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~51  = SHARE((!\Mult1~mult_ll_pl[0][12]  & \Mult0~mult_ll_pl[0][12] ))

	.dataa(!\Mult1~mult_ll_pl[0][12] ),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][12] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(\Add0~47 ),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \o_xx[12]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[12]~reg0 .is_wysiwyg = "true";
defparam \o_xx[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( !\Mult0~mult_ll_pl[0][13]  $ (\Mult1~mult_ll_pl[0][13] ) ) + ( \Add0~51  ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( !\Mult0~mult_ll_pl[0][13]  $ (\Mult1~mult_ll_pl[0][13] ) ) + ( \Add0~51  ) + ( \Add0~50  ))
// \Add0~55  = SHARE((\Mult0~mult_ll_pl[0][13]  & !\Mult1~mult_ll_pl[0][13] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][13] ),
	.datad(!\Mult1~mult_ll_pl[0][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(\Add0~51 ),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N11
dffeas \o_xx[13]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[13]~reg0 .is_wysiwyg = "true";
defparam \o_xx[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( !\Mult1~mult_ll_pl[0][14]  $ (\Mult0~mult_ll_pl[0][14] ) ) + ( \Add0~55  ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( !\Mult1~mult_ll_pl[0][14]  $ (\Mult0~mult_ll_pl[0][14] ) ) + ( \Add0~55  ) + ( \Add0~54  ))
// \Add0~59  = SHARE((!\Mult1~mult_ll_pl[0][14]  & \Mult0~mult_ll_pl[0][14] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][14] ),
	.datad(!\Mult0~mult_ll_pl[0][14] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(\Add0~55 ),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \o_xx[14]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[14]~reg0 .is_wysiwyg = "true";
defparam \o_xx[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( !\Mult0~mult_ll_pl[0][15]  $ (\Mult1~mult_ll_pl[0][15] ) ) + ( \Add0~59  ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( !\Mult0~mult_ll_pl[0][15]  $ (\Mult1~mult_ll_pl[0][15] ) ) + ( \Add0~59  ) + ( \Add0~58  ))
// \Add0~63  = SHARE((\Mult0~mult_ll_pl[0][15]  & !\Mult1~mult_ll_pl[0][15] ))

	.dataa(!\Mult0~mult_ll_pl[0][15] ),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][15] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(\Add0~59 ),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout(\Add0~63 ));
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h000050500000A5A5;
defparam \Add0~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N16
dffeas \o_xx[15]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[15]~reg0 .is_wysiwyg = "true";
defparam \o_xx[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( !\Mult0~mult_ll_pl[0][16]  $ (\Mult1~mult_ll_pl[0][16] ) ) + ( \Add0~63  ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( !\Mult0~mult_ll_pl[0][16]  $ (\Mult1~mult_ll_pl[0][16] ) ) + ( \Add0~63  ) + ( \Add0~62  ))
// \Add0~67  = SHARE((\Mult0~mult_ll_pl[0][16]  & !\Mult1~mult_ll_pl[0][16] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][16] ),
	.datad(!\Mult1~mult_ll_pl[0][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(\Add0~63 ),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout(\Add0~67 ));
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N20
dffeas \o_xx[16]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[16]~reg0 .is_wysiwyg = "true";
defparam \o_xx[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( !\Mult0~mult_ll_pl[0][17]  $ (\Mult1~mult_ll_pl[0][17] ) ) + ( \Add0~67  ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( !\Mult0~mult_ll_pl[0][17]  $ (\Mult1~mult_ll_pl[0][17] ) ) + ( \Add0~67  ) + ( \Add0~66  ))
// \Add0~71  = SHARE((\Mult0~mult_ll_pl[0][17]  & !\Mult1~mult_ll_pl[0][17] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][17] ),
	.datad(!\Mult1~mult_ll_pl[0][17] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(\Add0~67 ),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout(\Add0~71 ));
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N22
dffeas \o_xx[17]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[17]~reg0 .is_wysiwyg = "true";
defparam \o_xx[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \i_y[18]~input (
	.i(i_y[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[18]~input_o ));
// synopsys translate_off
defparam \i_y[18]~input .bus_hold = "false";
defparam \i_y[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \i_y[19]~input (
	.i(i_y[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[19]~input_o ));
// synopsys translate_off
defparam \i_y[19]~input .bus_hold = "false";
defparam \i_y[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \i_y[20]~input (
	.i(i_y[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[20]~input_o ));
// synopsys translate_off
defparam \i_y[20]~input .bus_hold = "false";
defparam \i_y[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \i_y[21]~input (
	.i(i_y[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[21]~input_o ));
// synopsys translate_off
defparam \i_y[21]~input .bus_hold = "false";
defparam \i_y[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \i_y[22]~input (
	.i(i_y[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[22]~input_o ));
// synopsys translate_off
defparam \i_y[22]~input .bus_hold = "false";
defparam \i_y[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \i_y[23]~input (
	.i(i_y[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[23]~input_o ));
// synopsys translate_off
defparam \i_y[23]~input .bus_hold = "false";
defparam \i_y[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \i_y[24]~input (
	.i(i_y[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[24]~input_o ));
// synopsys translate_off
defparam \i_y[24]~input .bus_hold = "false";
defparam \i_y[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \i_y[25]~input (
	.i(i_y[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[25]~input_o ));
// synopsys translate_off
defparam \i_y[25]~input .bus_hold = "false";
defparam \i_y[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \i_y[26]~input (
	.i(i_y[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[26]~input_o ));
// synopsys translate_off
defparam \i_y[26]~input .bus_hold = "false";
defparam \i_y[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \i_y[27]~input (
	.i(i_y[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[27]~input_o ));
// synopsys translate_off
defparam \i_y[27]~input .bus_hold = "false";
defparam \i_y[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \i_y[28]~input (
	.i(i_y[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[28]~input_o ));
// synopsys translate_off
defparam \i_y[28]~input .bus_hold = "false";
defparam \i_y[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \i_y[29]~input (
	.i(i_y[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[29]~input_o ));
// synopsys translate_off
defparam \i_y[29]~input .bus_hold = "false";
defparam \i_y[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \i_y[30]~input (
	.i(i_y[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[30]~input_o ));
// synopsys translate_off
defparam \i_y[30]~input .bus_hold = "false";
defparam \i_y[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \i_y[31]~input (
	.i(i_y[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_y[31]~input_o ));
// synopsys translate_off
defparam \i_y[31]~input .bus_hold = "false";
defparam \i_y[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \Mult1~533 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[30]~input_o ,\i_y[29]~input_o ,\i_y[28]~input_o ,\i_y[27]~input_o ,\i_y[26]~input_o ,\i_y[25]~input_o ,\i_y[24]~input_o ,\i_y[23]~input_o ,\i_y[22]~input_o ,\i_y[21]~input_o ,
\i_y[20]~input_o ,\i_y[19]~input_o ,\i_y[18]~input_o }),
	.ay({\i_y[17]~input_o ,\i_y[16]~input_o ,\i_y[15]~input_o ,\i_y[14]~input_o ,\i_y[13]~input_o ,\i_y[12]~input_o ,\i_y[11]~input_o ,\i_y[10]~input_o ,\i_y[9]~input_o ,\i_y[8]~input_o ,\i_y[7]~input_o ,\i_y[6]~input_o ,\i_y[5]~input_o ,\i_y[4]~input_o ,\i_y[3]~input_o ,
\i_y[2]~input_o ,\i_y[1]~input_o ,\i_y[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx({\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[30]~input_o ,\i_y[29]~input_o ,\i_y[28]~input_o ,\i_y[27]~input_o ,\i_y[26]~input_o ,\i_y[25]~input_o ,\i_y[24]~input_o ,\i_y[23]~input_o ,\i_y[22]~input_o ,\i_y[21]~input_o ,
\i_y[20]~input_o ,\i_y[19]~input_o ,\i_y[18]~input_o }),
	.by({\i_y[17]~input_o ,\i_y[16]~input_o ,\i_y[15]~input_o ,\i_y[14]~input_o ,\i_y[13]~input_o ,\i_y[12]~input_o ,\i_y[11]~input_o ,\i_y[10]~input_o ,\i_y[9]~input_o ,\i_y[8]~input_o ,\i_y[7]~input_o ,\i_y[6]~input_o ,\i_y[5]~input_o ,\i_y[4]~input_o ,\i_y[3]~input_o ,
\i_y[2]~input_o ,\i_y[1]~input_o ,\i_y[0]~input_o }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~533_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~533 .accumulate_clock = "none";
defparam \Mult1~533 .ax_clock = "0";
defparam \Mult1~533 .ax_width = 18;
defparam \Mult1~533 .ay_scan_in_clock = "0";
defparam \Mult1~533 .ay_scan_in_width = 18;
defparam \Mult1~533 .ay_use_scan_in = "false";
defparam \Mult1~533 .az_clock = "none";
defparam \Mult1~533 .bx_clock = "0";
defparam \Mult1~533 .bx_width = 18;
defparam \Mult1~533 .by_clock = "0";
defparam \Mult1~533 .by_use_scan_in = "false";
defparam \Mult1~533 .by_width = 18;
defparam \Mult1~533 .bz_clock = "none";
defparam \Mult1~533 .coef_a_0 = 0;
defparam \Mult1~533 .coef_a_1 = 0;
defparam \Mult1~533 .coef_a_2 = 0;
defparam \Mult1~533 .coef_a_3 = 0;
defparam \Mult1~533 .coef_a_4 = 0;
defparam \Mult1~533 .coef_a_5 = 0;
defparam \Mult1~533 .coef_a_6 = 0;
defparam \Mult1~533 .coef_a_7 = 0;
defparam \Mult1~533 .coef_b_0 = 0;
defparam \Mult1~533 .coef_b_1 = 0;
defparam \Mult1~533 .coef_b_2 = 0;
defparam \Mult1~533 .coef_b_3 = 0;
defparam \Mult1~533 .coef_b_4 = 0;
defparam \Mult1~533 .coef_b_5 = 0;
defparam \Mult1~533 .coef_b_6 = 0;
defparam \Mult1~533 .coef_b_7 = 0;
defparam \Mult1~533 .coef_sel_a_clock = "none";
defparam \Mult1~533 .coef_sel_b_clock = "none";
defparam \Mult1~533 .delay_scan_out_ay = "false";
defparam \Mult1~533 .delay_scan_out_by = "false";
defparam \Mult1~533 .enable_double_accum = "false";
defparam \Mult1~533 .load_const_clock = "none";
defparam \Mult1~533 .load_const_value = 0;
defparam \Mult1~533 .mode_sub_location = 0;
defparam \Mult1~533 .negate_clock = "none";
defparam \Mult1~533 .operand_source_max = "input";
defparam \Mult1~533 .operand_source_may = "input";
defparam \Mult1~533 .operand_source_mbx = "input";
defparam \Mult1~533 .operand_source_mby = "input";
defparam \Mult1~533 .operation_mode = "m18x18_sumof2";
defparam \Mult1~533 .output_clock = "0";
defparam \Mult1~533 .preadder_subtract_a = "false";
defparam \Mult1~533 .preadder_subtract_b = "false";
defparam \Mult1~533 .result_a_width = 64;
defparam \Mult1~533 .signed_max = "true";
defparam \Mult1~533 .signed_may = "false";
defparam \Mult1~533 .signed_mbx = "true";
defparam \Mult1~533 .signed_mby = "false";
defparam \Mult1~533 .sub_clock = "none";
defparam \Mult1~533 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \Mult1~1 (
// Equation(s):
// \Mult1~1_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][0]  ) + ( \Mult1~mult_ll_pl[0][18]  ) + ( !VCC ))
// \Mult1~2  = CARRY(( \Mult1~add_lh_hlmac_pl[0][0]  ) + ( \Mult1~mult_ll_pl[0][18]  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][18] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~1_sumout ),
	.cout(\Mult1~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~1 .extended_lut = "off";
defparam \Mult1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \i_x[18]~input (
	.i(i_x[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[18]~input_o ));
// synopsys translate_off
defparam \i_x[18]~input .bus_hold = "false";
defparam \i_x[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \i_x[19]~input (
	.i(i_x[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[19]~input_o ));
// synopsys translate_off
defparam \i_x[19]~input .bus_hold = "false";
defparam \i_x[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \i_x[20]~input (
	.i(i_x[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[20]~input_o ));
// synopsys translate_off
defparam \i_x[20]~input .bus_hold = "false";
defparam \i_x[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \i_x[21]~input (
	.i(i_x[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[21]~input_o ));
// synopsys translate_off
defparam \i_x[21]~input .bus_hold = "false";
defparam \i_x[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \i_x[22]~input (
	.i(i_x[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[22]~input_o ));
// synopsys translate_off
defparam \i_x[22]~input .bus_hold = "false";
defparam \i_x[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \i_x[23]~input (
	.i(i_x[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[23]~input_o ));
// synopsys translate_off
defparam \i_x[23]~input .bus_hold = "false";
defparam \i_x[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \i_x[24]~input (
	.i(i_x[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[24]~input_o ));
// synopsys translate_off
defparam \i_x[24]~input .bus_hold = "false";
defparam \i_x[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \i_x[25]~input (
	.i(i_x[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[25]~input_o ));
// synopsys translate_off
defparam \i_x[25]~input .bus_hold = "false";
defparam \i_x[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \i_x[26]~input (
	.i(i_x[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[26]~input_o ));
// synopsys translate_off
defparam \i_x[26]~input .bus_hold = "false";
defparam \i_x[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \i_x[27]~input (
	.i(i_x[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[27]~input_o ));
// synopsys translate_off
defparam \i_x[27]~input .bus_hold = "false";
defparam \i_x[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \i_x[28]~input (
	.i(i_x[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[28]~input_o ));
// synopsys translate_off
defparam \i_x[28]~input .bus_hold = "false";
defparam \i_x[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \i_x[29]~input (
	.i(i_x[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[29]~input_o ));
// synopsys translate_off
defparam \i_x[29]~input .bus_hold = "false";
defparam \i_x[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \i_x[30]~input (
	.i(i_x[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[30]~input_o ));
// synopsys translate_off
defparam \i_x[30]~input .bus_hold = "false";
defparam \i_x[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \i_x[31]~input (
	.i(i_x[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_x[31]~input_o ));
// synopsys translate_off
defparam \i_x[31]~input .bus_hold = "false";
defparam \i_x[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X20_Y6_N0
cyclonev_mac \Mult0~533 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[30]~input_o ,\i_x[29]~input_o ,\i_x[28]~input_o ,\i_x[27]~input_o ,\i_x[26]~input_o ,\i_x[25]~input_o ,\i_x[24]~input_o ,\i_x[23]~input_o ,\i_x[22]~input_o ,\i_x[21]~input_o ,
\i_x[20]~input_o ,\i_x[19]~input_o ,\i_x[18]~input_o }),
	.ay({\i_x[17]~input_o ,\i_x[16]~input_o ,\i_x[15]~input_o ,\i_x[14]~input_o ,\i_x[13]~input_o ,\i_x[12]~input_o ,\i_x[11]~input_o ,\i_x[10]~input_o ,\i_x[9]~input_o ,\i_x[8]~input_o ,\i_x[7]~input_o ,\i_x[6]~input_o ,\i_x[5]~input_o ,\i_x[4]~input_o ,\i_x[3]~input_o ,
\i_x[2]~input_o ,\i_x[1]~input_o ,\i_x[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx({\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[30]~input_o ,\i_x[29]~input_o ,\i_x[28]~input_o ,\i_x[27]~input_o ,\i_x[26]~input_o ,\i_x[25]~input_o ,\i_x[24]~input_o ,\i_x[23]~input_o ,\i_x[22]~input_o ,\i_x[21]~input_o ,
\i_x[20]~input_o ,\i_x[19]~input_o ,\i_x[18]~input_o }),
	.by({\i_x[17]~input_o ,\i_x[16]~input_o ,\i_x[15]~input_o ,\i_x[14]~input_o ,\i_x[13]~input_o ,\i_x[12]~input_o ,\i_x[11]~input_o ,\i_x[10]~input_o ,\i_x[9]~input_o ,\i_x[8]~input_o ,\i_x[7]~input_o ,\i_x[6]~input_o ,\i_x[5]~input_o ,\i_x[4]~input_o ,\i_x[3]~input_o ,
\i_x[2]~input_o ,\i_x[1]~input_o ,\i_x[0]~input_o }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~533_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~533 .accumulate_clock = "none";
defparam \Mult0~533 .ax_clock = "0";
defparam \Mult0~533 .ax_width = 18;
defparam \Mult0~533 .ay_scan_in_clock = "0";
defparam \Mult0~533 .ay_scan_in_width = 18;
defparam \Mult0~533 .ay_use_scan_in = "false";
defparam \Mult0~533 .az_clock = "none";
defparam \Mult0~533 .bx_clock = "0";
defparam \Mult0~533 .bx_width = 18;
defparam \Mult0~533 .by_clock = "0";
defparam \Mult0~533 .by_use_scan_in = "false";
defparam \Mult0~533 .by_width = 18;
defparam \Mult0~533 .bz_clock = "none";
defparam \Mult0~533 .coef_a_0 = 0;
defparam \Mult0~533 .coef_a_1 = 0;
defparam \Mult0~533 .coef_a_2 = 0;
defparam \Mult0~533 .coef_a_3 = 0;
defparam \Mult0~533 .coef_a_4 = 0;
defparam \Mult0~533 .coef_a_5 = 0;
defparam \Mult0~533 .coef_a_6 = 0;
defparam \Mult0~533 .coef_a_7 = 0;
defparam \Mult0~533 .coef_b_0 = 0;
defparam \Mult0~533 .coef_b_1 = 0;
defparam \Mult0~533 .coef_b_2 = 0;
defparam \Mult0~533 .coef_b_3 = 0;
defparam \Mult0~533 .coef_b_4 = 0;
defparam \Mult0~533 .coef_b_5 = 0;
defparam \Mult0~533 .coef_b_6 = 0;
defparam \Mult0~533 .coef_b_7 = 0;
defparam \Mult0~533 .coef_sel_a_clock = "none";
defparam \Mult0~533 .coef_sel_b_clock = "none";
defparam \Mult0~533 .delay_scan_out_ay = "false";
defparam \Mult0~533 .delay_scan_out_by = "false";
defparam \Mult0~533 .enable_double_accum = "false";
defparam \Mult0~533 .load_const_clock = "none";
defparam \Mult0~533 .load_const_value = 0;
defparam \Mult0~533 .mode_sub_location = 0;
defparam \Mult0~533 .negate_clock = "none";
defparam \Mult0~533 .operand_source_max = "input";
defparam \Mult0~533 .operand_source_may = "input";
defparam \Mult0~533 .operand_source_mbx = "input";
defparam \Mult0~533 .operand_source_mby = "input";
defparam \Mult0~533 .operation_mode = "m18x18_sumof2";
defparam \Mult0~533 .output_clock = "0";
defparam \Mult0~533 .preadder_subtract_a = "false";
defparam \Mult0~533 .preadder_subtract_b = "false";
defparam \Mult0~533 .result_a_width = 64;
defparam \Mult0~533 .signed_max = "true";
defparam \Mult0~533 .signed_may = "false";
defparam \Mult0~533 .signed_mbx = "true";
defparam \Mult0~533 .signed_mby = "false";
defparam \Mult0~533 .sub_clock = "none";
defparam \Mult0~533 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \Mult0~1 (
// Equation(s):
// \Mult0~1_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][0]  ) + ( \Mult0~mult_ll_pl[0][18]  ) + ( !VCC ))
// \Mult0~2  = CARRY(( \Mult0~add_lh_hlmac_pl[0][0]  ) + ( \Mult0~mult_ll_pl[0][18]  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][18] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1_sumout ),
	.cout(\Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1 .extended_lut = "off";
defparam \Mult0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( !\Mult1~1_sumout  $ (\Mult0~1_sumout ) ) + ( \Add0~71  ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( !\Mult1~1_sumout  $ (\Mult0~1_sumout ) ) + ( \Add0~71  ) + ( \Add0~70  ))
// \Add0~75  = SHARE((!\Mult1~1_sumout  & \Mult0~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~1_sumout ),
	.datad(!\Mult0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(\Add0~71 ),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout(\Add0~75 ));
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \o_xx[18]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[18]~reg0 .is_wysiwyg = "true";
defparam \o_xx[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N33
cyclonev_lcell_comb \Mult0~5 (
// Equation(s):
// \Mult0~5_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][1]  ) + ( \Mult0~mult_ll_pl[0][19]  ) + ( \Mult0~2  ))
// \Mult0~6  = CARRY(( \Mult0~add_lh_hlmac_pl[0][1]  ) + ( \Mult0~mult_ll_pl[0][19]  ) + ( \Mult0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][19] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~5_sumout ),
	.cout(\Mult0~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~5 .extended_lut = "off";
defparam \Mult0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \Mult1~5 (
// Equation(s):
// \Mult1~5_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][1]  ) + ( \Mult1~mult_ll_pl[0][19]  ) + ( \Mult1~2  ))
// \Mult1~6  = CARRY(( \Mult1~add_lh_hlmac_pl[0][1]  ) + ( \Mult1~mult_ll_pl[0][19]  ) + ( \Mult1~2  ))

	.dataa(gnd),
	.datab(!\Mult1~mult_ll_pl[0][19] ),
	.datac(!\Mult1~add_lh_hlmac_pl[0][1] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~5_sumout ),
	.cout(\Mult1~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~5 .extended_lut = "off";
defparam \Mult1~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N27
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( !\Mult0~5_sumout  $ (\Mult1~5_sumout ) ) + ( \Add0~75  ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( !\Mult0~5_sumout  $ (\Mult1~5_sumout ) ) + ( \Add0~75  ) + ( \Add0~74  ))
// \Add0~79  = SHARE((\Mult0~5_sumout  & !\Mult1~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5_sumout ),
	.datad(!\Mult1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(\Add0~75 ),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout(\Add0~79 ));
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N28
dffeas \o_xx[19]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[19]~reg0 .is_wysiwyg = "true";
defparam \o_xx[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \Mult0~9 (
// Equation(s):
// \Mult0~9_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][2]  ) + ( \Mult0~mult_ll_pl[0][20]  ) + ( \Mult0~6  ))
// \Mult0~10  = CARRY(( \Mult0~add_lh_hlmac_pl[0][2]  ) + ( \Mult0~mult_ll_pl[0][20]  ) + ( \Mult0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][20] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~9_sumout ),
	.cout(\Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~9 .extended_lut = "off";
defparam \Mult0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \Mult1~9 (
// Equation(s):
// \Mult1~9_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][2]  ) + ( \Mult1~mult_ll_pl[0][20]  ) + ( \Mult1~6  ))
// \Mult1~10  = CARRY(( \Mult1~add_lh_hlmac_pl[0][2]  ) + ( \Mult1~mult_ll_pl[0][20]  ) + ( \Mult1~6  ))

	.dataa(gnd),
	.datab(!\Mult1~mult_ll_pl[0][20] ),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~9_sumout ),
	.cout(\Mult1~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~9 .extended_lut = "off";
defparam \Mult1~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( !\Mult0~9_sumout  $ (\Mult1~9_sumout ) ) + ( \Add0~79  ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( !\Mult0~9_sumout  $ (\Mult1~9_sumout ) ) + ( \Add0~79  ) + ( \Add0~78  ))
// \Add0~83  = SHARE((\Mult0~9_sumout  & !\Mult1~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~9_sumout ),
	.datad(!\Mult1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(\Add0~79 ),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout(\Add0~83 ));
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N31
dffeas \o_xx[20]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[20]~reg0 .is_wysiwyg = "true";
defparam \o_xx[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \Mult1~13 (
// Equation(s):
// \Mult1~13_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][3]  ) + ( \Mult1~mult_ll_pl[0][21]  ) + ( \Mult1~10  ))
// \Mult1~14  = CARRY(( \Mult1~add_lh_hlmac_pl[0][3]  ) + ( \Mult1~mult_ll_pl[0][21]  ) + ( \Mult1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][21] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~13_sumout ),
	.cout(\Mult1~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~13 .extended_lut = "off";
defparam \Mult1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N39
cyclonev_lcell_comb \Mult0~13 (
// Equation(s):
// \Mult0~13_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][3]  ) + ( \Mult0~mult_ll_pl[0][21]  ) + ( \Mult0~10  ))
// \Mult0~14  = CARRY(( \Mult0~add_lh_hlmac_pl[0][3]  ) + ( \Mult0~mult_ll_pl[0][21]  ) + ( \Mult0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][21] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~13_sumout ),
	.cout(\Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~13 .extended_lut = "off";
defparam \Mult0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( !\Mult1~13_sumout  $ (\Mult0~13_sumout ) ) + ( \Add0~83  ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( !\Mult1~13_sumout  $ (\Mult0~13_sumout ) ) + ( \Add0~83  ) + ( \Add0~82  ))
// \Add0~87  = SHARE((!\Mult1~13_sumout  & \Mult0~13_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~13_sumout ),
	.datad(!\Mult0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(\Add0~83 ),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout(\Add0~87 ));
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N34
dffeas \o_xx[21]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[21]~reg0 .is_wysiwyg = "true";
defparam \o_xx[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \Mult0~17 (
// Equation(s):
// \Mult0~17_sumout  = SUM(( \Mult0~mult_ll_pl[0][22]  ) + ( \Mult0~add_lh_hlmac_pl[0][4]  ) + ( \Mult0~14  ))
// \Mult0~18  = CARRY(( \Mult0~mult_ll_pl[0][22]  ) + ( \Mult0~add_lh_hlmac_pl[0][4]  ) + ( \Mult0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][4] ),
	.datad(!\Mult0~mult_ll_pl[0][22] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~17_sumout ),
	.cout(\Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~17 .extended_lut = "off";
defparam \Mult0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \Mult1~17 (
// Equation(s):
// \Mult1~17_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][4]  ) + ( \Mult1~mult_ll_pl[0][22]  ) + ( \Mult1~14  ))
// \Mult1~18  = CARRY(( \Mult1~add_lh_hlmac_pl[0][4]  ) + ( \Mult1~mult_ll_pl[0][22]  ) + ( \Mult1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][22] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][4] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~17_sumout ),
	.cout(\Mult1~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~17 .extended_lut = "off";
defparam \Mult1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( !\Mult0~17_sumout  $ (\Mult1~17_sumout ) ) + ( \Add0~87  ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( !\Mult0~17_sumout  $ (\Mult1~17_sumout ) ) + ( \Add0~87  ) + ( \Add0~86  ))
// \Add0~91  = SHARE((\Mult0~17_sumout  & !\Mult1~17_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~17_sumout ),
	.datad(!\Mult1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(\Add0~87 ),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout(\Add0~91 ));
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N37
dffeas \o_xx[22]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[22]~reg0 .is_wysiwyg = "true";
defparam \o_xx[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \Mult1~21 (
// Equation(s):
// \Mult1~21_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][5]  ) + ( \Mult1~mult_ll_pl[0][23]  ) + ( \Mult1~18  ))
// \Mult1~22  = CARRY(( \Mult1~add_lh_hlmac_pl[0][5]  ) + ( \Mult1~mult_ll_pl[0][23]  ) + ( \Mult1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][23] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~21_sumout ),
	.cout(\Mult1~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~21 .extended_lut = "off";
defparam \Mult1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \Mult0~21 (
// Equation(s):
// \Mult0~21_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][5]  ) + ( \Mult0~mult_ll_pl[0][23]  ) + ( \Mult0~18  ))
// \Mult0~22  = CARRY(( \Mult0~add_lh_hlmac_pl[0][5]  ) + ( \Mult0~mult_ll_pl[0][23]  ) + ( \Mult0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][23] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~21_sumout ),
	.cout(\Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~21 .extended_lut = "off";
defparam \Mult0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( !\Mult1~21_sumout  $ (\Mult0~21_sumout ) ) + ( \Add0~91  ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( !\Mult1~21_sumout  $ (\Mult0~21_sumout ) ) + ( \Add0~91  ) + ( \Add0~90  ))
// \Add0~95  = SHARE((!\Mult1~21_sumout  & \Mult0~21_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~21_sumout ),
	.datad(!\Mult0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(\Add0~91 ),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout(\Add0~95 ));
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N40
dffeas \o_xx[23]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[23]~reg0 .is_wysiwyg = "true";
defparam \o_xx[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \Mult1~25 (
// Equation(s):
// \Mult1~25_sumout  = SUM(( \Mult1~mult_ll_pl[0][24]  ) + ( \Mult1~add_lh_hlmac_pl[0][6]  ) + ( \Mult1~22  ))
// \Mult1~26  = CARRY(( \Mult1~mult_ll_pl[0][24]  ) + ( \Mult1~add_lh_hlmac_pl[0][6]  ) + ( \Mult1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][6] ),
	.datad(!\Mult1~mult_ll_pl[0][24] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~25_sumout ),
	.cout(\Mult1~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~25 .extended_lut = "off";
defparam \Mult1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \Mult0~25 (
// Equation(s):
// \Mult0~25_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][6]  ) + ( \Mult0~mult_ll_pl[0][24]  ) + ( \Mult0~22  ))
// \Mult0~26  = CARRY(( \Mult0~add_lh_hlmac_pl[0][6]  ) + ( \Mult0~mult_ll_pl[0][24]  ) + ( \Mult0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][24] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~25_sumout ),
	.cout(\Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~25 .extended_lut = "off";
defparam \Mult0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( !\Mult1~25_sumout  $ (\Mult0~25_sumout ) ) + ( \Add0~95  ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( !\Mult1~25_sumout  $ (\Mult0~25_sumout ) ) + ( \Add0~95  ) + ( \Add0~94  ))
// \Add0~99  = SHARE((!\Mult1~25_sumout  & \Mult0~25_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~25_sumout ),
	.datad(!\Mult0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(\Add0~95 ),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout(\Add0~99 ));
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N44
dffeas \o_xx[24]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[24]~reg0 .is_wysiwyg = "true";
defparam \o_xx[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N51
cyclonev_lcell_comb \Mult1~29 (
// Equation(s):
// \Mult1~29_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][7]  ) + ( \Mult1~mult_ll_pl[0][25]  ) + ( \Mult1~26  ))
// \Mult1~30  = CARRY(( \Mult1~add_lh_hlmac_pl[0][7]  ) + ( \Mult1~mult_ll_pl[0][25]  ) + ( \Mult1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][25] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~29_sumout ),
	.cout(\Mult1~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~29 .extended_lut = "off";
defparam \Mult1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N51
cyclonev_lcell_comb \Mult0~29 (
// Equation(s):
// \Mult0~29_sumout  = SUM(( \Mult0~mult_ll_pl[0][25]  ) + ( \Mult0~add_lh_hlmac_pl[0][7]  ) + ( \Mult0~26  ))
// \Mult0~30  = CARRY(( \Mult0~mult_ll_pl[0][25]  ) + ( \Mult0~add_lh_hlmac_pl[0][7]  ) + ( \Mult0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][7] ),
	.datad(!\Mult0~mult_ll_pl[0][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~29_sumout ),
	.cout(\Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~29 .extended_lut = "off";
defparam \Mult0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N45
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( !\Mult1~29_sumout  $ (\Mult0~29_sumout ) ) + ( \Add0~99  ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( !\Mult1~29_sumout  $ (\Mult0~29_sumout ) ) + ( \Add0~99  ) + ( \Add0~98  ))
// \Add0~103  = SHARE((!\Mult1~29_sumout  & \Mult0~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~29_sumout ),
	.datad(!\Mult0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(\Add0~99 ),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout(\Add0~103 ));
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N46
dffeas \o_xx[25]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[25]~reg0 .is_wysiwyg = "true";
defparam \o_xx[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \Mult1~33 (
// Equation(s):
// \Mult1~33_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][8]  ) + ( \Mult1~mult_ll_pl[0][26]  ) + ( \Mult1~30  ))
// \Mult1~34  = CARRY(( \Mult1~add_lh_hlmac_pl[0][8]  ) + ( \Mult1~mult_ll_pl[0][26]  ) + ( \Mult1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][26] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~33_sumout ),
	.cout(\Mult1~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~33 .extended_lut = "off";
defparam \Mult1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N54
cyclonev_lcell_comb \Mult0~33 (
// Equation(s):
// \Mult0~33_sumout  = SUM(( \Mult0~mult_ll_pl[0][26]  ) + ( \Mult0~add_lh_hlmac_pl[0][8]  ) + ( \Mult0~30  ))
// \Mult0~34  = CARRY(( \Mult0~mult_ll_pl[0][26]  ) + ( \Mult0~add_lh_hlmac_pl[0][8]  ) + ( \Mult0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][8] ),
	.datad(!\Mult0~mult_ll_pl[0][26] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~33_sumout ),
	.cout(\Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~33 .extended_lut = "off";
defparam \Mult0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N48
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( !\Mult1~33_sumout  $ (\Mult0~33_sumout ) ) + ( \Add0~103  ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( !\Mult1~33_sumout  $ (\Mult0~33_sumout ) ) + ( \Add0~103  ) + ( \Add0~102  ))
// \Add0~107  = SHARE((!\Mult1~33_sumout  & \Mult0~33_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~33_sumout ),
	.datad(!\Mult0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(\Add0~103 ),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout(\Add0~107 ));
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N49
dffeas \o_xx[26]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[26]~reg0 .is_wysiwyg = "true";
defparam \o_xx[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \Mult1~37 (
// Equation(s):
// \Mult1~37_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][9]  ) + ( \Mult1~mult_ll_pl[0][27]  ) + ( \Mult1~34  ))
// \Mult1~38  = CARRY(( \Mult1~add_lh_hlmac_pl[0][9]  ) + ( \Mult1~mult_ll_pl[0][27]  ) + ( \Mult1~34  ))

	.dataa(!\Mult1~add_lh_hlmac_pl[0][9] ),
	.datab(gnd),
	.datac(!\Mult1~mult_ll_pl[0][27] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~37_sumout ),
	.cout(\Mult1~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~37 .extended_lut = "off";
defparam \Mult1~37 .lut_mask = 64'h0000F0F000005555;
defparam \Mult1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N57
cyclonev_lcell_comb \Mult0~37 (
// Equation(s):
// \Mult0~37_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][9]  ) + ( \Mult0~mult_ll_pl[0][27]  ) + ( \Mult0~34  ))
// \Mult0~38  = CARRY(( \Mult0~add_lh_hlmac_pl[0][9]  ) + ( \Mult0~mult_ll_pl[0][27]  ) + ( \Mult0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][27] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~37_sumout ),
	.cout(\Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~37 .extended_lut = "off";
defparam \Mult0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N51
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( !\Mult1~37_sumout  $ (\Mult0~37_sumout ) ) + ( \Add0~107  ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( !\Mult1~37_sumout  $ (\Mult0~37_sumout ) ) + ( \Add0~107  ) + ( \Add0~106  ))
// \Add0~111  = SHARE((!\Mult1~37_sumout  & \Mult0~37_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~37_sumout ),
	.datad(!\Mult0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(\Add0~107 ),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout(\Add0~111 ));
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N53
dffeas \o_xx[27]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[27]~reg0 .is_wysiwyg = "true";
defparam \o_xx[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \Mult1~41 (
// Equation(s):
// \Mult1~41_sumout  = SUM(( \Mult1~mult_ll_pl[0][28]  ) + ( \Mult1~add_lh_hlmac_pl[0][10]  ) + ( \Mult1~38  ))
// \Mult1~42  = CARRY(( \Mult1~mult_ll_pl[0][28]  ) + ( \Mult1~add_lh_hlmac_pl[0][10]  ) + ( \Mult1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][10] ),
	.datad(!\Mult1~mult_ll_pl[0][28] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~41_sumout ),
	.cout(\Mult1~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~41 .extended_lut = "off";
defparam \Mult1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \Mult0~41 (
// Equation(s):
// \Mult0~41_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][10]  ) + ( \Mult0~mult_ll_pl[0][28]  ) + ( \Mult0~38  ))
// \Mult0~42  = CARRY(( \Mult0~add_lh_hlmac_pl[0][10]  ) + ( \Mult0~mult_ll_pl[0][28]  ) + ( \Mult0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][28] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~41_sumout ),
	.cout(\Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~41 .extended_lut = "off";
defparam \Mult0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N54
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( !\Mult1~41_sumout  $ (\Mult0~41_sumout ) ) + ( \Add0~111  ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( !\Mult1~41_sumout  $ (\Mult0~41_sumout ) ) + ( \Add0~111  ) + ( \Add0~110  ))
// \Add0~115  = SHARE((!\Mult1~41_sumout  & \Mult0~41_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~41_sumout ),
	.datad(!\Mult0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(\Add0~111 ),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout(\Add0~115 ));
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N55
dffeas \o_xx[28]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[28]~reg0 .is_wysiwyg = "true";
defparam \o_xx[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \Mult0~45 (
// Equation(s):
// \Mult0~45_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][11]  ) + ( \Mult0~mult_ll_pl[0][29]  ) + ( \Mult0~42  ))
// \Mult0~46  = CARRY(( \Mult0~add_lh_hlmac_pl[0][11]  ) + ( \Mult0~mult_ll_pl[0][29]  ) + ( \Mult0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][29] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][11] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~45_sumout ),
	.cout(\Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~45 .extended_lut = "off";
defparam \Mult0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \Mult1~45 (
// Equation(s):
// \Mult1~45_sumout  = SUM(( \Mult1~mult_ll_pl[0][29]  ) + ( \Mult1~add_lh_hlmac_pl[0][11]  ) + ( \Mult1~42  ))
// \Mult1~46  = CARRY(( \Mult1~mult_ll_pl[0][29]  ) + ( \Mult1~add_lh_hlmac_pl[0][11]  ) + ( \Mult1~42  ))

	.dataa(!\Mult1~add_lh_hlmac_pl[0][11] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~mult_ll_pl[0][29] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~45_sumout ),
	.cout(\Mult1~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~45 .extended_lut = "off";
defparam \Mult1~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N57
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( !\Mult0~45_sumout  $ (\Mult1~45_sumout ) ) + ( \Add0~115  ) + ( \Add0~114  ))
// \Add0~118  = CARRY(( !\Mult0~45_sumout  $ (\Mult1~45_sumout ) ) + ( \Add0~115  ) + ( \Add0~114  ))
// \Add0~119  = SHARE((\Mult0~45_sumout  & !\Mult1~45_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~45_sumout ),
	.datad(!\Mult1~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(\Add0~115 ),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout(\Add0~119 ));
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y3_N58
dffeas \o_xx[29]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[29]~reg0 .is_wysiwyg = "true";
defparam \o_xx[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \Mult1~49 (
// Equation(s):
// \Mult1~49_sumout  = SUM(( \Mult1~mult_ll_pl[0][30]  ) + ( \Mult1~add_lh_hlmac_pl[0][12]  ) + ( \Mult1~46  ))
// \Mult1~50  = CARRY(( \Mult1~mult_ll_pl[0][30]  ) + ( \Mult1~add_lh_hlmac_pl[0][12]  ) + ( \Mult1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][12] ),
	.datad(!\Mult1~mult_ll_pl[0][30] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~49_sumout ),
	.cout(\Mult1~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~49 .extended_lut = "off";
defparam \Mult1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \Mult0~49 (
// Equation(s):
// \Mult0~49_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][12]  ) + ( \Mult0~mult_ll_pl[0][30]  ) + ( \Mult0~46  ))
// \Mult0~50  = CARRY(( \Mult0~add_lh_hlmac_pl[0][12]  ) + ( \Mult0~mult_ll_pl[0][30]  ) + ( \Mult0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][30] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~49_sumout ),
	.cout(\Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~49 .extended_lut = "off";
defparam \Mult0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( !\Mult1~49_sumout  $ (\Mult0~49_sumout ) ) + ( \Add0~119  ) + ( \Add0~118  ))
// \Add0~122  = CARRY(( !\Mult1~49_sumout  $ (\Mult0~49_sumout ) ) + ( \Add0~119  ) + ( \Add0~118  ))
// \Add0~123  = SHARE((!\Mult1~49_sumout  & \Mult0~49_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~49_sumout ),
	.datad(!\Mult0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(\Add0~119 ),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout(\Add0~123 ));
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N1
dffeas \o_xx[30]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[30]~reg0 .is_wysiwyg = "true";
defparam \o_xx[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \Mult0~53 (
// Equation(s):
// \Mult0~53_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][13]  ) + ( \Mult0~mult_ll_pl[0][31]  ) + ( \Mult0~50  ))
// \Mult0~54  = CARRY(( \Mult0~add_lh_hlmac_pl[0][13]  ) + ( \Mult0~mult_ll_pl[0][31]  ) + ( \Mult0~50  ))

	.dataa(!\Mult0~mult_ll_pl[0][31] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~add_lh_hlmac_pl[0][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~53_sumout ),
	.cout(\Mult0~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~53 .extended_lut = "off";
defparam \Mult0~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N9
cyclonev_lcell_comb \Mult1~53 (
// Equation(s):
// \Mult1~53_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][13]  ) + ( \Mult1~mult_ll_pl[0][31]  ) + ( \Mult1~50  ))
// \Mult1~54  = CARRY(( \Mult1~add_lh_hlmac_pl[0][13]  ) + ( \Mult1~mult_ll_pl[0][31]  ) + ( \Mult1~50  ))

	.dataa(!\Mult1~mult_ll_pl[0][31] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~53_sumout ),
	.cout(\Mult1~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~53 .extended_lut = "off";
defparam \Mult1~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N3
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( !\Mult0~53_sumout  $ (\Mult1~53_sumout ) ) + ( \Add0~123  ) + ( \Add0~122  ))
// \Add0~126  = CARRY(( !\Mult0~53_sumout  $ (\Mult1~53_sumout ) ) + ( \Add0~123  ) + ( \Add0~122  ))
// \Add0~127  = SHARE((\Mult0~53_sumout  & !\Mult1~53_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~53_sumout ),
	.datad(!\Mult1~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(\Add0~123 ),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout(\Add0~127 ));
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N4
dffeas \o_xx[31]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[31]~reg0 .is_wysiwyg = "true";
defparam \o_xx[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \Mult1~57 (
// Equation(s):
// \Mult1~57_sumout  = SUM(( \Mult1~mult_ll_pl[0][32]  ) + ( \Mult1~add_lh_hlmac_pl[0][14]  ) + ( \Mult1~54  ))
// \Mult1~58  = CARRY(( \Mult1~mult_ll_pl[0][32]  ) + ( \Mult1~add_lh_hlmac_pl[0][14]  ) + ( \Mult1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][14] ),
	.datad(!\Mult1~mult_ll_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~57_sumout ),
	.cout(\Mult1~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~57 .extended_lut = "off";
defparam \Mult1~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \Mult0~57 (
// Equation(s):
// \Mult0~57_sumout  = SUM(( \Mult0~mult_ll_pl[0][32]  ) + ( \Mult0~add_lh_hlmac_pl[0][14]  ) + ( \Mult0~54  ))
// \Mult0~58  = CARRY(( \Mult0~mult_ll_pl[0][32]  ) + ( \Mult0~add_lh_hlmac_pl[0][14]  ) + ( \Mult0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][14] ),
	.datad(!\Mult0~mult_ll_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~57_sumout ),
	.cout(\Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~57 .extended_lut = "off";
defparam \Mult0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \Add0~129 (
// Equation(s):
// \Add0~129_sumout  = SUM(( !\Mult1~57_sumout  $ (\Mult0~57_sumout ) ) + ( \Add0~127  ) + ( \Add0~126  ))
// \Add0~130  = CARRY(( !\Mult1~57_sumout  $ (\Mult0~57_sumout ) ) + ( \Add0~127  ) + ( \Add0~126  ))
// \Add0~131  = SHARE((!\Mult1~57_sumout  & \Mult0~57_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~57_sumout ),
	.datad(!\Mult0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(\Add0~127 ),
	.combout(),
	.sumout(\Add0~129_sumout ),
	.cout(\Add0~130 ),
	.shareout(\Add0~131 ));
// synopsys translate_off
defparam \Add0~129 .extended_lut = "off";
defparam \Add0~129 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~129 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N7
dffeas \o_xx[32]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~129_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[32]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[32]~reg0 .is_wysiwyg = "true";
defparam \o_xx[32]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \Mult0~61 (
// Equation(s):
// \Mult0~61_sumout  = SUM(( \Mult0~mult_ll_pl[0][33]  ) + ( \Mult0~add_lh_hlmac_pl[0][15]  ) + ( \Mult0~58  ))
// \Mult0~62  = CARRY(( \Mult0~mult_ll_pl[0][33]  ) + ( \Mult0~add_lh_hlmac_pl[0][15]  ) + ( \Mult0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][15] ),
	.datad(!\Mult0~mult_ll_pl[0][33] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~61_sumout ),
	.cout(\Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~61 .extended_lut = "off";
defparam \Mult0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N15
cyclonev_lcell_comb \Mult1~61 (
// Equation(s):
// \Mult1~61_sumout  = SUM(( \Mult1~mult_ll_pl[0][33]  ) + ( \Mult1~add_lh_hlmac_pl[0][15]  ) + ( \Mult1~58  ))
// \Mult1~62  = CARRY(( \Mult1~mult_ll_pl[0][33]  ) + ( \Mult1~add_lh_hlmac_pl[0][15]  ) + ( \Mult1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][15] ),
	.datad(!\Mult1~mult_ll_pl[0][33] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~61_sumout ),
	.cout(\Mult1~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~61 .extended_lut = "off";
defparam \Mult1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \Add0~133 (
// Equation(s):
// \Add0~133_sumout  = SUM(( !\Mult0~61_sumout  $ (\Mult1~61_sumout ) ) + ( \Add0~131  ) + ( \Add0~130  ))
// \Add0~134  = CARRY(( !\Mult0~61_sumout  $ (\Mult1~61_sumout ) ) + ( \Add0~131  ) + ( \Add0~130  ))
// \Add0~135  = SHARE((\Mult0~61_sumout  & !\Mult1~61_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~61_sumout ),
	.datad(!\Mult1~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~130 ),
	.sharein(\Add0~131 ),
	.combout(),
	.sumout(\Add0~133_sumout ),
	.cout(\Add0~134 ),
	.shareout(\Add0~135 ));
// synopsys translate_off
defparam \Add0~133 .extended_lut = "off";
defparam \Add0~133 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~133 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N10
dffeas \o_xx[33]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~133_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[33]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[33]~reg0 .is_wysiwyg = "true";
defparam \o_xx[33]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \Mult1~65 (
// Equation(s):
// \Mult1~65_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][16]  ) + ( \Mult1~mult_ll_pl[0][34]  ) + ( \Mult1~62  ))
// \Mult1~66  = CARRY(( \Mult1~add_lh_hlmac_pl[0][16]  ) + ( \Mult1~mult_ll_pl[0][34]  ) + ( \Mult1~62  ))

	.dataa(gnd),
	.datab(!\Mult1~mult_ll_pl[0][34] ),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~65_sumout ),
	.cout(\Mult1~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~65 .extended_lut = "off";
defparam \Mult1~65 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \Mult0~65 (
// Equation(s):
// \Mult0~65_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][16]  ) + ( \Mult0~mult_ll_pl[0][34]  ) + ( \Mult0~62  ))
// \Mult0~66  = CARRY(( \Mult0~add_lh_hlmac_pl[0][16]  ) + ( \Mult0~mult_ll_pl[0][34]  ) + ( \Mult0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][34] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~65_sumout ),
	.cout(\Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~65 .extended_lut = "off";
defparam \Mult0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \Add0~137 (
// Equation(s):
// \Add0~137_sumout  = SUM(( !\Mult1~65_sumout  $ (\Mult0~65_sumout ) ) + ( \Add0~135  ) + ( \Add0~134  ))
// \Add0~138  = CARRY(( !\Mult1~65_sumout  $ (\Mult0~65_sumout ) ) + ( \Add0~135  ) + ( \Add0~134  ))
// \Add0~139  = SHARE((!\Mult1~65_sumout  & \Mult0~65_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~65_sumout ),
	.datad(!\Mult0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~134 ),
	.sharein(\Add0~135 ),
	.combout(),
	.sumout(\Add0~137_sumout ),
	.cout(\Add0~138 ),
	.shareout(\Add0~139 ));
// synopsys translate_off
defparam \Add0~137 .extended_lut = "off";
defparam \Add0~137 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~137 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \o_xx[34]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~137_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[34]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[34]~reg0 .is_wysiwyg = "true";
defparam \o_xx[34]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \Mult0~69 (
// Equation(s):
// \Mult0~69_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][17]  ) + ( \Mult0~mult_ll_pl[0][35]  ) + ( \Mult0~66  ))
// \Mult0~70  = CARRY(( \Mult0~add_lh_hlmac_pl[0][17]  ) + ( \Mult0~mult_ll_pl[0][35]  ) + ( \Mult0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_ll_pl[0][35] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][17] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~69_sumout ),
	.cout(\Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~69 .extended_lut = "off";
defparam \Mult0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N21
cyclonev_lcell_comb \Mult1~69 (
// Equation(s):
// \Mult1~69_sumout  = SUM(( \Mult1~mult_ll_pl[0][35]  ) + ( \Mult1~add_lh_hlmac_pl[0][17]  ) + ( \Mult1~66  ))
// \Mult1~70  = CARRY(( \Mult1~mult_ll_pl[0][35]  ) + ( \Mult1~add_lh_hlmac_pl[0][17]  ) + ( \Mult1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][17] ),
	.datad(!\Mult1~mult_ll_pl[0][35] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~69_sumout ),
	.cout(\Mult1~70 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~69 .extended_lut = "off";
defparam \Mult1~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \Add0~141 (
// Equation(s):
// \Add0~141_sumout  = SUM(( !\Mult0~69_sumout  $ (\Mult1~69_sumout ) ) + ( \Add0~139  ) + ( \Add0~138  ))
// \Add0~142  = CARRY(( !\Mult0~69_sumout  $ (\Mult1~69_sumout ) ) + ( \Add0~139  ) + ( \Add0~138  ))
// \Add0~143  = SHARE((\Mult0~69_sumout  & !\Mult1~69_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~69_sumout ),
	.datad(!\Mult1~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~138 ),
	.sharein(\Add0~139 ),
	.combout(),
	.sumout(\Add0~141_sumout ),
	.cout(\Add0~142 ),
	.shareout(\Add0~143 ));
// synopsys translate_off
defparam \Add0~141 .extended_lut = "off";
defparam \Add0~141 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~141 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N16
dffeas \o_xx[35]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~141_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[35]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[35]~reg0 .is_wysiwyg = "true";
defparam \o_xx[35]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \Mult1~874 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[30]~input_o ,\i_y[29]~input_o ,\i_y[28]~input_o ,\i_y[27]~input_o ,\i_y[26]~input_o ,\i_y[25]~input_o ,\i_y[24]~input_o ,\i_y[23]~input_o ,\i_y[22]~input_o ,\i_y[21]~input_o ,
\i_y[20]~input_o ,\i_y[19]~input_o ,\i_y[18]~input_o }),
	.ay({\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[30]~input_o ,\i_y[29]~input_o ,\i_y[28]~input_o ,\i_y[27]~input_o ,\i_y[26]~input_o ,\i_y[25]~input_o ,\i_y[24]~input_o ,\i_y[23]~input_o ,\i_y[22]~input_o ,
\i_y[21]~input_o ,\i_y[20]~input_o ,\i_y[19]~input_o ,\i_y[18]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~874_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~874 .accumulate_clock = "none";
defparam \Mult1~874 .ax_clock = "0";
defparam \Mult1~874 .ax_width = 18;
defparam \Mult1~874 .ay_scan_in_clock = "0";
defparam \Mult1~874 .ay_scan_in_width = 19;
defparam \Mult1~874 .ay_use_scan_in = "false";
defparam \Mult1~874 .az_clock = "none";
defparam \Mult1~874 .bx_clock = "none";
defparam \Mult1~874 .by_clock = "none";
defparam \Mult1~874 .by_use_scan_in = "false";
defparam \Mult1~874 .bz_clock = "none";
defparam \Mult1~874 .coef_a_0 = 0;
defparam \Mult1~874 .coef_a_1 = 0;
defparam \Mult1~874 .coef_a_2 = 0;
defparam \Mult1~874 .coef_a_3 = 0;
defparam \Mult1~874 .coef_a_4 = 0;
defparam \Mult1~874 .coef_a_5 = 0;
defparam \Mult1~874 .coef_a_6 = 0;
defparam \Mult1~874 .coef_a_7 = 0;
defparam \Mult1~874 .coef_b_0 = 0;
defparam \Mult1~874 .coef_b_1 = 0;
defparam \Mult1~874 .coef_b_2 = 0;
defparam \Mult1~874 .coef_b_3 = 0;
defparam \Mult1~874 .coef_b_4 = 0;
defparam \Mult1~874 .coef_b_5 = 0;
defparam \Mult1~874 .coef_b_6 = 0;
defparam \Mult1~874 .coef_b_7 = 0;
defparam \Mult1~874 .coef_sel_a_clock = "none";
defparam \Mult1~874 .coef_sel_b_clock = "none";
defparam \Mult1~874 .delay_scan_out_ay = "false";
defparam \Mult1~874 .delay_scan_out_by = "false";
defparam \Mult1~874 .enable_double_accum = "false";
defparam \Mult1~874 .load_const_clock = "none";
defparam \Mult1~874 .load_const_value = 0;
defparam \Mult1~874 .mode_sub_location = 0;
defparam \Mult1~874 .negate_clock = "none";
defparam \Mult1~874 .operand_source_max = "input";
defparam \Mult1~874 .operand_source_may = "input";
defparam \Mult1~874 .operand_source_mbx = "input";
defparam \Mult1~874 .operand_source_mby = "input";
defparam \Mult1~874 .operation_mode = "m18x18_full";
defparam \Mult1~874 .output_clock = "0";
defparam \Mult1~874 .preadder_subtract_a = "false";
defparam \Mult1~874 .preadder_subtract_b = "false";
defparam \Mult1~874 .result_a_width = 64;
defparam \Mult1~874 .signed_max = "true";
defparam \Mult1~874 .signed_may = "true";
defparam \Mult1~874 .signed_mbx = "false";
defparam \Mult1~874 .signed_mby = "false";
defparam \Mult1~874 .sub_clock = "none";
defparam \Mult1~874 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \Mult1~73 (
// Equation(s):
// \Mult1~73_sumout  = SUM(( \Mult1~mult_hh_pl[0][0]  ) + ( \Mult1~add_lh_hlmac_pl[0][18]  ) + ( \Mult1~70  ))
// \Mult1~74  = CARRY(( \Mult1~mult_hh_pl[0][0]  ) + ( \Mult1~add_lh_hlmac_pl[0][18]  ) + ( \Mult1~70  ))

	.dataa(gnd),
	.datab(!\Mult1~add_lh_hlmac_pl[0][18] ),
	.datac(gnd),
	.datad(!\Mult1~mult_hh_pl[0][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~73_sumout ),
	.cout(\Mult1~74 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~73 .extended_lut = "off";
defparam \Mult1~73 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult1~73 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \Mult0~874 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[30]~input_o ,\i_x[29]~input_o ,\i_x[28]~input_o ,\i_x[27]~input_o ,\i_x[26]~input_o ,\i_x[25]~input_o ,\i_x[24]~input_o ,\i_x[23]~input_o ,\i_x[22]~input_o ,\i_x[21]~input_o ,
\i_x[20]~input_o ,\i_x[19]~input_o ,\i_x[18]~input_o }),
	.ay({\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[30]~input_o ,\i_x[29]~input_o ,\i_x[28]~input_o ,\i_x[27]~input_o ,\i_x[26]~input_o ,\i_x[25]~input_o ,\i_x[24]~input_o ,\i_x[23]~input_o ,\i_x[22]~input_o ,
\i_x[21]~input_o ,\i_x[20]~input_o ,\i_x[19]~input_o ,\i_x[18]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~874_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~874 .accumulate_clock = "none";
defparam \Mult0~874 .ax_clock = "0";
defparam \Mult0~874 .ax_width = 18;
defparam \Mult0~874 .ay_scan_in_clock = "0";
defparam \Mult0~874 .ay_scan_in_width = 19;
defparam \Mult0~874 .ay_use_scan_in = "false";
defparam \Mult0~874 .az_clock = "none";
defparam \Mult0~874 .bx_clock = "none";
defparam \Mult0~874 .by_clock = "none";
defparam \Mult0~874 .by_use_scan_in = "false";
defparam \Mult0~874 .bz_clock = "none";
defparam \Mult0~874 .coef_a_0 = 0;
defparam \Mult0~874 .coef_a_1 = 0;
defparam \Mult0~874 .coef_a_2 = 0;
defparam \Mult0~874 .coef_a_3 = 0;
defparam \Mult0~874 .coef_a_4 = 0;
defparam \Mult0~874 .coef_a_5 = 0;
defparam \Mult0~874 .coef_a_6 = 0;
defparam \Mult0~874 .coef_a_7 = 0;
defparam \Mult0~874 .coef_b_0 = 0;
defparam \Mult0~874 .coef_b_1 = 0;
defparam \Mult0~874 .coef_b_2 = 0;
defparam \Mult0~874 .coef_b_3 = 0;
defparam \Mult0~874 .coef_b_4 = 0;
defparam \Mult0~874 .coef_b_5 = 0;
defparam \Mult0~874 .coef_b_6 = 0;
defparam \Mult0~874 .coef_b_7 = 0;
defparam \Mult0~874 .coef_sel_a_clock = "none";
defparam \Mult0~874 .coef_sel_b_clock = "none";
defparam \Mult0~874 .delay_scan_out_ay = "false";
defparam \Mult0~874 .delay_scan_out_by = "false";
defparam \Mult0~874 .enable_double_accum = "false";
defparam \Mult0~874 .load_const_clock = "none";
defparam \Mult0~874 .load_const_value = 0;
defparam \Mult0~874 .mode_sub_location = 0;
defparam \Mult0~874 .negate_clock = "none";
defparam \Mult0~874 .operand_source_max = "input";
defparam \Mult0~874 .operand_source_may = "input";
defparam \Mult0~874 .operand_source_mbx = "input";
defparam \Mult0~874 .operand_source_mby = "input";
defparam \Mult0~874 .operation_mode = "m18x18_full";
defparam \Mult0~874 .output_clock = "0";
defparam \Mult0~874 .preadder_subtract_a = "false";
defparam \Mult0~874 .preadder_subtract_b = "false";
defparam \Mult0~874 .result_a_width = 64;
defparam \Mult0~874 .signed_max = "true";
defparam \Mult0~874 .signed_may = "true";
defparam \Mult0~874 .signed_mbx = "false";
defparam \Mult0~874 .signed_mby = "false";
defparam \Mult0~874 .sub_clock = "none";
defparam \Mult0~874 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \Mult0~73 (
// Equation(s):
// \Mult0~73_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][18]  ) + ( \Mult0~mult_hh_pl[0][0]  ) + ( \Mult0~70  ))
// \Mult0~74  = CARRY(( \Mult0~add_lh_hlmac_pl[0][18]  ) + ( \Mult0~mult_hh_pl[0][0]  ) + ( \Mult0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][0] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][18] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~73_sumout ),
	.cout(\Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~73 .extended_lut = "off";
defparam \Mult0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \Add0~145 (
// Equation(s):
// \Add0~145_sumout  = SUM(( !\Mult1~73_sumout  $ (\Mult0~73_sumout ) ) + ( \Add0~143  ) + ( \Add0~142  ))
// \Add0~146  = CARRY(( !\Mult1~73_sumout  $ (\Mult0~73_sumout ) ) + ( \Add0~143  ) + ( \Add0~142  ))
// \Add0~147  = SHARE((!\Mult1~73_sumout  & \Mult0~73_sumout ))

	.dataa(!\Mult1~73_sumout ),
	.datab(gnd),
	.datac(!\Mult0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~142 ),
	.sharein(\Add0~143 ),
	.combout(),
	.sumout(\Add0~145_sumout ),
	.cout(\Add0~146 ),
	.shareout(\Add0~147 ));
// synopsys translate_off
defparam \Add0~145 .extended_lut = "off";
defparam \Add0~145 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~145 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N19
dffeas \o_xx[36]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~145_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[36]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[36]~reg0 .is_wysiwyg = "true";
defparam \o_xx[36]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \Mult0~77 (
// Equation(s):
// \Mult0~77_sumout  = SUM(( \Mult0~mult_hh_pl[0][1]  ) + ( \Mult0~add_lh_hlmac_pl[0][19]  ) + ( \Mult0~74  ))
// \Mult0~78  = CARRY(( \Mult0~mult_hh_pl[0][1]  ) + ( \Mult0~add_lh_hlmac_pl[0][19]  ) + ( \Mult0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][19] ),
	.datad(!\Mult0~mult_hh_pl[0][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~77_sumout ),
	.cout(\Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~77 .extended_lut = "off";
defparam \Mult0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \Mult1~77 (
// Equation(s):
// \Mult1~77_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][19]  ) + ( \Mult1~mult_hh_pl[0][1]  ) + ( \Mult1~74  ))
// \Mult1~78  = CARRY(( \Mult1~add_lh_hlmac_pl[0][19]  ) + ( \Mult1~mult_hh_pl[0][1]  ) + ( \Mult1~74  ))

	.dataa(!\Mult1~mult_hh_pl[0][1] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][19] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~77_sumout ),
	.cout(\Mult1~78 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~77 .extended_lut = "off";
defparam \Mult1~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \Add0~149 (
// Equation(s):
// \Add0~149_sumout  = SUM(( !\Mult0~77_sumout  $ (\Mult1~77_sumout ) ) + ( \Add0~147  ) + ( \Add0~146  ))
// \Add0~150  = CARRY(( !\Mult0~77_sumout  $ (\Mult1~77_sumout ) ) + ( \Add0~147  ) + ( \Add0~146  ))
// \Add0~151  = SHARE((\Mult0~77_sumout  & !\Mult1~77_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~77_sumout ),
	.datad(!\Mult1~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~146 ),
	.sharein(\Add0~147 ),
	.combout(),
	.sumout(\Add0~149_sumout ),
	.cout(\Add0~150 ),
	.shareout(\Add0~151 ));
// synopsys translate_off
defparam \Add0~149 .extended_lut = "off";
defparam \Add0~149 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~149 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N22
dffeas \o_xx[37]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~149_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[37]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[37]~reg0 .is_wysiwyg = "true";
defparam \o_xx[37]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \Mult0~81 (
// Equation(s):
// \Mult0~81_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][20]  ) + ( \Mult0~mult_hh_pl[0][2]  ) + ( \Mult0~78  ))
// \Mult0~82  = CARRY(( \Mult0~add_lh_hlmac_pl[0][20]  ) + ( \Mult0~mult_hh_pl[0][2]  ) + ( \Mult0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][2] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][20] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~81_sumout ),
	.cout(\Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~81 .extended_lut = "off";
defparam \Mult0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \Mult1~81 (
// Equation(s):
// \Mult1~81_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][20]  ) + ( \Mult1~mult_hh_pl[0][2]  ) + ( \Mult1~78  ))
// \Mult1~82  = CARRY(( \Mult1~add_lh_hlmac_pl[0][20]  ) + ( \Mult1~mult_hh_pl[0][2]  ) + ( \Mult1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][2] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][20] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~81_sumout ),
	.cout(\Mult1~82 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~81 .extended_lut = "off";
defparam \Mult1~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \Add0~153 (
// Equation(s):
// \Add0~153_sumout  = SUM(( !\Mult0~81_sumout  $ (\Mult1~81_sumout ) ) + ( \Add0~151  ) + ( \Add0~150  ))
// \Add0~154  = CARRY(( !\Mult0~81_sumout  $ (\Mult1~81_sumout ) ) + ( \Add0~151  ) + ( \Add0~150  ))
// \Add0~155  = SHARE((\Mult0~81_sumout  & !\Mult1~81_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~81_sumout ),
	.datad(!\Mult1~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~150 ),
	.sharein(\Add0~151 ),
	.combout(),
	.sumout(\Add0~153_sumout ),
	.cout(\Add0~154 ),
	.shareout(\Add0~155 ));
// synopsys translate_off
defparam \Add0~153 .extended_lut = "off";
defparam \Add0~153 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~153 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N25
dffeas \o_xx[38]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~153_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[38]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[38]~reg0 .is_wysiwyg = "true";
defparam \o_xx[38]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N33
cyclonev_lcell_comb \Mult0~85 (
// Equation(s):
// \Mult0~85_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][21]  ) + ( \Mult0~mult_hh_pl[0][3]  ) + ( \Mult0~82  ))
// \Mult0~86  = CARRY(( \Mult0~add_lh_hlmac_pl[0][21]  ) + ( \Mult0~mult_hh_pl[0][3]  ) + ( \Mult0~82  ))

	.dataa(gnd),
	.datab(!\Mult0~mult_hh_pl[0][3] ),
	.datac(!\Mult0~add_lh_hlmac_pl[0][21] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~85_sumout ),
	.cout(\Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~85 .extended_lut = "off";
defparam \Mult0~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \Mult1~85 (
// Equation(s):
// \Mult1~85_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][21]  ) + ( \Mult1~mult_hh_pl[0][3]  ) + ( \Mult1~82  ))
// \Mult1~86  = CARRY(( \Mult1~add_lh_hlmac_pl[0][21]  ) + ( \Mult1~mult_hh_pl[0][3]  ) + ( \Mult1~82  ))

	.dataa(!\Mult1~mult_hh_pl[0][3] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][21] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~85_sumout ),
	.cout(\Mult1~86 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~85 .extended_lut = "off";
defparam \Mult1~85 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult1~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \Add0~157 (
// Equation(s):
// \Add0~157_sumout  = SUM(( !\Mult0~85_sumout  $ (\Mult1~85_sumout ) ) + ( \Add0~155  ) + ( \Add0~154  ))
// \Add0~158  = CARRY(( !\Mult0~85_sumout  $ (\Mult1~85_sumout ) ) + ( \Add0~155  ) + ( \Add0~154  ))
// \Add0~159  = SHARE((\Mult0~85_sumout  & !\Mult1~85_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~85_sumout ),
	.datad(!\Mult1~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~154 ),
	.sharein(\Add0~155 ),
	.combout(),
	.sumout(\Add0~157_sumout ),
	.cout(\Add0~158 ),
	.shareout(\Add0~159 ));
// synopsys translate_off
defparam \Add0~157 .extended_lut = "off";
defparam \Add0~157 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~157 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N28
dffeas \o_xx[39]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~157_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[39]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[39]~reg0 .is_wysiwyg = "true";
defparam \o_xx[39]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \Mult1~89 (
// Equation(s):
// \Mult1~89_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][22]  ) + ( \Mult1~mult_hh_pl[0][4]  ) + ( \Mult1~86  ))
// \Mult1~90  = CARRY(( \Mult1~add_lh_hlmac_pl[0][22]  ) + ( \Mult1~mult_hh_pl[0][4]  ) + ( \Mult1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][4] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][22] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~89_sumout ),
	.cout(\Mult1~90 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~89 .extended_lut = "off";
defparam \Mult1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \Mult0~89 (
// Equation(s):
// \Mult0~89_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][22]  ) + ( \Mult0~mult_hh_pl[0][4]  ) + ( \Mult0~86  ))
// \Mult0~90  = CARRY(( \Mult0~add_lh_hlmac_pl[0][22]  ) + ( \Mult0~mult_hh_pl[0][4]  ) + ( \Mult0~86  ))

	.dataa(!\Mult0~mult_hh_pl[0][4] ),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][22] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~89_sumout ),
	.cout(\Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~89 .extended_lut = "off";
defparam \Mult0~89 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \Add0~161 (
// Equation(s):
// \Add0~161_sumout  = SUM(( !\Mult1~89_sumout  $ (\Mult0~89_sumout ) ) + ( \Add0~159  ) + ( \Add0~158  ))
// \Add0~162  = CARRY(( !\Mult1~89_sumout  $ (\Mult0~89_sumout ) ) + ( \Add0~159  ) + ( \Add0~158  ))
// \Add0~163  = SHARE((!\Mult1~89_sumout  & \Mult0~89_sumout ))

	.dataa(!\Mult1~89_sumout ),
	.datab(gnd),
	.datac(!\Mult0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~158 ),
	.sharein(\Add0~159 ),
	.combout(),
	.sumout(\Add0~161_sumout ),
	.cout(\Add0~162 ),
	.shareout(\Add0~163 ));
// synopsys translate_off
defparam \Add0~161 .extended_lut = "off";
defparam \Add0~161 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~161 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N31
dffeas \o_xx[40]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~161_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[40]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[40]~reg0 .is_wysiwyg = "true";
defparam \o_xx[40]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \Mult0~93 (
// Equation(s):
// \Mult0~93_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][23]  ) + ( \Mult0~mult_hh_pl[0][5]  ) + ( \Mult0~90  ))
// \Mult0~94  = CARRY(( \Mult0~add_lh_hlmac_pl[0][23]  ) + ( \Mult0~mult_hh_pl[0][5]  ) + ( \Mult0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][5] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][23] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~93_sumout ),
	.cout(\Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~93 .extended_lut = "off";
defparam \Mult0~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \Mult1~93 (
// Equation(s):
// \Mult1~93_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][23]  ) + ( \Mult1~mult_hh_pl[0][5]  ) + ( \Mult1~90  ))
// \Mult1~94  = CARRY(( \Mult1~add_lh_hlmac_pl[0][23]  ) + ( \Mult1~mult_hh_pl[0][5]  ) + ( \Mult1~90  ))

	.dataa(gnd),
	.datab(!\Mult1~mult_hh_pl[0][5] ),
	.datac(!\Mult1~add_lh_hlmac_pl[0][23] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~93_sumout ),
	.cout(\Mult1~94 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~93 .extended_lut = "off";
defparam \Mult1~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \Add0~165 (
// Equation(s):
// \Add0~165_sumout  = SUM(( !\Mult0~93_sumout  $ (\Mult1~93_sumout ) ) + ( \Add0~163  ) + ( \Add0~162  ))
// \Add0~166  = CARRY(( !\Mult0~93_sumout  $ (\Mult1~93_sumout ) ) + ( \Add0~163  ) + ( \Add0~162  ))
// \Add0~167  = SHARE((\Mult0~93_sumout  & !\Mult1~93_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~93_sumout ),
	.datad(!\Mult1~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~162 ),
	.sharein(\Add0~163 ),
	.combout(),
	.sumout(\Add0~165_sumout ),
	.cout(\Add0~166 ),
	.shareout(\Add0~167 ));
// synopsys translate_off
defparam \Add0~165 .extended_lut = "off";
defparam \Add0~165 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~165 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N34
dffeas \o_xx[41]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~165_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[41]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[41]~reg0 .is_wysiwyg = "true";
defparam \o_xx[41]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \Mult1~97 (
// Equation(s):
// \Mult1~97_sumout  = SUM(( \Mult1~mult_hh_pl[0][6]  ) + ( \Mult1~add_lh_hlmac_pl[0][24]  ) + ( \Mult1~94  ))
// \Mult1~98  = CARRY(( \Mult1~mult_hh_pl[0][6]  ) + ( \Mult1~add_lh_hlmac_pl[0][24]  ) + ( \Mult1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][24] ),
	.datad(!\Mult1~mult_hh_pl[0][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~97_sumout ),
	.cout(\Mult1~98 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~97 .extended_lut = "off";
defparam \Mult1~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \Mult0~97 (
// Equation(s):
// \Mult0~97_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][24]  ) + ( \Mult0~mult_hh_pl[0][6]  ) + ( \Mult0~94  ))
// \Mult0~98  = CARRY(( \Mult0~add_lh_hlmac_pl[0][24]  ) + ( \Mult0~mult_hh_pl[0][6]  ) + ( \Mult0~94  ))

	.dataa(gnd),
	.datab(!\Mult0~add_lh_hlmac_pl[0][24] ),
	.datac(!\Mult0~mult_hh_pl[0][6] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~97_sumout ),
	.cout(\Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~97 .extended_lut = "off";
defparam \Mult0~97 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \Add0~169 (
// Equation(s):
// \Add0~169_sumout  = SUM(( !\Mult1~97_sumout  $ (\Mult0~97_sumout ) ) + ( \Add0~167  ) + ( \Add0~166  ))
// \Add0~170  = CARRY(( !\Mult1~97_sumout  $ (\Mult0~97_sumout ) ) + ( \Add0~167  ) + ( \Add0~166  ))
// \Add0~171  = SHARE((!\Mult1~97_sumout  & \Mult0~97_sumout ))

	.dataa(!\Mult1~97_sumout ),
	.datab(gnd),
	.datac(!\Mult0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~166 ),
	.sharein(\Add0~167 ),
	.combout(),
	.sumout(\Add0~169_sumout ),
	.cout(\Add0~170 ),
	.shareout(\Add0~171 ));
// synopsys translate_off
defparam \Add0~169 .extended_lut = "off";
defparam \Add0~169 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~169 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N37
dffeas \o_xx[42]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~169_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[42]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[42]~reg0 .is_wysiwyg = "true";
defparam \o_xx[42]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \Mult1~101 (
// Equation(s):
// \Mult1~101_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][25]  ) + ( \Mult1~mult_hh_pl[0][7]  ) + ( \Mult1~98  ))
// \Mult1~102  = CARRY(( \Mult1~add_lh_hlmac_pl[0][25]  ) + ( \Mult1~mult_hh_pl[0][7]  ) + ( \Mult1~98  ))

	.dataa(gnd),
	.datab(!\Mult1~mult_hh_pl[0][7] ),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~101_sumout ),
	.cout(\Mult1~102 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~101 .extended_lut = "off";
defparam \Mult1~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N45
cyclonev_lcell_comb \Mult0~101 (
// Equation(s):
// \Mult0~101_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][25]  ) + ( \Mult0~mult_hh_pl[0][7]  ) + ( \Mult0~98  ))
// \Mult0~102  = CARRY(( \Mult0~add_lh_hlmac_pl[0][25]  ) + ( \Mult0~mult_hh_pl[0][7]  ) + ( \Mult0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][7] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~101_sumout ),
	.cout(\Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~101 .extended_lut = "off";
defparam \Mult0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \Add0~173 (
// Equation(s):
// \Add0~173_sumout  = SUM(( !\Mult1~101_sumout  $ (\Mult0~101_sumout ) ) + ( \Add0~171  ) + ( \Add0~170  ))
// \Add0~174  = CARRY(( !\Mult1~101_sumout  $ (\Mult0~101_sumout ) ) + ( \Add0~171  ) + ( \Add0~170  ))
// \Add0~175  = SHARE((!\Mult1~101_sumout  & \Mult0~101_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~101_sumout ),
	.datad(!\Mult0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~170 ),
	.sharein(\Add0~171 ),
	.combout(),
	.sumout(\Add0~173_sumout ),
	.cout(\Add0~174 ),
	.shareout(\Add0~175 ));
// synopsys translate_off
defparam \Add0~173 .extended_lut = "off";
defparam \Add0~173 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~173 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N40
dffeas \o_xx[43]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~173_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[43]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[43]~reg0 .is_wysiwyg = "true";
defparam \o_xx[43]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \Mult1~105 (
// Equation(s):
// \Mult1~105_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][26]  ) + ( \Mult1~mult_hh_pl[0][8]  ) + ( \Mult1~102  ))
// \Mult1~106  = CARRY(( \Mult1~add_lh_hlmac_pl[0][26]  ) + ( \Mult1~mult_hh_pl[0][8]  ) + ( \Mult1~102  ))

	.dataa(gnd),
	.datab(!\Mult1~mult_hh_pl[0][8] ),
	.datac(!\Mult1~add_lh_hlmac_pl[0][26] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~105_sumout ),
	.cout(\Mult1~106 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~105 .extended_lut = "off";
defparam \Mult1~105 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \Mult0~105 (
// Equation(s):
// \Mult0~105_sumout  = SUM(( \Mult0~mult_hh_pl[0][8]  ) + ( \Mult0~add_lh_hlmac_pl[0][26]  ) + ( \Mult0~102  ))
// \Mult0~106  = CARRY(( \Mult0~mult_hh_pl[0][8]  ) + ( \Mult0~add_lh_hlmac_pl[0][26]  ) + ( \Mult0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][26] ),
	.datad(!\Mult0~mult_hh_pl[0][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~105_sumout ),
	.cout(\Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~105 .extended_lut = "off";
defparam \Mult0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \Add0~177 (
// Equation(s):
// \Add0~177_sumout  = SUM(( !\Mult1~105_sumout  $ (\Mult0~105_sumout ) ) + ( \Add0~175  ) + ( \Add0~174  ))
// \Add0~178  = CARRY(( !\Mult1~105_sumout  $ (\Mult0~105_sumout ) ) + ( \Add0~175  ) + ( \Add0~174  ))
// \Add0~179  = SHARE((!\Mult1~105_sumout  & \Mult0~105_sumout ))

	.dataa(!\Mult1~105_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~174 ),
	.sharein(\Add0~175 ),
	.combout(),
	.sumout(\Add0~177_sumout ),
	.cout(\Add0~178 ),
	.shareout(\Add0~179 ));
// synopsys translate_off
defparam \Add0~177 .extended_lut = "off";
defparam \Add0~177 .lut_mask = 64'h000000AA0000AA55;
defparam \Add0~177 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N43
dffeas \o_xx[44]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~177_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[44]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[44]~reg0 .is_wysiwyg = "true";
defparam \o_xx[44]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \Mult1~109 (
// Equation(s):
// \Mult1~109_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][27]  ) + ( \Mult1~mult_hh_pl[0][9]  ) + ( \Mult1~106  ))
// \Mult1~110  = CARRY(( \Mult1~add_lh_hlmac_pl[0][27]  ) + ( \Mult1~mult_hh_pl[0][9]  ) + ( \Mult1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][9] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][27] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~109_sumout ),
	.cout(\Mult1~110 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~109 .extended_lut = "off";
defparam \Mult1~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \Mult0~109 (
// Equation(s):
// \Mult0~109_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][27]  ) + ( \Mult0~mult_hh_pl[0][9]  ) + ( \Mult0~106  ))
// \Mult0~110  = CARRY(( \Mult0~add_lh_hlmac_pl[0][27]  ) + ( \Mult0~mult_hh_pl[0][9]  ) + ( \Mult0~106  ))

	.dataa(!\Mult0~mult_hh_pl[0][9] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~add_lh_hlmac_pl[0][27] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~109_sumout ),
	.cout(\Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~109 .extended_lut = "off";
defparam \Mult0~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \Add0~181 (
// Equation(s):
// \Add0~181_sumout  = SUM(( !\Mult1~109_sumout  $ (\Mult0~109_sumout ) ) + ( \Add0~179  ) + ( \Add0~178  ))
// \Add0~182  = CARRY(( !\Mult1~109_sumout  $ (\Mult0~109_sumout ) ) + ( \Add0~179  ) + ( \Add0~178  ))
// \Add0~183  = SHARE((!\Mult1~109_sumout  & \Mult0~109_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~109_sumout ),
	.datad(!\Mult0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~178 ),
	.sharein(\Add0~179 ),
	.combout(),
	.sumout(\Add0~181_sumout ),
	.cout(\Add0~182 ),
	.shareout(\Add0~183 ));
// synopsys translate_off
defparam \Add0~181 .extended_lut = "off";
defparam \Add0~181 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~181 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N46
dffeas \o_xx[45]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~181_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[45]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[45]~reg0 .is_wysiwyg = "true";
defparam \o_xx[45]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \Mult1~113 (
// Equation(s):
// \Mult1~113_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][28]  ) + ( \Mult1~mult_hh_pl[0][10]  ) + ( \Mult1~110  ))
// \Mult1~114  = CARRY(( \Mult1~add_lh_hlmac_pl[0][28]  ) + ( \Mult1~mult_hh_pl[0][10]  ) + ( \Mult1~110  ))

	.dataa(!\Mult1~mult_hh_pl[0][10] ),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][28] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~113_sumout ),
	.cout(\Mult1~114 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~113 .extended_lut = "off";
defparam \Mult1~113 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \Mult0~113 (
// Equation(s):
// \Mult0~113_sumout  = SUM(( \Mult0~mult_hh_pl[0][10]  ) + ( \Mult0~add_lh_hlmac_pl[0][28]  ) + ( \Mult0~110  ))
// \Mult0~114  = CARRY(( \Mult0~mult_hh_pl[0][10]  ) + ( \Mult0~add_lh_hlmac_pl[0][28]  ) + ( \Mult0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][28] ),
	.datad(!\Mult0~mult_hh_pl[0][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~113_sumout ),
	.cout(\Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~113 .extended_lut = "off";
defparam \Mult0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \Add0~185 (
// Equation(s):
// \Add0~185_sumout  = SUM(( !\Mult1~113_sumout  $ (\Mult0~113_sumout ) ) + ( \Add0~183  ) + ( \Add0~182  ))
// \Add0~186  = CARRY(( !\Mult1~113_sumout  $ (\Mult0~113_sumout ) ) + ( \Add0~183  ) + ( \Add0~182  ))
// \Add0~187  = SHARE((!\Mult1~113_sumout  & \Mult0~113_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~113_sumout ),
	.datad(!\Mult0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~182 ),
	.sharein(\Add0~183 ),
	.combout(),
	.sumout(\Add0~185_sumout ),
	.cout(\Add0~186 ),
	.shareout(\Add0~187 ));
// synopsys translate_off
defparam \Add0~185 .extended_lut = "off";
defparam \Add0~185 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~185 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N49
dffeas \o_xx[46]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~185_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[46]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[46]~reg0 .is_wysiwyg = "true";
defparam \o_xx[46]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \Mult1~117 (
// Equation(s):
// \Mult1~117_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][29]  ) + ( \Mult1~mult_hh_pl[0][11]  ) + ( \Mult1~114  ))
// \Mult1~118  = CARRY(( \Mult1~add_lh_hlmac_pl[0][29]  ) + ( \Mult1~mult_hh_pl[0][11]  ) + ( \Mult1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][11] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][29] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~117_sumout ),
	.cout(\Mult1~118 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~117 .extended_lut = "off";
defparam \Mult1~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N57
cyclonev_lcell_comb \Mult0~117 (
// Equation(s):
// \Mult0~117_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][29]  ) + ( \Mult0~mult_hh_pl[0][11]  ) + ( \Mult0~114  ))
// \Mult0~118  = CARRY(( \Mult0~add_lh_hlmac_pl[0][29]  ) + ( \Mult0~mult_hh_pl[0][11]  ) + ( \Mult0~114  ))

	.dataa(!\Mult0~mult_hh_pl[0][11] ),
	.datab(gnd),
	.datac(!\Mult0~add_lh_hlmac_pl[0][29] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~117_sumout ),
	.cout(\Mult0~118 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~117 .extended_lut = "off";
defparam \Mult0~117 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \Add0~189 (
// Equation(s):
// \Add0~189_sumout  = SUM(( !\Mult1~117_sumout  $ (\Mult0~117_sumout ) ) + ( \Add0~187  ) + ( \Add0~186  ))
// \Add0~190  = CARRY(( !\Mult1~117_sumout  $ (\Mult0~117_sumout ) ) + ( \Add0~187  ) + ( \Add0~186  ))
// \Add0~191  = SHARE((!\Mult1~117_sumout  & \Mult0~117_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~117_sumout ),
	.datad(!\Mult0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~186 ),
	.sharein(\Add0~187 ),
	.combout(),
	.sumout(\Add0~189_sumout ),
	.cout(\Add0~190 ),
	.shareout(\Add0~191 ));
// synopsys translate_off
defparam \Add0~189 .extended_lut = "off";
defparam \Add0~189 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~189 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N52
dffeas \o_xx[47]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~189_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[47]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[47]~reg0 .is_wysiwyg = "true";
defparam \o_xx[47]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \Mult1~121 (
// Equation(s):
// \Mult1~121_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][30]  ) + ( \Mult1~mult_hh_pl[0][12]  ) + ( \Mult1~118  ))
// \Mult1~122  = CARRY(( \Mult1~add_lh_hlmac_pl[0][30]  ) + ( \Mult1~mult_hh_pl[0][12]  ) + ( \Mult1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][12] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][30] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~121_sumout ),
	.cout(\Mult1~122 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~121 .extended_lut = "off";
defparam \Mult1~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N0
cyclonev_lcell_comb \Mult0~121 (
// Equation(s):
// \Mult0~121_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][30]  ) + ( \Mult0~mult_hh_pl[0][12]  ) + ( \Mult0~118  ))
// \Mult0~122  = CARRY(( \Mult0~add_lh_hlmac_pl[0][30]  ) + ( \Mult0~mult_hh_pl[0][12]  ) + ( \Mult0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][12] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][30] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~121_sumout ),
	.cout(\Mult0~122 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~121 .extended_lut = "off";
defparam \Mult0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \Add0~193 (
// Equation(s):
// \Add0~193_sumout  = SUM(( !\Mult1~121_sumout  $ (\Mult0~121_sumout ) ) + ( \Add0~191  ) + ( \Add0~190  ))
// \Add0~194  = CARRY(( !\Mult1~121_sumout  $ (\Mult0~121_sumout ) ) + ( \Add0~191  ) + ( \Add0~190  ))
// \Add0~195  = SHARE((!\Mult1~121_sumout  & \Mult0~121_sumout ))

	.dataa(gnd),
	.datab(!\Mult1~121_sumout ),
	.datac(gnd),
	.datad(!\Mult0~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~190 ),
	.sharein(\Add0~191 ),
	.combout(),
	.sumout(\Add0~193_sumout ),
	.cout(\Add0~194 ),
	.shareout(\Add0~195 ));
// synopsys translate_off
defparam \Add0~193 .extended_lut = "off";
defparam \Add0~193 .lut_mask = 64'h000000CC0000CC33;
defparam \Add0~193 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N55
dffeas \o_xx[48]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~193_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[48]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[48]~reg0 .is_wysiwyg = "true";
defparam \o_xx[48]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N3
cyclonev_lcell_comb \Mult1~125 (
// Equation(s):
// \Mult1~125_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][31]  ) + ( \Mult1~mult_hh_pl[0][13]  ) + ( \Mult1~122  ))
// \Mult1~126  = CARRY(( \Mult1~add_lh_hlmac_pl[0][31]  ) + ( \Mult1~mult_hh_pl[0][13]  ) + ( \Mult1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][13] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][31] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~125_sumout ),
	.cout(\Mult1~126 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~125 .extended_lut = "off";
defparam \Mult1~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N3
cyclonev_lcell_comb \Mult0~125 (
// Equation(s):
// \Mult0~125_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][31]  ) + ( \Mult0~mult_hh_pl[0][13]  ) + ( \Mult0~122  ))
// \Mult0~126  = CARRY(( \Mult0~add_lh_hlmac_pl[0][31]  ) + ( \Mult0~mult_hh_pl[0][13]  ) + ( \Mult0~122  ))

	.dataa(!\Mult0~mult_hh_pl[0][13] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~add_lh_hlmac_pl[0][31] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~125_sumout ),
	.cout(\Mult0~126 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~125 .extended_lut = "off";
defparam \Mult0~125 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \Add0~197 (
// Equation(s):
// \Add0~197_sumout  = SUM(( !\Mult1~125_sumout  $ (\Mult0~125_sumout ) ) + ( \Add0~195  ) + ( \Add0~194  ))
// \Add0~198  = CARRY(( !\Mult1~125_sumout  $ (\Mult0~125_sumout ) ) + ( \Add0~195  ) + ( \Add0~194  ))
// \Add0~199  = SHARE((!\Mult1~125_sumout  & \Mult0~125_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~125_sumout ),
	.datad(!\Mult0~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~194 ),
	.sharein(\Add0~195 ),
	.combout(),
	.sumout(\Add0~197_sumout ),
	.cout(\Add0~198 ),
	.shareout(\Add0~199 ));
// synopsys translate_off
defparam \Add0~197 .extended_lut = "off";
defparam \Add0~197 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~197 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y2_N59
dffeas \o_xx[49]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~197_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[49]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[49]~reg0 .is_wysiwyg = "true";
defparam \o_xx[49]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \Mult1~129 (
// Equation(s):
// \Mult1~129_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][14]  ) + ( \Mult1~126  ))
// \Mult1~130  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][14]  ) + ( \Mult1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][14] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~129_sumout ),
	.cout(\Mult1~130 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~129 .extended_lut = "off";
defparam \Mult1~129 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N6
cyclonev_lcell_comb \Mult0~129 (
// Equation(s):
// \Mult0~129_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][14]  ) + ( \Mult0~126  ))
// \Mult0~130  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][14]  ) + ( \Mult0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][14] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~129_sumout ),
	.cout(\Mult0~130 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~129 .extended_lut = "off";
defparam \Mult0~129 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \Add0~201 (
// Equation(s):
// \Add0~201_sumout  = SUM(( !\Mult1~129_sumout  $ (\Mult0~129_sumout ) ) + ( \Add0~199  ) + ( \Add0~198  ))
// \Add0~202  = CARRY(( !\Mult1~129_sumout  $ (\Mult0~129_sumout ) ) + ( \Add0~199  ) + ( \Add0~198  ))
// \Add0~203  = SHARE((!\Mult1~129_sumout  & \Mult0~129_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~129_sumout ),
	.datad(!\Mult0~129_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~198 ),
	.sharein(\Add0~199 ),
	.combout(),
	.sumout(\Add0~201_sumout ),
	.cout(\Add0~202 ),
	.shareout(\Add0~203 ));
// synopsys translate_off
defparam \Add0~201 .extended_lut = "off";
defparam \Add0~201 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~201 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N1
dffeas \o_xx[50]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~201_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[50]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[50]~reg0 .is_wysiwyg = "true";
defparam \o_xx[50]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N9
cyclonev_lcell_comb \Mult0~133 (
// Equation(s):
// \Mult0~133_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][15]  ) + ( \Mult0~130  ))
// \Mult0~134  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][15]  ) + ( \Mult0~130  ))

	.dataa(!\Mult0~mult_hh_pl[0][15] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~133_sumout ),
	.cout(\Mult0~134 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~133 .extended_lut = "off";
defparam \Mult0~133 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \Mult1~133 (
// Equation(s):
// \Mult1~133_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][15]  ) + ( \Mult1~130  ))
// \Mult1~134  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][15]  ) + ( \Mult1~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][15] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~133_sumout ),
	.cout(\Mult1~134 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~133 .extended_lut = "off";
defparam \Mult1~133 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N3
cyclonev_lcell_comb \Add0~205 (
// Equation(s):
// \Add0~205_sumout  = SUM(( !\Mult0~133_sumout  $ (\Mult1~133_sumout ) ) + ( \Add0~203  ) + ( \Add0~202  ))
// \Add0~206  = CARRY(( !\Mult0~133_sumout  $ (\Mult1~133_sumout ) ) + ( \Add0~203  ) + ( \Add0~202  ))
// \Add0~207  = SHARE((\Mult0~133_sumout  & !\Mult1~133_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~133_sumout ),
	.datad(!\Mult1~133_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~202 ),
	.sharein(\Add0~203 ),
	.combout(),
	.sumout(\Add0~205_sumout ),
	.cout(\Add0~206 ),
	.shareout(\Add0~207 ));
// synopsys translate_off
defparam \Add0~205 .extended_lut = "off";
defparam \Add0~205 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~205 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N5
dffeas \o_xx[51]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~205_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[51]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[51]~reg0 .is_wysiwyg = "true";
defparam \o_xx[51]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \Mult1~137 (
// Equation(s):
// \Mult1~137_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][16]  ) + ( \Mult1~134  ))
// \Mult1~138  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][16]  ) + ( \Mult1~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][16] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~137_sumout ),
	.cout(\Mult1~138 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~137 .extended_lut = "off";
defparam \Mult1~137 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N12
cyclonev_lcell_comb \Mult0~137 (
// Equation(s):
// \Mult0~137_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][16]  ) + ( \Mult0~134  ))
// \Mult0~138  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][16]  ) + ( \Mult0~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][16] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~137_sumout ),
	.cout(\Mult0~138 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~137 .extended_lut = "off";
defparam \Mult0~137 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N6
cyclonev_lcell_comb \Add0~209 (
// Equation(s):
// \Add0~209_sumout  = SUM(( !\Mult1~137_sumout  $ (\Mult0~137_sumout ) ) + ( \Add0~207  ) + ( \Add0~206  ))
// \Add0~210  = CARRY(( !\Mult1~137_sumout  $ (\Mult0~137_sumout ) ) + ( \Add0~207  ) + ( \Add0~206  ))
// \Add0~211  = SHARE((!\Mult1~137_sumout  & \Mult0~137_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~137_sumout ),
	.datad(!\Mult0~137_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~206 ),
	.sharein(\Add0~207 ),
	.combout(),
	.sumout(\Add0~209_sumout ),
	.cout(\Add0~210 ),
	.shareout(\Add0~211 ));
// synopsys translate_off
defparam \Add0~209 .extended_lut = "off";
defparam \Add0~209 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~209 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N8
dffeas \o_xx[52]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~209_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[52]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[52]~reg0 .is_wysiwyg = "true";
defparam \o_xx[52]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N15
cyclonev_lcell_comb \Mult0~141 (
// Equation(s):
// \Mult0~141_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][17]  ) + ( \Mult0~138  ))
// \Mult0~142  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][17]  ) + ( \Mult0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][17] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~141_sumout ),
	.cout(\Mult0~142 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~141 .extended_lut = "off";
defparam \Mult0~141 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \Mult1~141 (
// Equation(s):
// \Mult1~141_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][17]  ) + ( \Mult1~138  ))
// \Mult1~142  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][17]  ) + ( \Mult1~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][17] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~141_sumout ),
	.cout(\Mult1~142 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~141 .extended_lut = "off";
defparam \Mult1~141 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N9
cyclonev_lcell_comb \Add0~213 (
// Equation(s):
// \Add0~213_sumout  = SUM(( !\Mult0~141_sumout  $ (\Mult1~141_sumout ) ) + ( \Add0~211  ) + ( \Add0~210  ))
// \Add0~214  = CARRY(( !\Mult0~141_sumout  $ (\Mult1~141_sumout ) ) + ( \Add0~211  ) + ( \Add0~210  ))
// \Add0~215  = SHARE((\Mult0~141_sumout  & !\Mult1~141_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~141_sumout ),
	.datad(!\Mult1~141_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~210 ),
	.sharein(\Add0~211 ),
	.combout(),
	.sumout(\Add0~213_sumout ),
	.cout(\Add0~214 ),
	.shareout(\Add0~215 ));
// synopsys translate_off
defparam \Add0~213 .extended_lut = "off";
defparam \Add0~213 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~213 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N10
dffeas \o_xx[53]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~213_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[53]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[53]~reg0 .is_wysiwyg = "true";
defparam \o_xx[53]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \Mult1~145 (
// Equation(s):
// \Mult1~145_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][18]  ) + ( \Mult1~142  ))
// \Mult1~146  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][18]  ) + ( \Mult1~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult1~mult_hh_pl[0][18] ),
	.datag(gnd),
	.cin(\Mult1~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~145_sumout ),
	.cout(\Mult1~146 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~145 .extended_lut = "off";
defparam \Mult1~145 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult1~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N18
cyclonev_lcell_comb \Mult0~145 (
// Equation(s):
// \Mult0~145_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][18]  ) + ( \Mult0~142  ))
// \Mult0~146  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][18]  ) + ( \Mult0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][18] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~145_sumout ),
	.cout(\Mult0~146 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~145 .extended_lut = "off";
defparam \Mult0~145 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \Add0~217 (
// Equation(s):
// \Add0~217_sumout  = SUM(( !\Mult1~145_sumout  $ (\Mult0~145_sumout ) ) + ( \Add0~215  ) + ( \Add0~214  ))
// \Add0~218  = CARRY(( !\Mult1~145_sumout  $ (\Mult0~145_sumout ) ) + ( \Add0~215  ) + ( \Add0~214  ))
// \Add0~219  = SHARE((!\Mult1~145_sumout  & \Mult0~145_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~145_sumout ),
	.datad(!\Mult0~145_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~214 ),
	.sharein(\Add0~215 ),
	.combout(),
	.sumout(\Add0~217_sumout ),
	.cout(\Add0~218 ),
	.shareout(\Add0~219 ));
// synopsys translate_off
defparam \Add0~217 .extended_lut = "off";
defparam \Add0~217 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~217 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N14
dffeas \o_xx[54]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~217_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[54]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[54]~reg0 .is_wysiwyg = "true";
defparam \o_xx[54]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N21
cyclonev_lcell_comb \Mult0~149 (
// Equation(s):
// \Mult0~149_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][19]  ) + ( \Mult0~146  ))
// \Mult0~150  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][19]  ) + ( \Mult0~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][19] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~149_sumout ),
	.cout(\Mult0~150 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~149 .extended_lut = "off";
defparam \Mult0~149 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \Mult1~149 (
// Equation(s):
// \Mult1~149_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][19]  ) + ( \Mult1~146  ))
// \Mult1~150  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][19]  ) + ( \Mult1~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][19] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~149_sumout ),
	.cout(\Mult1~150 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~149 .extended_lut = "off";
defparam \Mult1~149 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \Add0~221 (
// Equation(s):
// \Add0~221_sumout  = SUM(( !\Mult0~149_sumout  $ (\Mult1~149_sumout ) ) + ( \Add0~219  ) + ( \Add0~218  ))
// \Add0~222  = CARRY(( !\Mult0~149_sumout  $ (\Mult1~149_sumout ) ) + ( \Add0~219  ) + ( \Add0~218  ))
// \Add0~223  = SHARE((\Mult0~149_sumout  & !\Mult1~149_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~149_sumout ),
	.datad(!\Mult1~149_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~218 ),
	.sharein(\Add0~219 ),
	.combout(),
	.sumout(\Add0~221_sumout ),
	.cout(\Add0~222 ),
	.shareout(\Add0~223 ));
// synopsys translate_off
defparam \Add0~221 .extended_lut = "off";
defparam \Add0~221 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~221 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N16
dffeas \o_xx[55]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~221_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[55]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[55]~reg0 .is_wysiwyg = "true";
defparam \o_xx[55]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N24
cyclonev_lcell_comb \Mult0~153 (
// Equation(s):
// \Mult0~153_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][20]  ) + ( \Mult0~150  ))
// \Mult0~154  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][20]  ) + ( \Mult0~150  ))

	.dataa(gnd),
	.datab(!\Mult0~mult_hh_pl[0][20] ),
	.datac(gnd),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~153_sumout ),
	.cout(\Mult0~154 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~153 .extended_lut = "off";
defparam \Mult0~153 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \Mult1~153 (
// Equation(s):
// \Mult1~153_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][20]  ) + ( \Mult1~150  ))
// \Mult1~154  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][20]  ) + ( \Mult1~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][20] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~153_sumout ),
	.cout(\Mult1~154 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~153 .extended_lut = "off";
defparam \Mult1~153 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \Add0~225 (
// Equation(s):
// \Add0~225_sumout  = SUM(( !\Mult0~153_sumout  $ (\Mult1~153_sumout ) ) + ( \Add0~223  ) + ( \Add0~222  ))
// \Add0~226  = CARRY(( !\Mult0~153_sumout  $ (\Mult1~153_sumout ) ) + ( \Add0~223  ) + ( \Add0~222  ))
// \Add0~227  = SHARE((\Mult0~153_sumout  & !\Mult1~153_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~153_sumout ),
	.datad(!\Mult1~153_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~222 ),
	.sharein(\Add0~223 ),
	.combout(),
	.sumout(\Add0~225_sumout ),
	.cout(\Add0~226 ),
	.shareout(\Add0~227 ));
// synopsys translate_off
defparam \Add0~225 .extended_lut = "off";
defparam \Add0~225 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~225 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N19
dffeas \o_xx[56]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~225_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[56]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[56]~reg0 .is_wysiwyg = "true";
defparam \o_xx[56]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N27
cyclonev_lcell_comb \Mult1~157 (
// Equation(s):
// \Mult1~157_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][21]  ) + ( \Mult1~154  ))
// \Mult1~158  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][21]  ) + ( \Mult1~154  ))

	.dataa(!\Mult1~mult_hh_pl[0][21] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~157_sumout ),
	.cout(\Mult1~158 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~157 .extended_lut = "off";
defparam \Mult1~157 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult1~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N27
cyclonev_lcell_comb \Mult0~157 (
// Equation(s):
// \Mult0~157_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][21]  ) + ( \Mult0~154  ))
// \Mult0~158  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][21]  ) + ( \Mult0~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][21] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~157_sumout ),
	.cout(\Mult0~158 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~157 .extended_lut = "off";
defparam \Mult0~157 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N21
cyclonev_lcell_comb \Add0~229 (
// Equation(s):
// \Add0~229_sumout  = SUM(( !\Mult1~157_sumout  $ (\Mult0~157_sumout ) ) + ( \Add0~227  ) + ( \Add0~226  ))
// \Add0~230  = CARRY(( !\Mult1~157_sumout  $ (\Mult0~157_sumout ) ) + ( \Add0~227  ) + ( \Add0~226  ))
// \Add0~231  = SHARE((!\Mult1~157_sumout  & \Mult0~157_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~157_sumout ),
	.datad(!\Mult0~157_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~226 ),
	.sharein(\Add0~227 ),
	.combout(),
	.sumout(\Add0~229_sumout ),
	.cout(\Add0~230 ),
	.shareout(\Add0~231 ));
// synopsys translate_off
defparam \Add0~229 .extended_lut = "off";
defparam \Add0~229 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~229 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N22
dffeas \o_xx[57]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~229_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[57]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[57]~reg0 .is_wysiwyg = "true";
defparam \o_xx[57]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \Mult1~161 (
// Equation(s):
// \Mult1~161_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][22]  ) + ( \Mult1~158  ))
// \Mult1~162  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][22]  ) + ( \Mult1~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][22] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~161_sumout ),
	.cout(\Mult1~162 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~161 .extended_lut = "off";
defparam \Mult1~161 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N30
cyclonev_lcell_comb \Mult0~161 (
// Equation(s):
// \Mult0~161_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][22]  ) + ( \Mult0~158  ))
// \Mult0~162  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][22]  ) + ( \Mult0~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][22] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~161_sumout ),
	.cout(\Mult0~162 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~161 .extended_lut = "off";
defparam \Mult0~161 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \Add0~233 (
// Equation(s):
// \Add0~233_sumout  = SUM(( !\Mult1~161_sumout  $ (\Mult0~161_sumout ) ) + ( \Add0~231  ) + ( \Add0~230  ))
// \Add0~234  = CARRY(( !\Mult1~161_sumout  $ (\Mult0~161_sumout ) ) + ( \Add0~231  ) + ( \Add0~230  ))
// \Add0~235  = SHARE((!\Mult1~161_sumout  & \Mult0~161_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~161_sumout ),
	.datad(!\Mult0~161_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~230 ),
	.sharein(\Add0~231 ),
	.combout(),
	.sumout(\Add0~233_sumout ),
	.cout(\Add0~234 ),
	.shareout(\Add0~235 ));
// synopsys translate_off
defparam \Add0~233 .extended_lut = "off";
defparam \Add0~233 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~233 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \o_xx[58]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~233_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[58]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[58]~reg0 .is_wysiwyg = "true";
defparam \o_xx[58]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N33
cyclonev_lcell_comb \Mult0~165 (
// Equation(s):
// \Mult0~165_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][23]  ) + ( \Mult0~162  ))
// \Mult0~166  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][23]  ) + ( \Mult0~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][23] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~165_sumout ),
	.cout(\Mult0~166 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~165 .extended_lut = "off";
defparam \Mult0~165 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N33
cyclonev_lcell_comb \Mult1~165 (
// Equation(s):
// \Mult1~165_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][23]  ) + ( \Mult1~162  ))
// \Mult1~166  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][23]  ) + ( \Mult1~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][23] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~165_sumout ),
	.cout(\Mult1~166 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~165 .extended_lut = "off";
defparam \Mult1~165 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N27
cyclonev_lcell_comb \Add0~237 (
// Equation(s):
// \Add0~237_sumout  = SUM(( !\Mult0~165_sumout  $ (\Mult1~165_sumout ) ) + ( \Add0~235  ) + ( \Add0~234  ))
// \Add0~238  = CARRY(( !\Mult0~165_sumout  $ (\Mult1~165_sumout ) ) + ( \Add0~235  ) + ( \Add0~234  ))
// \Add0~239  = SHARE((\Mult0~165_sumout  & !\Mult1~165_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~165_sumout ),
	.datad(!\Mult1~165_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~234 ),
	.sharein(\Add0~235 ),
	.combout(),
	.sumout(\Add0~237_sumout ),
	.cout(\Add0~238 ),
	.shareout(\Add0~239 ));
// synopsys translate_off
defparam \Add0~237 .extended_lut = "off";
defparam \Add0~237 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~237 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N28
dffeas \o_xx[59]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~237_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[59]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[59]~reg0 .is_wysiwyg = "true";
defparam \o_xx[59]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \Mult1~169 (
// Equation(s):
// \Mult1~169_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][24]  ) + ( \Mult1~166  ))
// \Mult1~170  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][24]  ) + ( \Mult1~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][24] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~169_sumout ),
	.cout(\Mult1~170 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~169 .extended_lut = "off";
defparam \Mult1~169 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N36
cyclonev_lcell_comb \Mult0~169 (
// Equation(s):
// \Mult0~169_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][24]  ) + ( \Mult0~166  ))
// \Mult0~170  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][24]  ) + ( \Mult0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][24] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~169_sumout ),
	.cout(\Mult0~170 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~169 .extended_lut = "off";
defparam \Mult0~169 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N30
cyclonev_lcell_comb \Add0~241 (
// Equation(s):
// \Add0~241_sumout  = SUM(( !\Mult1~169_sumout  $ (\Mult0~169_sumout ) ) + ( \Add0~239  ) + ( \Add0~238  ))
// \Add0~242  = CARRY(( !\Mult1~169_sumout  $ (\Mult0~169_sumout ) ) + ( \Add0~239  ) + ( \Add0~238  ))
// \Add0~243  = SHARE((!\Mult1~169_sumout  & \Mult0~169_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~169_sumout ),
	.datad(!\Mult0~169_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~238 ),
	.sharein(\Add0~239 ),
	.combout(),
	.sumout(\Add0~241_sumout ),
	.cout(\Add0~242 ),
	.shareout(\Add0~243 ));
// synopsys translate_off
defparam \Add0~241 .extended_lut = "off";
defparam \Add0~241 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~241 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N31
dffeas \o_xx[60]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~241_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[60]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[60]~reg0 .is_wysiwyg = "true";
defparam \o_xx[60]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N39
cyclonev_lcell_comb \Mult1~173 (
// Equation(s):
// \Mult1~173_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][25]  ) + ( \Mult1~170  ))
// \Mult1~174  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][25]  ) + ( \Mult1~170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][25] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~173_sumout ),
	.cout(\Mult1~174 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~173 .extended_lut = "off";
defparam \Mult1~173 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~173 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N39
cyclonev_lcell_comb \Mult0~173 (
// Equation(s):
// \Mult0~173_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][25]  ) + ( \Mult0~170  ))
// \Mult0~174  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][25]  ) + ( \Mult0~170  ))

	.dataa(!\Mult0~mult_hh_pl[0][25] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~173_sumout ),
	.cout(\Mult0~174 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~173 .extended_lut = "off";
defparam \Mult0~173 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~173 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N33
cyclonev_lcell_comb \Add0~245 (
// Equation(s):
// \Add0~245_sumout  = SUM(( !\Mult1~173_sumout  $ (\Mult0~173_sumout ) ) + ( \Add0~243  ) + ( \Add0~242  ))
// \Add0~246  = CARRY(( !\Mult1~173_sumout  $ (\Mult0~173_sumout ) ) + ( \Add0~243  ) + ( \Add0~242  ))
// \Add0~247  = SHARE((!\Mult1~173_sumout  & \Mult0~173_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~173_sumout ),
	.datad(!\Mult0~173_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~242 ),
	.sharein(\Add0~243 ),
	.combout(),
	.sumout(\Add0~245_sumout ),
	.cout(\Add0~246 ),
	.shareout(\Add0~247 ));
// synopsys translate_off
defparam \Add0~245 .extended_lut = "off";
defparam \Add0~245 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~245 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N35
dffeas \o_xx[61]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~245_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[61]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[61]~reg0 .is_wysiwyg = "true";
defparam \o_xx[61]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \Mult1~177 (
// Equation(s):
// \Mult1~177_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][26]  ) + ( \Mult1~174  ))
// \Mult1~178  = CARRY(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][26]  ) + ( \Mult1~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~mult_hh_pl[0][26] ),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~177_sumout ),
	.cout(\Mult1~178 ),
	.shareout());
// synopsys translate_off
defparam \Mult1~177 .extended_lut = "off";
defparam \Mult1~177 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult1~177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N42
cyclonev_lcell_comb \Mult0~177 (
// Equation(s):
// \Mult0~177_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][26]  ) + ( \Mult0~174  ))
// \Mult0~178  = CARRY(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][26]  ) + ( \Mult0~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][26] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~177_sumout ),
	.cout(\Mult0~178 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~177 .extended_lut = "off";
defparam \Mult0~177 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N36
cyclonev_lcell_comb \Add0~249 (
// Equation(s):
// \Add0~249_sumout  = SUM(( !\Mult1~177_sumout  $ (\Mult0~177_sumout ) ) + ( \Add0~247  ) + ( \Add0~246  ))
// \Add0~250  = CARRY(( !\Mult1~177_sumout  $ (\Mult0~177_sumout ) ) + ( \Add0~247  ) + ( \Add0~246  ))
// \Add0~251  = SHARE((!\Mult1~177_sumout  & \Mult0~177_sumout ))

	.dataa(!\Mult1~177_sumout ),
	.datab(gnd),
	.datac(!\Mult0~177_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~246 ),
	.sharein(\Add0~247 ),
	.combout(),
	.sumout(\Add0~249_sumout ),
	.cout(\Add0~250 ),
	.shareout(\Add0~251 ));
// synopsys translate_off
defparam \Add0~249 .extended_lut = "off";
defparam \Add0~249 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~249 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N37
dffeas \o_xx[62]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~249_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[62]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[62]~reg0 .is_wysiwyg = "true";
defparam \o_xx[62]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N45
cyclonev_lcell_comb \Mult1~181 (
// Equation(s):
// \Mult1~181_sumout  = SUM(( \Mult1~add_lh_hlmac_pl[0][32]  ) + ( \Mult1~mult_hh_pl[0][27]  ) + ( \Mult1~178  ))

	.dataa(!\Mult1~mult_hh_pl[0][27] ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~181_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult1~181 .extended_lut = "off";
defparam \Mult1~181 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult1~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N45
cyclonev_lcell_comb \Mult0~181 (
// Equation(s):
// \Mult0~181_sumout  = SUM(( \Mult0~add_lh_hlmac_pl[0][32]  ) + ( \Mult0~mult_hh_pl[0][27]  ) + ( \Mult0~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~mult_hh_pl[0][27] ),
	.datad(!\Mult0~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~181_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~181 .extended_lut = "off";
defparam \Mult0~181 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \Add0~253 (
// Equation(s):
// \Add0~253_sumout  = SUM(( !\Mult1~181_sumout  $ (\Mult0~181_sumout ) ) + ( \Add0~251  ) + ( \Add0~250  ))
// \Add0~254  = CARRY(( !\Mult1~181_sumout  $ (\Mult0~181_sumout ) ) + ( \Add0~251  ) + ( \Add0~250  ))
// \Add0~255  = SHARE((!\Mult1~181_sumout  & \Mult0~181_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~181_sumout ),
	.datad(!\Mult0~181_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~250 ),
	.sharein(\Add0~251 ),
	.combout(),
	.sumout(\Add0~253_sumout ),
	.cout(\Add0~254 ),
	.shareout(\Add0~255 ));
// synopsys translate_off
defparam \Add0~253 .extended_lut = "off";
defparam \Add0~253 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~253 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N41
dffeas \o_xx[63]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~253_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[63]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[63]~reg0 .is_wysiwyg = "true";
defparam \o_xx[63]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \Add0~257 (
// Equation(s):
// \Add0~257_sumout  = SUM(( !\Mult1~181_sumout  ) + ( \Add0~255  ) + ( \Add0~254  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~181_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~254 ),
	.sharein(\Add0~255 ),
	.combout(),
	.sumout(\Add0~257_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~257 .extended_lut = "off";
defparam \Add0~257 .lut_mask = 64'h000000000000FF00;
defparam \Add0~257 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y1_N43
dffeas \o_xx[64]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Add0~257_sumout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_xx[64]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_xx[64]~reg0 .is_wysiwyg = "true";
defparam \o_xx[64]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \Mult2~192 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_y[17]~input_o ,\i_y[16]~input_o ,\i_y[15]~input_o ,\i_y[14]~input_o ,\i_y[13]~input_o ,\i_y[12]~input_o ,\i_y[11]~input_o ,\i_y[10]~input_o ,\i_y[9]~input_o ,\i_y[8]~input_o ,\i_y[7]~input_o ,\i_y[6]~input_o ,\i_y[5]~input_o ,\i_y[4]~input_o ,\i_y[3]~input_o ,
\i_y[2]~input_o ,\i_y[1]~input_o ,\i_y[0]~input_o }),
	.ay({\i_x[17]~input_o ,\i_x[16]~input_o ,\i_x[15]~input_o ,\i_x[14]~input_o ,\i_x[13]~input_o ,\i_x[12]~input_o ,\i_x[11]~input_o ,\i_x[10]~input_o ,\i_x[9]~input_o ,\i_x[8]~input_o ,\i_x[7]~input_o ,\i_x[6]~input_o ,\i_x[5]~input_o ,\i_x[4]~input_o ,\i_x[3]~input_o ,
\i_x[2]~input_o ,\i_x[1]~input_o ,\i_x[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~192_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~192 .accumulate_clock = "none";
defparam \Mult2~192 .ax_clock = "0";
defparam \Mult2~192 .ax_width = 18;
defparam \Mult2~192 .ay_scan_in_clock = "0";
defparam \Mult2~192 .ay_scan_in_width = 18;
defparam \Mult2~192 .ay_use_scan_in = "false";
defparam \Mult2~192 .az_clock = "none";
defparam \Mult2~192 .bx_clock = "none";
defparam \Mult2~192 .by_clock = "none";
defparam \Mult2~192 .by_use_scan_in = "false";
defparam \Mult2~192 .bz_clock = "none";
defparam \Mult2~192 .coef_a_0 = 0;
defparam \Mult2~192 .coef_a_1 = 0;
defparam \Mult2~192 .coef_a_2 = 0;
defparam \Mult2~192 .coef_a_3 = 0;
defparam \Mult2~192 .coef_a_4 = 0;
defparam \Mult2~192 .coef_a_5 = 0;
defparam \Mult2~192 .coef_a_6 = 0;
defparam \Mult2~192 .coef_a_7 = 0;
defparam \Mult2~192 .coef_b_0 = 0;
defparam \Mult2~192 .coef_b_1 = 0;
defparam \Mult2~192 .coef_b_2 = 0;
defparam \Mult2~192 .coef_b_3 = 0;
defparam \Mult2~192 .coef_b_4 = 0;
defparam \Mult2~192 .coef_b_5 = 0;
defparam \Mult2~192 .coef_b_6 = 0;
defparam \Mult2~192 .coef_b_7 = 0;
defparam \Mult2~192 .coef_sel_a_clock = "none";
defparam \Mult2~192 .coef_sel_b_clock = "none";
defparam \Mult2~192 .delay_scan_out_ay = "false";
defparam \Mult2~192 .delay_scan_out_by = "false";
defparam \Mult2~192 .enable_double_accum = "false";
defparam \Mult2~192 .load_const_clock = "none";
defparam \Mult2~192 .load_const_value = 0;
defparam \Mult2~192 .mode_sub_location = 0;
defparam \Mult2~192 .negate_clock = "none";
defparam \Mult2~192 .operand_source_max = "input";
defparam \Mult2~192 .operand_source_may = "input";
defparam \Mult2~192 .operand_source_mbx = "input";
defparam \Mult2~192 .operand_source_mby = "input";
defparam \Mult2~192 .operation_mode = "m18x18_full";
defparam \Mult2~192 .output_clock = "0";
defparam \Mult2~192 .preadder_subtract_a = "false";
defparam \Mult2~192 .preadder_subtract_b = "false";
defparam \Mult2~192 .result_a_width = 64;
defparam \Mult2~192 .signed_max = "false";
defparam \Mult2~192 .signed_may = "false";
defparam \Mult2~192 .signed_mbx = "false";
defparam \Mult2~192 .signed_mby = "false";
defparam \Mult2~192 .sub_clock = "none";
defparam \Mult2~192 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \Mult2~533 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[30]~input_o ,\i_x[29]~input_o ,\i_x[28]~input_o ,\i_x[27]~input_o ,\i_x[26]~input_o ,\i_x[25]~input_o ,\i_x[24]~input_o ,\i_x[23]~input_o ,\i_x[22]~input_o ,\i_x[21]~input_o ,
\i_x[20]~input_o ,\i_x[19]~input_o ,\i_x[18]~input_o }),
	.ay({\i_y[17]~input_o ,\i_y[16]~input_o ,\i_y[15]~input_o ,\i_y[14]~input_o ,\i_y[13]~input_o ,\i_y[12]~input_o ,\i_y[11]~input_o ,\i_y[10]~input_o ,\i_y[9]~input_o ,\i_y[8]~input_o ,\i_y[7]~input_o ,\i_y[6]~input_o ,\i_y[5]~input_o ,\i_y[4]~input_o ,\i_y[3]~input_o ,
\i_y[2]~input_o ,\i_y[1]~input_o ,\i_y[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx({\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[30]~input_o ,\i_y[29]~input_o ,\i_y[28]~input_o ,\i_y[27]~input_o ,\i_y[26]~input_o ,\i_y[25]~input_o ,\i_y[24]~input_o ,\i_y[23]~input_o ,\i_y[22]~input_o ,\i_y[21]~input_o ,
\i_y[20]~input_o ,\i_y[19]~input_o ,\i_y[18]~input_o }),
	.by({\i_x[17]~input_o ,\i_x[16]~input_o ,\i_x[15]~input_o ,\i_x[14]~input_o ,\i_x[13]~input_o ,\i_x[12]~input_o ,\i_x[11]~input_o ,\i_x[10]~input_o ,\i_x[9]~input_o ,\i_x[8]~input_o ,\i_x[7]~input_o ,\i_x[6]~input_o ,\i_x[5]~input_o ,\i_x[4]~input_o ,\i_x[3]~input_o ,
\i_x[2]~input_o ,\i_x[1]~input_o ,\i_x[0]~input_o }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~533_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~533 .accumulate_clock = "none";
defparam \Mult2~533 .ax_clock = "0";
defparam \Mult2~533 .ax_width = 18;
defparam \Mult2~533 .ay_scan_in_clock = "0";
defparam \Mult2~533 .ay_scan_in_width = 18;
defparam \Mult2~533 .ay_use_scan_in = "false";
defparam \Mult2~533 .az_clock = "none";
defparam \Mult2~533 .bx_clock = "0";
defparam \Mult2~533 .bx_width = 18;
defparam \Mult2~533 .by_clock = "0";
defparam \Mult2~533 .by_use_scan_in = "false";
defparam \Mult2~533 .by_width = 18;
defparam \Mult2~533 .bz_clock = "none";
defparam \Mult2~533 .coef_a_0 = 0;
defparam \Mult2~533 .coef_a_1 = 0;
defparam \Mult2~533 .coef_a_2 = 0;
defparam \Mult2~533 .coef_a_3 = 0;
defparam \Mult2~533 .coef_a_4 = 0;
defparam \Mult2~533 .coef_a_5 = 0;
defparam \Mult2~533 .coef_a_6 = 0;
defparam \Mult2~533 .coef_a_7 = 0;
defparam \Mult2~533 .coef_b_0 = 0;
defparam \Mult2~533 .coef_b_1 = 0;
defparam \Mult2~533 .coef_b_2 = 0;
defparam \Mult2~533 .coef_b_3 = 0;
defparam \Mult2~533 .coef_b_4 = 0;
defparam \Mult2~533 .coef_b_5 = 0;
defparam \Mult2~533 .coef_b_6 = 0;
defparam \Mult2~533 .coef_b_7 = 0;
defparam \Mult2~533 .coef_sel_a_clock = "none";
defparam \Mult2~533 .coef_sel_b_clock = "none";
defparam \Mult2~533 .delay_scan_out_ay = "false";
defparam \Mult2~533 .delay_scan_out_by = "false";
defparam \Mult2~533 .enable_double_accum = "false";
defparam \Mult2~533 .load_const_clock = "none";
defparam \Mult2~533 .load_const_value = 0;
defparam \Mult2~533 .mode_sub_location = 0;
defparam \Mult2~533 .negate_clock = "none";
defparam \Mult2~533 .operand_source_max = "input";
defparam \Mult2~533 .operand_source_may = "input";
defparam \Mult2~533 .operand_source_mbx = "input";
defparam \Mult2~533 .operand_source_mby = "input";
defparam \Mult2~533 .operation_mode = "m18x18_sumof2";
defparam \Mult2~533 .output_clock = "0";
defparam \Mult2~533 .preadder_subtract_a = "false";
defparam \Mult2~533 .preadder_subtract_b = "false";
defparam \Mult2~533 .result_a_width = 64;
defparam \Mult2~533 .signed_max = "true";
defparam \Mult2~533 .signed_may = "false";
defparam \Mult2~533 .signed_mbx = "true";
defparam \Mult2~533 .signed_mby = "false";
defparam \Mult2~533 .sub_clock = "none";
defparam \Mult2~533 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N30
cyclonev_lcell_comb \Mult2~1 (
// Equation(s):
// \Mult2~1_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][0]  ) + ( \Mult2~mult_ll_pl[0][18]  ) + ( !VCC ))
// \Mult2~2  = CARRY(( \Mult2~add_lh_hlmac_pl[0][0]  ) + ( \Mult2~mult_ll_pl[0][18]  ) + ( !VCC ))

	.dataa(!\Mult2~add_lh_hlmac_pl[0][0] ),
	.datab(gnd),
	.datac(!\Mult2~mult_ll_pl[0][18] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~1_sumout ),
	.cout(\Mult2~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~1 .extended_lut = "off";
defparam \Mult2~1 .lut_mask = 64'h0000F0F000005555;
defparam \Mult2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N33
cyclonev_lcell_comb \Mult2~5 (
// Equation(s):
// \Mult2~5_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][1]  ) + ( \Mult2~mult_ll_pl[0][19]  ) + ( \Mult2~2  ))
// \Mult2~6  = CARRY(( \Mult2~add_lh_hlmac_pl[0][1]  ) + ( \Mult2~mult_ll_pl[0][19]  ) + ( \Mult2~2  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][1] ),
	.datac(!\Mult2~mult_ll_pl[0][19] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~5_sumout ),
	.cout(\Mult2~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~5 .extended_lut = "off";
defparam \Mult2~5 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N36
cyclonev_lcell_comb \Mult2~9 (
// Equation(s):
// \Mult2~9_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][2]  ) + ( \Mult2~mult_ll_pl[0][20]  ) + ( \Mult2~6  ))
// \Mult2~10  = CARRY(( \Mult2~add_lh_hlmac_pl[0][2]  ) + ( \Mult2~mult_ll_pl[0][20]  ) + ( \Mult2~6  ))

	.dataa(!\Mult2~mult_ll_pl[0][20] ),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][2] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~9_sumout ),
	.cout(\Mult2~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~9 .extended_lut = "off";
defparam \Mult2~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N39
cyclonev_lcell_comb \Mult2~13 (
// Equation(s):
// \Mult2~13_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][3]  ) + ( \Mult2~mult_ll_pl[0][21]  ) + ( \Mult2~10  ))
// \Mult2~14  = CARRY(( \Mult2~add_lh_hlmac_pl[0][3]  ) + ( \Mult2~mult_ll_pl[0][21]  ) + ( \Mult2~10  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][3] ),
	.datac(!\Mult2~mult_ll_pl[0][21] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~13_sumout ),
	.cout(\Mult2~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~13 .extended_lut = "off";
defparam \Mult2~13 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N42
cyclonev_lcell_comb \Mult2~17 (
// Equation(s):
// \Mult2~17_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][4]  ) + ( \Mult2~mult_ll_pl[0][22]  ) + ( \Mult2~14  ))
// \Mult2~18  = CARRY(( \Mult2~add_lh_hlmac_pl[0][4]  ) + ( \Mult2~mult_ll_pl[0][22]  ) + ( \Mult2~14  ))

	.dataa(!\Mult2~mult_ll_pl[0][22] ),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][4] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~17_sumout ),
	.cout(\Mult2~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~17 .extended_lut = "off";
defparam \Mult2~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N45
cyclonev_lcell_comb \Mult2~21 (
// Equation(s):
// \Mult2~21_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][5]  ) + ( \Mult2~mult_ll_pl[0][23]  ) + ( \Mult2~18  ))
// \Mult2~22  = CARRY(( \Mult2~add_lh_hlmac_pl[0][5]  ) + ( \Mult2~mult_ll_pl[0][23]  ) + ( \Mult2~18  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][5] ),
	.datac(!\Mult2~mult_ll_pl[0][23] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~21_sumout ),
	.cout(\Mult2~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~21 .extended_lut = "off";
defparam \Mult2~21 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N48
cyclonev_lcell_comb \Mult2~25 (
// Equation(s):
// \Mult2~25_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][6]  ) + ( \Mult2~mult_ll_pl[0][24]  ) + ( \Mult2~22  ))
// \Mult2~26  = CARRY(( \Mult2~add_lh_hlmac_pl[0][6]  ) + ( \Mult2~mult_ll_pl[0][24]  ) + ( \Mult2~22  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][6] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~mult_ll_pl[0][24] ),
	.datag(gnd),
	.cin(\Mult2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~25_sumout ),
	.cout(\Mult2~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~25 .extended_lut = "off";
defparam \Mult2~25 .lut_mask = 64'h0000FF0000003333;
defparam \Mult2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N51
cyclonev_lcell_comb \Mult2~29 (
// Equation(s):
// \Mult2~29_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][7]  ) + ( \Mult2~mult_ll_pl[0][25]  ) + ( \Mult2~26  ))
// \Mult2~30  = CARRY(( \Mult2~add_lh_hlmac_pl[0][7]  ) + ( \Mult2~mult_ll_pl[0][25]  ) + ( \Mult2~26  ))

	.dataa(!\Mult2~mult_ll_pl[0][25] ),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][7] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~29_sumout ),
	.cout(\Mult2~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~29 .extended_lut = "off";
defparam \Mult2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N54
cyclonev_lcell_comb \Mult2~33 (
// Equation(s):
// \Mult2~33_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][8]  ) + ( \Mult2~mult_ll_pl[0][26]  ) + ( \Mult2~30  ))
// \Mult2~34  = CARRY(( \Mult2~add_lh_hlmac_pl[0][8]  ) + ( \Mult2~mult_ll_pl[0][26]  ) + ( \Mult2~30  ))

	.dataa(gnd),
	.datab(!\Mult2~mult_ll_pl[0][26] ),
	.datac(!\Mult2~add_lh_hlmac_pl[0][8] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~33_sumout ),
	.cout(\Mult2~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~33 .extended_lut = "off";
defparam \Mult2~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N57
cyclonev_lcell_comb \Mult2~37 (
// Equation(s):
// \Mult2~37_sumout  = SUM(( \Mult2~mult_ll_pl[0][27]  ) + ( \Mult2~add_lh_hlmac_pl[0][9]  ) + ( \Mult2~34  ))
// \Mult2~38  = CARRY(( \Mult2~mult_ll_pl[0][27]  ) + ( \Mult2~add_lh_hlmac_pl[0][9]  ) + ( \Mult2~34  ))

	.dataa(!\Mult2~mult_ll_pl[0][27] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~add_lh_hlmac_pl[0][9] ),
	.datag(gnd),
	.cin(\Mult2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~37_sumout ),
	.cout(\Mult2~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~37 .extended_lut = "off";
defparam \Mult2~37 .lut_mask = 64'h0000FF0000005555;
defparam \Mult2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N0
cyclonev_lcell_comb \Mult2~41 (
// Equation(s):
// \Mult2~41_sumout  = SUM(( \Mult2~mult_ll_pl[0][28]  ) + ( \Mult2~add_lh_hlmac_pl[0][10]  ) + ( \Mult2~38  ))
// \Mult2~42  = CARRY(( \Mult2~mult_ll_pl[0][28]  ) + ( \Mult2~add_lh_hlmac_pl[0][10]  ) + ( \Mult2~38  ))

	.dataa(gnd),
	.datab(!\Mult2~mult_ll_pl[0][28] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~add_lh_hlmac_pl[0][10] ),
	.datag(gnd),
	.cin(\Mult2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~41_sumout ),
	.cout(\Mult2~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~41 .extended_lut = "off";
defparam \Mult2~41 .lut_mask = 64'h0000FF0000003333;
defparam \Mult2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N3
cyclonev_lcell_comb \Mult2~45 (
// Equation(s):
// \Mult2~45_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][11]  ) + ( \Mult2~mult_ll_pl[0][29]  ) + ( \Mult2~42  ))
// \Mult2~46  = CARRY(( \Mult2~add_lh_hlmac_pl[0][11]  ) + ( \Mult2~mult_ll_pl[0][29]  ) + ( \Mult2~42  ))

	.dataa(!\Mult2~add_lh_hlmac_pl[0][11] ),
	.datab(gnd),
	.datac(!\Mult2~mult_ll_pl[0][29] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~45_sumout ),
	.cout(\Mult2~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~45 .extended_lut = "off";
defparam \Mult2~45 .lut_mask = 64'h0000F0F000005555;
defparam \Mult2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N6
cyclonev_lcell_comb \Mult2~49 (
// Equation(s):
// \Mult2~49_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][12]  ) + ( \Mult2~mult_ll_pl[0][30]  ) + ( \Mult2~46  ))
// \Mult2~50  = CARRY(( \Mult2~add_lh_hlmac_pl[0][12]  ) + ( \Mult2~mult_ll_pl[0][30]  ) + ( \Mult2~46  ))

	.dataa(!\Mult2~add_lh_hlmac_pl[0][12] ),
	.datab(gnd),
	.datac(!\Mult2~mult_ll_pl[0][30] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~49_sumout ),
	.cout(\Mult2~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~49 .extended_lut = "off";
defparam \Mult2~49 .lut_mask = 64'h0000F0F000005555;
defparam \Mult2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N9
cyclonev_lcell_comb \Mult2~53 (
// Equation(s):
// \Mult2~53_sumout  = SUM(( \Mult2~mult_ll_pl[0][31]  ) + ( \Mult2~add_lh_hlmac_pl[0][13]  ) + ( \Mult2~50  ))
// \Mult2~54  = CARRY(( \Mult2~mult_ll_pl[0][31]  ) + ( \Mult2~add_lh_hlmac_pl[0][13]  ) + ( \Mult2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~mult_ll_pl[0][31] ),
	.datae(gnd),
	.dataf(!\Mult2~add_lh_hlmac_pl[0][13] ),
	.datag(gnd),
	.cin(\Mult2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~53_sumout ),
	.cout(\Mult2~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~53 .extended_lut = "off";
defparam \Mult2~53 .lut_mask = 64'h0000FF00000000FF;
defparam \Mult2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N12
cyclonev_lcell_comb \Mult2~57 (
// Equation(s):
// \Mult2~57_sumout  = SUM(( \Mult2~mult_ll_pl[0][32]  ) + ( \Mult2~add_lh_hlmac_pl[0][14]  ) + ( \Mult2~54  ))
// \Mult2~58  = CARRY(( \Mult2~mult_ll_pl[0][32]  ) + ( \Mult2~add_lh_hlmac_pl[0][14]  ) + ( \Mult2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~mult_ll_pl[0][32] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~add_lh_hlmac_pl[0][14] ),
	.datag(gnd),
	.cin(\Mult2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~57_sumout ),
	.cout(\Mult2~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~57 .extended_lut = "off";
defparam \Mult2~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N15
cyclonev_lcell_comb \Mult2~61 (
// Equation(s):
// \Mult2~61_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][15]  ) + ( \Mult2~mult_ll_pl[0][33]  ) + ( \Mult2~58  ))
// \Mult2~62  = CARRY(( \Mult2~add_lh_hlmac_pl[0][15]  ) + ( \Mult2~mult_ll_pl[0][33]  ) + ( \Mult2~58  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][15] ),
	.datac(!\Mult2~mult_ll_pl[0][33] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~61_sumout ),
	.cout(\Mult2~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~61 .extended_lut = "off";
defparam \Mult2~61 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N18
cyclonev_lcell_comb \Mult2~65 (
// Equation(s):
// \Mult2~65_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][16]  ) + ( \Mult2~mult_ll_pl[0][34]  ) + ( \Mult2~62  ))
// \Mult2~66  = CARRY(( \Mult2~add_lh_hlmac_pl[0][16]  ) + ( \Mult2~mult_ll_pl[0][34]  ) + ( \Mult2~62  ))

	.dataa(gnd),
	.datab(!\Mult2~mult_ll_pl[0][34] ),
	.datac(!\Mult2~add_lh_hlmac_pl[0][16] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~65_sumout ),
	.cout(\Mult2~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~65 .extended_lut = "off";
defparam \Mult2~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N21
cyclonev_lcell_comb \Mult2~69 (
// Equation(s):
// \Mult2~69_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][17]  ) + ( \Mult2~mult_ll_pl[0][35]  ) + ( \Mult2~66  ))
// \Mult2~70  = CARRY(( \Mult2~add_lh_hlmac_pl[0][17]  ) + ( \Mult2~mult_ll_pl[0][35]  ) + ( \Mult2~66  ))

	.dataa(!\Mult2~add_lh_hlmac_pl[0][17] ),
	.datab(gnd),
	.datac(!\Mult2~mult_ll_pl[0][35] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~69_sumout ),
	.cout(\Mult2~70 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~69 .extended_lut = "off";
defparam \Mult2~69 .lut_mask = 64'h0000F0F000005555;
defparam \Mult2~69 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y2_N0
cyclonev_mac \Mult2~874 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[31]~input_o ,\i_y[30]~input_o ,\i_y[29]~input_o ,\i_y[28]~input_o ,\i_y[27]~input_o ,\i_y[26]~input_o ,\i_y[25]~input_o ,\i_y[24]~input_o ,\i_y[23]~input_o ,\i_y[22]~input_o ,\i_y[21]~input_o ,
\i_y[20]~input_o ,\i_y[19]~input_o ,\i_y[18]~input_o }),
	.ay({\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[31]~input_o ,\i_x[30]~input_o ,\i_x[29]~input_o ,\i_x[28]~input_o ,\i_x[27]~input_o ,\i_x[26]~input_o ,\i_x[25]~input_o ,\i_x[24]~input_o ,\i_x[23]~input_o ,\i_x[22]~input_o ,
\i_x[21]~input_o ,\i_x[20]~input_o ,\i_x[19]~input_o ,\i_x[18]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\i_clk~inputCLKENA0_outclk }),
	.aclr({!\i_rstb~inputCLKENA0_outclk ,!\i_rstb~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~874_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~874 .accumulate_clock = "none";
defparam \Mult2~874 .ax_clock = "0";
defparam \Mult2~874 .ax_width = 18;
defparam \Mult2~874 .ay_scan_in_clock = "0";
defparam \Mult2~874 .ay_scan_in_width = 19;
defparam \Mult2~874 .ay_use_scan_in = "false";
defparam \Mult2~874 .az_clock = "none";
defparam \Mult2~874 .bx_clock = "none";
defparam \Mult2~874 .by_clock = "none";
defparam \Mult2~874 .by_use_scan_in = "false";
defparam \Mult2~874 .bz_clock = "none";
defparam \Mult2~874 .coef_a_0 = 0;
defparam \Mult2~874 .coef_a_1 = 0;
defparam \Mult2~874 .coef_a_2 = 0;
defparam \Mult2~874 .coef_a_3 = 0;
defparam \Mult2~874 .coef_a_4 = 0;
defparam \Mult2~874 .coef_a_5 = 0;
defparam \Mult2~874 .coef_a_6 = 0;
defparam \Mult2~874 .coef_a_7 = 0;
defparam \Mult2~874 .coef_b_0 = 0;
defparam \Mult2~874 .coef_b_1 = 0;
defparam \Mult2~874 .coef_b_2 = 0;
defparam \Mult2~874 .coef_b_3 = 0;
defparam \Mult2~874 .coef_b_4 = 0;
defparam \Mult2~874 .coef_b_5 = 0;
defparam \Mult2~874 .coef_b_6 = 0;
defparam \Mult2~874 .coef_b_7 = 0;
defparam \Mult2~874 .coef_sel_a_clock = "none";
defparam \Mult2~874 .coef_sel_b_clock = "none";
defparam \Mult2~874 .delay_scan_out_ay = "false";
defparam \Mult2~874 .delay_scan_out_by = "false";
defparam \Mult2~874 .enable_double_accum = "false";
defparam \Mult2~874 .load_const_clock = "none";
defparam \Mult2~874 .load_const_value = 0;
defparam \Mult2~874 .mode_sub_location = 0;
defparam \Mult2~874 .negate_clock = "none";
defparam \Mult2~874 .operand_source_max = "input";
defparam \Mult2~874 .operand_source_may = "input";
defparam \Mult2~874 .operand_source_mbx = "input";
defparam \Mult2~874 .operand_source_mby = "input";
defparam \Mult2~874 .operation_mode = "m18x18_full";
defparam \Mult2~874 .output_clock = "0";
defparam \Mult2~874 .preadder_subtract_a = "false";
defparam \Mult2~874 .preadder_subtract_b = "false";
defparam \Mult2~874 .result_a_width = 64;
defparam \Mult2~874 .signed_max = "true";
defparam \Mult2~874 .signed_may = "true";
defparam \Mult2~874 .signed_mbx = "false";
defparam \Mult2~874 .signed_mby = "false";
defparam \Mult2~874 .sub_clock = "none";
defparam \Mult2~874 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N24
cyclonev_lcell_comb \Mult2~73 (
// Equation(s):
// \Mult2~73_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][18]  ) + ( \Mult2~mult_hh_pl[0][0]  ) + ( \Mult2~70  ))
// \Mult2~74  = CARRY(( \Mult2~add_lh_hlmac_pl[0][18]  ) + ( \Mult2~mult_hh_pl[0][0]  ) + ( \Mult2~70  ))

	.dataa(!\Mult2~add_lh_hlmac_pl[0][18] ),
	.datab(gnd),
	.datac(!\Mult2~mult_hh_pl[0][0] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~73_sumout ),
	.cout(\Mult2~74 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~73 .extended_lut = "off";
defparam \Mult2~73 .lut_mask = 64'h0000F0F000005555;
defparam \Mult2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N27
cyclonev_lcell_comb \Mult2~77 (
// Equation(s):
// \Mult2~77_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][19]  ) + ( \Mult2~mult_hh_pl[0][1]  ) + ( \Mult2~74  ))
// \Mult2~78  = CARRY(( \Mult2~add_lh_hlmac_pl[0][19]  ) + ( \Mult2~mult_hh_pl[0][1]  ) + ( \Mult2~74  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][19] ),
	.datac(!\Mult2~mult_hh_pl[0][1] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~77_sumout ),
	.cout(\Mult2~78 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~77 .extended_lut = "off";
defparam \Mult2~77 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N30
cyclonev_lcell_comb \Mult2~81 (
// Equation(s):
// \Mult2~81_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][20]  ) + ( \Mult2~mult_hh_pl[0][2]  ) + ( \Mult2~78  ))
// \Mult2~82  = CARRY(( \Mult2~add_lh_hlmac_pl[0][20]  ) + ( \Mult2~mult_hh_pl[0][2]  ) + ( \Mult2~78  ))

	.dataa(gnd),
	.datab(!\Mult2~mult_hh_pl[0][2] ),
	.datac(!\Mult2~add_lh_hlmac_pl[0][20] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~81_sumout ),
	.cout(\Mult2~82 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~81 .extended_lut = "off";
defparam \Mult2~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N33
cyclonev_lcell_comb \Mult2~85 (
// Equation(s):
// \Mult2~85_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][21]  ) + ( \Mult2~mult_hh_pl[0][3]  ) + ( \Mult2~82  ))
// \Mult2~86  = CARRY(( \Mult2~add_lh_hlmac_pl[0][21]  ) + ( \Mult2~mult_hh_pl[0][3]  ) + ( \Mult2~82  ))

	.dataa(!\Mult2~add_lh_hlmac_pl[0][21] ),
	.datab(gnd),
	.datac(!\Mult2~mult_hh_pl[0][3] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~85_sumout ),
	.cout(\Mult2~86 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~85 .extended_lut = "off";
defparam \Mult2~85 .lut_mask = 64'h0000F0F000005555;
defparam \Mult2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N36
cyclonev_lcell_comb \Mult2~89 (
// Equation(s):
// \Mult2~89_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][22]  ) + ( \Mult2~mult_hh_pl[0][4]  ) + ( \Mult2~86  ))
// \Mult2~90  = CARRY(( \Mult2~add_lh_hlmac_pl[0][22]  ) + ( \Mult2~mult_hh_pl[0][4]  ) + ( \Mult2~86  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][22] ),
	.datac(!\Mult2~mult_hh_pl[0][4] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~89_sumout ),
	.cout(\Mult2~90 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~89 .extended_lut = "off";
defparam \Mult2~89 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N39
cyclonev_lcell_comb \Mult2~93 (
// Equation(s):
// \Mult2~93_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][23]  ) + ( \Mult2~mult_hh_pl[0][5]  ) + ( \Mult2~90  ))
// \Mult2~94  = CARRY(( \Mult2~add_lh_hlmac_pl[0][23]  ) + ( \Mult2~mult_hh_pl[0][5]  ) + ( \Mult2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][23] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~mult_hh_pl[0][5] ),
	.datag(gnd),
	.cin(\Mult2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~93_sumout ),
	.cout(\Mult2~94 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~93 .extended_lut = "off";
defparam \Mult2~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N42
cyclonev_lcell_comb \Mult2~97 (
// Equation(s):
// \Mult2~97_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][24]  ) + ( \Mult2~mult_hh_pl[0][6]  ) + ( \Mult2~94  ))
// \Mult2~98  = CARRY(( \Mult2~add_lh_hlmac_pl[0][24]  ) + ( \Mult2~mult_hh_pl[0][6]  ) + ( \Mult2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][24] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~mult_hh_pl[0][6] ),
	.datag(gnd),
	.cin(\Mult2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~97_sumout ),
	.cout(\Mult2~98 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~97 .extended_lut = "off";
defparam \Mult2~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N45
cyclonev_lcell_comb \Mult2~101 (
// Equation(s):
// \Mult2~101_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][25]  ) + ( \Mult2~mult_hh_pl[0][7]  ) + ( \Mult2~98  ))
// \Mult2~102  = CARRY(( \Mult2~add_lh_hlmac_pl[0][25]  ) + ( \Mult2~mult_hh_pl[0][7]  ) + ( \Mult2~98  ))

	.dataa(!\Mult2~mult_hh_pl[0][7] ),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][25] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~101_sumout ),
	.cout(\Mult2~102 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~101 .extended_lut = "off";
defparam \Mult2~101 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N48
cyclonev_lcell_comb \Mult2~105 (
// Equation(s):
// \Mult2~105_sumout  = SUM(( \Mult2~mult_hh_pl[0][8]  ) + ( \Mult2~add_lh_hlmac_pl[0][26]  ) + ( \Mult2~102  ))
// \Mult2~106  = CARRY(( \Mult2~mult_hh_pl[0][8]  ) + ( \Mult2~add_lh_hlmac_pl[0][26]  ) + ( \Mult2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][26] ),
	.datad(!\Mult2~mult_hh_pl[0][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~105_sumout ),
	.cout(\Mult2~106 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~105 .extended_lut = "off";
defparam \Mult2~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N51
cyclonev_lcell_comb \Mult2~109 (
// Equation(s):
// \Mult2~109_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][27]  ) + ( \Mult2~mult_hh_pl[0][9]  ) + ( \Mult2~106  ))
// \Mult2~110  = CARRY(( \Mult2~add_lh_hlmac_pl[0][27]  ) + ( \Mult2~mult_hh_pl[0][9]  ) + ( \Mult2~106  ))

	.dataa(!\Mult2~mult_hh_pl[0][9] ),
	.datab(!\Mult2~add_lh_hlmac_pl[0][27] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~109_sumout ),
	.cout(\Mult2~110 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~109 .extended_lut = "off";
defparam \Mult2~109 .lut_mask = 64'h0000AAAA00003333;
defparam \Mult2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N54
cyclonev_lcell_comb \Mult2~113 (
// Equation(s):
// \Mult2~113_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][28]  ) + ( \Mult2~mult_hh_pl[0][10]  ) + ( \Mult2~110  ))
// \Mult2~114  = CARRY(( \Mult2~add_lh_hlmac_pl[0][28]  ) + ( \Mult2~mult_hh_pl[0][10]  ) + ( \Mult2~110  ))

	.dataa(gnd),
	.datab(!\Mult2~mult_hh_pl[0][10] ),
	.datac(!\Mult2~add_lh_hlmac_pl[0][28] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~113_sumout ),
	.cout(\Mult2~114 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~113 .extended_lut = "off";
defparam \Mult2~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N57
cyclonev_lcell_comb \Mult2~117 (
// Equation(s):
// \Mult2~117_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][29]  ) + ( \Mult2~mult_hh_pl[0][11]  ) + ( \Mult2~114  ))
// \Mult2~118  = CARRY(( \Mult2~add_lh_hlmac_pl[0][29]  ) + ( \Mult2~mult_hh_pl[0][11]  ) + ( \Mult2~114  ))

	.dataa(!\Mult2~mult_hh_pl[0][11] ),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][29] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~117_sumout ),
	.cout(\Mult2~118 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~117 .extended_lut = "off";
defparam \Mult2~117 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N0
cyclonev_lcell_comb \Mult2~121 (
// Equation(s):
// \Mult2~121_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][30]  ) + ( \Mult2~mult_hh_pl[0][12]  ) + ( \Mult2~118  ))
// \Mult2~122  = CARRY(( \Mult2~add_lh_hlmac_pl[0][30]  ) + ( \Mult2~mult_hh_pl[0][12]  ) + ( \Mult2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][30] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult2~mult_hh_pl[0][12] ),
	.datag(gnd),
	.cin(\Mult2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~121_sumout ),
	.cout(\Mult2~122 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~121 .extended_lut = "off";
defparam \Mult2~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N3
cyclonev_lcell_comb \Mult2~125 (
// Equation(s):
// \Mult2~125_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][31]  ) + ( \Mult2~mult_hh_pl[0][13]  ) + ( \Mult2~122  ))
// \Mult2~126  = CARRY(( \Mult2~add_lh_hlmac_pl[0][31]  ) + ( \Mult2~mult_hh_pl[0][13]  ) + ( \Mult2~122  ))

	.dataa(!\Mult2~mult_hh_pl[0][13] ),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][31] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~125_sumout ),
	.cout(\Mult2~126 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~125 .extended_lut = "off";
defparam \Mult2~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N6
cyclonev_lcell_comb \Mult2~129 (
// Equation(s):
// \Mult2~129_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][14]  ) + ( \Mult2~126  ))
// \Mult2~130  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][14]  ) + ( \Mult2~126  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][14] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~129_sumout ),
	.cout(\Mult2~130 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~129 .extended_lut = "off";
defparam \Mult2~129 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N9
cyclonev_lcell_comb \Mult2~133 (
// Equation(s):
// \Mult2~133_sumout  = SUM(( \Mult2~mult_hh_pl[0][15]  ) + ( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~130  ))
// \Mult2~134  = CARRY(( \Mult2~mult_hh_pl[0][15]  ) + ( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datad(!\Mult2~mult_hh_pl[0][15] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~133_sumout ),
	.cout(\Mult2~134 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~133 .extended_lut = "off";
defparam \Mult2~133 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N12
cyclonev_lcell_comb \Mult2~137 (
// Equation(s):
// \Mult2~137_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][16]  ) + ( \Mult2~134  ))
// \Mult2~138  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][16]  ) + ( \Mult2~134  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][16] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~137_sumout ),
	.cout(\Mult2~138 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~137 .extended_lut = "off";
defparam \Mult2~137 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N15
cyclonev_lcell_comb \Mult2~141 (
// Equation(s):
// \Mult2~141_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][17]  ) + ( \Mult2~138  ))
// \Mult2~142  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][17]  ) + ( \Mult2~138  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][17] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~141_sumout ),
	.cout(\Mult2~142 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~141 .extended_lut = "off";
defparam \Mult2~141 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N18
cyclonev_lcell_comb \Mult2~145 (
// Equation(s):
// \Mult2~145_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][18]  ) + ( \Mult2~142  ))
// \Mult2~146  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][18]  ) + ( \Mult2~142  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][18] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~145_sumout ),
	.cout(\Mult2~146 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~145 .extended_lut = "off";
defparam \Mult2~145 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N21
cyclonev_lcell_comb \Mult2~149 (
// Equation(s):
// \Mult2~149_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][19]  ) + ( \Mult2~146  ))
// \Mult2~150  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][19]  ) + ( \Mult2~146  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][19] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~149_sumout ),
	.cout(\Mult2~150 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~149 .extended_lut = "off";
defparam \Mult2~149 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N24
cyclonev_lcell_comb \Mult2~153 (
// Equation(s):
// \Mult2~153_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][20]  ) + ( \Mult2~150  ))
// \Mult2~154  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][20]  ) + ( \Mult2~150  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][20] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~153_sumout ),
	.cout(\Mult2~154 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~153 .extended_lut = "off";
defparam \Mult2~153 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N27
cyclonev_lcell_comb \Mult2~157 (
// Equation(s):
// \Mult2~157_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][21]  ) + ( \Mult2~154  ))
// \Mult2~158  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][21]  ) + ( \Mult2~154  ))

	.dataa(!\Mult2~mult_hh_pl[0][21] ),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~157_sumout ),
	.cout(\Mult2~158 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~157 .extended_lut = "off";
defparam \Mult2~157 .lut_mask = 64'h0000AAAA00003333;
defparam \Mult2~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N30
cyclonev_lcell_comb \Mult2~161 (
// Equation(s):
// \Mult2~161_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][22]  ) + ( \Mult2~158  ))
// \Mult2~162  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][22]  ) + ( \Mult2~158  ))

	.dataa(gnd),
	.datab(!\Mult2~mult_hh_pl[0][22] ),
	.datac(gnd),
	.datad(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~161_sumout ),
	.cout(\Mult2~162 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~161 .extended_lut = "off";
defparam \Mult2~161 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult2~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N33
cyclonev_lcell_comb \Mult2~165 (
// Equation(s):
// \Mult2~165_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][23]  ) + ( \Mult2~162  ))
// \Mult2~166  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][23]  ) + ( \Mult2~162  ))

	.dataa(!\Mult2~mult_hh_pl[0][23] ),
	.datab(gnd),
	.datac(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~165_sumout ),
	.cout(\Mult2~166 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~165 .extended_lut = "off";
defparam \Mult2~165 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult2~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N36
cyclonev_lcell_comb \Mult2~169 (
// Equation(s):
// \Mult2~169_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][24]  ) + ( \Mult2~166  ))
// \Mult2~170  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][24]  ) + ( \Mult2~166  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][24] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~169_sumout ),
	.cout(\Mult2~170 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~169 .extended_lut = "off";
defparam \Mult2~169 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N39
cyclonev_lcell_comb \Mult2~173 (
// Equation(s):
// \Mult2~173_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][25]  ) + ( \Mult2~170  ))
// \Mult2~174  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][25]  ) + ( \Mult2~170  ))

	.dataa(!\Mult2~mult_hh_pl[0][25] ),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~173_sumout ),
	.cout(\Mult2~174 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~173 .extended_lut = "off";
defparam \Mult2~173 .lut_mask = 64'h0000AAAA00003333;
defparam \Mult2~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N42
cyclonev_lcell_comb \Mult2~177 (
// Equation(s):
// \Mult2~177_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][26]  ) + ( \Mult2~174  ))
// \Mult2~178  = CARRY(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][26]  ) + ( \Mult2~174  ))

	.dataa(gnd),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(!\Mult2~mult_hh_pl[0][26] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~177_sumout ),
	.cout(\Mult2~178 ),
	.shareout());
// synopsys translate_off
defparam \Mult2~177 .extended_lut = "off";
defparam \Mult2~177 .lut_mask = 64'h0000F0F000003333;
defparam \Mult2~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N45
cyclonev_lcell_comb \Mult2~181 (
// Equation(s):
// \Mult2~181_sumout  = SUM(( \Mult2~add_lh_hlmac_pl[0][32]  ) + ( \Mult2~mult_hh_pl[0][27]  ) + ( \Mult2~178  ))

	.dataa(!\Mult2~mult_hh_pl[0][27] ),
	.datab(!\Mult2~add_lh_hlmac_pl[0][32] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult2~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult2~181_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult2~181 .extended_lut = "off";
defparam \Mult2~181 .lut_mask = 64'h0000AAAA00003333;
defparam \Mult2~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
