
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003562                       # Number of seconds simulated
sim_ticks                                  3561923094                       # Number of ticks simulated
final_tick                               530554361706                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173060                       # Simulator instruction rate (inst/s)
host_op_rate                                   218508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304943                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890808                       # Number of bytes of host memory used
host_seconds                                 11680.63                       # Real time elapsed on the host
sim_insts                                  2021452894                       # Number of instructions simulated
sim_ops                                    2552311789                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       237568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        70784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               318080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9728                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       116224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            116224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          553                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2485                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             908                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  908                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1473361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     66696555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1257748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19872411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89300075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1473361                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1257748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2731109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32629565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32629565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32629565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1473361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     66696555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1257748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19872411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              121929640                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8541783                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3140860                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548475                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214100                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1298126                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1239313                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          333284                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9255                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3290491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17316978                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3140860                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572597                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126488                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        562238                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1619467                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        98609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8417849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.537056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.327505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4760280     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228711      2.72%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260119      3.09%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          477968      5.68%     68.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214046      2.54%     70.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          327812      3.89%     74.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179455      2.13%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153934      1.83%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815524     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8417849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367705                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.027326                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472848                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       513956                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490281                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905449                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534551                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2077                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20620089                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4958                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905449                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662048                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         134773                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       119562                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332084                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263928                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19816916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3971                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142255                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76675                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1178                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27750174                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92306081                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92306081                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060677                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10689481                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4169                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2516                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           676405                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1849765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944792                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13753                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       314985                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18615689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14979909                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29364                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6290351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18862109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8417849                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779541                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.922313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2934092     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1783814     21.19%     56.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1225140     14.55%     70.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848362     10.08%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       705166      8.38%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382811      4.55%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377496      4.48%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86710      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74258      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8417849                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108335     76.70%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15392     10.90%     87.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17522     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12489684     83.38%     83.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212205      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492857      9.97%     94.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       783513      5.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14979909                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753722                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141251                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38548281                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24910360                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14546065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15121160                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        28990                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724421                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239574                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905449                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54525                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8942                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18619859                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        66004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1849765                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944792                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2480                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6480                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249678                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14697073                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393295                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282835                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146027                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081797                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752732                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720610                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14557798                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14546065                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523631                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26717786                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702931                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356453                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281688                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6338238                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3374                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7512400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634855                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162734                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2952472     39.30%     39.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051565     27.31%     66.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841900     11.21%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419671      5.59%     83.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429368      5.72%     89.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       168443      2.24%     91.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184427      2.45%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95371      1.27%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369183      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7512400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281688                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830562                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125344                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765813                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369183                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25762974                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38146159                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 123934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854178                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854178                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170716                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170716                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66069672                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20110445                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19071663                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3370                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8541783                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3182066                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2592176                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215391                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1304277                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1241531                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          336191                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9557                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3336174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17368438                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3182066                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1577722                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3852004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1107160                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        433538                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1634780                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8511561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.328439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4659557     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          398500      4.68%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          398676      4.68%     64.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          495897      5.83%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152739      1.79%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          193999      2.28%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162382      1.91%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149409      1.76%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1900402     22.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8511561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372529                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033350                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3498543                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       406419                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3682487                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34606                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        889502                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       538648                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20712999                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1914                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        889502                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3657158                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48445                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       175126                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3556138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       185189                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20000692                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        114407                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49983                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28077671                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93194907                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93194907                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17442874                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10634794                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3701                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1972                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           509142                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1853415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8667                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       288242                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18801937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15145044                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31724                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6264350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18913106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          178                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8511561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779350                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.912095                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2994999     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1781143     20.93%     56.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1183040     13.90%     70.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       825358      9.70%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       824275      9.68%     89.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       395117      4.64%     94.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375479      4.41%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61012      0.72%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71138      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8511561                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96436     75.74%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15974     12.55%     88.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14920     11.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12657280     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189854      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1498427      9.89%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       797753      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15145044                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773054                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127330                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38960703                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25070115                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14722540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15272374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18518                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       715218                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237122                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        889502                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25798                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4232                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18805653                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1853415                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959812                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1949                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251855                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14883538                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1398647                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261506                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2169517                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2125437                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            770870                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742439                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14739761                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14722540                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9561617                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26984593                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723591                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354336                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10146094                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12506863                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6298835                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216958                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7622058                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.165575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2972822     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2094566     27.48%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       852025     11.18%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462527      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406522      5.33%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165116      2.17%     91.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184882      2.43%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109078      1.43%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374520      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7622058                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10146094                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12506863                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1860887                       # Number of memory references committed
system.switch_cpus1.commit.loads              1138197                       # Number of loads committed
system.switch_cpus1.commit.membars               1756                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1814891                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11258746                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258519                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374520                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26053067                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38501741                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10146094                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12506863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10146094                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841879                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841879                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187819                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187819                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66808824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20463090                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19128796                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3528                       # number of misc regfile writes
system.l2.replacements                           2484                       # number of replacements
system.l2.tagsinuse                      16380.957677                       # Cycle average of tags in use
system.l2.total_refs                           956929                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18867                       # Sample count of references to valid blocks.
system.l2.avg_refs                          50.719722                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           370.347580                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.273299                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    942.957344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     31.942315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    277.255984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8935.084911                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5786.096245                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022604                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.057554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.016922                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.545354                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.353155                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999814                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5676                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3257                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8938                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3038                       # number of Writeback hits
system.l2.Writeback_hits::total                  3038                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3295                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9038                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5738                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3295                       # number of overall hits
system.l2.overall_hits::total                    9038                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          553                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2485                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          553                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2485                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1856                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          553                       # number of overall misses
system.l2.overall_misses::total                  2485                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1921206                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     83595695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1583931                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     26338098                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       113438930                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1921206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     83595695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1583931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     26338098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        113438930                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1921206                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     83595695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1583931                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     26338098                       # number of overall miss cycles
system.l2.overall_miss_latency::total       113438930                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11423                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3038                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3038                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7594                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3848                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11523                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7594                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3848                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11523                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.246415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.145144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.217544                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.244403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.143711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215656                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.244403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.143711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215656                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46858.682927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45040.783944                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45255.171429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47627.663653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45649.468813                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46858.682927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45040.783944                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45255.171429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47627.663653                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45649.468813                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46858.682927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45040.783944                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45255.171429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47627.663653                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45649.468813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  908                       # number of writebacks
system.l2.writebacks::total                       908                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          553                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2485                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2485                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2485                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1683372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     72871780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1384580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     23132577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     99072309                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1683372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72871780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1384580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     23132577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     99072309                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1683372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72871780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1384580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     23132577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     99072309                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.145144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.217544                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.244403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.143711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.244403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.143711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215656                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41057.853659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39262.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39559.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41831.061483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39868.132394                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41057.853659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39262.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39559.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41831.061483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39868.132394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41057.853659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39262.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39559.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41831.061483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39868.132394                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               513.775085                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628136                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937385.176015                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.775085                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066947                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.823358                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1619409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1619409                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1619409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1619409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1619409                       # number of overall hits
system.cpu0.icache.overall_hits::total        1619409                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2916092                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2916092                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2916092                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2916092                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2916092                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2916092                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1619467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1619467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1619467                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1619467                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1619467                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1619467                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50277.448276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50277.448276                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50277.448276                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50277.448276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50277.448276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50277.448276                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2378719                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2378719                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2378719                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2378719                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2378719                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2378719                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52860.422222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52860.422222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52860.422222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52860.422222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52860.422222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52860.422222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7594                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581678                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7850                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              20965.818854                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.624134                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.375866                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.889157                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.110843                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086896                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086896                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701542                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2408                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788438                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788438                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788438                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788438                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14593                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14593                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          237                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          237                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14830                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14830                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14830                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14830                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    427071334                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    427071334                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9477531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9477531                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    436548865                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    436548865                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    436548865                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    436548865                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803268                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803268                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803268                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013248                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013248                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000338                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000338                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008224                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29265.492633                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29265.492633                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39989.582278                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39989.582278                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29436.875590                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29436.875590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29436.875590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29436.875590                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2041                       # number of writebacks
system.cpu0.dcache.writebacks::total             2041                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7061                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7061                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          175                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7236                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7236                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7236                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7236                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7532                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7594                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7594                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7594                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7594                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    138262220                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    138262220                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1703971                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1703971                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    139966191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    139966191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    139966191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    139966191                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004211                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004211                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004211                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004211                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18356.640998                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18356.640998                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27483.403226                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27483.403226                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18431.154991                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18431.154991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18431.154991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18431.154991                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.880457                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002950305                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1989980.763889                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.880457                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052693                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802693                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1634736                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1634736                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1634736                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1634736                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1634736                       # number of overall hits
system.cpu1.icache.overall_hits::total        1634736                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2214082                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2214082                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2214082                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2214082                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2214082                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2214082                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1634780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1634780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1634780                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1634780                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1634780                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1634780                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50320.045455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50320.045455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50320.045455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50320.045455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50320.045455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50320.045455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1793474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1793474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1793474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1793474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1793474                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1793474                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49818.722222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49818.722222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49818.722222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49818.722222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49818.722222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49818.722222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3848                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148128372                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4104                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36093.657895                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.876659                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.123341                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.854987                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.145013                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1096598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1096598                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       718893                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        718893                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1896                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1896                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1764                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1815491                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1815491                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1815491                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1815491                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7475                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7475                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          160                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7635                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7635                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7635                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    193664748                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    193664748                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5661363                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5661363                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    199326111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    199326111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    199326111                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    199326111                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1104073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1104073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1823126                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1823126                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1823126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1823126                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006770                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006770                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004188                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004188                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004188                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004188                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25908.327492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25908.327492                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35383.518750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35383.518750                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26106.890766                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26106.890766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26106.890766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26106.890766                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          997                       # number of writebacks
system.cpu1.dcache.writebacks::total              997                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3665                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3787                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3787                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3810                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3810                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3848                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3848                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3848                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3848                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     58692616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     58692616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       966866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       966866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     59659482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     59659482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     59659482                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     59659482                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15404.886089                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15404.886089                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25443.842105                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25443.842105                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15504.023389                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15504.023389                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15504.023389                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15504.023389                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
