#ifndef __CAVM_CSRS_CPC_H__
#define __CAVM_CSRS_CPC_H__
/* This file is auto-generated. Do not edit */

/***********************license start***********************************
* Copyright (C) 2019 Marvell International Ltd.
* SPDX-License-Identifier: BSD-3-Clause
* https://spdx.org/licenses
***********************license end**************************************/


/**
 * @file
 *
 * Configuration and status register (CSR) address and type definitions for
 * OcteonTX CPC.
 *
 * This file is auto generated. Do not edit.
 *
 */

/**
 * Enumeration cpc_bar_e
 *
 * CPC Base Address Register Enumeration
 * Enumerates the base address registers.
 */
#define CAVM_CPC_BAR_E_CPC_PF_BAR0 (0x86d000000000ll)
#define CAVM_CPC_BAR_E_CPC_PF_BAR0_SIZE 0x100000ull

/**
 * Enumeration cpc_dvfs_mode_e
 *
 * CPC Power Control Mode Enumeration
 * Enumerates major modes of the power control firmware.
 */
#define CAVM_CPC_DVFS_MODE_E_EFFICIENT_OPERATION (3)
#define CAVM_CPC_DVFS_MODE_E_MANUAL_CONTROL (4)
#define CAVM_CPC_DVFS_MODE_E_POWER_CAPPED (1)
#define CAVM_CPC_DVFS_MODE_E_THERMAL_BUDGET (2)

/**
 * Enumeration cpc_permit_e
 *
 * CPC Permit Enumeration
 * Enumerates the permissions for CPC access.
 */
#define CAVM_CPC_PERMIT_E_MCP_DIS (1)
#define CAVM_CPC_PERMIT_E_NSEC_DIS (3)
#define CAVM_CPC_PERMIT_E_SCP_DIS (0)
#define CAVM_CPC_PERMIT_E_SEC_DIS (2)

/**
 * Enumeration cpc_xcp_map_e
 *
 * CPC XCP Number Mapping Enumeration
 * Enumerates the XCP to MCP or SCP mapping.
 */
#define CAVM_CPC_XCP_MAP_E_MCP (1)
#define CAVM_CPC_XCP_MAP_E_SCP (0)

/**
 * Structure cpc_bp_test0_bp_cfg_s
 *
 * INTERNAL: CPC Backpressure Test 0 Configuration Structure
 *
 * This structure describes the layout of CPC_BP_TEST0[BP_CFG].
 */
union cavm_cpc_bp_test0_bp_cfg_s
{
    uint32_t u;
    struct cavm_cpc_bp_test0_bp_cfg_s_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_2_31         : 30;
        uint32_t ncb_csr_sm_req_fifo   : 2;  /**< [  1:  0] Config for ncb_csr_sm_req_fifo. */
#else /* Word 0 - Little Endian */
        uint32_t ncb_csr_sm_req_fifo   : 2;  /**< [  1:  0] Config for ncb_csr_sm_req_fifo. */
        uint32_t reserved_2_31         : 30;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_bp_test0_bp_cfg_s_s cn; */
};

/**
 * Structure cpc_bp_test0_enable_s
 *
 * INTERNAL: CPC Backpressure Test Enable Structure
 *
 * This structure describes the layout of CPC_BP_TEST0[ENABLE].
 */
union cavm_cpc_bp_test0_enable_s
{
    uint32_t u;
    struct cavm_cpc_bp_test0_enable_s_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_1_31         : 31;
        uint32_t ncb_csr_sm_req_fifo   : 1;  /**< [  0:  0] ENABLE for ncb_csr_sm_req_fifo. */
#else /* Word 0 - Little Endian */
        uint32_t ncb_csr_sm_req_fifo   : 1;  /**< [  0:  0] ENABLE for ncb_csr_sm_req_fifo. */
        uint32_t reserved_1_31         : 31;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_bp_test0_enable_s_s cn; */
};

/**
 * Structure cpc_bp_test2_bp_cfg_s
 *
 * INTERNAL: CPC Backpressure Test 2 Configuration Structure
 *
 * This structure describes the layout of CPC_BP_TEST2[BP_CFG].
 */
union cavm_cpc_bp_test2_bp_cfg_s
{
    uint32_t u;
    struct cavm_cpc_bp_test2_bp_cfg_s_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_12_31        : 20;
        uint32_t cpc_ram_rowx_arb      : 12; /**< [ 11:  0] Config for cpc_ram_rowx_arb. */
#else /* Word 0 - Little Endian */
        uint32_t cpc_ram_rowx_arb      : 12; /**< [ 11:  0] Config for cpc_ram_rowx_arb. */
        uint32_t reserved_12_31        : 20;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_bp_test2_bp_cfg_s_s cn; */
};

/**
 * Structure cpc_bp_test2_enable_s
 *
 * INTERNAL: CPC Backpressure Test 2 Enable Structure
 *
 * This structure describes the layout of CPC_BP_TEST2[ENABLE].
 */
union cavm_cpc_bp_test2_enable_s
{
    uint32_t u;
    struct cavm_cpc_bp_test2_enable_s_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_6_31         : 26;
        uint32_t cpc_ram_rowx_arb      : 6;  /**< [  5:  0] ENABLE for cpc_ram_rowx_arb. */
#else /* Word 0 - Little Endian */
        uint32_t cpc_ram_rowx_arb      : 6;  /**< [  5:  0] ENABLE for cpc_ram_rowx_arb. */
        uint32_t reserved_6_31         : 26;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_bp_test2_enable_s_s cn; */
};

/**
 * Structure cpc_dvfs_config_s
 *
 * CPC DVFS Configuration Structure
 * This structure contains the DVFS configuration options to be used
 * by the power control firmware.  These options are board specific,
 * and are stored in the manufacturing config region of the board flash.
 * The CAVM init phase reads this data from the flash and passes the
 * structure to the SCP_BL1 firmware.  The full documentation is in
 * libcavm-hal/cavm-config-help.c.
 */
union cavm_cpc_dvfs_config_s
{
    uint64_t u[4];
    struct cavm_cpc_dvfs_config_s_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t dvfs_config_version   : 16; /**< [ 63: 48] Version field for this data structure.  Default value 0x9300. */
        uint64_t rclk_freq_min         : 16; /**< [ 47: 32] Minimum Core clock (RCLK) frequency in MHz. DVFS control will vary the
                                                                 actual RCLK frequency depending on Tj, power budget, and system load;
                                                                 this sets the lower bound.  Default value 500MHz.  WARNING- setting
                                                                 this above 500MHz may result in excess power consumption and sudden
                                                                 thermal shutdown. */
        uint64_t rclk_freq_max         : 16; /**< [ 31: 16] Maximum Core clock (RCLK) frequency in MHz. DVFS control will vary the
                                                                 actual RCLK frequency depending on Tj, power budget, and system load;
                                                                 this sets an upper bound.  If fuses indicate the part supports a lower
                                                                 frequency, the fuse value is used. */
        uint64_t vrm_temp_high         : 16; /**< [ 15:  0] Temperature where maximum throttling is applied to the chip. Chip
                                                                 performance will be greatly reduced to keep the temperature below
                                                                 thermal trip (VRM-TEMP-TRIP). The default value is the Marvell
                                                                 recommended maximum operating temperature of the chip. Values
                                                                 between 0 and 110 degrees Celsius. */
#else /* Word 0 - Little Endian */
        uint64_t vrm_temp_high         : 16; /**< [ 15:  0] Temperature where maximum throttling is applied to the chip. Chip
                                                                 performance will be greatly reduced to keep the temperature below
                                                                 thermal trip (VRM-TEMP-TRIP). The default value is the Marvell
                                                                 recommended maximum operating temperature of the chip. Values
                                                                 between 0 and 110 degrees Celsius. */
        uint64_t rclk_freq_max         : 16; /**< [ 31: 16] Maximum Core clock (RCLK) frequency in MHz. DVFS control will vary the
                                                                 actual RCLK frequency depending on Tj, power budget, and system load;
                                                                 this sets an upper bound.  If fuses indicate the part supports a lower
                                                                 frequency, the fuse value is used. */
        uint64_t rclk_freq_min         : 16; /**< [ 47: 32] Minimum Core clock (RCLK) frequency in MHz. DVFS control will vary the
                                                                 actual RCLK frequency depending on Tj, power budget, and system load;
                                                                 this sets the lower bound.  Default value 500MHz.  WARNING- setting
                                                                 this above 500MHz may result in excess power consumption and sudden
                                                                 thermal shutdown. */
        uint64_t dvfs_config_version   : 16; /**< [ 63: 48] Version field for this data structure.  Default value 0x9300. */
#endif /* Word 0 - End */
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 1 - Big Endian */
        uint64_t vrm_temp_trip         : 16; /**< [127:112] Temperature in degrees C where THERMAL_TRIP_N is asserted. When the chip reaches
                                                                 this temperature THERMAL_TRIP_N will assert, signalling the board
                                                                 to emergency power off. The default value is the Marvell recommended
                                                                 maximum temperature of the chip. */
        uint64_t vdd_core_min          : 16; /**< [111: 96] The lowest vdd_core voltage supported by the board in mV.  Default is 250mV. */
        uint64_t vdd_core_max          : 16; /**< [ 95: 80] The highest vdd_core voltage supported by the board in mV.  Default is 1275mV. */
        uint64_t cptclk_freq           : 16; /**< [ 79: 64] Cryptographic accelerator clock (CPTCLK) frequency in MHz. If fuses
                                                                 indicate the part supports a lower frequency, the fuse value is used. */
#else /* Word 1 - Little Endian */
        uint64_t cptclk_freq           : 16; /**< [ 79: 64] Cryptographic accelerator clock (CPTCLK) frequency in MHz. If fuses
                                                                 indicate the part supports a lower frequency, the fuse value is used. */
        uint64_t vdd_core_max          : 16; /**< [ 95: 80] The highest vdd_core voltage supported by the board in mV.  Default is 1275mV. */
        uint64_t vdd_core_min          : 16; /**< [111: 96] The lowest vdd_core voltage supported by the board in mV.  Default is 250mV. */
        uint64_t vrm_temp_trip         : 16; /**< [127:112] Temperature in degrees C where THERMAL_TRIP_N is asserted. When the chip reaches
                                                                 this temperature THERMAL_TRIP_N will assert, signalling the board
                                                                 to emergency power off. The default value is the Marvell recommended
                                                                 maximum temperature of the chip. */
#endif /* Word 1 - End */
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 2 - Big Endian */
        uint64_t sclk_freq             : 16; /**< [191:176] Coprocessor clock (SCLK) frequency in MHz. */
        uint64_t dvfs_thermal_hot      : 16; /**< [175:160] DVFS control will assert the THERMAL_HOT_L pin when the highest
                                                                 observed temperature on the chip is at or above this value. This
                                                                 value is recommended to be 10 degrees Celsius below VRM_TEMP_HIGH.
                                                                 The default value is the Marvell recommended maximum temperature of
                                                                 the chip minus 10. */
        uint64_t dvfs_power_control_mode : 16;/**< [159:144] The operating mode of the DVFS (Dynamic Frequency Voltage Scaling)
                                                                 power control code.  Enumerated by CPC_DVFS_MODE_E. */
        uint64_t dvfs_power_budget     : 16; /**< [143:128] The total chip power budget in Watts, used in POWER_CAPPED
                                                                 and EFFICIENT_OPERATION modes, DVFS control makes a best-effort
                                                                 attempt to keep power at or below this level.  Default is 100W. */
#else /* Word 2 - Little Endian */
        uint64_t dvfs_power_budget     : 16; /**< [143:128] The total chip power budget in Watts, used in POWER_CAPPED
                                                                 and EFFICIENT_OPERATION modes, DVFS control makes a best-effort
                                                                 attempt to keep power at or below this level.  Default is 100W. */
        uint64_t dvfs_power_control_mode : 16;/**< [159:144] The operating mode of the DVFS (Dynamic Frequency Voltage Scaling)
                                                                 power control code.  Enumerated by CPC_DVFS_MODE_E. */
        uint64_t dvfs_thermal_hot      : 16; /**< [175:160] DVFS control will assert the THERMAL_HOT_L pin when the highest
                                                                 observed temperature on the chip is at or above this value. This
                                                                 value is recommended to be 10 degrees Celsius below VRM_TEMP_HIGH.
                                                                 The default value is the Marvell recommended maximum temperature of
                                                                 the chip minus 10. */
        uint64_t sclk_freq             : 16; /**< [191:176] Coprocessor clock (SCLK) frequency in MHz. */
#endif /* Word 2 - End */
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 3 - Big Endian */
        uint64_t vdd_core_accuracy     : 16; /**< [255:240] The +/- control accuracy of the vdd_core supply as measured at the
                                                                 chip. Encoded as percentage * 10.  For example, a VRM with +/-0.5%
                                                                 accuracy would be 5.  Default is +/-0.5%. */
        uint64_t dvfs_thermal_hot_backoff : 16;/**< [239:224] The percentage that the DVFS control should attempt to reduce the chip
                                                                 power when the board asserts THERMAL_HOT.  A value of 30 means reduce
                                                                 power 30%, etc.  Default is 50. */
        uint64_t reserved_192_223      : 32;
#else /* Word 3 - Little Endian */
        uint64_t reserved_192_223      : 32;
        uint64_t dvfs_thermal_hot_backoff : 16;/**< [239:224] The percentage that the DVFS control should attempt to reduce the chip
                                                                 power when the board asserts THERMAL_HOT.  A value of 30 means reduce
                                                                 power 30%, etc.  Default is 50. */
        uint64_t vdd_core_accuracy     : 16; /**< [255:240] The +/- control accuracy of the vdd_core supply as measured at the
                                                                 chip. Encoded as percentage * 10.  For example, a VRM with +/-0.5%
                                                                 accuracy would be 5.  Default is +/-0.5%. */
#endif /* Word 3 - End */
    } s;
    /* struct cavm_cpc_dvfs_config_s_s cn; */
};

/**
 * Register (NCB32b) cpc_boot_owner#
 *
 * CPC Boot Owner Registers
 * These registers control an external arbiter for the boot device (SPI/eMMC)
 * across multiple external devices. There is a register for each requester:
 * _ \<0\> - SCP          - reset on SCP reset
 * _ \<1\> - MCP          - reset on MCP reset
 * _ \<2\> - AP Secure    - reset on core reset
 * _ \<3\> - AP Nonsecure - reset on core reset
 *
 * These register is only writable to the corresponding requestor(s) permitted with CPC_PERMIT.
 */
union cavm_cpc_boot_ownerx
{
    uint32_t u;
    struct cavm_cpc_boot_ownerx_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_9_31         : 23;
        uint32_t boot_wait             : 1;  /**< [  8:  8](RO/H) Boot device wait. State of the BOOT_WAIT pseudo-input; see
                                                                 GPIO_PIN_SEL_E::BOOT_WAIT. */
        uint32_t reserved_1_7          : 7;
        uint32_t boot_req              : 1;  /**< [  0:  0](R/W) Owner is requesting or using SPI/eMMC. */
#else /* Word 0 - Little Endian */
        uint32_t boot_req              : 1;  /**< [  0:  0](R/W) Owner is requesting or using SPI/eMMC. */
        uint32_t reserved_1_7          : 7;
        uint32_t boot_wait             : 1;  /**< [  8:  8](RO/H) Boot device wait. State of the BOOT_WAIT pseudo-input; see
                                                                 GPIO_PIN_SEL_E::BOOT_WAIT. */
        uint32_t reserved_9_31         : 23;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_boot_ownerx_s cn; */
};
typedef union cavm_cpc_boot_ownerx cavm_cpc_boot_ownerx_t;

static inline uint64_t CAVM_CPC_BOOT_OWNERX(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_BOOT_OWNERX(unsigned long a)
{
    if (cavm_is_model(OCTEONTX_CN9XXX) && (a<=3))
        return 0x86d000000160ll + 8ll * ((a) & 0x3);
    __cavm_csr_fatal("CPC_BOOT_OWNERX", 1, a, 0, 0, 0);
}

#define typedef_CAVM_CPC_BOOT_OWNERX(a) cavm_cpc_boot_ownerx_t
#define bustype_CAVM_CPC_BOOT_OWNERX(a) CSR_TYPE_NCB32b
#define basename_CAVM_CPC_BOOT_OWNERX(a) "CPC_BOOT_OWNERX"
#define device_bar_CAVM_CPC_BOOT_OWNERX(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_BOOT_OWNERX(a) (a)
#define arguments_CAVM_CPC_BOOT_OWNERX(a) (a),-1,-1,-1

/**
 * Register (NCB32b) cpc_boot_rom_limit
 *
 * CPC Boot ROM Limit Register
 * This register contains the address limit in the internal boot ROM that MCP and APs can
 * access.
 *
 * This register is only writable to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_boot_rom_limit
{
    uint32_t u;
    struct cavm_cpc_boot_rom_limit_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_16_31        : 16;
        uint32_t addr                  : 14; /**< [ 15:  2](R/W) End of ROM address. This field specifies the first invalid address in ROM_MEM();
                                                                 access to a ROM_MEM() address at or above this address will return a "br -1"
                                                                 (branch-to-self) instruction opcode. Writes to this register which attempt to
                                                                 set an [ADDR] greater than the previous [ADDR] setting are ignored.
                                                                 Address is word aligned. */
        uint32_t reserved_0_1          : 2;
#else /* Word 0 - Little Endian */
        uint32_t reserved_0_1          : 2;
        uint32_t addr                  : 14; /**< [ 15:  2](R/W) End of ROM address. This field specifies the first invalid address in ROM_MEM();
                                                                 access to a ROM_MEM() address at or above this address will return a "br -1"
                                                                 (branch-to-self) instruction opcode. Writes to this register which attempt to
                                                                 set an [ADDR] greater than the previous [ADDR] setting are ignored.
                                                                 Address is word aligned. */
        uint32_t reserved_16_31        : 16;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_boot_rom_limit_s cn; */
};
typedef union cavm_cpc_boot_rom_limit cavm_cpc_boot_rom_limit_t;

#define CAVM_CPC_BOOT_ROM_LIMIT CAVM_CPC_BOOT_ROM_LIMIT_FUNC()
static inline uint64_t CAVM_CPC_BOOT_ROM_LIMIT_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_BOOT_ROM_LIMIT_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000158ll;
    __cavm_csr_fatal("CPC_BOOT_ROM_LIMIT", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_BOOT_ROM_LIMIT cavm_cpc_boot_rom_limit_t
#define bustype_CAVM_CPC_BOOT_ROM_LIMIT CSR_TYPE_NCB32b
#define basename_CAVM_CPC_BOOT_ROM_LIMIT "CPC_BOOT_ROM_LIMIT"
#define device_bar_CAVM_CPC_BOOT_ROM_LIMIT 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_BOOT_ROM_LIMIT 0
#define arguments_CAVM_CPC_BOOT_ROM_LIMIT -1,-1,-1,-1

/**
 * Register (NCB) cpc_bp_test0
 *
 * INTERNAL: CPC Backpressure Test Register
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register can only be accessed using RSL/NCB, not the MCP/SCP cores.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_bp_test0
{
    uint64_t u;
    struct cavm_cpc_bp_test0_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_49_63        : 15;
        uint64_t enable                : 1;  /**< [ 48: 48](R/W) Enable test mode. For diagnostic use only.
                                                                 Internal:
                                                                 Once a bit is set, random backpressure is generated
                                                                 at the corresponding point to allow for more frequent backpressure.
                                                                 See CPC_BP_TEST0_ENABLE_S for field descriptions. */
        uint64_t reserved_18_47        : 30;
        uint64_t bp_cfg                : 2;  /**< [ 17: 16](R/W) Backpressure weight. For diagnostic use only.
                                                                 Internal:
                                                                 There are 2 backpressure configuration bits per enable, with the two bits
                                                                 defined as 0x0=100% of the time, 0x1=75% of the time, 0x2=50% of the time,
                                                                 0x3=25% of the time.
                                                                 See CPC_BP_TEST0_BP_CFG_S for field descriptions. */
        uint64_t reserved_12_15        : 4;
        uint64_t lfsr_freq             : 12; /**< [ 11:  0](R/W) Test LFSR update frequency in coprocessor-clocks minus one. */
#else /* Word 0 - Little Endian */
        uint64_t lfsr_freq             : 12; /**< [ 11:  0](R/W) Test LFSR update frequency in coprocessor-clocks minus one. */
        uint64_t reserved_12_15        : 4;
        uint64_t bp_cfg                : 2;  /**< [ 17: 16](R/W) Backpressure weight. For diagnostic use only.
                                                                 Internal:
                                                                 There are 2 backpressure configuration bits per enable, with the two bits
                                                                 defined as 0x0=100% of the time, 0x1=75% of the time, 0x2=50% of the time,
                                                                 0x3=25% of the time.
                                                                 See CPC_BP_TEST0_BP_CFG_S for field descriptions. */
        uint64_t reserved_18_47        : 30;
        uint64_t enable                : 1;  /**< [ 48: 48](R/W) Enable test mode. For diagnostic use only.
                                                                 Internal:
                                                                 Once a bit is set, random backpressure is generated
                                                                 at the corresponding point to allow for more frequent backpressure.
                                                                 See CPC_BP_TEST0_ENABLE_S for field descriptions. */
        uint64_t reserved_49_63        : 15;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_bp_test0_s cn; */
};
typedef union cavm_cpc_bp_test0 cavm_cpc_bp_test0_t;

#define CAVM_CPC_BP_TEST0 CAVM_CPC_BP_TEST0_FUNC()
static inline uint64_t CAVM_CPC_BP_TEST0_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_BP_TEST0_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000180ll;
    __cavm_csr_fatal("CPC_BP_TEST0", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_BP_TEST0 cavm_cpc_bp_test0_t
#define bustype_CAVM_CPC_BP_TEST0 CSR_TYPE_NCB
#define basename_CAVM_CPC_BP_TEST0 "CPC_BP_TEST0"
#define device_bar_CAVM_CPC_BP_TEST0 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_BP_TEST0 0
#define arguments_CAVM_CPC_BP_TEST0 -1,-1,-1,-1

/**
 * Register (NCB) cpc_bp_test2
 *
 * INTERNAL: CPC Backpressure Test Register
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register can only be accessed using RSL/NCB, not the MCP/SCP cores.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_bp_test2
{
    uint64_t u;
    struct cavm_cpc_bp_test2_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_58_63        : 6;
        uint64_t enable                : 6;  /**< [ 57: 52](R/W) Enable test mode. For diagnostic use only.
                                                                 Internal:
                                                                 Once a bit is set, random backpressure is generated
                                                                 at the corresponding point to allow for more frequent backpressure.
                                                                 See CPC_BP_TEST2_ENABLE_S for field descriptions. */
        uint64_t reserved_36_51        : 16;
        uint64_t bp_cfg                : 12; /**< [ 35: 24](R/W) Backpressure weight. For diagnostic use only.
                                                                 Internal:
                                                                 There are 2 backpressure configuration bits per enable, with the two bits
                                                                 defined as 0x0=100% of the time, 0x1=75% of the time, 0x2=50% of the time,
                                                                 0x3=25% of the time.
                                                                 See CPC_BP_TEST2_BP_CFG_S for field descriptions. */
        uint64_t reserved_12_23        : 12;
        uint64_t lfsr_freq             : 12; /**< [ 11:  0](R/W) Test LFSR update frequency in coprocessor-clocks minus one. */
#else /* Word 0 - Little Endian */
        uint64_t lfsr_freq             : 12; /**< [ 11:  0](R/W) Test LFSR update frequency in coprocessor-clocks minus one. */
        uint64_t reserved_12_23        : 12;
        uint64_t bp_cfg                : 12; /**< [ 35: 24](R/W) Backpressure weight. For diagnostic use only.
                                                                 Internal:
                                                                 There are 2 backpressure configuration bits per enable, with the two bits
                                                                 defined as 0x0=100% of the time, 0x1=75% of the time, 0x2=50% of the time,
                                                                 0x3=25% of the time.
                                                                 See CPC_BP_TEST2_BP_CFG_S for field descriptions. */
        uint64_t reserved_36_51        : 16;
        uint64_t enable                : 6;  /**< [ 57: 52](R/W) Enable test mode. For diagnostic use only.
                                                                 Internal:
                                                                 Once a bit is set, random backpressure is generated
                                                                 at the corresponding point to allow for more frequent backpressure.
                                                                 See CPC_BP_TEST2_ENABLE_S for field descriptions. */
        uint64_t reserved_58_63        : 6;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_bp_test2_s cn; */
};
typedef union cavm_cpc_bp_test2 cavm_cpc_bp_test2_t;

#define CAVM_CPC_BP_TEST2 CAVM_CPC_BP_TEST2_FUNC()
static inline uint64_t CAVM_CPC_BP_TEST2_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_BP_TEST2_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000190ll;
    __cavm_csr_fatal("CPC_BP_TEST2", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_BP_TEST2 cavm_cpc_bp_test2_t
#define bustype_CAVM_CPC_BP_TEST2 CSR_TYPE_NCB
#define basename_CAVM_CPC_BP_TEST2 "CPC_BP_TEST2"
#define device_bar_CAVM_CPC_BP_TEST2 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_BP_TEST2 0
#define arguments_CAVM_CPC_BP_TEST2 -1,-1,-1,-1

/**
 * Register (NCB32b) cpc_clken
 *
 * CPC Clock Enable Register
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_clken
{
    uint32_t u;
    struct cavm_cpc_clken_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_2_31         : 30;
        uint32_t force_ncbi_clken      : 1;  /**< [  1:  1](R/W) Force the NCBI conditional clocks on. For diagnostic use only. */
        uint32_t clken                 : 1;  /**< [  0:  0](R/W) Force the conditional clocking within CPC to be always on. For diagnostic use only. */
#else /* Word 0 - Little Endian */
        uint32_t clken                 : 1;  /**< [  0:  0](R/W) Force the conditional clocking within CPC to be always on. For diagnostic use only. */
        uint32_t force_ncbi_clken      : 1;  /**< [  1:  1](R/W) Force the NCBI conditional clocks on. For diagnostic use only. */
        uint32_t reserved_2_31         : 30;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_clken_s cn; */
};
typedef union cavm_cpc_clken cavm_cpc_clken_t;

#define CAVM_CPC_CLKEN CAVM_CPC_CLKEN_FUNC()
static inline uint64_t CAVM_CPC_CLKEN_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_CLKEN_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000118ll;
    __cavm_csr_fatal("CPC_CLKEN", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_CLKEN cavm_cpc_clken_t
#define bustype_CAVM_CPC_CLKEN CSR_TYPE_NCB32b
#define basename_CAVM_CPC_CLKEN "CPC_CLKEN"
#define device_bar_CAVM_CPC_CLKEN 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_CLKEN 0
#define arguments_CAVM_CPC_CLKEN -1,-1,-1,-1

/**
 * Register (NCB32b) cpc_const
 *
 * CPC Constants Register
 * This register is reset on chip reset.
 */
union cavm_cpc_const
{
    uint32_t u;
    struct cavm_cpc_const_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_16_31        : 16;
        uint32_t mem_regions           : 8;  /**< [ 15:  8](RO) Indicates number of 16KB memory regions in the CPC RAM.
                                                                 Internal:
                                                                 Needs to change if RAM size changes. */
        uint32_t cores                 : 8;  /**< [  7:  0](RO) Indicates number of XCP cores within CPC. For function of each core see CPC_XCP_MAP_E. */
#else /* Word 0 - Little Endian */
        uint32_t cores                 : 8;  /**< [  7:  0](RO) Indicates number of XCP cores within CPC. For function of each core see CPC_XCP_MAP_E. */
        uint32_t mem_regions           : 8;  /**< [ 15:  8](RO) Indicates number of 16KB memory regions in the CPC RAM.
                                                                 Internal:
                                                                 Needs to change if RAM size changes. */
        uint32_t reserved_16_31        : 16;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_const_s cn; */
};
typedef union cavm_cpc_const cavm_cpc_const_t;

#define CAVM_CPC_CONST CAVM_CPC_CONST_FUNC()
static inline uint64_t CAVM_CPC_CONST_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_CONST_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000000ll;
    __cavm_csr_fatal("CPC_CONST", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_CONST cavm_cpc_const_t
#define bustype_CAVM_CPC_CONST CSR_TYPE_NCB32b
#define basename_CAVM_CPC_CONST "CPC_CONST"
#define device_bar_CAVM_CPC_CONST 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_CONST 0
#define arguments_CAVM_CPC_CONST -1,-1,-1,-1

/**
 * Register (NCB) cpc_csclk_active_pc
 *
 * CPC Conditional Coprocessor Clock Counter Register
 * This register counts conditional clocks for power management.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_csclk_active_pc
{
    uint64_t u;
    struct cavm_cpc_csclk_active_pc_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) Count of conditional coprocessor-clock cycles since reset. */
#else /* Word 0 - Little Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) Count of conditional coprocessor-clock cycles since reset. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_csclk_active_pc_s cn; */
};
typedef union cavm_cpc_csclk_active_pc cavm_cpc_csclk_active_pc_t;

#define CAVM_CPC_CSCLK_ACTIVE_PC CAVM_CPC_CSCLK_ACTIVE_PC_FUNC()
static inline uint64_t CAVM_CPC_CSCLK_ACTIVE_PC_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_CSCLK_ACTIVE_PC_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000010ll;
    __cavm_csr_fatal("CPC_CSCLK_ACTIVE_PC", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_CSCLK_ACTIVE_PC cavm_cpc_csclk_active_pc_t
#define bustype_CAVM_CPC_CSCLK_ACTIVE_PC CSR_TYPE_NCB
#define basename_CAVM_CPC_CSCLK_ACTIVE_PC "CPC_CSCLK_ACTIVE_PC"
#define device_bar_CAVM_CPC_CSCLK_ACTIVE_PC 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_CSCLK_ACTIVE_PC 0
#define arguments_CAVM_CPC_CSCLK_ACTIVE_PC -1,-1,-1,-1

/**
 * Register (NCB32b) cpc_eco
 *
 * INTERNAL: CPC ECO Register
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_eco
{
    uint32_t u;
    struct cavm_cpc_eco_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t eco_rw                : 32; /**< [ 31:  0](R/W) Reserved for ECO usage. */
#else /* Word 0 - Little Endian */
        uint32_t eco_rw                : 32; /**< [ 31:  0](R/W) Reserved for ECO usage. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_eco_s cn; */
};
typedef union cavm_cpc_eco cavm_cpc_eco_t;

#define CAVM_CPC_ECO CAVM_CPC_ECO_FUNC()
static inline uint64_t CAVM_CPC_ECO_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_ECO_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000100ll;
    __cavm_csr_fatal("CPC_ECO", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_ECO cavm_cpc_eco_t
#define bustype_CAVM_CPC_ECO CSR_TYPE_NCB32b
#define basename_CAVM_CPC_ECO "CPC_ECO"
#define device_bar_CAVM_CPC_ECO 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_ECO 0
#define arguments_CAVM_CPC_ECO -1,-1,-1,-1

/**
 * Register (NCB32b) cpc_gib_loop_req
 *
 * INTERNAL: CPC GIA/GIB Loopback Request Register
 *
 * This register is used for full chip diagnostics.
 *
 * Software loads a GIB device ID (as enumerated by PCC_DEV_CON_E) into [STREAM], then sets [GO].
 * CPC will send the stream ID over the GIA bus. If/when it hits a GIB slave device that can send
 * the specified stream ID, that slave will respond on the GIB bus, and the response information
 * is
 * loaded into CPC_GIB_LOOP_RESP0 and CPC_GIB_LOOP_RESP1, and CPC_GIB_LOOP_RESP0[RESP_DONE] is
 * set.
 *
 * If no devices decode the given [STREAM], CPC_GIB_LOOP_RESP0[RESP_DONE] is never
 * set. Software must time out this case itself.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_gib_loop_req
{
    uint32_t u;
    struct cavm_cpc_gib_loop_req_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t go                    : 1;  /**< [ 31: 31](WO) Write one to initiate a GIA-to-GIB request, after writing a one software must
                                                                 immediately write a zero to clear. Must not initiate another request until
                                                                 CPC_GIB_LOOP_RESP0[RESP_DONE] is set, or 1 msec has passed. */
        uint32_t reserved_22_30        : 9;
        uint32_t stream                : 22; /**< [ 21:  0](R/W) The stream ID to request on GIA.  Enumerated by PCC_DEV_CON_E. */
#else /* Word 0 - Little Endian */
        uint32_t stream                : 22; /**< [ 21:  0](R/W) The stream ID to request on GIA.  Enumerated by PCC_DEV_CON_E. */
        uint32_t reserved_22_30        : 9;
        uint32_t go                    : 1;  /**< [ 31: 31](WO) Write one to initiate a GIA-to-GIB request, after writing a one software must
                                                                 immediately write a zero to clear. Must not initiate another request until
                                                                 CPC_GIB_LOOP_RESP0[RESP_DONE] is set, or 1 msec has passed. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_gib_loop_req_s cn; */
};
typedef union cavm_cpc_gib_loop_req cavm_cpc_gib_loop_req_t;

#define CAVM_CPC_GIB_LOOP_REQ CAVM_CPC_GIB_LOOP_REQ_FUNC()
static inline uint64_t CAVM_CPC_GIB_LOOP_REQ_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_GIB_LOOP_REQ_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000030ll;
    __cavm_csr_fatal("CPC_GIB_LOOP_REQ", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_GIB_LOOP_REQ cavm_cpc_gib_loop_req_t
#define bustype_CAVM_CPC_GIB_LOOP_REQ CSR_TYPE_NCB32b
#define basename_CAVM_CPC_GIB_LOOP_REQ "CPC_GIB_LOOP_REQ"
#define device_bar_CAVM_CPC_GIB_LOOP_REQ 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_GIB_LOOP_REQ 0
#define arguments_CAVM_CPC_GIB_LOOP_REQ -1,-1,-1,-1

/**
 * Register (NCB) cpc_gib_loop_resp0
 *
 * INTERNAL: CPC GIA/GIB Loopback Response 0 Register
 *
 * See CPC_GIB_LOOP_REQ.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_gib_loop_resp0
{
    uint64_t u;
    struct cavm_cpc_gib_loop_resp0_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_53_63        : 11;
        uint64_t addr                  : 51; /**< [ 52:  2](RO/H) GIB message address \<52:2\>. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with
                                                                 one, and is clear. */
        uint64_t reserved_1            : 1;
        uint64_t resp_done             : 1;  /**< [  0:  0](R/W1C/H) Response is done bit. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
#else /* Word 0 - Little Endian */
        uint64_t resp_done             : 1;  /**< [  0:  0](R/W1C/H) Response is done bit. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
        uint64_t reserved_1            : 1;
        uint64_t addr                  : 51; /**< [ 52:  2](RO/H) GIB message address \<52:2\>. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with
                                                                 one, and is clear. */
        uint64_t reserved_53_63        : 11;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_gib_loop_resp0_s cn; */
};
typedef union cavm_cpc_gib_loop_resp0 cavm_cpc_gib_loop_resp0_t;

#define CAVM_CPC_GIB_LOOP_RESP0 CAVM_CPC_GIB_LOOP_RESP0_FUNC()
static inline uint64_t CAVM_CPC_GIB_LOOP_RESP0_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_GIB_LOOP_RESP0_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000020ll;
    __cavm_csr_fatal("CPC_GIB_LOOP_RESP0", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_GIB_LOOP_RESP0 cavm_cpc_gib_loop_resp0_t
#define bustype_CAVM_CPC_GIB_LOOP_RESP0 CSR_TYPE_NCB
#define basename_CAVM_CPC_GIB_LOOP_RESP0 "CPC_GIB_LOOP_RESP0"
#define device_bar_CAVM_CPC_GIB_LOOP_RESP0 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_GIB_LOOP_RESP0 0
#define arguments_CAVM_CPC_GIB_LOOP_RESP0 -1,-1,-1,-1

/**
 * Register (NCB) cpc_gib_loop_resp1
 *
 * INTERNAL: CPC GIA/GIB Loopback Response 1 Register
 *
 * See CPC_GIB_LOOP_REQ.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_gib_loop_resp1
{
    uint64_t u;
    struct cavm_cpc_gib_loop_resp1_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t stream                : 22; /**< [ 63: 42](RO/H) GIB response's stream ID. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
        uint64_t phys                  : 1;  /**< [ 41: 41](RO/H) GIB response's physical bit. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and
                                                                 is clear. */
        uint64_t node_rsvd             : 2;  /**< [ 40: 39](RO/H) Reserved. */
        uint64_t secure                : 1;  /**< [ 38: 38](RO/H) GIB response's secure bit. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
        uint64_t reserved_32_37        : 6;
        uint64_t data                  : 32; /**< [ 31:  0](RO/H) GIB response's MSI-X data. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
#else /* Word 0 - Little Endian */
        uint64_t data                  : 32; /**< [ 31:  0](RO/H) GIB response's MSI-X data. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
        uint64_t reserved_32_37        : 6;
        uint64_t secure                : 1;  /**< [ 38: 38](RO/H) GIB response's secure bit. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
        uint64_t node_rsvd             : 2;  /**< [ 40: 39](RO/H) Reserved. */
        uint64_t phys                  : 1;  /**< [ 41: 41](RO/H) GIB response's physical bit. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and
                                                                 is clear. */
        uint64_t stream                : 22; /**< [ 63: 42](RO/H) GIB response's stream ID. CPC clears when CPC_GIB_LOOP_REQ[GO] is written with one, and is clear. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_gib_loop_resp1_s cn; */
};
typedef union cavm_cpc_gib_loop_resp1 cavm_cpc_gib_loop_resp1_t;

#define CAVM_CPC_GIB_LOOP_RESP1 CAVM_CPC_GIB_LOOP_RESP1_FUNC()
static inline uint64_t CAVM_CPC_GIB_LOOP_RESP1_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_GIB_LOOP_RESP1_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000028ll;
    __cavm_csr_fatal("CPC_GIB_LOOP_RESP1", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_GIB_LOOP_RESP1 cavm_cpc_gib_loop_resp1_t
#define bustype_CAVM_CPC_GIB_LOOP_RESP1 CSR_TYPE_NCB
#define basename_CAVM_CPC_GIB_LOOP_RESP1 "CPC_GIB_LOOP_RESP1"
#define device_bar_CAVM_CPC_GIB_LOOP_RESP1 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_GIB_LOOP_RESP1 0
#define arguments_CAVM_CPC_GIB_LOOP_RESP1 -1,-1,-1,-1

/**
 * Register (NCB32b) cpc_permit
 *
 * CPC Register Permit Registers
 * This register is used to control CPC register permissions.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_permit
{
    uint32_t u;
    struct cavm_cpc_permit_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_4_31         : 28;
        uint32_t permitdis             : 4;  /**< [  3:  0](R/W) Access permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP, NCSI, JTAG) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP, NCSI, JTAG) nonsecure access. */
#else /* Word 0 - Little Endian */
        uint32_t permitdis             : 4;  /**< [  3:  0](R/W) Access permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP, NCSI, JTAG) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP, NCSI, JTAG) nonsecure access. */
        uint32_t reserved_4_31         : 28;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_permit_s cn; */
};
typedef union cavm_cpc_permit cavm_cpc_permit_t;

#define CAVM_CPC_PERMIT CAVM_CPC_PERMIT_FUNC()
static inline uint64_t CAVM_CPC_PERMIT_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_PERMIT_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000120ll;
    __cavm_csr_fatal("CPC_PERMIT", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_PERMIT cavm_cpc_permit_t
#define bustype_CAVM_CPC_PERMIT CSR_TYPE_NCB32b
#define basename_CAVM_CPC_PERMIT "CPC_PERMIT"
#define device_bar_CAVM_CPC_PERMIT 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_PERMIT 0
#define arguments_CAVM_CPC_PERMIT -1,-1,-1,-1

/**
 * Register (NCB) cpc_ram_mem#
 *
 * CPC RAM Memory Registers
 * These registers access the CPC RAM memory space. The size of the RAM is discoverable
 * with CPC_CONST[MEM_REGIONS].
 *
 * This register is only accessible to the requestor(s) permitted with CPC_RAM_PERMIT().
 *
 * This register is reset on chip reset.
 *
 * Internal:
 * If size changes, must also update CPC_CONST[MEM_REGIONS] and CPC_RAM_PERMIT().
 */
union cavm_cpc_ram_memx
{
    uint64_t u;
    struct cavm_cpc_ram_memx_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t dat                   : 64; /**< [ 63:  0](R/W) RAM data. */
#else /* Word 0 - Little Endian */
        uint64_t dat                   : 64; /**< [ 63:  0](R/W) RAM data. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_ram_memx_s cn; */
};
typedef union cavm_cpc_ram_memx cavm_cpc_ram_memx_t;

static inline uint64_t CAVM_CPC_RAM_MEMX(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_RAM_MEMX(unsigned long a)
{
    if (cavm_is_model(OCTEONTX_CN9XXX) && (a<=49151))
        return 0x86d000080000ll + 8ll * ((a) & 0xffff);
    __cavm_csr_fatal("CPC_RAM_MEMX", 1, a, 0, 0, 0);
}

#define typedef_CAVM_CPC_RAM_MEMX(a) cavm_cpc_ram_memx_t
#define bustype_CAVM_CPC_RAM_MEMX(a) CSR_TYPE_NCB
#define basename_CAVM_CPC_RAM_MEMX(a) "CPC_RAM_MEMX"
#define device_bar_CAVM_CPC_RAM_MEMX(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_RAM_MEMX(a) (a)
#define arguments_CAVM_CPC_RAM_MEMX(a) (a),-1,-1,-1

/**
 * Register (NCB32b) cpc_ram_permit#
 *
 * CPC RAM Permit Registers
 * These registers are used to control the read permissions of RAM space access permissions of
 * the MIPS and AP cores
 * The RAM is split into 24 secure regions.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_ram_permitx
{
    uint32_t u;
    struct cavm_cpc_ram_permitx_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t exedis                : 2;  /**< [ 31: 30](R/W) Execute permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access. */
        uint32_t reserved_20_29        : 10;
        uint32_t wrdis                 : 4;  /**< [ 19: 16](R/W) Write permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP) nonsecure access. */
        uint32_t reserved_4_15         : 12;
        uint32_t rddis                 : 4;  /**< [  3:  0](R/W) Read permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP) nonsecure access. */
#else /* Word 0 - Little Endian */
        uint32_t rddis                 : 4;  /**< [  3:  0](R/W) Read permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP) nonsecure access. */
        uint32_t reserved_4_15         : 12;
        uint32_t wrdis                 : 4;  /**< [ 19: 16](R/W) Write permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP) nonsecure access. */
        uint32_t reserved_20_29        : 10;
        uint32_t exedis                : 2;  /**< [ 31: 30](R/W) Execute permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_ram_permitx_s cn; */
};
typedef union cavm_cpc_ram_permitx cavm_cpc_ram_permitx_t;

static inline uint64_t CAVM_CPC_RAM_PERMITX(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_RAM_PERMITX(unsigned long a)
{
    if (cavm_is_model(OCTEONTX_CN9XXX) && (a<=23))
        return 0x86d000008000ll + 8ll * ((a) & 0x1f);
    __cavm_csr_fatal("CPC_RAM_PERMITX", 1, a, 0, 0, 0);
}

#define typedef_CAVM_CPC_RAM_PERMITX(a) cavm_cpc_ram_permitx_t
#define bustype_CAVM_CPC_RAM_PERMITX(a) CSR_TYPE_NCB32b
#define basename_CAVM_CPC_RAM_PERMITX(a) "CPC_RAM_PERMITX"
#define device_bar_CAVM_CPC_RAM_PERMITX(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_RAM_PERMITX(a) (a)
#define arguments_CAVM_CPC_RAM_PERMITX(a) (a),-1,-1,-1

/**
 * Register (NCB) cpc_rom_mem#
 *
 * CPC ROM Memory Registers
 * These registers access the CPC ROM memory space.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_BOOT_ROM_LIMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_rom_memx
{
    uint64_t u;
    struct cavm_cpc_rom_memx_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t dat                   : 64; /**< [ 63:  0](RO) ROM data. */
#else /* Word 0 - Little Endian */
        uint64_t dat                   : 64; /**< [ 63:  0](RO) ROM data. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_rom_memx_s cn; */
};
typedef union cavm_cpc_rom_memx cavm_cpc_rom_memx_t;

static inline uint64_t CAVM_CPC_ROM_MEMX(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_ROM_MEMX(unsigned long a)
{
    if (cavm_is_model(OCTEONTX_CN9XXX) && (a<=4095))
        return 0x86d000010000ll + 8ll * ((a) & 0xfff);
    __cavm_csr_fatal("CPC_ROM_MEMX", 1, a, 0, 0, 0);
}

#define typedef_CAVM_CPC_ROM_MEMX(a) cavm_cpc_rom_memx_t
#define bustype_CAVM_CPC_ROM_MEMX(a) CSR_TYPE_NCB
#define basename_CAVM_CPC_ROM_MEMX(a) "CPC_ROM_MEMX"
#define device_bar_CAVM_CPC_ROM_MEMX(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_ROM_MEMX(a) (a)
#define arguments_CAVM_CPC_ROM_MEMX(a) (a),-1,-1,-1

/**
 * Register (NCB32b) cpc_scp_boot_rom_limit
 *
 * CPC SCP Boot ROM Limit Register
 * This register contains the address limit in the internal boot ROM that SCP can access.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset & scp_reset
 */
union cavm_cpc_scp_boot_rom_limit
{
    uint32_t u;
    struct cavm_cpc_scp_boot_rom_limit_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_16_31        : 16;
        uint32_t addr                  : 14; /**< [ 15:  2](R/W) End of ROM address. This field specifies the first invalid address in ROM_MEM();
                                                                 access to a ROM_MEM() address at or above this address will return a "br -1"
                                                                 (branch-to-self) instruction opcode. Writes to this register which attempt to
                                                                 set an [ADDR] greater than the previous [ADDR] setting are ignored.
                                                                 Address is word aligned. */
        uint32_t reserved_0_1          : 2;
#else /* Word 0 - Little Endian */
        uint32_t reserved_0_1          : 2;
        uint32_t addr                  : 14; /**< [ 15:  2](R/W) End of ROM address. This field specifies the first invalid address in ROM_MEM();
                                                                 access to a ROM_MEM() address at or above this address will return a "br -1"
                                                                 (branch-to-self) instruction opcode. Writes to this register which attempt to
                                                                 set an [ADDR] greater than the previous [ADDR] setting are ignored.
                                                                 Address is word aligned. */
        uint32_t reserved_16_31        : 16;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_scp_boot_rom_limit_s cn; */
};
typedef union cavm_cpc_scp_boot_rom_limit cavm_cpc_scp_boot_rom_limit_t;

#define CAVM_CPC_SCP_BOOT_ROM_LIMIT CAVM_CPC_SCP_BOOT_ROM_LIMIT_FUNC()
static inline uint64_t CAVM_CPC_SCP_BOOT_ROM_LIMIT_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_SCP_BOOT_ROM_LIMIT_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000150ll;
    __cavm_csr_fatal("CPC_SCP_BOOT_ROM_LIMIT", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_SCP_BOOT_ROM_LIMIT cavm_cpc_scp_boot_rom_limit_t
#define bustype_CAVM_CPC_SCP_BOOT_ROM_LIMIT CSR_TYPE_NCB32b
#define basename_CAVM_CPC_SCP_BOOT_ROM_LIMIT "CPC_SCP_BOOT_ROM_LIMIT"
#define device_bar_CAVM_CPC_SCP_BOOT_ROM_LIMIT 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_SCP_BOOT_ROM_LIMIT 0
#define arguments_CAVM_CPC_SCP_BOOT_ROM_LIMIT -1,-1,-1,-1

/**
 * Register (NCB32b) cpc_timer100
 *
 * CPC Timer 100 MHz Register
 * This register contains the common 100 MHz timer register for the XCP cores.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_timer100
{
    uint32_t u;
    struct cavm_cpc_timer100_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t tmr                   : 32; /**< [ 31:  0](R/W/H) Free running count of 100 MHz clock cycles. */
#else /* Word 0 - Little Endian */
        uint32_t tmr                   : 32; /**< [ 31:  0](R/W/H) Free running count of 100 MHz clock cycles. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_timer100_s cn; */
};
typedef union cavm_cpc_timer100 cavm_cpc_timer100_t;

#define CAVM_CPC_TIMER100 CAVM_CPC_TIMER100_FUNC()
static inline uint64_t CAVM_CPC_TIMER100_FUNC(void) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_TIMER100_FUNC(void)
{
    if (cavm_is_model(OCTEONTX_CN9XXX))
        return 0x86d000000110ll;
    __cavm_csr_fatal("CPC_TIMER100", 0, 0, 0, 0, 0);
}

#define typedef_CAVM_CPC_TIMER100 cavm_cpc_timer100_t
#define bustype_CAVM_CPC_TIMER100 CSR_TYPE_NCB32b
#define basename_CAVM_CPC_TIMER100 "CPC_TIMER100"
#define device_bar_CAVM_CPC_TIMER100 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_TIMER100 0
#define arguments_CAVM_CPC_TIMER100 -1,-1,-1,-1

/**
 * Register (NCB32b) cpc_xcp#_permit
 *
 * CPC Register Permit Registers
 * These registers are used to control the XCP register permissions.
 *
 * This register is only accessible to the requestor(s) permitted with CPC_PERMIT.
 *
 * This register is reset on chip reset.
 */
union cavm_cpc_xcpx_permit
{
    uint32_t u;
    struct cavm_cpc_xcpx_permit_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint32_t reserved_4_31         : 28;
        uint32_t permitdis             : 4;  /**< [  3:  0](R/W) Access permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP) nonsecure access. */
#else /* Word 0 - Little Endian */
        uint32_t permitdis             : 4;  /**< [  3:  0](R/W) Access permission of each access group.
                                                                 _ \<0\> if set disallows SCP access.
                                                                 _ \<1\> if set disallows MCP access.
                                                                 _ \<2\> if set disallows non-MCP/SCP (e.g. AP) secure access.
                                                                 _ \<3\> if set disallows non-MCP/SCP (e.g. AP) nonsecure access. */
        uint32_t reserved_4_31         : 28;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_cpc_xcpx_permit_s cn; */
};
typedef union cavm_cpc_xcpx_permit cavm_cpc_xcpx_permit_t;

static inline uint64_t CAVM_CPC_XCPX_PERMIT(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_CPC_XCPX_PERMIT(unsigned long a)
{
    if (cavm_is_model(OCTEONTX_CN9XXX) && (a<=1))
        return 0x86d000000140ll + 8ll * ((a) & 0x1);
    __cavm_csr_fatal("CPC_XCPX_PERMIT", 1, a, 0, 0, 0);
}

#define typedef_CAVM_CPC_XCPX_PERMIT(a) cavm_cpc_xcpx_permit_t
#define bustype_CAVM_CPC_XCPX_PERMIT(a) CSR_TYPE_NCB32b
#define basename_CAVM_CPC_XCPX_PERMIT(a) "CPC_XCPX_PERMIT"
#define device_bar_CAVM_CPC_XCPX_PERMIT(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_CPC_XCPX_PERMIT(a) (a)
#define arguments_CAVM_CPC_XCPX_PERMIT(a) (a),-1,-1,-1

#endif /* __CAVM_CSRS_CPC_H__ */
