ibrary ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity Four_Bit_Adder is;
port (A0,A1,A2,A3, B0,B1,B2,B3, Cin: in std_logic; S0,S1,S2,S3,Cout: out std_logic);
end entity Four_Bit_Adder;
architecture Struct of  Four_Bit_Adder is;
begin
signal TB0,TB1,TB2,TB3,TCin01,TCin12,TCin23 std_logic;
  -- component instances
  XOR_11
  port map(A=>Cin,B=>B0,Y=>TB0);
  XOR_12
  port map(A=>Cin,B=>B1,Y=>TB1);
  XOR_13
  port map(A=>Cin,B=>B2,Y=>TB2);
  XNOR_11
  port map(A=>Cin,B=>B3,Y=>TB3);
  
  
  F0:Full_Adder
  port map(A=>A0,B=>TB0,Cin=>Cin,S=>S0,Cout=>TCin01);
  F1:Full_Adder
  port map(A=>A1,B=>TB1,Cin=>TCin01,S=>S1,Cout=>TCin12);
  F2:Full_Adder
  port map(A=>A2,B=>TB2,Cin=>TCin12,S=>S2,Cout=>TCin23);
  F3:Full_Adder
  port map(A=>A3,B=>TB3,Cin=>TCin23,S=>S3,Cout=>Cout);
  
  
  
  
  