

================================================================
== Synthesis Summary Report of 'merge_sort'
================================================================
+ General Information: 
    * Date:           Thu May 22 09:31:38 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        merge_sort
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |                 Modules                 | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    |                 & Loops                 | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ merge_sort                             |     -|  1.30|        -|       -|         -|        -|     -|        no|     -|   -|  899 (~0%)|  1111 (~0%)|    -|
    | o VITIS_LOOP_17_1                       |     -|  3.65|        -|       -|         -|        -|     -|        no|     -|   -|          -|           -|    -|
    |  + merge_sort_Pipeline_VITIS_LOOP_25_3  |     -|  2.25|       18|  90.000|         -|       18|     -|        no|     -|   -|   13 (~0%)|    60 (~0%)|    -|
    |   o VITIS_LOOP_25_3                     |     -|  3.65|       16|  80.000|         2|        1|    16|       yes|     -|   -|          -|           -|    -|
    |  o VITIS_LOOP_18_2                      |     -|  3.65|        -|       -|         -|        -|     -|        no|     -|   -|          -|           -|    -|
    |   + merge_sort_Pipeline_VITIS_LOOP_6_1  |     -|  1.30|        -|       -|         -|        -|     -|        no|     -|   -|  464 (~0%)|   410 (~0%)|    -|
    |    o VITIS_LOOP_6_1                     |    II|  3.65|        -|       -|         5|        2|     -|       yes|     -|   -|          -|           -|    -|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 4        |
| A_address1 | 4        |
| A_d0       | 32       |
| A_q0       | 32       |
| A_q1       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| + merge_sort                           | 0   |        |          |     |        |         |
|   i2_fu_153_p2                         | -   |        | i2       | add | fabric | 0       |
|   i3_fu_158_p2                         | -   |        | i3       | add | fabric | 0       |
|   add_ln18_fu_251_p2                   | -   |        | add_ln18 | add | fabric | 0       |
|  + merge_sort_Pipeline_VITIS_LOOP_25_3 | 0   |        |          |     |        |         |
|    add_ln25_fu_80_p2                   | -   |        | add_ln25 | add | fabric | 0       |
|  + merge_sort_Pipeline_VITIS_LOOP_6_1  | 0   |        |          |     |        |         |
|    f2_2_fu_300_p2                      | -   |        | f2_2     | add | fabric | 0       |
|    f1_2_fu_310_p2                      | -   |        | f1_2     | add | fabric | 0       |
|    add_ln6_fu_207_p2                   | -   |        | add_ln6  | add | fabric | 0       |
+----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + merge_sort | 0    | 0    |        |          |         |      |         |
|   temp_U     | -    | -    |        | temp     | ram_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

