--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Controlunit.twx Controlunit.ncd -o Controlunit.twr
Controlunit.pcf

Design file:              Controlunit.ncd
Physical constraint file: Controlunit.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   10.157(R)|   -0.480(R)|clk_BUFGP         |   0.000|
a<1>        |   10.313(R)|    0.191(R)|clk_BUFGP         |   0.000|
a<2>        |    9.964(R)|    0.465(R)|clk_BUFGP         |   0.000|
a<3>        |    9.982(R)|    0.102(R)|clk_BUFGP         |   0.000|
b<0>        |    9.251(R)|   -0.841(R)|clk_BUFGP         |   0.000|
b<1>        |    8.662(R)|   -0.616(R)|clk_BUFGP         |   0.000|
b<2>        |    9.604(R)|   -0.251(R)|clk_BUFGP         |   0.000|
b<3>        |   10.587(R)|    0.713(R)|clk_BUFGP         |   0.000|
sub         |    8.210(R)|   -0.965(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PD0<0>      |    6.995(R)|clk_BUFGP         |   0.000|
PD0<1>      |    6.732(R)|clk_BUFGP         |   0.000|
PD0<2>      |    6.536(R)|clk_BUFGP         |   0.000|
PD0<3>      |    6.952(R)|clk_BUFGP         |   0.000|
PD1<0>      |    6.467(R)|clk_BUFGP         |   0.000|
PD1<1>      |    6.470(R)|clk_BUFGP         |   0.000|
PD1<2>      |    6.469(R)|clk_BUFGP         |   0.000|
PD1<3>      |    6.472(R)|clk_BUFGP         |   0.000|
PD2<0>      |    7.166(R)|clk_BUFGP         |   0.000|
PD2<1>      |    7.272(R)|clk_BUFGP         |   0.000|
PD2<2>      |    7.187(R)|clk_BUFGP         |   0.000|
PD2<3>      |    7.177(R)|clk_BUFGP         |   0.000|
QD0<0>      |    7.422(R)|clk_BUFGP         |   0.000|
QD0<1>      |    6.468(R)|clk_BUFGP         |   0.000|
QD0<2>      |    6.513(R)|clk_BUFGP         |   0.000|
QD0<3>      |    6.461(R)|clk_BUFGP         |   0.000|
QD1<0>      |    6.781(R)|clk_BUFGP         |   0.000|
QD1<1>      |    6.939(R)|clk_BUFGP         |   0.000|
QD1<2>      |    7.005(R)|clk_BUFGP         |   0.000|
QD1<3>      |    6.938(R)|clk_BUFGP         |   0.000|
RD0<0>      |    6.518(R)|clk_BUFGP         |   0.000|
RD0<1>      |    6.934(R)|clk_BUFGP         |   0.000|
RD0<2>      |    6.518(R)|clk_BUFGP         |   0.000|
RD0<3>      |    6.466(R)|clk_BUFGP         |   0.000|
RD1<0>      |    7.217(R)|clk_BUFGP         |   0.000|
RD1<1>      |    7.250(R)|clk_BUFGP         |   0.000|
RD1<2>      |    7.159(R)|clk_BUFGP         |   0.000|
RD1<3>      |    7.022(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.443|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 23 14:38:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



