

================================================================
== Vitis HLS Report for 'max_pooling2d_1'
================================================================
* Date:           Fri Dec 22 01:03:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1032|  1032|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |     1030|     1030|         9|          2|          1|   512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln121 = br void" [../src/hls/cnn.cpp:121]   --->   Operation 12 'br' 'br_ln121' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten58 = phi i10 0, void, i10 %add_ln121, void %.reset7" [../src/hls/cnn.cpp:121]   --->   Operation 13 'phi' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i4 0, void, i4 %select_ln121_13, void %.reset7" [../src/hls/cnn.cpp:121]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void, i9 %select_ln124_12, void %.reset7" [../src/hls/cnn.cpp:124]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void, i4 %select_ln124_10, void %.reset7" [../src/hls/cnn.cpp:124]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void, i6 %add_ln127, void %.reset7" [../src/hls/cnn.cpp:127]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.93ns)   --->   "%add_ln121 = add i10 %indvar_flatten58, i10 1" [../src/hls/cnn.cpp:121]   --->   Operation 18 'add' 'add_ln121' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i" [../src/hls/cnn.cpp:121]   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_lshr_f9_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [../src/hls/cnn.cpp:121]   --->   Operation 20 'partselect' 'p_lshr_f9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [../src/hls/cnn.cpp:121]   --->   Operation 21 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl = or i6 %tmp_10, i6 8" [../src/hls/cnn.cpp:121]   --->   Operation 22 'or' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl" [../src/hls/cnn.cpp:121]   --->   Operation 23 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_36 = or i3 %empty, i3 1" [../src/hls/cnn.cpp:121]   --->   Operation 24 'or' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %empty_36" [../src/hls/cnn.cpp:124]   --->   Operation 25 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %ii, i32 1, i32 2" [../src/hls/cnn.cpp:124]   --->   Operation 26 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_lshr_f9_cast, i2 %p_lshr_f_cast" [../src/hls/cnn.cpp:121]   --->   Operation 27 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%add_ln136 = add i4 %i, i4 %ii" [../src/hls/cnn.cpp:136]   --->   Operation 28 'add' 'add_ln136' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_lshr_f9_cast, i4 %add_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%add_ln136_6 = add i4 %zext_ln124, i4 %ii" [../src/hls/cnn.cpp:136]   --->   Operation 30 'add' 'add_ln136_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i4 %add_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 31 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln136_7 = add i7 %zext_ln136, i7 %p_shl_cast" [../src/hls/cnn.cpp:136]   --->   Operation 32 'add' 'add_ln136_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%i_1 = add i4 %i, i4 2" [../src/hls/cnn.cpp:121]   --->   Operation 34 'add' 'i_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i10 %indvar_flatten58, i10 512" [../src/hls/cnn.cpp:121]   --->   Operation 35 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.reset7, void" [../src/hls/cnn.cpp:121]   --->   Operation 36 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln124 = icmp_eq  i9 %indvar_flatten, i9 128" [../src/hls/cnn.cpp:124]   --->   Operation 37 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.45ns)   --->   "%select_ln121 = select i1 %icmp_ln124, i4 0, i4 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 38 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_38 = trunc i4 %i_1" [../src/hls/cnn.cpp:121]   --->   Operation 39 'trunc' 'empty_38' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_lshr_f9_cast_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 1, i32 2" [../src/hls/cnn.cpp:121]   --->   Operation 40 'partselect' 'p_lshr_f9_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.26ns)   --->   "%select_ln121_8 = select i1 %icmp_ln124, i2 %p_lshr_f9_cast_mid1, i2 %p_lshr_f9_cast" [../src/hls/cnn.cpp:121]   --->   Operation 41 'select' 'select_ln121_8' <Predicate = (!icmp_ln121)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_38, i3 0" [../src/hls/cnn.cpp:121]   --->   Operation 42 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl_mid1 = or i6 %p_mid1, i6 8" [../src/hls/cnn.cpp:121]   --->   Operation 43 'or' 'p_shl_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_13)   --->   "%select_ln121_9 = select i1 %icmp_ln124, i6 %p_shl_mid1, i6 %p_shl" [../src/hls/cnn.cpp:121]   --->   Operation 44 'select' 'select_ln121_9' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_13)   --->   "%select_ln121_9_cast = zext i6 %select_ln121_9" [../src/hls/cnn.cpp:121]   --->   Operation 45 'zext' 'select_ln121_9_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_mid110 = or i3 %empty_38, i3 1" [../src/hls/cnn.cpp:121]   --->   Operation 46 'or' 'p_mid110' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_12)   --->   "%select_ln121_10 = select i1 %icmp_ln124, i3 %p_mid110, i3 %empty_36" [../src/hls/cnn.cpp:121]   --->   Operation 47 'select' 'select_ln121_10' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_12)   --->   "%zext_ln124_2 = zext i3 %select_ln121_10" [../src/hls/cnn.cpp:124]   --->   Operation 48 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%mul_mid = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_lshr_f9_cast_mid1, i2 0" [../src/hls/cnn.cpp:121]   --->   Operation 49 'bitconcatenate' 'mul_mid' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_8)   --->   "%tmp_16_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_lshr_f9_cast_mid1, i4 %i_1" [../src/hls/cnn.cpp:136]   --->   Operation 50 'bitconcatenate' 'tmp_16_mid' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_8)   --->   "%select_ln121_11 = select i1 %icmp_ln124, i6 %tmp_16_mid, i6 %tmp_s" [../src/hls/cnn.cpp:121]   --->   Operation 51 'select' 'select_ln121_11' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %p_shl_mid1, i32 3, i32 5" [../src/hls/cnn.cpp:136]   --->   Operation 52 'partselect' 'tmp_12' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_12, i3 %p_mid110" [../src/hls/cnn.cpp:136]   --->   Operation 53 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%zext_ln136_4 = zext i6 %tmp_13" [../src/hls/cnn.cpp:136]   --->   Operation 54 'zext' 'zext_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%select_ln121_12 = select i1 %icmp_ln124, i7 %zext_ln136_4, i7 %add_ln136_7" [../src/hls/cnn.cpp:121]   --->   Operation 55 'select' 'select_ln121_12' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln121)   --->   "%xor_ln121 = xor i1 %icmp_ln124, i1 1" [../src/hls/cnn.cpp:121]   --->   Operation 56 'xor' 'xor_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.87ns)   --->   "%icmp_ln127 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:127]   --->   Operation 57 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln121 = and i1 %icmp_ln127, i1 %xor_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 58 'and' 'and_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.45ns)   --->   "%select_ln121_13 = select i1 %icmp_ln124, i4 %i_1, i4 %i" [../src/hls/cnn.cpp:121]   --->   Operation 59 'select' 'select_ln121_13' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.86ns)   --->   "%ii_4 = add i4 %select_ln121, i4 2" [../src/hls/cnn.cpp:124]   --->   Operation 60 'add' 'ii_4' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_dup = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln121_13, i32 1, i32 2" [../src/hls/cnn.cpp:136]   --->   Operation 61 'partselect' 'tmp_dup' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %and_ln121, i1 %icmp_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 62 'or' 'or_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i6 0, i6 %iii" [../src/hls/cnn.cpp:124]   --->   Operation 63 'select' 'select_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%p_lshr_f_cast_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %ii_4, i32 1, i32 2" [../src/hls/cnn.cpp:124]   --->   Operation 64 'partselect' 'p_lshr_f_cast_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%mul_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln121_8, i2 %p_lshr_f_cast_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 65 'bitconcatenate' 'mul_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%select_ln121_14 = select i1 %icmp_ln124, i4 %mul_mid, i4 %mul" [../src/hls/cnn.cpp:121]   --->   Operation 66 'select' 'select_ln121_14' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%select_ln124_6 = select i1 %and_ln121, i4 %mul_mid1, i4 %select_ln121_14" [../src/hls/cnn.cpp:124]   --->   Operation 67 'select' 'select_ln124_6' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%add40_mid2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln124_6, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 68 'bitconcatenate' 'add40_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.86ns)   --->   "%add_ln136_8 = add i4 %select_ln121_13, i4 %ii_4" [../src/hls/cnn.cpp:136]   --->   Operation 69 'add' 'add_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.26ns)   --->   "%select_ln124_7 = select i1 %and_ln121, i2 %tmp_dup, i2 %select_ln121_8" [../src/hls/cnn.cpp:124]   --->   Operation 70 'select' 'select_ln124_7' <Predicate = (!icmp_ln121)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_8)   --->   "%tmp_16_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_dup, i4 %add_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 71 'bitconcatenate' 'tmp_16_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln124_8 = select i1 %and_ln121, i6 %tmp_16_mid1, i6 %select_ln121_11" [../src/hls/cnn.cpp:124]   --->   Operation 72 'select' 'select_ln124_8' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln136)   --->   "%shl_ln124 = shl i6 %select_ln124_8, i6 5" [../src/hls/cnn.cpp:124]   --->   Operation 73 'shl' 'shl_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_9)   --->   "%or_ln124_3 = or i6 %select_ln124_8, i6 1" [../src/hls/cnn.cpp:124]   --->   Operation 74 'or' 'or_ln124_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_9)   --->   "%shl_ln136_2_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i6.i5, i1 0, i6 %or_ln124_3, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 75 'bitconcatenate' 'shl_ln136_2_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln136_12 = add i4 %zext_ln124_2, i4 %ii_4" [../src/hls/cnn.cpp:136]   --->   Operation 76 'add' 'add_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln136_13)   --->   "%zext_ln136_5 = zext i4 %add_ln136_12" [../src/hls/cnn.cpp:136]   --->   Operation 77 'zext' 'zext_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln136_13 = add i7 %zext_ln136_5, i7 %select_ln121_9_cast" [../src/hls/cnn.cpp:136]   --->   Operation 78 'add' 'add_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln124_9 = select i1 %and_ln121, i7 %add_ln136_13, i7 %select_ln121_12" [../src/hls/cnn.cpp:124]   --->   Operation 79 'select' 'select_ln124_9' <Predicate = (!icmp_ln121)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.45ns)   --->   "%select_ln124_10 = select i1 %and_ln121, i4 %ii_4, i4 %select_ln121" [../src/hls/cnn.cpp:124]   --->   Operation 80 'select' 'select_ln124_10' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%iii_cast9 = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 81 'zext' 'iii_cast9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 82 'zext' 'iii_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.40ns) (out node of the LUT)   --->   "%or_ln136 = or i6 %shl_ln124, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 83 'or' 'or_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln136_8, i32 1, i32 3" [../src/hls/cnn.cpp:136]   --->   Operation 84 'partselect' 'tmp_14' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i_1, i32 1, i32 3" [../src/hls/cnn.cpp:136]   --->   Operation 85 'partselect' 'tmp_15' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln136, i32 1, i32 3" [../src/hls/cnn.cpp:136]   --->   Operation 86 'partselect' 'tmp_16' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%select_ln121_15 = select i1 %icmp_ln124, i3 %tmp_15, i3 %tmp_16" [../src/hls/cnn.cpp:121]   --->   Operation 87 'select' 'select_ln121_15' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln124_11 = select i1 %and_ln121, i3 %tmp_14, i3 %select_ln121_15" [../src/hls/cnn.cpp:124]   --->   Operation 88 'select' 'select_ln124_11' <Predicate = (!icmp_ln121)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i6, i2 %select_ln124_7, i3 %select_ln124_11, i6 %or_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 89 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln136_6 = zext i11 %tmp_17" [../src/hls/cnn.cpp:136]   --->   Operation 90 'zext' 'zext_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 91 'getelementptr' 'input_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 92 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_2 : Operation 93 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln136_9 = add i12 %shl_ln136_2_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 93 'add' 'add_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln136_7 = zext i12 %add_ln136_9" [../src/hls/cnn.cpp:136]   --->   Operation 94 'zext' 'zext_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 95 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.35ns)   --->   "%input_load_4 = load i12 %input_addr_4" [../src/hls/cnn.cpp:136]   --->   Operation 96 'load' 'input_load_4' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_2 : Operation 97 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln142 = add i9 %iii_cast9, i9 %add40_mid2" [../src/hls/cnn.cpp:142]   --->   Operation 97 'add' 'add_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.92ns)   --->   "%add_ln124_3 = add i9 %indvar_flatten, i9 1" [../src/hls/cnn.cpp:124]   --->   Operation 98 'add' 'add_ln124_3' <Predicate = (!icmp_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 99 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 99 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_3 : Operation 100 [2/2] (3.34ns)   --->   "%tmp_19 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 100 'fcmp' 'tmp_19' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/2] (1.35ns)   --->   "%input_load_4 = load i12 %input_addr_4" [../src/hls/cnn.cpp:136]   --->   Operation 101 'load' 'input_load_4' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_3 : Operation 102 [1/1] (0.88ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [../src/hls/cnn.cpp:127]   --->   Operation 102 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.45ns)   --->   "%select_ln124_12 = select i1 %icmp_ln124, i9 1, i9 %add_ln124_3" [../src/hls/cnn.cpp:124]   --->   Operation 103 'select' 'select_ln124_12' <Predicate = (!icmp_ln121)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %input_load" [../src/hls/cnn.cpp:136]   --->   Operation 104 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 105 'partselect' 'tmp_18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 106 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp_18, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 107 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%icmp_ln136_14 = icmp_eq  i23 %trunc_ln136, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 108 'icmp' 'icmp_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136_7 = or i1 %icmp_ln136_14, i1 %icmp_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 109 'or' 'or_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/2] (3.34ns)   --->   "%tmp_19 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 110 'fcmp' 'tmp_19' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%and_ln136 = and i1 %or_ln136_7, i1 %tmp_19" [../src/hls/cnn.cpp:136]   --->   Operation 111 'and' 'and_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %and_ln136, i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 112 'select' 'select_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [2/2] (3.34ns)   --->   "%tmp_22 = fcmp_ogt  i32 %input_load_4, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 113 'fcmp' 'tmp_22' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln136_3_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln124_9, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 114 'bitconcatenate' 'shl_ln136_3_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.89ns)   --->   "%add_ln124_2 = add i7 %select_ln124_9, i7 1" [../src/hls/cnn.cpp:124]   --->   Operation 115 'add' 'add_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln136_4_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln124_2, i5 0" [../src/hls/cnn.cpp:124]   --->   Operation 116 'bitconcatenate' 'shl_ln136_4_mid2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln136_7 = bitcast i32 %input_load_4" [../src/hls/cnn.cpp:136]   --->   Operation 117 'bitcast' 'bitcast_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_7, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 118 'partselect' 'tmp_20' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln136_7 = trunc i32 %bitcast_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 119 'trunc' 'trunc_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln136_8 = bitcast i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 120 'bitcast' 'bitcast_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_8, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 121 'partselect' 'tmp_21' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln136_8 = trunc i32 %bitcast_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 122 'trunc' 'trunc_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.85ns)   --->   "%icmp_ln136_15 = icmp_ne  i8 %tmp_20, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 123 'icmp' 'icmp_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%icmp_ln136_16 = icmp_eq  i23 %trunc_ln136_7, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 124 'icmp' 'icmp_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_8)   --->   "%or_ln136_8 = or i1 %icmp_ln136_16, i1 %icmp_ln136_15" [../src/hls/cnn.cpp:136]   --->   Operation 125 'or' 'or_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.85ns)   --->   "%icmp_ln136_17 = icmp_ne  i8 %tmp_21, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 126 'icmp' 'icmp_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%icmp_ln136_18 = icmp_eq  i23 %trunc_ln136_8, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 127 'icmp' 'icmp_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_8)   --->   "%or_ln136_9 = or i1 %icmp_ln136_18, i1 %icmp_ln136_17" [../src/hls/cnn.cpp:136]   --->   Operation 128 'or' 'or_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_8)   --->   "%and_ln136_7 = and i1 %or_ln136_8, i1 %or_ln136_9" [../src/hls/cnn.cpp:136]   --->   Operation 129 'and' 'and_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/2] (3.34ns)   --->   "%tmp_22 = fcmp_ogt  i32 %input_load_4, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 130 'fcmp' 'tmp_22' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_8 = and i1 %and_ln136_7, i1 %tmp_22" [../src/hls/cnn.cpp:136]   --->   Operation 131 'and' 'and_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_4 = select i1 %and_ln136_8, i32 %input_load_4, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 132 'select' 'select_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.96ns)   --->   "%add_ln136_10 = add i12 %shl_ln136_3_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 133 'add' 'add_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln136_8 = zext i12 %add_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 134 'zext' 'zext_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 135 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.35ns)   --->   "%input_load_5 = load i12 %input_addr_5" [../src/hls/cnn.cpp:136]   --->   Operation 136 'load' 'input_load_5' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_5 : Operation 137 [1/1] (0.96ns)   --->   "%add_ln136_11 = add i12 %shl_ln136_4_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 137 'add' 'add_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 138 [1/2] (1.35ns)   --->   "%input_load_5 = load i12 %input_addr_5" [../src/hls/cnn.cpp:136]   --->   Operation 138 'load' 'input_load_5' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_6 : Operation 139 [2/2] (3.34ns)   --->   "%tmp_25 = fcmp_ogt  i32 %input_load_5, i32 %select_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 139 'fcmp' 'tmp_25' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln136_9 = bitcast i32 %input_load_5" [../src/hls/cnn.cpp:136]   --->   Operation 140 'bitcast' 'bitcast_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_9, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 141 'partselect' 'tmp_23' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln136_9 = trunc i32 %bitcast_ln136_9" [../src/hls/cnn.cpp:136]   --->   Operation 142 'trunc' 'trunc_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln136_10 = bitcast i32 %select_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 143 'bitcast' 'bitcast_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_10, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 144 'partselect' 'tmp_24' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln136_10 = trunc i32 %bitcast_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 145 'trunc' 'trunc_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.85ns)   --->   "%icmp_ln136_19 = icmp_ne  i8 %tmp_23, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 146 'icmp' 'icmp_ln136_19' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.97ns)   --->   "%icmp_ln136_20 = icmp_eq  i23 %trunc_ln136_9, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 147 'icmp' 'icmp_ln136_20' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_10)   --->   "%or_ln136_10 = or i1 %icmp_ln136_20, i1 %icmp_ln136_19" [../src/hls/cnn.cpp:136]   --->   Operation 148 'or' 'or_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.85ns)   --->   "%icmp_ln136_21 = icmp_ne  i8 %tmp_24, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 149 'icmp' 'icmp_ln136_21' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.97ns)   --->   "%icmp_ln136_22 = icmp_eq  i23 %trunc_ln136_10, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 150 'icmp' 'icmp_ln136_22' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_10)   --->   "%or_ln136_11 = or i1 %icmp_ln136_22, i1 %icmp_ln136_21" [../src/hls/cnn.cpp:136]   --->   Operation 151 'or' 'or_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_10)   --->   "%and_ln136_9 = and i1 %or_ln136_10, i1 %or_ln136_11" [../src/hls/cnn.cpp:136]   --->   Operation 152 'and' 'and_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/2] (3.34ns)   --->   "%tmp_25 = fcmp_ogt  i32 %input_load_5, i32 %select_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 153 'fcmp' 'tmp_25' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_10 = and i1 %and_ln136_9, i1 %tmp_25" [../src/hls/cnn.cpp:136]   --->   Operation 154 'and' 'and_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_5 = select i1 %and_ln136_10, i32 %input_load_5, i32 %select_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 155 'select' 'select_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln136_9 = zext i12 %add_ln136_11" [../src/hls/cnn.cpp:136]   --->   Operation 156 'zext' 'zext_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_9" [../src/hls/cnn.cpp:136]   --->   Operation 157 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 158 [2/2] (1.35ns)   --->   "%input_load_6 = load i12 %input_addr_6" [../src/hls/cnn.cpp:136]   --->   Operation 158 'load' 'input_load_6' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 159 [1/2] (1.35ns)   --->   "%input_load_6 = load i12 %input_addr_6" [../src/hls/cnn.cpp:136]   --->   Operation 159 'load' 'input_load_6' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 160 [2/2] (3.34ns)   --->   "%tmp_28 = fcmp_ogt  i32 %input_load_6, i32 %select_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 160 'fcmp' 'tmp_28' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 162 'speclooptripcount' 'empty_37' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 163 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 164 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:127]   --->   Operation 166 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln136_11 = bitcast i32 %input_load_6" [../src/hls/cnn.cpp:136]   --->   Operation 167 'bitcast' 'bitcast_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_11, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 168 'partselect' 'tmp_26' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln136_11 = trunc i32 %bitcast_ln136_11" [../src/hls/cnn.cpp:136]   --->   Operation 169 'trunc' 'trunc_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln136_12 = bitcast i32 %select_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 170 'bitcast' 'bitcast_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_12, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 171 'partselect' 'tmp_27' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln136_12 = trunc i32 %bitcast_ln136_12" [../src/hls/cnn.cpp:136]   --->   Operation 172 'trunc' 'trunc_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.85ns)   --->   "%icmp_ln136_23 = icmp_ne  i8 %tmp_26, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 173 'icmp' 'icmp_ln136_23' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.97ns)   --->   "%icmp_ln136_24 = icmp_eq  i23 %trunc_ln136_11, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 174 'icmp' 'icmp_ln136_24' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_12)   --->   "%or_ln136_12 = or i1 %icmp_ln136_24, i1 %icmp_ln136_23" [../src/hls/cnn.cpp:136]   --->   Operation 175 'or' 'or_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.85ns)   --->   "%icmp_ln136_25 = icmp_ne  i8 %tmp_27, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 176 'icmp' 'icmp_ln136_25' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.97ns)   --->   "%icmp_ln136_26 = icmp_eq  i23 %trunc_ln136_12, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 177 'icmp' 'icmp_ln136_26' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_12)   --->   "%or_ln136_13 = or i1 %icmp_ln136_26, i1 %icmp_ln136_25" [../src/hls/cnn.cpp:136]   --->   Operation 178 'or' 'or_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_12)   --->   "%and_ln136_11 = and i1 %or_ln136_12, i1 %or_ln136_13" [../src/hls/cnn.cpp:136]   --->   Operation 179 'and' 'and_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/2] (3.34ns)   --->   "%tmp_28 = fcmp_ogt  i32 %input_load_6, i32 %select_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 180 'fcmp' 'tmp_28' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_12 = and i1 %and_ln136_11, i1 %tmp_28" [../src/hls/cnn.cpp:136]   --->   Operation 181 'and' 'and_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_6 = select i1 %and_ln136_12, i32 %input_load_6, i32 %select_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 182 'select' 'select_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i9 %add_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 183 'zext' 'zext_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 184 'getelementptr' 'output_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.35ns)   --->   "%store_ln142 = store i32 %select_ln136_6, i9 %output_addr" [../src/hls/cnn.cpp:142]   --->   Operation 185 'store' 'store_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [../src/hls/cnn.cpp:146]   --->   Operation 187 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln121            (br               ) [ 011111111110]
indvar_flatten58    (phi              ) [ 001000000000]
i                   (phi              ) [ 001000000000]
indvar_flatten      (phi              ) [ 001000000000]
ii                  (phi              ) [ 001000000000]
iii                 (phi              ) [ 001000000000]
add_ln121           (add              ) [ 011111111110]
empty               (trunc            ) [ 000000000000]
p_lshr_f9_cast      (partselect       ) [ 000000000000]
tmp_10              (bitconcatenate   ) [ 000000000000]
p_shl               (or               ) [ 000000000000]
p_shl_cast          (zext             ) [ 000000000000]
empty_36            (or               ) [ 000000000000]
zext_ln124          (zext             ) [ 000000000000]
p_lshr_f_cast       (partselect       ) [ 000000000000]
mul                 (bitconcatenate   ) [ 000000000000]
add_ln136           (add              ) [ 000000000000]
tmp_s               (bitconcatenate   ) [ 000000000000]
add_ln136_6         (add              ) [ 000000000000]
zext_ln136          (zext             ) [ 000000000000]
add_ln136_7         (add              ) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
i_1                 (add              ) [ 000000000000]
icmp_ln121          (icmp             ) [ 001111111110]
br_ln121            (br               ) [ 000000000000]
icmp_ln124          (icmp             ) [ 000100000000]
select_ln121        (select           ) [ 000000000000]
empty_38            (trunc            ) [ 000000000000]
p_lshr_f9_cast_mid1 (partselect       ) [ 000000000000]
select_ln121_8      (select           ) [ 000000000000]
p_mid1              (bitconcatenate   ) [ 000000000000]
p_shl_mid1          (or               ) [ 000000000000]
select_ln121_9      (select           ) [ 000000000000]
select_ln121_9_cast (zext             ) [ 000000000000]
p_mid110            (or               ) [ 000000000000]
select_ln121_10     (select           ) [ 000000000000]
zext_ln124_2        (zext             ) [ 000000000000]
mul_mid             (bitconcatenate   ) [ 000000000000]
tmp_16_mid          (bitconcatenate   ) [ 000000000000]
select_ln121_11     (select           ) [ 000000000000]
tmp_12              (partselect       ) [ 000000000000]
tmp_13              (bitconcatenate   ) [ 000000000000]
zext_ln136_4        (zext             ) [ 000000000000]
select_ln121_12     (select           ) [ 000000000000]
xor_ln121           (xor              ) [ 000000000000]
icmp_ln127          (icmp             ) [ 000000000000]
and_ln121           (and              ) [ 000000000000]
select_ln121_13     (select           ) [ 011111111110]
ii_4                (add              ) [ 000000000000]
tmp_dup             (partselect       ) [ 000000000000]
or_ln124            (or               ) [ 000000000000]
select_ln124        (select           ) [ 000100000000]
p_lshr_f_cast_mid1  (partselect       ) [ 000000000000]
mul_mid1            (bitconcatenate   ) [ 000000000000]
select_ln121_14     (select           ) [ 000000000000]
select_ln124_6      (select           ) [ 000000000000]
add40_mid2          (bitconcatenate   ) [ 000000000000]
add_ln136_8         (add              ) [ 000000000000]
select_ln124_7      (select           ) [ 000000000000]
tmp_16_mid1         (bitconcatenate   ) [ 000000000000]
select_ln124_8      (select           ) [ 000000000000]
shl_ln124           (shl              ) [ 000000000000]
or_ln124_3          (or               ) [ 000000000000]
shl_ln136_2_mid2    (bitconcatenate   ) [ 000000000000]
add_ln136_12        (add              ) [ 000000000000]
zext_ln136_5        (zext             ) [ 000000000000]
add_ln136_13        (add              ) [ 000000000000]
select_ln124_9      (select           ) [ 001111000000]
select_ln124_10     (select           ) [ 011111111110]
iii_cast9           (zext             ) [ 000000000000]
iii_cast            (zext             ) [ 001111000000]
or_ln136            (or               ) [ 000000000000]
tmp_14              (partselect       ) [ 000000000000]
tmp_15              (partselect       ) [ 000000000000]
tmp_16              (partselect       ) [ 000000000000]
select_ln121_15     (select           ) [ 000000000000]
select_ln124_11     (select           ) [ 000000000000]
tmp_17              (bitconcatenate   ) [ 000000000000]
zext_ln136_6        (zext             ) [ 000000000000]
input_addr          (getelementptr    ) [ 000100000000]
add_ln136_9         (add              ) [ 000000000000]
zext_ln136_7        (zext             ) [ 000000000000]
input_addr_4        (getelementptr    ) [ 000100000000]
add_ln142           (add              ) [ 001111111110]
add_ln124_3         (add              ) [ 000100000000]
input_load          (load             ) [ 001010000000]
input_load_4        (load             ) [ 001111000000]
add_ln127           (add              ) [ 011111111110]
select_ln124_12     (select           ) [ 011111111110]
bitcast_ln136       (bitcast          ) [ 000000000000]
tmp_18              (partselect       ) [ 000000000000]
trunc_ln136         (trunc            ) [ 000000000000]
icmp_ln136          (icmp             ) [ 000000000000]
icmp_ln136_14       (icmp             ) [ 000000000000]
or_ln136_7          (or               ) [ 000000000000]
tmp_19              (fcmp             ) [ 000000000000]
and_ln136           (and              ) [ 000000000000]
select_ln136        (select           ) [ 000101000000]
shl_ln136_3_mid2    (bitconcatenate   ) [ 000000000000]
add_ln124_2         (add              ) [ 000000000000]
shl_ln136_4_mid2    (bitconcatenate   ) [ 000000000000]
bitcast_ln136_7     (bitcast          ) [ 000000000000]
tmp_20              (partselect       ) [ 000000000000]
trunc_ln136_7       (trunc            ) [ 000000000000]
bitcast_ln136_8     (bitcast          ) [ 000000000000]
tmp_21              (partselect       ) [ 000000000000]
trunc_ln136_8       (trunc            ) [ 000000000000]
icmp_ln136_15       (icmp             ) [ 000000000000]
icmp_ln136_16       (icmp             ) [ 000000000000]
or_ln136_8          (or               ) [ 000000000000]
icmp_ln136_17       (icmp             ) [ 000000000000]
icmp_ln136_18       (icmp             ) [ 000000000000]
or_ln136_9          (or               ) [ 000000000000]
and_ln136_7         (and              ) [ 000000000000]
tmp_22              (fcmp             ) [ 000000000000]
and_ln136_8         (and              ) [ 000000000000]
select_ln136_4      (select           ) [ 001100110000]
add_ln136_10        (add              ) [ 000000000000]
zext_ln136_8        (zext             ) [ 000000000000]
input_addr_5        (getelementptr    ) [ 001000100000]
add_ln136_11        (add              ) [ 001100110000]
input_load_5        (load             ) [ 000100010000]
bitcast_ln136_9     (bitcast          ) [ 000000000000]
tmp_23              (partselect       ) [ 000000000000]
trunc_ln136_9       (trunc            ) [ 000000000000]
bitcast_ln136_10    (bitcast          ) [ 000000000000]
tmp_24              (partselect       ) [ 000000000000]
trunc_ln136_10      (trunc            ) [ 000000000000]
icmp_ln136_19       (icmp             ) [ 000000000000]
icmp_ln136_20       (icmp             ) [ 000000000000]
or_ln136_10         (or               ) [ 000000000000]
icmp_ln136_21       (icmp             ) [ 000000000000]
icmp_ln136_22       (icmp             ) [ 000000000000]
or_ln136_11         (or               ) [ 000000000000]
and_ln136_9         (and              ) [ 000000000000]
tmp_25              (fcmp             ) [ 000000000000]
and_ln136_10        (and              ) [ 000000000000]
select_ln136_5      (select           ) [ 001100001110]
zext_ln136_9        (zext             ) [ 000000000000]
input_addr_6        (getelementptr    ) [ 001000001000]
input_load_6        (load             ) [ 001100000110]
specloopname_ln0    (specloopname     ) [ 000000000000]
empty_37            (speclooptripcount) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
specloopname_ln127  (specloopname     ) [ 000000000000]
bitcast_ln136_11    (bitcast          ) [ 000000000000]
tmp_26              (partselect       ) [ 000000000000]
trunc_ln136_11      (trunc            ) [ 000000000000]
bitcast_ln136_12    (bitcast          ) [ 000000000000]
tmp_27              (partselect       ) [ 000000000000]
trunc_ln136_12      (trunc            ) [ 000000000000]
icmp_ln136_23       (icmp             ) [ 000000000000]
icmp_ln136_24       (icmp             ) [ 000000000000]
or_ln136_12         (or               ) [ 000000000000]
icmp_ln136_25       (icmp             ) [ 000000000000]
icmp_ln136_26       (icmp             ) [ 000000000000]
or_ln136_13         (or               ) [ 000000000000]
and_ln136_11        (and              ) [ 000000000000]
tmp_28              (fcmp             ) [ 000000000000]
and_ln136_12        (and              ) [ 000000000000]
select_ln136_6      (select           ) [ 000000000000]
zext_ln142          (zext             ) [ 000000000000]
output_addr         (getelementptr    ) [ 000000000000]
store_ln142         (store            ) [ 000000000000]
br_ln0              (br               ) [ 011111111110]
ret_ln146           (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="input_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
<pin id="121" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_4/2 input_load_5/5 input_load_6/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_addr_4_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_addr_5_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_addr_6_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="output_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln142_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/10 "/>
</bind>
</comp>

<comp id="160" class="1005" name="indvar_flatten58_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten58 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten58_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten58/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="indvar_flatten_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="1"/>
<pin id="184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="9" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="ii_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="ii_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="iii_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="1"/>
<pin id="206" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="iii_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="6" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/3 tmp_22/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/6 tmp_28/9 "/>
</bind>
</comp>

<comp id="226" class="1005" name="reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln121_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="empty_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_lshr_f9_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="3" slack="0"/>
<pin id="247" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f9_cast/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="empty_36_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln124_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_lshr_f_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="3" slack="0"/>
<pin id="285" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="0" index="2" bw="2" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln136_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln136_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_6/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln136_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln136_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="6" slack="0"/>
<pin id="325" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_7/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln121_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="10" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln124_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="9" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln121_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="empty_38_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_lshr_f9_cast_mid1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="0" index="3" bw="3" slack="0"/>
<pin id="363" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f9_cast_mid1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln121_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="0" index="2" bw="2" slack="0"/>
<pin id="372" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_8/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_mid1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_shl_mid1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln121_9_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_9/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln121_9_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln121_9_cast/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_mid110_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid110/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln121_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_10/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln124_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_2/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mul_mid_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_mid/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_16_mid_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_mid/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln121_11_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_11/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_12_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="0" index="2" bw="3" slack="0"/>
<pin id="448" dir="0" index="3" bw="4" slack="0"/>
<pin id="449" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_13_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="0" index="2" bw="3" slack="0"/>
<pin id="458" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln136_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_4/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln121_12_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="0"/>
<pin id="470" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_12/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln121_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln127_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="and_ln121_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln121_13_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="0" index="2" bw="4" slack="0"/>
<pin id="496" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_13/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ii_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_4/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_dup_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="0" index="3" bw="3" slack="0"/>
<pin id="511" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_dup/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln124_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln124_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_lshr_f_cast_mid1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="0" index="3" bw="3" slack="0"/>
<pin id="535" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast_mid1/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mul_mid1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="0" index="2" bw="2" slack="0"/>
<pin id="544" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_mid1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln121_14_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_14/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln124_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="0"/>
<pin id="559" dir="0" index="2" bw="4" slack="0"/>
<pin id="560" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_6/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add40_mid2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="0"/>
<pin id="566" dir="0" index="1" bw="4" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add40_mid2/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln136_8_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_8/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln124_7_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="0" index="2" bw="2" slack="0"/>
<pin id="582" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_7/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_16_mid1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_mid1/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln124_8_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="6" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="0"/>
<pin id="598" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_8/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln124_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln124/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="or_ln124_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124_3/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln136_2_mid2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="1" slack="0"/>
<pin id="619" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_2_mid2/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln136_12_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="0"/>
<pin id="627" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_12/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln136_5_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_5/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln136_13_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="0" index="1" bw="6" slack="0"/>
<pin id="637" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_13/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln124_9_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="0" index="2" bw="7" slack="0"/>
<pin id="644" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_9/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln124_10_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_10/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="iii_cast9_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast9/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="iii_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln136_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="0"/>
<pin id="667" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_14_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="0" index="3" bw="3" slack="0"/>
<pin id="675" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_15_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="0" index="1" bw="4" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="0" index="3" bw="3" slack="0"/>
<pin id="685" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_16_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="0"/>
<pin id="692" dir="0" index="1" bw="4" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="0" index="3" bw="3" slack="0"/>
<pin id="695" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln121_15_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="3" slack="0"/>
<pin id="703" dir="0" index="2" bw="3" slack="0"/>
<pin id="704" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_15/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="select_ln124_11_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="3" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_11/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_17_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="11" slack="0"/>
<pin id="718" dir="0" index="1" bw="2" slack="0"/>
<pin id="719" dir="0" index="2" bw="3" slack="0"/>
<pin id="720" dir="0" index="3" bw="6" slack="0"/>
<pin id="721" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln136_6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_6/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln136_9_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="12" slack="0"/>
<pin id="733" dir="0" index="1" bw="6" slack="0"/>
<pin id="734" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_9/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln136_7_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="12" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_7/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln142_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="0"/>
<pin id="744" dir="0" index="1" bw="9" slack="0"/>
<pin id="745" dir="1" index="2" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln124_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="9" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_3/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln127_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="1"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="select_ln124_12_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="0" index="2" bw="9" slack="1"/>
<pin id="763" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_12/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="bitcast_ln136_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_18_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="0" index="3" bw="6" slack="0"/>
<pin id="774" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln136_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="icmp_ln136_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln136_14_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="23" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_14/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="or_ln136_7_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_7/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="and_ln136_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="select_ln136_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="1"/>
<pin id="810" dir="0" index="2" bw="32" slack="0"/>
<pin id="811" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="shl_ln136_3_mid2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="0" index="1" bw="7" slack="3"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_3_mid2/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln124_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="3"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_2/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="shl_ln136_4_mid2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="0" index="1" bw="7" slack="0"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln136_4_mid2/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="bitcast_ln136_7_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="2"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_7/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_20_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="0" index="2" bw="6" slack="0"/>
<pin id="843" dir="0" index="3" bw="6" slack="0"/>
<pin id="844" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="trunc_ln136_7_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_7/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="bitcast_ln136_8_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_8/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_21_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="6" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln136_8_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_8/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln136_15_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_15/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="icmp_ln136_16_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="23" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_16/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="or_ln136_8_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_8/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="icmp_ln136_17_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_17/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln136_18_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="23" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_18/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="or_ln136_9_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_9/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="and_ln136_7_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_7/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="and_ln136_8_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_8/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln136_4_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="2"/>
<pin id="921" dir="0" index="2" bw="32" slack="1"/>
<pin id="922" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_4/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln136_10_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="12" slack="0"/>
<pin id="926" dir="0" index="1" bw="6" slack="3"/>
<pin id="927" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_10/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln136_8_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_8/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln136_11_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="0"/>
<pin id="936" dir="0" index="1" bw="6" slack="3"/>
<pin id="937" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_11/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="bitcast_ln136_9_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_9/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_23_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="6" slack="0"/>
<pin id="947" dir="0" index="3" bw="6" slack="0"/>
<pin id="948" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln136_9_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_9/7 "/>
</bind>
</comp>

<comp id="957" class="1004" name="bitcast_ln136_10_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="2"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_10/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_24_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="6" slack="0"/>
<pin id="964" dir="0" index="3" bw="6" slack="0"/>
<pin id="965" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="trunc_ln136_10_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_10/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln136_19_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_19/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="icmp_ln136_20_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="23" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_20/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="or_ln136_10_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_10/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln136_21_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_21/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln136_22_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="23" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_22/7 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="or_ln136_11_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_11/7 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="and_ln136_9_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_9/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="and_ln136_10_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_10/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="select_ln136_5_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="32" slack="1"/>
<pin id="1025" dir="0" index="2" bw="32" slack="2"/>
<pin id="1026" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_5/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln136_9_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="12" slack="2"/>
<pin id="1031" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_9/7 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="bitcast_ln136_11_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="2"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_11/10 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_26_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="32" slack="0"/>
<pin id="1039" dir="0" index="2" bw="6" slack="0"/>
<pin id="1040" dir="0" index="3" bw="6" slack="0"/>
<pin id="1041" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="trunc_ln136_11_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_11/10 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="bitcast_ln136_12_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="3"/>
<pin id="1052" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_12/10 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_27_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="0" index="2" bw="6" slack="0"/>
<pin id="1057" dir="0" index="3" bw="6" slack="0"/>
<pin id="1058" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="trunc_ln136_12_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="0"/>
<pin id="1065" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_12/10 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="icmp_ln136_23_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_23/10 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="icmp_ln136_24_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="23" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_24/10 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="or_ln136_12_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_12/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="icmp_ln136_25_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_25/10 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="icmp_ln136_26_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="23" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_26/10 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="or_ln136_13_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_13/10 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="and_ln136_11_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_11/10 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="and_ln136_12_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_12/10 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln136_6_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="2"/>
<pin id="1118" dir="0" index="2" bw="32" slack="3"/>
<pin id="1119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_6/10 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="zext_ln142_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="9" slack="8"/>
<pin id="1124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/10 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="add_ln121_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="0"/>
<pin id="1128" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="icmp_ln121_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="1"/>
<pin id="1133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="icmp_ln124_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="select_ln121_13_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="4" slack="0"/>
<pin id="1142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln121_13 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="select_ln124_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="6" slack="1"/>
<pin id="1147" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="select_ln124_9_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="7" slack="3"/>
<pin id="1152" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="select_ln124_9 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="select_ln124_10_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="4" slack="0"/>
<pin id="1158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln124_10 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="iii_cast_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="12" slack="3"/>
<pin id="1163" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="iii_cast "/>
</bind>
</comp>

<comp id="1167" class="1005" name="input_addr_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="12" slack="1"/>
<pin id="1169" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1172" class="1005" name="input_addr_4_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="12" slack="1"/>
<pin id="1174" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="add_ln142_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="9" slack="8"/>
<pin id="1179" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="add_ln142 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="add_ln124_3_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="9" slack="1"/>
<pin id="1184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_3 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="input_load_4_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_4 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="add_ln127_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="6" slack="1"/>
<pin id="1196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="select_ln124_12_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="9" slack="1"/>
<pin id="1201" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124_12 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="select_ln136_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="select_ln136_4_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136_4 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="input_addr_5_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="12" slack="1"/>
<pin id="1220" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="add_ln136_11_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="12" slack="2"/>
<pin id="1225" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln136_11 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="select_ln136_5_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="2"/>
<pin id="1230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln136_5 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="input_addr_6_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="12" slack="1"/>
<pin id="1237" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="input_load_6_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="74" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="74" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="113" pin="7"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="78" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="113" pin="7"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="113" pin="7"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="164" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="175" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="175" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="238" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="238" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="197" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="242" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="280" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="175" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="197" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="242" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="276" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="197" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="266" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="175" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="164" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="186" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="6" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="197" pin="4"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="328" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="328" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="16" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="373"><net_src comp="340" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="358" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="242" pin="4"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="354" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="340" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="260" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="354" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="340" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="270" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="358" pin="4"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="358" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="328" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="340" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="428" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="304" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="384" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="50" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="52" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="459"><net_src comp="20" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="444" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="402" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="340" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="322" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="340" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="208" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="474" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="340" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="328" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="175" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="346" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="14" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="492" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="16" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="486" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="340" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="10" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="208" pin="4"/><net_sink comp="522" pin=2"/></net>

<net id="536"><net_src comp="14" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="500" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="16" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="18" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="545"><net_src comp="28" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="368" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="530" pin="4"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="340" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="420" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="290" pin="3"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="486" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="540" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="548" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="58" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="556" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="60" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="492" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="500" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="486" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="506" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="368" pin="3"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="30" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="506" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="572" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="486" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="586" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="436" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="62" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="594" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="64" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="68" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="608" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="60" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="628"><net_src comp="416" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="500" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="398" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="486" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="466" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="653"><net_src comp="486" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="500" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="346" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="522" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="522" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="602" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="522" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="70" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="572" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="16" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="50" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="686"><net_src comp="70" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="328" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="16" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="50" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="696"><net_src comp="70" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="298" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="16" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="50" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="705"><net_src comp="340" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="680" pin="4"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="690" pin="4"/><net_sink comp="700" pin=2"/></net>

<net id="713"><net_src comp="486" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="670" pin="4"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="700" pin="3"/><net_sink comp="708" pin=2"/></net>

<net id="722"><net_src comp="72" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="578" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="708" pin="3"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="664" pin="2"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="716" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="735"><net_src comp="614" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="660" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="746"><net_src comp="656" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="564" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="186" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="76" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="64" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="76" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="226" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="775"><net_src comp="80" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="82" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="84" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="782"><net_src comp="765" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="769" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="86" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="779" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="88" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="783" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="215" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="226" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="78" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="815"><net_src comp="807" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="821"><net_src comp="90" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="60" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="92" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="90" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="823" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="60" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="845"><net_src comp="80" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="836" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="82" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="848"><net_src comp="84" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="852"><net_src comp="836" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="862"><net_src comp="80" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="853" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="82" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="84" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="869"><net_src comp="853" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="839" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="86" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="849" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="88" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="870" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="856" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="86" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="866" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="88" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="888" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="882" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="215" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="912" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="928"><net_src comp="816" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="924" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="938"><net_src comp="828" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="226" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="949"><net_src comp="80" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="82" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="84" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="956"><net_src comp="939" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="966"><net_src comp="80" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="957" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="82" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="84" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="973"><net_src comp="957" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="943" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="86" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="953" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="88" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="980" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="974" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="960" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="86" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="970" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="88" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="992" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="986" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="221" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="226" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1029" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1042"><net_src comp="80" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="1033" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1044"><net_src comp="82" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1045"><net_src comp="84" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1049"><net_src comp="1033" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1059"><net_src comp="80" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1061"><net_src comp="82" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1062"><net_src comp="84" pin="0"/><net_sink comp="1053" pin=3"/></net>

<net id="1066"><net_src comp="1050" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1036" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="86" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1046" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="88" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1067" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1053" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="86" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1063" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="88" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1085" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1079" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="221" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1115" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="1125"><net_src comp="1122" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="1129"><net_src comp="232" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1134"><net_src comp="334" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="340" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1143"><net_src comp="492" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1148"><net_src comp="522" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1153"><net_src comp="640" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1159"><net_src comp="648" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1164"><net_src comp="660" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1170"><net_src comp="106" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="1175"><net_src comp="123" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1180"><net_src comp="742" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1185"><net_src comp="748" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="1190"><net_src comp="113" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1193"><net_src comp="1187" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1197"><net_src comp="754" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1202"><net_src comp="759" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1207"><net_src comp="807" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1210"><net_src comp="1204" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="1214"><net_src comp="918" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="1022" pin=2"/></net>

<net id="1221"><net_src comp="131" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="1226"><net_src comp="934" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1231"><net_src comp="1022" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1234"><net_src comp="1228" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1238"><net_src comp="139" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1243"><net_src comp="113" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="1115" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: max_pooling2d.1 : input_r | {2 3 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		add_ln121 : 1
		empty : 1
		p_lshr_f9_cast : 1
		tmp_10 : 2
		p_shl : 3
		p_shl_cast : 3
		empty_36 : 2
		zext_ln124 : 2
		p_lshr_f_cast : 1
		mul : 2
		add_ln136 : 1
		tmp_s : 2
		add_ln136_6 : 3
		zext_ln136 : 4
		add_ln136_7 : 5
		i_1 : 1
		icmp_ln121 : 1
		br_ln121 : 2
		icmp_ln124 : 1
		select_ln121 : 2
		empty_38 : 2
		p_lshr_f9_cast_mid1 : 2
		select_ln121_8 : 3
		p_mid1 : 3
		p_shl_mid1 : 4
		select_ln121_9 : 4
		select_ln121_9_cast : 5
		p_mid110 : 3
		select_ln121_10 : 3
		zext_ln124_2 : 4
		mul_mid : 3
		tmp_16_mid : 3
		select_ln121_11 : 4
		tmp_12 : 4
		tmp_13 : 5
		zext_ln136_4 : 6
		select_ln121_12 : 7
		xor_ln121 : 2
		icmp_ln127 : 1
		and_ln121 : 2
		select_ln121_13 : 2
		ii_4 : 3
		tmp_dup : 3
		or_ln124 : 2
		select_ln124 : 2
		p_lshr_f_cast_mid1 : 4
		mul_mid1 : 5
		select_ln121_14 : 4
		select_ln124_6 : 6
		add40_mid2 : 7
		add_ln136_8 : 4
		select_ln124_7 : 4
		tmp_16_mid1 : 5
		select_ln124_8 : 6
		shl_ln124 : 7
		or_ln124_3 : 7
		shl_ln136_2_mid2 : 7
		add_ln136_12 : 5
		zext_ln136_5 : 6
		add_ln136_13 : 7
		select_ln124_9 : 8
		select_ln124_10 : 2
		iii_cast9 : 3
		iii_cast : 3
		or_ln136 : 7
		tmp_14 : 5
		tmp_15 : 2
		tmp_16 : 2
		select_ln121_15 : 3
		select_ln124_11 : 6
		tmp_17 : 7
		zext_ln136_6 : 8
		input_addr : 9
		input_load : 10
		add_ln136_9 : 8
		zext_ln136_7 : 9
		input_addr_4 : 10
		input_load_4 : 11
		add_ln142 : 8
		add_ln124_3 : 1
	State 3
		tmp_19 : 1
	State 4
		tmp_18 : 1
		trunc_ln136 : 1
		icmp_ln136 : 2
		icmp_ln136_14 : 2
		or_ln136_7 : 3
		and_ln136 : 3
		select_ln136 : 3
		tmp_22 : 4
	State 5
		shl_ln136_4_mid2 : 1
		tmp_20 : 1
		trunc_ln136_7 : 1
		tmp_21 : 1
		trunc_ln136_8 : 1
		icmp_ln136_15 : 2
		icmp_ln136_16 : 2
		or_ln136_8 : 3
		icmp_ln136_17 : 2
		icmp_ln136_18 : 2
		or_ln136_9 : 3
		and_ln136_7 : 3
		and_ln136_8 : 3
		select_ln136_4 : 3
		add_ln136_10 : 1
		zext_ln136_8 : 2
		input_addr_5 : 3
		input_load_5 : 4
		add_ln136_11 : 2
	State 6
		tmp_25 : 1
	State 7
		tmp_23 : 1
		trunc_ln136_9 : 1
		tmp_24 : 1
		trunc_ln136_10 : 1
		icmp_ln136_19 : 2
		icmp_ln136_20 : 2
		or_ln136_10 : 3
		icmp_ln136_21 : 2
		icmp_ln136_22 : 2
		or_ln136_11 : 3
		and_ln136_9 : 3
		and_ln136_10 : 3
		select_ln136_5 : 3
		input_addr_6 : 1
		input_load_6 : 2
	State 8
	State 9
	State 10
		tmp_26 : 1
		trunc_ln136_11 : 1
		tmp_27 : 1
		trunc_ln136_12 : 1
		icmp_ln136_23 : 2
		icmp_ln136_24 : 2
		or_ln136_12 : 3
		icmp_ln136_25 : 2
		icmp_ln136_26 : 2
		or_ln136_13 : 3
		and_ln136_11 : 3
		and_ln136_12 : 3
		select_ln136_6 : 3
		output_addr : 1
		store_ln142 : 4
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln121_fu_232      |    0    |    17   |
|          |      add_ln136_fu_298      |    0    |    12   |
|          |     add_ln136_6_fu_312     |    0    |    12   |
|          |     add_ln136_7_fu_322     |    0    |    13   |
|          |         i_1_fu_328         |    0    |    12   |
|          |         ii_4_fu_500        |    0    |    12   |
|          |     add_ln136_8_fu_572     |    0    |    12   |
|    add   |     add_ln136_12_fu_624    |    0    |    12   |
|          |     add_ln136_13_fu_634    |    0    |    13   |
|          |     add_ln136_9_fu_731     |    0    |    19   |
|          |      add_ln142_fu_742      |    0    |    16   |
|          |     add_ln124_3_fu_748     |    0    |    16   |
|          |      add_ln127_fu_754      |    0    |    13   |
|          |     add_ln124_2_fu_823     |    0    |    14   |
|          |     add_ln136_10_fu_924    |    0    |    19   |
|          |     add_ln136_11_fu_934    |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln121_fu_334     |    0    |    11   |
|          |      icmp_ln124_fu_340     |    0    |    11   |
|          |      icmp_ln127_fu_480     |    0    |    10   |
|          |      icmp_ln136_fu_783     |    0    |    11   |
|          |    icmp_ln136_14_fu_789    |    0    |    16   |
|          |    icmp_ln136_15_fu_870    |    0    |    11   |
|          |    icmp_ln136_16_fu_876    |    0    |    16   |
|          |    icmp_ln136_17_fu_888    |    0    |    11   |
|   icmp   |    icmp_ln136_18_fu_894    |    0    |    16   |
|          |    icmp_ln136_19_fu_974    |    0    |    11   |
|          |    icmp_ln136_20_fu_980    |    0    |    16   |
|          |    icmp_ln136_21_fu_992    |    0    |    11   |
|          |    icmp_ln136_22_fu_998    |    0    |    16   |
|          |    icmp_ln136_23_fu_1067   |    0    |    11   |
|          |    icmp_ln136_24_fu_1073   |    0    |    16   |
|          |    icmp_ln136_25_fu_1085   |    0    |    11   |
|          |    icmp_ln136_26_fu_1091   |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |     select_ln121_fu_346    |    0    |    4    |
|          |    select_ln121_8_fu_368   |    0    |    2    |
|          |    select_ln121_9_fu_390   |    0    |    6    |
|          |   select_ln121_10_fu_408   |    0    |    3    |
|          |   select_ln121_11_fu_436   |    0    |    6    |
|          |   select_ln121_12_fu_466   |    0    |    7    |
|          |   select_ln121_13_fu_492   |    0    |    4    |
|          |     select_ln124_fu_522    |    0    |    6    |
|          |   select_ln121_14_fu_548   |    0    |    4    |
|          |    select_ln124_6_fu_556   |    0    |    4    |
|  select  |    select_ln124_7_fu_578   |    0    |    2    |
|          |    select_ln124_8_fu_594   |    0    |    6    |
|          |    select_ln124_9_fu_640   |    0    |    7    |
|          |   select_ln124_10_fu_648   |    0    |    4    |
|          |   select_ln121_15_fu_700   |    0    |    3    |
|          |   select_ln124_11_fu_708   |    0    |    3    |
|          |   select_ln124_12_fu_759   |    0    |    8    |
|          |     select_ln136_fu_807    |    0    |    32   |
|          |    select_ln136_4_fu_918   |    0    |    32   |
|          |   select_ln136_5_fu_1022   |    0    |    32   |
|          |   select_ln136_6_fu_1115   |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |        p_shl_fu_260        |    0    |    0    |
|          |       empty_36_fu_270      |    0    |    0    |
|          |      p_shl_mid1_fu_384     |    0    |    0    |
|          |       p_mid110_fu_402      |    0    |    0    |
|          |       or_ln124_fu_516      |    0    |    2    |
|          |      or_ln124_3_fu_608     |    0    |    0    |
|    or    |       or_ln136_fu_664      |    0    |    6    |
|          |      or_ln136_7_fu_795     |    0    |    2    |
|          |      or_ln136_8_fu_882     |    0    |    2    |
|          |      or_ln136_9_fu_900     |    0    |    2    |
|          |     or_ln136_10_fu_986     |    0    |    2    |
|          |     or_ln136_11_fu_1004    |    0    |    2    |
|          |     or_ln136_12_fu_1079    |    0    |    2    |
|          |     or_ln136_13_fu_1097    |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      and_ln121_fu_486      |    0    |    2    |
|          |      and_ln136_fu_801      |    0    |    2    |
|          |     and_ln136_7_fu_906     |    0    |    2    |
|    and   |     and_ln136_8_fu_912     |    0    |    2    |
|          |     and_ln136_9_fu_1010    |    0    |    2    |
|          |    and_ln136_10_fu_1016    |    0    |    2    |
|          |    and_ln136_11_fu_1103    |    0    |    2    |
|          |    and_ln136_12_fu_1109    |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln121_fu_474      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_215         |    0    |    0    |
|          |         grp_fu_221         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_238        |    0    |    0    |
|          |       empty_38_fu_354      |    0    |    0    |
|          |     trunc_ln136_fu_779     |    0    |    0    |
|          |    trunc_ln136_7_fu_849    |    0    |    0    |
|   trunc  |    trunc_ln136_8_fu_866    |    0    |    0    |
|          |    trunc_ln136_9_fu_953    |    0    |    0    |
|          |    trunc_ln136_10_fu_970   |    0    |    0    |
|          |   trunc_ln136_11_fu_1046   |    0    |    0    |
|          |   trunc_ln136_12_fu_1063   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    p_lshr_f9_cast_fu_242   |    0    |    0    |
|          |    p_lshr_f_cast_fu_280    |    0    |    0    |
|          | p_lshr_f9_cast_mid1_fu_358 |    0    |    0    |
|          |        tmp_12_fu_444       |    0    |    0    |
|          |       tmp_dup_fu_506       |    0    |    0    |
|          |  p_lshr_f_cast_mid1_fu_530 |    0    |    0    |
|          |        tmp_14_fu_670       |    0    |    0    |
|partselect|        tmp_15_fu_680       |    0    |    0    |
|          |        tmp_16_fu_690       |    0    |    0    |
|          |        tmp_18_fu_769       |    0    |    0    |
|          |        tmp_20_fu_839       |    0    |    0    |
|          |        tmp_21_fu_856       |    0    |    0    |
|          |        tmp_23_fu_943       |    0    |    0    |
|          |        tmp_24_fu_960       |    0    |    0    |
|          |       tmp_26_fu_1036       |    0    |    0    |
|          |       tmp_27_fu_1053       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_10_fu_252       |    0    |    0    |
|          |         mul_fu_290         |    0    |    0    |
|          |        tmp_s_fu_304        |    0    |    0    |
|          |        p_mid1_fu_376       |    0    |    0    |
|          |       mul_mid_fu_420       |    0    |    0    |
|          |      tmp_16_mid_fu_428     |    0    |    0    |
|bitconcatenate|        tmp_13_fu_454       |    0    |    0    |
|          |       mul_mid1_fu_540      |    0    |    0    |
|          |      add40_mid2_fu_564     |    0    |    0    |
|          |     tmp_16_mid1_fu_586     |    0    |    0    |
|          |   shl_ln136_2_mid2_fu_614  |    0    |    0    |
|          |        tmp_17_fu_716       |    0    |    0    |
|          |   shl_ln136_3_mid2_fu_816  |    0    |    0    |
|          |   shl_ln136_4_mid2_fu_828  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_shl_cast_fu_266     |    0    |    0    |
|          |      zext_ln124_fu_276     |    0    |    0    |
|          |      zext_ln136_fu_318     |    0    |    0    |
|          | select_ln121_9_cast_fu_398 |    0    |    0    |
|          |     zext_ln124_2_fu_416    |    0    |    0    |
|          |     zext_ln136_4_fu_462    |    0    |    0    |
|   zext   |     zext_ln136_5_fu_630    |    0    |    0    |
|          |      iii_cast9_fu_656      |    0    |    0    |
|          |       iii_cast_fu_660      |    0    |    0    |
|          |     zext_ln136_6_fu_726    |    0    |    0    |
|          |     zext_ln136_7_fu_737    |    0    |    0    |
|          |     zext_ln136_8_fu_929    |    0    |    0    |
|          |    zext_ln136_9_fu_1029    |    0    |    0    |
|          |     zext_ln142_fu_1122     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln124_fu_602      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   699   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln121_reg_1126   |   10   |
|  add_ln124_3_reg_1182  |    9   |
|   add_ln127_reg_1194   |    6   |
|  add_ln136_11_reg_1223 |   12   |
|   add_ln142_reg_1177   |    9   |
|        i_reg_171       |    4   |
|   icmp_ln121_reg_1131  |    1   |
|   icmp_ln124_reg_1135  |    1   |
|       ii_reg_193       |    4   |
|    iii_cast_reg_1161   |   12   |
|       iii_reg_204      |    6   |
|indvar_flatten58_reg_160|   10   |
| indvar_flatten_reg_182 |    9   |
|  input_addr_4_reg_1172 |   12   |
|  input_addr_5_reg_1218 |   12   |
|  input_addr_6_reg_1235 |   12   |
|   input_addr_reg_1167  |   12   |
|  input_load_4_reg_1187 |   32   |
|  input_load_6_reg_1240 |   32   |
|         reg_226        |   32   |
|select_ln121_13_reg_1140|    4   |
|select_ln124_10_reg_1156|    4   |
|select_ln124_12_reg_1199|    9   |
| select_ln124_9_reg_1150|    7   |
|  select_ln124_reg_1145 |    6   |
| select_ln136_4_reg_1211|   32   |
| select_ln136_5_reg_1228|   32   |
|  select_ln136_reg_1204 |   32   |
+------------------------+--------+
|          Total         |   363  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_113 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_215    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_215    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_221    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_221    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   400  ||   3.34  ||    91   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   699  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   91   |
|  Register |    -   |   363  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   363  |   790  |
+-----------+--------+--------+--------+
