
dc-motor-control-nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044bc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004578  08004578  00014578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004648  08004648  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08004648  08004648  00014648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004650  08004650  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004650  08004650  00014650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004654  08004654  00014654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004658  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  2000005c  080046b4  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  080046b4  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e8f6  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021fa  00000000  00000000  0002e9bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bb0  00000000  00000000  00030bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000091a  00000000  00000000  00031768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000025b9  00000000  00000000  00032082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010556  00000000  00000000  0003463b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099a5c  00000000  00000000  00044b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e28  00000000  00000000  000de5f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000e1418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004560 	.word	0x08004560

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08004560 	.word	0x08004560

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8d8 	bl	8000628 <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8d3 	bl	8000628 <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzsi2>:
 80005ec:	211c      	movs	r1, #28
 80005ee:	2301      	movs	r3, #1
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	4298      	cmp	r0, r3
 80005f4:	d301      	bcc.n	80005fa <__clzsi2+0xe>
 80005f6:	0c00      	lsrs	r0, r0, #16
 80005f8:	3910      	subs	r1, #16
 80005fa:	0a1b      	lsrs	r3, r3, #8
 80005fc:	4298      	cmp	r0, r3
 80005fe:	d301      	bcc.n	8000604 <__clzsi2+0x18>
 8000600:	0a00      	lsrs	r0, r0, #8
 8000602:	3908      	subs	r1, #8
 8000604:	091b      	lsrs	r3, r3, #4
 8000606:	4298      	cmp	r0, r3
 8000608:	d301      	bcc.n	800060e <__clzsi2+0x22>
 800060a:	0900      	lsrs	r0, r0, #4
 800060c:	3904      	subs	r1, #4
 800060e:	a202      	add	r2, pc, #8	; (adr r2, 8000618 <__clzsi2+0x2c>)
 8000610:	5c10      	ldrb	r0, [r2, r0]
 8000612:	1840      	adds	r0, r0, r1
 8000614:	4770      	bx	lr
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	02020304 	.word	0x02020304
 800061c:	01010101 	.word	0x01010101
	...

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f7ff ffdd 	bl	80005ec <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f7ff ffd8 	bl	80005ec <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <bmpRead8>:
int16_t ac1, ac2, ac3, b1, b2, mb, mc, md;
uint16_t ac4, ac5, ac6;

// I2C handling functions
uint8_t bmpRead8(uint8_t a)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b087      	sub	sp, #28
 8000644:	af02      	add	r7, sp, #8
 8000646:	0002      	movs	r2, r0
 8000648:	1dfb      	adds	r3, r7, #7
 800064a:	701a      	strb	r2, [r3, #0]
  uint8_t r;
  HAL_I2C_Master_Transmit(bmpPort, BMP085_ADDR, &a, 1, HAL_MAX_DELAY);
 800064c:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <bmpRead8+0x48>)
 800064e:	6818      	ldr	r0, [r3, #0]
 8000650:	23ee      	movs	r3, #238	; 0xee
 8000652:	b299      	uxth	r1, r3
 8000654:	1dfa      	adds	r2, r7, #7
 8000656:	2301      	movs	r3, #1
 8000658:	425b      	negs	r3, r3
 800065a:	9300      	str	r3, [sp, #0]
 800065c:	2301      	movs	r3, #1
 800065e:	f000 ff65 	bl	800152c <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(bmpPort, BMP085_ADDR, &r, 1, HAL_MAX_DELAY);
 8000662:	4b09      	ldr	r3, [pc, #36]	; (8000688 <bmpRead8+0x48>)
 8000664:	6818      	ldr	r0, [r3, #0]
 8000666:	23ee      	movs	r3, #238	; 0xee
 8000668:	b299      	uxth	r1, r3
 800066a:	240f      	movs	r4, #15
 800066c:	193a      	adds	r2, r7, r4
 800066e:	2301      	movs	r3, #1
 8000670:	425b      	negs	r3, r3
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	2301      	movs	r3, #1
 8000676:	f001 f883 	bl	8001780 <HAL_I2C_Master_Receive>
  return r;
 800067a:	193b      	adds	r3, r7, r4
 800067c:	781b      	ldrb	r3, [r3, #0]
}
 800067e:	0018      	movs	r0, r3
 8000680:	46bd      	mov	sp, r7
 8000682:	b005      	add	sp, #20
 8000684:	bd90      	pop	{r4, r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	20000078 	.word	0x20000078

0800068c <bmpRead16>:

uint16_t bmpRead16(uint8_t a)
{
 800068c:	b590      	push	{r4, r7, lr}
 800068e:	b087      	sub	sp, #28
 8000690:	af02      	add	r7, sp, #8
 8000692:	0002      	movs	r2, r0
 8000694:	1dfb      	adds	r3, r7, #7
 8000696:	701a      	strb	r2, [r3, #0]
  uint8_t retbuf[2];
  uint16_t r;
  HAL_I2C_Master_Transmit(bmpPort, BMP085_ADDR, &a, 1, HAL_MAX_DELAY);
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <bmpRead16+0x60>)
 800069a:	6818      	ldr	r0, [r3, #0]
 800069c:	23ee      	movs	r3, #238	; 0xee
 800069e:	b299      	uxth	r1, r3
 80006a0:	1dfa      	adds	r2, r7, #7
 80006a2:	2301      	movs	r3, #1
 80006a4:	425b      	negs	r3, r3
 80006a6:	9300      	str	r3, [sp, #0]
 80006a8:	2301      	movs	r3, #1
 80006aa:	f000 ff3f 	bl	800152c <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(bmpPort, BMP085_ADDR, retbuf, 2, HAL_MAX_DELAY);
 80006ae:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <bmpRead16+0x60>)
 80006b0:	6818      	ldr	r0, [r3, #0]
 80006b2:	23ee      	movs	r3, #238	; 0xee
 80006b4:	b299      	uxth	r1, r3
 80006b6:	240c      	movs	r4, #12
 80006b8:	193a      	adds	r2, r7, r4
 80006ba:	2301      	movs	r3, #1
 80006bc:	425b      	negs	r3, r3
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	2302      	movs	r3, #2
 80006c2:	f001 f85d 	bl	8001780 <HAL_I2C_Master_Receive>
  r = retbuf[1] | (retbuf[0] << 8);
 80006c6:	0021      	movs	r1, r4
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	785b      	ldrb	r3, [r3, #1]
 80006cc:	b21a      	sxth	r2, r3
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	021b      	lsls	r3, r3, #8
 80006d4:	b21b      	sxth	r3, r3
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b21a      	sxth	r2, r3
 80006da:	210e      	movs	r1, #14
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	801a      	strh	r2, [r3, #0]
  return r;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	881b      	ldrh	r3, [r3, #0]
}
 80006e4:	0018      	movs	r0, r3
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b005      	add	sp, #20
 80006ea:	bd90      	pop	{r4, r7, pc}
 80006ec:	20000078 	.word	0x20000078

080006f0 <bmpBegin>:
  tBuf[1] = d;
  HAL_I2C_Master_Transmit(bmpPort, BMP085_ADDR, tBuf, 2, HAL_MAX_DELAY);
}

uint8_t bmpBegin(uint8_t mode, I2C_HandleTypeDef *i2cdev)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	0002      	movs	r2, r0
 80006f8:	6039      	str	r1, [r7, #0]
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	701a      	strb	r2, [r3, #0]

  bmpPort = i2cdev;
 80006fe:	4b34      	ldr	r3, [pc, #208]	; (80007d0 <bmpBegin+0xe0>)
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	601a      	str	r2, [r3, #0]

  if (mode > BMP085_ULTRAHIGHRES)
 8000704:	1dfb      	adds	r3, r7, #7
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b03      	cmp	r3, #3
 800070a:	d902      	bls.n	8000712 <bmpBegin+0x22>
    mode = BMP085_ULTRAHIGHRES;
 800070c:	1dfb      	adds	r3, r7, #7
 800070e:	2203      	movs	r2, #3
 8000710:	701a      	strb	r2, [r3, #0]
  oversampling = mode;
 8000712:	4b30      	ldr	r3, [pc, #192]	; (80007d4 <bmpBegin+0xe4>)
 8000714:	1dfa      	adds	r2, r7, #7
 8000716:	7812      	ldrb	r2, [r2, #0]
 8000718:	701a      	strb	r2, [r3, #0]

  if (bmpRead8(0xD0) != 0x55)
 800071a:	20d0      	movs	r0, #208	; 0xd0
 800071c:	f7ff ff90 	bl	8000640 <bmpRead8>
 8000720:	0003      	movs	r3, r0
 8000722:	2b55      	cmp	r3, #85	; 0x55
 8000724:	d001      	beq.n	800072a <bmpBegin+0x3a>
    return 0;
 8000726:	2300      	movs	r3, #0
 8000728:	e04d      	b.n	80007c6 <bmpBegin+0xd6>

  /* read calibration data */
  ac1 = bmpRead16(BMP085_CAL_AC1);
 800072a:	20aa      	movs	r0, #170	; 0xaa
 800072c:	f7ff ffae 	bl	800068c <bmpRead16>
 8000730:	0003      	movs	r3, r0
 8000732:	b21a      	sxth	r2, r3
 8000734:	4b28      	ldr	r3, [pc, #160]	; (80007d8 <bmpBegin+0xe8>)
 8000736:	801a      	strh	r2, [r3, #0]
  ac2 = bmpRead16(BMP085_CAL_AC2);
 8000738:	20ac      	movs	r0, #172	; 0xac
 800073a:	f7ff ffa7 	bl	800068c <bmpRead16>
 800073e:	0003      	movs	r3, r0
 8000740:	b21a      	sxth	r2, r3
 8000742:	4b26      	ldr	r3, [pc, #152]	; (80007dc <bmpBegin+0xec>)
 8000744:	801a      	strh	r2, [r3, #0]
  ac3 = bmpRead16(BMP085_CAL_AC3);
 8000746:	20ae      	movs	r0, #174	; 0xae
 8000748:	f7ff ffa0 	bl	800068c <bmpRead16>
 800074c:	0003      	movs	r3, r0
 800074e:	b21a      	sxth	r2, r3
 8000750:	4b23      	ldr	r3, [pc, #140]	; (80007e0 <bmpBegin+0xf0>)
 8000752:	801a      	strh	r2, [r3, #0]
  ac4 = bmpRead16(BMP085_CAL_AC4);
 8000754:	20b0      	movs	r0, #176	; 0xb0
 8000756:	f7ff ff99 	bl	800068c <bmpRead16>
 800075a:	0003      	movs	r3, r0
 800075c:	001a      	movs	r2, r3
 800075e:	4b21      	ldr	r3, [pc, #132]	; (80007e4 <bmpBegin+0xf4>)
 8000760:	801a      	strh	r2, [r3, #0]
  ac5 = bmpRead16(BMP085_CAL_AC5);
 8000762:	20b2      	movs	r0, #178	; 0xb2
 8000764:	f7ff ff92 	bl	800068c <bmpRead16>
 8000768:	0003      	movs	r3, r0
 800076a:	001a      	movs	r2, r3
 800076c:	4b1e      	ldr	r3, [pc, #120]	; (80007e8 <bmpBegin+0xf8>)
 800076e:	801a      	strh	r2, [r3, #0]
  ac6 = bmpRead16(BMP085_CAL_AC6);
 8000770:	20b4      	movs	r0, #180	; 0xb4
 8000772:	f7ff ff8b 	bl	800068c <bmpRead16>
 8000776:	0003      	movs	r3, r0
 8000778:	001a      	movs	r2, r3
 800077a:	4b1c      	ldr	r3, [pc, #112]	; (80007ec <bmpBegin+0xfc>)
 800077c:	801a      	strh	r2, [r3, #0]

  b1 = bmpRead16(BMP085_CAL_B1);
 800077e:	20b6      	movs	r0, #182	; 0xb6
 8000780:	f7ff ff84 	bl	800068c <bmpRead16>
 8000784:	0003      	movs	r3, r0
 8000786:	b21a      	sxth	r2, r3
 8000788:	4b19      	ldr	r3, [pc, #100]	; (80007f0 <bmpBegin+0x100>)
 800078a:	801a      	strh	r2, [r3, #0]
  b2 = bmpRead16(BMP085_CAL_B2);
 800078c:	20b8      	movs	r0, #184	; 0xb8
 800078e:	f7ff ff7d 	bl	800068c <bmpRead16>
 8000792:	0003      	movs	r3, r0
 8000794:	b21a      	sxth	r2, r3
 8000796:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <bmpBegin+0x104>)
 8000798:	801a      	strh	r2, [r3, #0]

  mb = bmpRead16(BMP085_CAL_MB);
 800079a:	20ba      	movs	r0, #186	; 0xba
 800079c:	f7ff ff76 	bl	800068c <bmpRead16>
 80007a0:	0003      	movs	r3, r0
 80007a2:	b21a      	sxth	r2, r3
 80007a4:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <bmpBegin+0x108>)
 80007a6:	801a      	strh	r2, [r3, #0]
  mc = bmpRead16(BMP085_CAL_MC);
 80007a8:	20bc      	movs	r0, #188	; 0xbc
 80007aa:	f7ff ff6f 	bl	800068c <bmpRead16>
 80007ae:	0003      	movs	r3, r0
 80007b0:	b21a      	sxth	r2, r3
 80007b2:	4b12      	ldr	r3, [pc, #72]	; (80007fc <bmpBegin+0x10c>)
 80007b4:	801a      	strh	r2, [r3, #0]
  md = bmpRead16(BMP085_CAL_MD);
 80007b6:	20be      	movs	r0, #190	; 0xbe
 80007b8:	f7ff ff68 	bl	800068c <bmpRead16>
 80007bc:	0003      	movs	r3, r0
 80007be:	b21a      	sxth	r2, r3
 80007c0:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <bmpBegin+0x110>)
 80007c2:	801a      	strh	r2, [r3, #0]

  return 1;
 80007c4:	2301      	movs	r3, #1
}
 80007c6:	0018      	movs	r0, r3
 80007c8:	46bd      	mov	sp, r7
 80007ca:	b002      	add	sp, #8
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	20000078 	.word	0x20000078
 80007d4:	2000007c 	.word	0x2000007c
 80007d8:	2000007e 	.word	0x2000007e
 80007dc:	20000080 	.word	0x20000080
 80007e0:	20000082 	.word	0x20000082
 80007e4:	2000008e 	.word	0x2000008e
 80007e8:	20000090 	.word	0x20000090
 80007ec:	20000092 	.word	0x20000092
 80007f0:	20000084 	.word	0x20000084
 80007f4:	20000086 	.word	0x20000086
 80007f8:	20000088 	.word	0x20000088
 80007fc:	2000008a 	.word	0x2000008a
 8000800:	2000008c 	.word	0x2000008c

08000804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000808:	f000 fb18 	bl	8000e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800080c:	f000 f83e 	bl	800088c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000810:	f000 f912 	bl	8000a38 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000814:	f000 f8c2 	bl	800099c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000818:	f000 f880 	bl	800091c <MX_I2C1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (bmpBegin(BMP085_STANDARD, &hi2c1) == 1){
 800081c:	4b16      	ldr	r3, [pc, #88]	; (8000878 <main+0x74>)
 800081e:	0019      	movs	r1, r3
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff ff65 	bl	80006f0 <bmpBegin>
 8000826:	0003      	movs	r3, r0
 8000828:	2b01      	cmp	r3, #1
 800082a:	d112      	bne.n	8000852 <main+0x4e>
		  sprintf(msg, "Success\n\r");
 800082c:	4a13      	ldr	r2, [pc, #76]	; (800087c <main+0x78>)
 800082e:	4b14      	ldr	r3, [pc, #80]	; (8000880 <main+0x7c>)
 8000830:	0011      	movs	r1, r2
 8000832:	0018      	movs	r0, r3
 8000834:	f003 f9ee 	bl	8003c14 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000838:	4b11      	ldr	r3, [pc, #68]	; (8000880 <main+0x7c>)
 800083a:	0018      	movs	r0, r3
 800083c:	f7ff fc62 	bl	8000104 <strlen>
 8000840:	0003      	movs	r3, r0
 8000842:	b29a      	uxth	r2, r3
 8000844:	2301      	movs	r3, #1
 8000846:	425b      	negs	r3, r3
 8000848:	490d      	ldr	r1, [pc, #52]	; (8000880 <main+0x7c>)
 800084a:	480e      	ldr	r0, [pc, #56]	; (8000884 <main+0x80>)
 800084c:	f002 fb32 	bl	8002eb4 <HAL_UART_Transmit>
 8000850:	e7e4      	b.n	800081c <main+0x18>
	  } else {
		  sprintf(msg, "Fail\n\r");
 8000852:	4a0d      	ldr	r2, [pc, #52]	; (8000888 <main+0x84>)
 8000854:	4b0a      	ldr	r3, [pc, #40]	; (8000880 <main+0x7c>)
 8000856:	0011      	movs	r1, r2
 8000858:	0018      	movs	r0, r3
 800085a:	f003 f9db 	bl	8003c14 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <main+0x7c>)
 8000860:	0018      	movs	r0, r3
 8000862:	f7ff fc4f 	bl	8000104 <strlen>
 8000866:	0003      	movs	r3, r0
 8000868:	b29a      	uxth	r2, r3
 800086a:	2301      	movs	r3, #1
 800086c:	425b      	negs	r3, r3
 800086e:	4904      	ldr	r1, [pc, #16]	; (8000880 <main+0x7c>)
 8000870:	4804      	ldr	r0, [pc, #16]	; (8000884 <main+0x80>)
 8000872:	f002 fb1f 	bl	8002eb4 <HAL_UART_Transmit>
	  if (bmpBegin(BMP085_STANDARD, &hi2c1) == 1){
 8000876:	e7d1      	b.n	800081c <main+0x18>
 8000878:	20000094 	.word	0x20000094
 800087c:	08004578 	.word	0x08004578
 8000880:	2000017c 	.word	0x2000017c
 8000884:	200000e8 	.word	0x200000e8
 8000888:	08004584 	.word	0x08004584

0800088c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800088c:	b590      	push	{r4, r7, lr}
 800088e:	b093      	sub	sp, #76	; 0x4c
 8000890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000892:	2410      	movs	r4, #16
 8000894:	193b      	adds	r3, r7, r4
 8000896:	0018      	movs	r0, r3
 8000898:	2338      	movs	r3, #56	; 0x38
 800089a:	001a      	movs	r2, r3
 800089c:	2100      	movs	r1, #0
 800089e:	f003 f9d9 	bl	8003c54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a2:	003b      	movs	r3, r7
 80008a4:	0018      	movs	r0, r3
 80008a6:	2310      	movs	r3, #16
 80008a8:	001a      	movs	r2, r3
 80008aa:	2100      	movs	r1, #0
 80008ac:	f003 f9d2 	bl	8003c54 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	0018      	movs	r0, r3
 80008b6:	f001 fbdf 	bl	8002078 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ba:	193b      	adds	r3, r7, r4
 80008bc:	2202      	movs	r2, #2
 80008be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c0:	193b      	adds	r3, r7, r4
 80008c2:	2280      	movs	r2, #128	; 0x80
 80008c4:	0052      	lsls	r2, r2, #1
 80008c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2200      	movs	r2, #0
 80008cc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	2240      	movs	r2, #64	; 0x40
 80008d2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008d4:	193b      	adds	r3, r7, r4
 80008d6:	2200      	movs	r2, #0
 80008d8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	0018      	movs	r0, r3
 80008de:	f001 fc17 	bl	8002110 <HAL_RCC_OscConfig>
 80008e2:	1e03      	subs	r3, r0, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80008e6:	f000 f93b 	bl	8000b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ea:	003b      	movs	r3, r7
 80008ec:	2207      	movs	r2, #7
 80008ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008f0:	003b      	movs	r3, r7
 80008f2:	2200      	movs	r2, #0
 80008f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f6:	003b      	movs	r3, r7
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008fc:	003b      	movs	r3, r7
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000902:	003b      	movs	r3, r7
 8000904:	2100      	movs	r1, #0
 8000906:	0018      	movs	r0, r3
 8000908:	f001 ff1c 	bl	8002744 <HAL_RCC_ClockConfig>
 800090c:	1e03      	subs	r3, r0, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000910:	f000 f926 	bl	8000b60 <Error_Handler>
  }
}
 8000914:	46c0      	nop			; (mov r8, r8)
 8000916:	46bd      	mov	sp, r7
 8000918:	b013      	add	sp, #76	; 0x4c
 800091a:	bd90      	pop	{r4, r7, pc}

0800091c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000920:	4b1b      	ldr	r3, [pc, #108]	; (8000990 <MX_I2C1_Init+0x74>)
 8000922:	4a1c      	ldr	r2, [pc, #112]	; (8000994 <MX_I2C1_Init+0x78>)
 8000924:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8000926:	4b1a      	ldr	r3, [pc, #104]	; (8000990 <MX_I2C1_Init+0x74>)
 8000928:	4a1b      	ldr	r2, [pc, #108]	; (8000998 <MX_I2C1_Init+0x7c>)
 800092a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800092c:	4b18      	ldr	r3, [pc, #96]	; (8000990 <MX_I2C1_Init+0x74>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000932:	4b17      	ldr	r3, [pc, #92]	; (8000990 <MX_I2C1_Init+0x74>)
 8000934:	2201      	movs	r2, #1
 8000936:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000938:	4b15      	ldr	r3, [pc, #84]	; (8000990 <MX_I2C1_Init+0x74>)
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800093e:	4b14      	ldr	r3, [pc, #80]	; (8000990 <MX_I2C1_Init+0x74>)
 8000940:	2200      	movs	r2, #0
 8000942:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <MX_I2C1_Init+0x74>)
 8000946:	2200      	movs	r2, #0
 8000948:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_I2C1_Init+0x74>)
 800094c:	2200      	movs	r2, #0
 800094e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <MX_I2C1_Init+0x74>)
 8000952:	2200      	movs	r2, #0
 8000954:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_I2C1_Init+0x74>)
 8000958:	0018      	movs	r0, r3
 800095a:	f000 fd41 	bl	80013e0 <HAL_I2C_Init>
 800095e:	1e03      	subs	r3, r0, #0
 8000960:	d001      	beq.n	8000966 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000962:	f000 f8fd 	bl	8000b60 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000966:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <MX_I2C1_Init+0x74>)
 8000968:	2100      	movs	r1, #0
 800096a:	0018      	movs	r0, r3
 800096c:	f001 faec 	bl	8001f48 <HAL_I2CEx_ConfigAnalogFilter>
 8000970:	1e03      	subs	r3, r0, #0
 8000972:	d001      	beq.n	8000978 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000974:	f000 f8f4 	bl	8000b60 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000978:	4b05      	ldr	r3, [pc, #20]	; (8000990 <MX_I2C1_Init+0x74>)
 800097a:	2100      	movs	r1, #0
 800097c:	0018      	movs	r0, r3
 800097e:	f001 fb2f 	bl	8001fe0 <HAL_I2CEx_ConfigDigitalFilter>
 8000982:	1e03      	subs	r3, r0, #0
 8000984:	d001      	beq.n	800098a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000986:	f000 f8eb 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000094 	.word	0x20000094
 8000994:	40005400 	.word	0x40005400
 8000998:	00303d5b 	.word	0x00303d5b

0800099c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a0:	4b23      	ldr	r3, [pc, #140]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009a2:	4a24      	ldr	r2, [pc, #144]	; (8000a34 <MX_USART2_UART_Init+0x98>)
 80009a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009a6:	4b22      	ldr	r3, [pc, #136]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009a8:	22e1      	movs	r2, #225	; 0xe1
 80009aa:	0252      	lsls	r2, r2, #9
 80009ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ae:	4b20      	ldr	r3, [pc, #128]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b4:	4b1e      	ldr	r3, [pc, #120]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ba:	4b1d      	ldr	r3, [pc, #116]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c0:	4b1b      	ldr	r3, [pc, #108]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009c2:	220c      	movs	r2, #12
 80009c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c6:	4b1a      	ldr	r3, [pc, #104]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009cc:	4b18      	ldr	r3, [pc, #96]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009d2:	4b17      	ldr	r3, [pc, #92]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009d8:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009da:	2200      	movs	r2, #0
 80009dc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009de:	4b14      	ldr	r3, [pc, #80]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009e4:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009e6:	0018      	movs	r0, r3
 80009e8:	f002 fa0e 	bl	8002e08 <HAL_UART_Init>
 80009ec:	1e03      	subs	r3, r0, #0
 80009ee:	d001      	beq.n	80009f4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80009f0:	f000 f8b6 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f4:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 80009f6:	2100      	movs	r1, #0
 80009f8:	0018      	movs	r0, r3
 80009fa:	f003 f82b 	bl	8003a54 <HAL_UARTEx_SetTxFifoThreshold>
 80009fe:	1e03      	subs	r3, r0, #0
 8000a00:	d001      	beq.n	8000a06 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a02:	f000 f8ad 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a06:	4b0a      	ldr	r3, [pc, #40]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 8000a08:	2100      	movs	r1, #0
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f003 f862 	bl	8003ad4 <HAL_UARTEx_SetRxFifoThreshold>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d001      	beq.n	8000a18 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a14:	f000 f8a4 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a18:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <MX_USART2_UART_Init+0x94>)
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f002 ffe0 	bl	80039e0 <HAL_UARTEx_DisableFifoMode>
 8000a20:	1e03      	subs	r3, r0, #0
 8000a22:	d001      	beq.n	8000a28 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a24:	f000 f89c 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a28:	46c0      	nop			; (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	200000e8 	.word	0x200000e8
 8000a34:	40004400 	.word	0x40004400

08000a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a38:	b590      	push	{r4, r7, lr}
 8000a3a:	b08b      	sub	sp, #44	; 0x2c
 8000a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3e:	2414      	movs	r4, #20
 8000a40:	193b      	adds	r3, r7, r4
 8000a42:	0018      	movs	r0, r3
 8000a44:	2314      	movs	r3, #20
 8000a46:	001a      	movs	r2, r3
 8000a48:	2100      	movs	r1, #0
 8000a4a:	f003 f903 	bl	8003c54 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a4e:	4b41      	ldr	r3, [pc, #260]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a52:	4b40      	ldr	r3, [pc, #256]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a54:	2104      	movs	r1, #4
 8000a56:	430a      	orrs	r2, r1
 8000a58:	635a      	str	r2, [r3, #52]	; 0x34
 8000a5a:	4b3e      	ldr	r3, [pc, #248]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a5e:	2204      	movs	r2, #4
 8000a60:	4013      	ands	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
 8000a64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a66:	4b3b      	ldr	r3, [pc, #236]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a6a:	4b3a      	ldr	r3, [pc, #232]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a6c:	2120      	movs	r1, #32
 8000a6e:	430a      	orrs	r2, r1
 8000a70:	635a      	str	r2, [r3, #52]	; 0x34
 8000a72:	4b38      	ldr	r3, [pc, #224]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a76:	2220      	movs	r2, #32
 8000a78:	4013      	ands	r3, r2
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	4b35      	ldr	r3, [pc, #212]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a82:	4b34      	ldr	r3, [pc, #208]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a84:	2101      	movs	r1, #1
 8000a86:	430a      	orrs	r2, r1
 8000a88:	635a      	str	r2, [r3, #52]	; 0x34
 8000a8a:	4b32      	ldr	r3, [pc, #200]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a8e:	2201      	movs	r2, #1
 8000a90:	4013      	ands	r3, r2
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b2f      	ldr	r3, [pc, #188]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a9a:	4b2e      	ldr	r3, [pc, #184]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000a9c:	2102      	movs	r1, #2
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	635a      	str	r2, [r3, #52]	; 0x34
 8000aa2:	4b2c      	ldr	r3, [pc, #176]	; (8000b54 <MX_GPIO_Init+0x11c>)
 8000aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aa6:	2202      	movs	r2, #2
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000aae:	23a0      	movs	r3, #160	; 0xa0
 8000ab0:	05db      	lsls	r3, r3, #23
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2120      	movs	r1, #32
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f000 fc74 	bl	80013a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_SET);
 8000abc:	4926      	ldr	r1, [pc, #152]	; (8000b58 <MX_GPIO_Init+0x120>)
 8000abe:	4b27      	ldr	r3, [pc, #156]	; (8000b5c <MX_GPIO_Init+0x124>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f000 fc6e 	bl	80013a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENA_GPIO_Port, ENA_Pin, GPIO_PIN_SET);
 8000ac8:	2380      	movs	r3, #128	; 0x80
 8000aca:	0059      	lsls	r1, r3, #1
 8000acc:	23a0      	movs	r3, #160	; 0xa0
 8000ace:	05db      	lsls	r3, r3, #23
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f000 fc66 	bl	80013a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000ad8:	193b      	adds	r3, r7, r4
 8000ada:	2220      	movs	r2, #32
 8000adc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	193b      	adds	r3, r7, r4
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	2202      	movs	r2, #2
 8000aee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000af0:	193a      	adds	r2, r7, r4
 8000af2:	23a0      	movs	r3, #160	; 0xa0
 8000af4:	05db      	lsls	r3, r3, #23
 8000af6:	0011      	movs	r1, r2
 8000af8:	0018      	movs	r0, r3
 8000afa:	f000 faef 	bl	80010dc <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_IN1_Pin MOTOR_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 8000afe:	193b      	adds	r3, r7, r4
 8000b00:	4a15      	ldr	r2, [pc, #84]	; (8000b58 <MX_GPIO_Init+0x120>)
 8000b02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b04:	193b      	adds	r3, r7, r4
 8000b06:	2201      	movs	r2, #1
 8000b08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	193b      	adds	r3, r7, r4
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b10:	193b      	adds	r3, r7, r4
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b16:	193b      	adds	r3, r7, r4
 8000b18:	4a10      	ldr	r2, [pc, #64]	; (8000b5c <MX_GPIO_Init+0x124>)
 8000b1a:	0019      	movs	r1, r3
 8000b1c:	0010      	movs	r0, r2
 8000b1e:	f000 fadd 	bl	80010dc <HAL_GPIO_Init>

  /*Configure GPIO pin : ENA_Pin */
  GPIO_InitStruct.Pin = ENA_Pin;
 8000b22:	0021      	movs	r1, r4
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	2280      	movs	r2, #128	; 0x80
 8000b28:	0052      	lsls	r2, r2, #1
 8000b2a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2c:	187b      	adds	r3, r7, r1
 8000b2e:	2201      	movs	r2, #1
 8000b30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	187b      	adds	r3, r7, r1
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ENA_GPIO_Port, &GPIO_InitStruct);
 8000b3e:	187a      	adds	r2, r7, r1
 8000b40:	23a0      	movs	r3, #160	; 0xa0
 8000b42:	05db      	lsls	r3, r3, #23
 8000b44:	0011      	movs	r1, r2
 8000b46:	0018      	movs	r0, r3
 8000b48:	f000 fac8 	bl	80010dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b4c:	46c0      	nop			; (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	b00b      	add	sp, #44	; 0x2c
 8000b52:	bd90      	pop	{r4, r7, pc}
 8000b54:	40021000 	.word	0x40021000
 8000b58:	00004010 	.word	0x00004010
 8000b5c:	50000400 	.word	0x50000400

08000b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b64:	b672      	cpsid	i
}
 8000b66:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <Error_Handler+0x8>
	...

08000b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b72:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b76:	4b10      	ldr	r3, [pc, #64]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b78:	2101      	movs	r1, #1
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	641a      	str	r2, [r3, #64]	; 0x40
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b82:	2201      	movs	r2, #1
 8000b84:	4013      	ands	r3, r2
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b90:	2180      	movs	r1, #128	; 0x80
 8000b92:	0549      	lsls	r1, r1, #21
 8000b94:	430a      	orrs	r2, r1
 8000b96:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b98:	4b07      	ldr	r3, [pc, #28]	; (8000bb8 <HAL_MspInit+0x4c>)
 8000b9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b9c:	2380      	movs	r3, #128	; 0x80
 8000b9e:	055b      	lsls	r3, r3, #21
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000ba6:	23c0      	movs	r3, #192	; 0xc0
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	0018      	movs	r0, r3
 8000bac:	f000 f9cc 	bl	8000f48 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb0:	46c0      	nop			; (mov r8, r8)
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	b002      	add	sp, #8
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	40021000 	.word	0x40021000

08000bbc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bbc:	b590      	push	{r4, r7, lr}
 8000bbe:	b097      	sub	sp, #92	; 0x5c
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	2344      	movs	r3, #68	; 0x44
 8000bc6:	18fb      	adds	r3, r7, r3
 8000bc8:	0018      	movs	r0, r3
 8000bca:	2314      	movs	r3, #20
 8000bcc:	001a      	movs	r2, r3
 8000bce:	2100      	movs	r1, #0
 8000bd0:	f003 f840 	bl	8003c54 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bd4:	2410      	movs	r4, #16
 8000bd6:	193b      	adds	r3, r7, r4
 8000bd8:	0018      	movs	r0, r3
 8000bda:	2334      	movs	r3, #52	; 0x34
 8000bdc:	001a      	movs	r2, r3
 8000bde:	2100      	movs	r1, #0
 8000be0:	f003 f838 	bl	8003c54 <memset>
  if(hi2c->Instance==I2C1)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a22      	ldr	r2, [pc, #136]	; (8000c74 <HAL_I2C_MspInit+0xb8>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d13e      	bne.n	8000c6c <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bee:	193b      	adds	r3, r7, r4
 8000bf0:	2220      	movs	r2, #32
 8000bf2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bf4:	193b      	adds	r3, r7, r4
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f001 ff4b 	bl	8002a98 <HAL_RCCEx_PeriphCLKConfig>
 8000c02:	1e03      	subs	r3, r0, #0
 8000c04:	d001      	beq.n	8000c0a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000c06:	f7ff ffab 	bl	8000b60 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <HAL_I2C_MspInit+0xbc>)
 8000c0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <HAL_I2C_MspInit+0xbc>)
 8000c10:	2102      	movs	r1, #2
 8000c12:	430a      	orrs	r2, r1
 8000c14:	635a      	str	r2, [r3, #52]	; 0x34
 8000c16:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <HAL_I2C_MspInit+0xbc>)
 8000c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c22:	2144      	movs	r1, #68	; 0x44
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	22c0      	movs	r2, #192	; 0xc0
 8000c28:	0092      	lsls	r2, r2, #2
 8000c2a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	2212      	movs	r2, #18
 8000c30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000c3e:	187b      	adds	r3, r7, r1
 8000c40:	2206      	movs	r2, #6
 8000c42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c44:	187b      	adds	r3, r7, r1
 8000c46:	4a0d      	ldr	r2, [pc, #52]	; (8000c7c <HAL_I2C_MspInit+0xc0>)
 8000c48:	0019      	movs	r1, r3
 8000c4a:	0010      	movs	r0, r2
 8000c4c:	f000 fa46 	bl	80010dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c50:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <HAL_I2C_MspInit+0xbc>)
 8000c52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <HAL_I2C_MspInit+0xbc>)
 8000c56:	2180      	movs	r1, #128	; 0x80
 8000c58:	0389      	lsls	r1, r1, #14
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_I2C_MspInit+0xbc>)
 8000c60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c62:	2380      	movs	r3, #128	; 0x80
 8000c64:	039b      	lsls	r3, r3, #14
 8000c66:	4013      	ands	r3, r2
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b017      	add	sp, #92	; 0x5c
 8000c72:	bd90      	pop	{r4, r7, pc}
 8000c74:	40005400 	.word	0x40005400
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	50000400 	.word	0x50000400

08000c80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c80:	b590      	push	{r4, r7, lr}
 8000c82:	b097      	sub	sp, #92	; 0x5c
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	2344      	movs	r3, #68	; 0x44
 8000c8a:	18fb      	adds	r3, r7, r3
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	2314      	movs	r3, #20
 8000c90:	001a      	movs	r2, r3
 8000c92:	2100      	movs	r1, #0
 8000c94:	f002 ffde 	bl	8003c54 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c98:	2410      	movs	r4, #16
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	2334      	movs	r3, #52	; 0x34
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f002 ffd6 	bl	8003c54 <memset>
  if(huart->Instance==USART2)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a22      	ldr	r2, [pc, #136]	; (8000d38 <HAL_UART_MspInit+0xb8>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d13e      	bne.n	8000d30 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cb2:	193b      	adds	r3, r7, r4
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000cb8:	193b      	adds	r3, r7, r4
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cbe:	193b      	adds	r3, r7, r4
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f001 fee9 	bl	8002a98 <HAL_RCCEx_PeriphCLKConfig>
 8000cc6:	1e03      	subs	r3, r0, #0
 8000cc8:	d001      	beq.n	8000cce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000cca:	f7ff ff49 	bl	8000b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cce:	4b1b      	ldr	r3, [pc, #108]	; (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cd4:	2180      	movs	r1, #128	; 0x80
 8000cd6:	0289      	lsls	r1, r1, #10
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cdc:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	029b      	lsls	r3, r3, #10
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cee:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	635a      	str	r2, [r3, #52]	; 0x34
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000d02:	2144      	movs	r1, #68	; 0x44
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	220c      	movs	r2, #12
 8000d08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	187b      	adds	r3, r7, r1
 8000d0c:	2202      	movs	r2, #2
 8000d0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	2201      	movs	r2, #1
 8000d14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2201      	movs	r2, #1
 8000d20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	187a      	adds	r2, r7, r1
 8000d24:	23a0      	movs	r3, #160	; 0xa0
 8000d26:	05db      	lsls	r3, r3, #23
 8000d28:	0011      	movs	r1, r2
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f000 f9d6 	bl	80010dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b017      	add	sp, #92	; 0x5c
 8000d36:	bd90      	pop	{r4, r7, pc}
 8000d38:	40004400 	.word	0x40004400
 8000d3c:	40021000 	.word	0x40021000

08000d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d44:	e7fe      	b.n	8000d44 <NMI_Handler+0x4>

08000d46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <HardFault_Handler+0x4>

08000d4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d50:	46c0      	nop			; (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d64:	f000 f8d4 	bl	8000f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d68:	46c0      	nop			; (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d78:	4a14      	ldr	r2, [pc, #80]	; (8000dcc <_sbrk+0x5c>)
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <_sbrk+0x60>)
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d84:	4b13      	ldr	r3, [pc, #76]	; (8000dd4 <_sbrk+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d102      	bne.n	8000d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <_sbrk+0x64>)
 8000d8e:	4a12      	ldr	r2, [pc, #72]	; (8000dd8 <_sbrk+0x68>)
 8000d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d92:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	18d3      	adds	r3, r2, r3
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d207      	bcs.n	8000db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da0:	f002 ff60 	bl	8003c64 <__errno>
 8000da4:	0003      	movs	r3, r0
 8000da6:	220c      	movs	r2, #12
 8000da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000daa:	2301      	movs	r3, #1
 8000dac:	425b      	negs	r3, r3
 8000dae:	e009      	b.n	8000dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db0:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <_sbrk+0x64>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000db6:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <_sbrk+0x64>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	18d2      	adds	r2, r2, r3
 8000dbe:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <_sbrk+0x64>)
 8000dc0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
}
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b006      	add	sp, #24
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20009000 	.word	0x20009000
 8000dd0:	00000400 	.word	0x00000400
 8000dd4:	2000019c 	.word	0x2000019c
 8000dd8:	200002f0 	.word	0x200002f0

08000ddc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de0:	46c0      	nop			; (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
	...

08000de8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000de8:	480d      	ldr	r0, [pc, #52]	; (8000e20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dec:	f7ff fff6 	bl	8000ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000df0:	480c      	ldr	r0, [pc, #48]	; (8000e24 <LoopForever+0x6>)
  ldr r1, =_edata
 8000df2:	490d      	ldr	r1, [pc, #52]	; (8000e28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000df4:	4a0d      	ldr	r2, [pc, #52]	; (8000e2c <LoopForever+0xe>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000df8:	e002      	b.n	8000e00 <LoopCopyDataInit>

08000dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dfe:	3304      	adds	r3, #4

08000e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e04:	d3f9      	bcc.n	8000dfa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e06:	4a0a      	ldr	r2, [pc, #40]	; (8000e30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e08:	4c0a      	ldr	r4, [pc, #40]	; (8000e34 <LoopForever+0x16>)
  movs r3, #0
 8000e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e0c:	e001      	b.n	8000e12 <LoopFillZerobss>

08000e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e10:	3204      	adds	r2, #4

08000e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e14:	d3fb      	bcc.n	8000e0e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e16:	f002 ff2b 	bl	8003c70 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e1a:	f7ff fcf3 	bl	8000804 <main>

08000e1e <LoopForever>:

LoopForever:
  b LoopForever
 8000e1e:	e7fe      	b.n	8000e1e <LoopForever>
  ldr   r0, =_estack
 8000e20:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e28:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e2c:	08004658 	.word	0x08004658
  ldr r2, =_sbss
 8000e30:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e34:	200002ec 	.word	0x200002ec

08000e38 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e38:	e7fe      	b.n	8000e38 <ADC1_COMP_IRQHandler>
	...

08000e3c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e42:	1dfb      	adds	r3, r7, #7
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e48:	4b0b      	ldr	r3, [pc, #44]	; (8000e78 <HAL_Init+0x3c>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <HAL_Init+0x3c>)
 8000e4e:	2180      	movs	r1, #128	; 0x80
 8000e50:	0049      	lsls	r1, r1, #1
 8000e52:	430a      	orrs	r2, r1
 8000e54:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e56:	2000      	movs	r0, #0
 8000e58:	f000 f810 	bl	8000e7c <HAL_InitTick>
 8000e5c:	1e03      	subs	r3, r0, #0
 8000e5e:	d003      	beq.n	8000e68 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e60:	1dfb      	adds	r3, r7, #7
 8000e62:	2201      	movs	r2, #1
 8000e64:	701a      	strb	r2, [r3, #0]
 8000e66:	e001      	b.n	8000e6c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e68:	f7ff fe80 	bl	8000b6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e6c:	1dfb      	adds	r3, r7, #7
 8000e6e:	781b      	ldrb	r3, [r3, #0]
}
 8000e70:	0018      	movs	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	b002      	add	sp, #8
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40022000 	.word	0x40022000

08000e7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e7c:	b590      	push	{r4, r7, lr}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e84:	230f      	movs	r3, #15
 8000e86:	18fb      	adds	r3, r7, r3
 8000e88:	2200      	movs	r2, #0
 8000e8a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e8c:	4b1d      	ldr	r3, [pc, #116]	; (8000f04 <HAL_InitTick+0x88>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d02b      	beq.n	8000eec <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e94:	4b1c      	ldr	r3, [pc, #112]	; (8000f08 <HAL_InitTick+0x8c>)
 8000e96:	681c      	ldr	r4, [r3, #0]
 8000e98:	4b1a      	ldr	r3, [pc, #104]	; (8000f04 <HAL_InitTick+0x88>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	0019      	movs	r1, r3
 8000e9e:	23fa      	movs	r3, #250	; 0xfa
 8000ea0:	0098      	lsls	r0, r3, #2
 8000ea2:	f7ff f941 	bl	8000128 <__udivsi3>
 8000ea6:	0003      	movs	r3, r0
 8000ea8:	0019      	movs	r1, r3
 8000eaa:	0020      	movs	r0, r4
 8000eac:	f7ff f93c 	bl	8000128 <__udivsi3>
 8000eb0:	0003      	movs	r3, r0
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f000 f905 	bl	80010c2 <HAL_SYSTICK_Config>
 8000eb8:	1e03      	subs	r3, r0, #0
 8000eba:	d112      	bne.n	8000ee2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d80a      	bhi.n	8000ed8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec2:	6879      	ldr	r1, [r7, #4]
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	425b      	negs	r3, r3
 8000ec8:	2200      	movs	r2, #0
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f000 f8e4 	bl	8001098 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ed0:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <HAL_InitTick+0x90>)
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	e00d      	b.n	8000ef4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ed8:	230f      	movs	r3, #15
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
 8000ee0:	e008      	b.n	8000ef4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ee2:	230f      	movs	r3, #15
 8000ee4:	18fb      	adds	r3, r7, r3
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
 8000eea:	e003      	b.n	8000ef4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000eec:	230f      	movs	r3, #15
 8000eee:	18fb      	adds	r3, r7, r3
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ef4:	230f      	movs	r3, #15
 8000ef6:	18fb      	adds	r3, r7, r3
 8000ef8:	781b      	ldrb	r3, [r3, #0]
}
 8000efa:	0018      	movs	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	b005      	add	sp, #20
 8000f00:	bd90      	pop	{r4, r7, pc}
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	20000008 	.word	0x20000008
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	20000004 	.word	0x20000004

08000f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f14:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <HAL_IncTick+0x1c>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	001a      	movs	r2, r3
 8000f1a:	4b05      	ldr	r3, [pc, #20]	; (8000f30 <HAL_IncTick+0x20>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	18d2      	adds	r2, r2, r3
 8000f20:	4b03      	ldr	r3, [pc, #12]	; (8000f30 <HAL_IncTick+0x20>)
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	46c0      	nop			; (mov r8, r8)
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	20000008 	.word	0x20000008
 8000f30:	200001a0 	.word	0x200001a0

08000f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  return uwTick;
 8000f38:	4b02      	ldr	r3, [pc, #8]	; (8000f44 <HAL_GetTick+0x10>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
}
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	200001a0 	.word	0x200001a0

08000f48 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000f50:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a06      	ldr	r2, [pc, #24]	; (8000f70 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000f56:	4013      	ands	r3, r2
 8000f58:	0019      	movs	r1, r3
 8000f5a:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	601a      	str	r2, [r3, #0]
}
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b002      	add	sp, #8
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	40010000 	.word	0x40010000
 8000f70:	fffff9ff 	.word	0xfffff9ff

08000f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f82:	1dfb      	adds	r3, r7, #7
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b7f      	cmp	r3, #127	; 0x7f
 8000f88:	d828      	bhi.n	8000fdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f8a:	4a2f      	ldr	r2, [pc, #188]	; (8001048 <__NVIC_SetPriority+0xd4>)
 8000f8c:	1dfb      	adds	r3, r7, #7
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	33c0      	adds	r3, #192	; 0xc0
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	589b      	ldr	r3, [r3, r2]
 8000f9a:	1dfa      	adds	r2, r7, #7
 8000f9c:	7812      	ldrb	r2, [r2, #0]
 8000f9e:	0011      	movs	r1, r2
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	400a      	ands	r2, r1
 8000fa4:	00d2      	lsls	r2, r2, #3
 8000fa6:	21ff      	movs	r1, #255	; 0xff
 8000fa8:	4091      	lsls	r1, r2
 8000faa:	000a      	movs	r2, r1
 8000fac:	43d2      	mvns	r2, r2
 8000fae:	401a      	ands	r2, r3
 8000fb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	019b      	lsls	r3, r3, #6
 8000fb6:	22ff      	movs	r2, #255	; 0xff
 8000fb8:	401a      	ands	r2, r3
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	4003      	ands	r3, r0
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc8:	481f      	ldr	r0, [pc, #124]	; (8001048 <__NVIC_SetPriority+0xd4>)
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b25b      	sxtb	r3, r3
 8000fd0:	089b      	lsrs	r3, r3, #2
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	33c0      	adds	r3, #192	; 0xc0
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fda:	e031      	b.n	8001040 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	; (800104c <__NVIC_SetPriority+0xd8>)
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	0019      	movs	r1, r3
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	400b      	ands	r3, r1
 8000fe8:	3b08      	subs	r3, #8
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3306      	adds	r3, #6
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	18d3      	adds	r3, r2, r3
 8000ff2:	3304      	adds	r3, #4
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	1dfa      	adds	r2, r7, #7
 8000ff8:	7812      	ldrb	r2, [r2, #0]
 8000ffa:	0011      	movs	r1, r2
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	400a      	ands	r2, r1
 8001000:	00d2      	lsls	r2, r2, #3
 8001002:	21ff      	movs	r1, #255	; 0xff
 8001004:	4091      	lsls	r1, r2
 8001006:	000a      	movs	r2, r1
 8001008:	43d2      	mvns	r2, r2
 800100a:	401a      	ands	r2, r3
 800100c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	019b      	lsls	r3, r3, #6
 8001012:	22ff      	movs	r2, #255	; 0xff
 8001014:	401a      	ands	r2, r3
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	0018      	movs	r0, r3
 800101c:	2303      	movs	r3, #3
 800101e:	4003      	ands	r3, r0
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001024:	4809      	ldr	r0, [pc, #36]	; (800104c <__NVIC_SetPriority+0xd8>)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	001c      	movs	r4, r3
 800102c:	230f      	movs	r3, #15
 800102e:	4023      	ands	r3, r4
 8001030:	3b08      	subs	r3, #8
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	430a      	orrs	r2, r1
 8001036:	3306      	adds	r3, #6
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	18c3      	adds	r3, r0, r3
 800103c:	3304      	adds	r3, #4
 800103e:	601a      	str	r2, [r3, #0]
}
 8001040:	46c0      	nop			; (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b003      	add	sp, #12
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	e000e100 	.word	0xe000e100
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	1e5a      	subs	r2, r3, #1
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	045b      	lsls	r3, r3, #17
 8001060:	429a      	cmp	r2, r3
 8001062:	d301      	bcc.n	8001068 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001064:	2301      	movs	r3, #1
 8001066:	e010      	b.n	800108a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001068:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <SysTick_Config+0x44>)
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	3a01      	subs	r2, #1
 800106e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001070:	2301      	movs	r3, #1
 8001072:	425b      	negs	r3, r3
 8001074:	2103      	movs	r1, #3
 8001076:	0018      	movs	r0, r3
 8001078:	f7ff ff7c 	bl	8000f74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <SysTick_Config+0x44>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	4b04      	ldr	r3, [pc, #16]	; (8001094 <SysTick_Config+0x44>)
 8001084:	2207      	movs	r2, #7
 8001086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001088:	2300      	movs	r3, #0
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b002      	add	sp, #8
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	e000e010 	.word	0xe000e010

08001098 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	210f      	movs	r1, #15
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	1c02      	adds	r2, r0, #0
 80010a8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	0011      	movs	r1, r2
 80010b4:	0018      	movs	r0, r3
 80010b6:	f7ff ff5d 	bl	8000f74 <__NVIC_SetPriority>
}
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b004      	add	sp, #16
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	0018      	movs	r0, r3
 80010ce:	f7ff ffbf 	bl	8001050 <SysTick_Config>
 80010d2:	0003      	movs	r3, r0
}
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b002      	add	sp, #8
 80010da:	bd80      	pop	{r7, pc}

080010dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ea:	e147      	b.n	800137c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2101      	movs	r1, #1
 80010f2:	697a      	ldr	r2, [r7, #20]
 80010f4:	4091      	lsls	r1, r2
 80010f6:	000a      	movs	r2, r1
 80010f8:	4013      	ands	r3, r2
 80010fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d100      	bne.n	8001104 <HAL_GPIO_Init+0x28>
 8001102:	e138      	b.n	8001376 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2203      	movs	r2, #3
 800110a:	4013      	ands	r3, r2
 800110c:	2b01      	cmp	r3, #1
 800110e:	d005      	beq.n	800111c <HAL_GPIO_Init+0x40>
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	2203      	movs	r2, #3
 8001116:	4013      	ands	r3, r2
 8001118:	2b02      	cmp	r3, #2
 800111a:	d130      	bne.n	800117e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	2203      	movs	r2, #3
 8001128:	409a      	lsls	r2, r3
 800112a:	0013      	movs	r3, r2
 800112c:	43da      	mvns	r2, r3
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	4013      	ands	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	68da      	ldr	r2, [r3, #12]
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	409a      	lsls	r2, r3
 800113e:	0013      	movs	r3, r2
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	4313      	orrs	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001152:	2201      	movs	r2, #1
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	409a      	lsls	r2, r3
 8001158:	0013      	movs	r3, r2
 800115a:	43da      	mvns	r2, r3
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	091b      	lsrs	r3, r3, #4
 8001168:	2201      	movs	r2, #1
 800116a:	401a      	ands	r2, r3
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	409a      	lsls	r2, r3
 8001170:	0013      	movs	r3, r2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2203      	movs	r2, #3
 8001184:	4013      	ands	r3, r2
 8001186:	2b03      	cmp	r3, #3
 8001188:	d017      	beq.n	80011ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	2203      	movs	r2, #3
 8001196:	409a      	lsls	r2, r3
 8001198:	0013      	movs	r3, r2
 800119a:	43da      	mvns	r2, r3
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	689a      	ldr	r2, [r3, #8]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	409a      	lsls	r2, r3
 80011ac:	0013      	movs	r3, r2
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2203      	movs	r2, #3
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d123      	bne.n	800120e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	08da      	lsrs	r2, r3, #3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3208      	adds	r2, #8
 80011ce:	0092      	lsls	r2, r2, #2
 80011d0:	58d3      	ldr	r3, [r2, r3]
 80011d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	2207      	movs	r2, #7
 80011d8:	4013      	ands	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	220f      	movs	r2, #15
 80011de:	409a      	lsls	r2, r3
 80011e0:	0013      	movs	r3, r2
 80011e2:	43da      	mvns	r2, r3
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	691a      	ldr	r2, [r3, #16]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	2107      	movs	r1, #7
 80011f2:	400b      	ands	r3, r1
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	409a      	lsls	r2, r3
 80011f8:	0013      	movs	r3, r2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	08da      	lsrs	r2, r3, #3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3208      	adds	r2, #8
 8001208:	0092      	lsls	r2, r2, #2
 800120a:	6939      	ldr	r1, [r7, #16]
 800120c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	2203      	movs	r2, #3
 800121a:	409a      	lsls	r2, r3
 800121c:	0013      	movs	r3, r2
 800121e:	43da      	mvns	r2, r3
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	2203      	movs	r2, #3
 800122c:	401a      	ands	r2, r3
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	409a      	lsls	r2, r3
 8001234:	0013      	movs	r3, r2
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4313      	orrs	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	23c0      	movs	r3, #192	; 0xc0
 8001248:	029b      	lsls	r3, r3, #10
 800124a:	4013      	ands	r3, r2
 800124c:	d100      	bne.n	8001250 <HAL_GPIO_Init+0x174>
 800124e:	e092      	b.n	8001376 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001250:	4a50      	ldr	r2, [pc, #320]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	089b      	lsrs	r3, r3, #2
 8001256:	3318      	adds	r3, #24
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	589b      	ldr	r3, [r3, r2]
 800125c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	2203      	movs	r2, #3
 8001262:	4013      	ands	r3, r2
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	220f      	movs	r2, #15
 8001268:	409a      	lsls	r2, r3
 800126a:	0013      	movs	r3, r2
 800126c:	43da      	mvns	r2, r3
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	4013      	ands	r3, r2
 8001272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	23a0      	movs	r3, #160	; 0xa0
 8001278:	05db      	lsls	r3, r3, #23
 800127a:	429a      	cmp	r2, r3
 800127c:	d013      	beq.n	80012a6 <HAL_GPIO_Init+0x1ca>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a45      	ldr	r2, [pc, #276]	; (8001398 <HAL_GPIO_Init+0x2bc>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d00d      	beq.n	80012a2 <HAL_GPIO_Init+0x1c6>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a44      	ldr	r2, [pc, #272]	; (800139c <HAL_GPIO_Init+0x2c0>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d007      	beq.n	800129e <HAL_GPIO_Init+0x1c2>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a43      	ldr	r2, [pc, #268]	; (80013a0 <HAL_GPIO_Init+0x2c4>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d101      	bne.n	800129a <HAL_GPIO_Init+0x1be>
 8001296:	2303      	movs	r3, #3
 8001298:	e006      	b.n	80012a8 <HAL_GPIO_Init+0x1cc>
 800129a:	2305      	movs	r3, #5
 800129c:	e004      	b.n	80012a8 <HAL_GPIO_Init+0x1cc>
 800129e:	2302      	movs	r3, #2
 80012a0:	e002      	b.n	80012a8 <HAL_GPIO_Init+0x1cc>
 80012a2:	2301      	movs	r3, #1
 80012a4:	e000      	b.n	80012a8 <HAL_GPIO_Init+0x1cc>
 80012a6:	2300      	movs	r3, #0
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	2103      	movs	r1, #3
 80012ac:	400a      	ands	r2, r1
 80012ae:	00d2      	lsls	r2, r2, #3
 80012b0:	4093      	lsls	r3, r2
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80012b8:	4936      	ldr	r1, [pc, #216]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	089b      	lsrs	r3, r3, #2
 80012be:	3318      	adds	r3, #24
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012c6:	4b33      	ldr	r3, [pc, #204]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	43da      	mvns	r2, r3
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4013      	ands	r3, r2
 80012d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685a      	ldr	r2, [r3, #4]
 80012da:	2380      	movs	r3, #128	; 0x80
 80012dc:	035b      	lsls	r3, r3, #13
 80012de:	4013      	ands	r3, r2
 80012e0:	d003      	beq.n	80012ea <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012ea:	4b2a      	ldr	r3, [pc, #168]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80012f0:	4b28      	ldr	r3, [pc, #160]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	43da      	mvns	r2, r3
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	4013      	ands	r3, r2
 80012fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685a      	ldr	r2, [r3, #4]
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	039b      	lsls	r3, r3, #14
 8001308:	4013      	ands	r3, r2
 800130a:	d003      	beq.n	8001314 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4313      	orrs	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001314:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800131a:	4a1e      	ldr	r2, [pc, #120]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 800131c:	2384      	movs	r3, #132	; 0x84
 800131e:	58d3      	ldr	r3, [r2, r3]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	43da      	mvns	r2, r3
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685a      	ldr	r2, [r3, #4]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	029b      	lsls	r3, r3, #10
 8001334:	4013      	ands	r3, r2
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4313      	orrs	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001340:	4914      	ldr	r1, [pc, #80]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 8001342:	2284      	movs	r2, #132	; 0x84
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001348:	4a12      	ldr	r2, [pc, #72]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 800134a:	2380      	movs	r3, #128	; 0x80
 800134c:	58d3      	ldr	r3, [r2, r3]
 800134e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	43da      	mvns	r2, r3
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4013      	ands	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	2380      	movs	r3, #128	; 0x80
 8001360:	025b      	lsls	r3, r3, #9
 8001362:	4013      	ands	r3, r2
 8001364:	d003      	beq.n	800136e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4313      	orrs	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800136e:	4909      	ldr	r1, [pc, #36]	; (8001394 <HAL_GPIO_Init+0x2b8>)
 8001370:	2280      	movs	r2, #128	; 0x80
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	3301      	adds	r3, #1
 800137a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	40da      	lsrs	r2, r3
 8001384:	1e13      	subs	r3, r2, #0
 8001386:	d000      	beq.n	800138a <HAL_GPIO_Init+0x2ae>
 8001388:	e6b0      	b.n	80010ec <HAL_GPIO_Init+0x10>
  }
}
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	46c0      	nop			; (mov r8, r8)
 800138e:	46bd      	mov	sp, r7
 8001390:	b006      	add	sp, #24
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40021800 	.word	0x40021800
 8001398:	50000400 	.word	0x50000400
 800139c:	50000800 	.word	0x50000800
 80013a0:	50000c00 	.word	0x50000c00

080013a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	0008      	movs	r0, r1
 80013ae:	0011      	movs	r1, r2
 80013b0:	1cbb      	adds	r3, r7, #2
 80013b2:	1c02      	adds	r2, r0, #0
 80013b4:	801a      	strh	r2, [r3, #0]
 80013b6:	1c7b      	adds	r3, r7, #1
 80013b8:	1c0a      	adds	r2, r1, #0
 80013ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013bc:	1c7b      	adds	r3, r7, #1
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d004      	beq.n	80013ce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013c4:	1cbb      	adds	r3, r7, #2
 80013c6:	881a      	ldrh	r2, [r3, #0]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013cc:	e003      	b.n	80013d6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013ce:	1cbb      	adds	r3, r7, #2
 80013d0:	881a      	ldrh	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	46bd      	mov	sp, r7
 80013da:	b002      	add	sp, #8
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e08f      	b.n	8001512 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2241      	movs	r2, #65	; 0x41
 80013f6:	5c9b      	ldrb	r3, [r3, r2]
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d107      	bne.n	800140e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2240      	movs	r2, #64	; 0x40
 8001402:	2100      	movs	r1, #0
 8001404:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	0018      	movs	r0, r3
 800140a:	f7ff fbd7 	bl	8000bbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2241      	movs	r2, #65	; 0x41
 8001412:	2124      	movs	r1, #36	; 0x24
 8001414:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2101      	movs	r1, #1
 8001422:	438a      	bics	r2, r1
 8001424:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	493b      	ldr	r1, [pc, #236]	; (800151c <HAL_I2C_Init+0x13c>)
 8001430:	400a      	ands	r2, r1
 8001432:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4938      	ldr	r1, [pc, #224]	; (8001520 <HAL_I2C_Init+0x140>)
 8001440:	400a      	ands	r2, r1
 8001442:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d108      	bne.n	800145e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2180      	movs	r1, #128	; 0x80
 8001456:	0209      	lsls	r1, r1, #8
 8001458:	430a      	orrs	r2, r1
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	e007      	b.n	800146e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689a      	ldr	r2, [r3, #8]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2184      	movs	r1, #132	; 0x84
 8001468:	0209      	lsls	r1, r1, #8
 800146a:	430a      	orrs	r2, r1
 800146c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	2b02      	cmp	r3, #2
 8001474:	d109      	bne.n	800148a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2180      	movs	r1, #128	; 0x80
 8001482:	0109      	lsls	r1, r1, #4
 8001484:	430a      	orrs	r2, r1
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	e007      	b.n	800149a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4923      	ldr	r1, [pc, #140]	; (8001524 <HAL_I2C_Init+0x144>)
 8001496:	400a      	ands	r2, r1
 8001498:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4920      	ldr	r1, [pc, #128]	; (8001528 <HAL_I2C_Init+0x148>)
 80014a6:	430a      	orrs	r2, r1
 80014a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68da      	ldr	r2, [r3, #12]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	491a      	ldr	r1, [pc, #104]	; (8001520 <HAL_I2C_Init+0x140>)
 80014b6:	400a      	ands	r2, r1
 80014b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	691a      	ldr	r2, [r3, #16]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	431a      	orrs	r2, r3
 80014c4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	69d9      	ldr	r1, [r3, #28]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a1a      	ldr	r2, [r3, #32]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	430a      	orrs	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2101      	movs	r1, #1
 80014f0:	430a      	orrs	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2241      	movs	r2, #65	; 0x41
 80014fe:	2120      	movs	r1, #32
 8001500:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2242      	movs	r2, #66	; 0x42
 800150c:	2100      	movs	r1, #0
 800150e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	f0ffffff 	.word	0xf0ffffff
 8001520:	ffff7fff 	.word	0xffff7fff
 8001524:	fffff7ff 	.word	0xfffff7ff
 8001528:	02008000 	.word	0x02008000

0800152c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b089      	sub	sp, #36	; 0x24
 8001530:	af02      	add	r7, sp, #8
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	0008      	movs	r0, r1
 8001536:	607a      	str	r2, [r7, #4]
 8001538:	0019      	movs	r1, r3
 800153a:	230a      	movs	r3, #10
 800153c:	18fb      	adds	r3, r7, r3
 800153e:	1c02      	adds	r2, r0, #0
 8001540:	801a      	strh	r2, [r3, #0]
 8001542:	2308      	movs	r3, #8
 8001544:	18fb      	adds	r3, r7, r3
 8001546:	1c0a      	adds	r2, r1, #0
 8001548:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2241      	movs	r2, #65	; 0x41
 800154e:	5c9b      	ldrb	r3, [r3, r2]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b20      	cmp	r3, #32
 8001554:	d000      	beq.n	8001558 <HAL_I2C_Master_Transmit+0x2c>
 8001556:	e10a      	b.n	800176e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2240      	movs	r2, #64	; 0x40
 800155c:	5c9b      	ldrb	r3, [r3, r2]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d101      	bne.n	8001566 <HAL_I2C_Master_Transmit+0x3a>
 8001562:	2302      	movs	r3, #2
 8001564:	e104      	b.n	8001770 <HAL_I2C_Master_Transmit+0x244>
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2240      	movs	r2, #64	; 0x40
 800156a:	2101      	movs	r1, #1
 800156c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800156e:	f7ff fce1 	bl	8000f34 <HAL_GetTick>
 8001572:	0003      	movs	r3, r0
 8001574:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001576:	2380      	movs	r3, #128	; 0x80
 8001578:	0219      	lsls	r1, r3, #8
 800157a:	68f8      	ldr	r0, [r7, #12]
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	2319      	movs	r3, #25
 8001582:	2201      	movs	r2, #1
 8001584:	f000 fa26 	bl	80019d4 <I2C_WaitOnFlagUntilTimeout>
 8001588:	1e03      	subs	r3, r0, #0
 800158a:	d001      	beq.n	8001590 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0ef      	b.n	8001770 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2241      	movs	r2, #65	; 0x41
 8001594:	2121      	movs	r1, #33	; 0x21
 8001596:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2242      	movs	r2, #66	; 0x42
 800159c:	2110      	movs	r1, #16
 800159e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2208      	movs	r2, #8
 80015b0:	18ba      	adds	r2, r7, r2
 80015b2:	8812      	ldrh	r2, [r2, #0]
 80015b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2200      	movs	r2, #0
 80015ba:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	2bff      	cmp	r3, #255	; 0xff
 80015c4:	d906      	bls.n	80015d4 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	22ff      	movs	r2, #255	; 0xff
 80015ca:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	045b      	lsls	r3, r3, #17
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	e007      	b.n	80015e4 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015d8:	b29a      	uxth	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80015de:	2380      	movs	r3, #128	; 0x80
 80015e0:	049b      	lsls	r3, r3, #18
 80015e2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d027      	beq.n	800163c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f0:	781a      	ldrb	r2, [r3, #0]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fc:	1c5a      	adds	r2, r3, #1
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001606:	b29b      	uxth	r3, r3
 8001608:	3b01      	subs	r3, #1
 800160a:	b29a      	uxth	r2, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001614:	3b01      	subs	r3, #1
 8001616:	b29a      	uxth	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001620:	b2db      	uxtb	r3, r3
 8001622:	3301      	adds	r3, #1
 8001624:	b2da      	uxtb	r2, r3
 8001626:	697c      	ldr	r4, [r7, #20]
 8001628:	230a      	movs	r3, #10
 800162a:	18fb      	adds	r3, r7, r3
 800162c:	8819      	ldrh	r1, [r3, #0]
 800162e:	68f8      	ldr	r0, [r7, #12]
 8001630:	4b51      	ldr	r3, [pc, #324]	; (8001778 <HAL_I2C_Master_Transmit+0x24c>)
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	0023      	movs	r3, r4
 8001636:	f000 fc4d 	bl	8001ed4 <I2C_TransferConfig>
 800163a:	e06f      	b.n	800171c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001640:	b2da      	uxtb	r2, r3
 8001642:	697c      	ldr	r4, [r7, #20]
 8001644:	230a      	movs	r3, #10
 8001646:	18fb      	adds	r3, r7, r3
 8001648:	8819      	ldrh	r1, [r3, #0]
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	4b4a      	ldr	r3, [pc, #296]	; (8001778 <HAL_I2C_Master_Transmit+0x24c>)
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	0023      	movs	r3, r4
 8001652:	f000 fc3f 	bl	8001ed4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001656:	e061      	b.n	800171c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	0018      	movs	r0, r3
 8001660:	f000 fa10 	bl	8001a84 <I2C_WaitOnTXISFlagUntilTimeout>
 8001664:	1e03      	subs	r3, r0, #0
 8001666:	d001      	beq.n	800166c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e081      	b.n	8001770 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001670:	781a      	ldrb	r2, [r3, #0]
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001686:	b29b      	uxth	r3, r3
 8001688:	3b01      	subs	r3, #1
 800168a:	b29a      	uxth	r2, r3
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001694:	3b01      	subs	r3, #1
 8001696:	b29a      	uxth	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d03a      	beq.n	800171c <HAL_I2C_Master_Transmit+0x1f0>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d136      	bne.n	800171c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	0013      	movs	r3, r2
 80016b8:	2200      	movs	r2, #0
 80016ba:	2180      	movs	r1, #128	; 0x80
 80016bc:	f000 f98a 	bl	80019d4 <I2C_WaitOnFlagUntilTimeout>
 80016c0:	1e03      	subs	r3, r0, #0
 80016c2:	d001      	beq.n	80016c8 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e053      	b.n	8001770 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	2bff      	cmp	r3, #255	; 0xff
 80016d0:	d911      	bls.n	80016f6 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	22ff      	movs	r2, #255	; 0xff
 80016d6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	2380      	movs	r3, #128	; 0x80
 80016e0:	045c      	lsls	r4, r3, #17
 80016e2:	230a      	movs	r3, #10
 80016e4:	18fb      	adds	r3, r7, r3
 80016e6:	8819      	ldrh	r1, [r3, #0]
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	2300      	movs	r3, #0
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	0023      	movs	r3, r4
 80016f0:	f000 fbf0 	bl	8001ed4 <I2C_TransferConfig>
 80016f4:	e012      	b.n	800171c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001704:	b2da      	uxtb	r2, r3
 8001706:	2380      	movs	r3, #128	; 0x80
 8001708:	049c      	lsls	r4, r3, #18
 800170a:	230a      	movs	r3, #10
 800170c:	18fb      	adds	r3, r7, r3
 800170e:	8819      	ldrh	r1, [r3, #0]
 8001710:	68f8      	ldr	r0, [r7, #12]
 8001712:	2300      	movs	r3, #0
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	0023      	movs	r3, r4
 8001718:	f000 fbdc 	bl	8001ed4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001720:	b29b      	uxth	r3, r3
 8001722:	2b00      	cmp	r3, #0
 8001724:	d198      	bne.n	8001658 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	0018      	movs	r0, r3
 800172e:	f000 f9ef 	bl	8001b10 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001732:	1e03      	subs	r3, r0, #0
 8001734:	d001      	beq.n	800173a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e01a      	b.n	8001770 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2220      	movs	r2, #32
 8001740:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	490b      	ldr	r1, [pc, #44]	; (800177c <HAL_I2C_Master_Transmit+0x250>)
 800174e:	400a      	ands	r2, r1
 8001750:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2241      	movs	r2, #65	; 0x41
 8001756:	2120      	movs	r1, #32
 8001758:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2242      	movs	r2, #66	; 0x42
 800175e:	2100      	movs	r1, #0
 8001760:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2240      	movs	r2, #64	; 0x40
 8001766:	2100      	movs	r1, #0
 8001768:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800176a:	2300      	movs	r3, #0
 800176c:	e000      	b.n	8001770 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800176e:	2302      	movs	r3, #2
  }
}
 8001770:	0018      	movs	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	b007      	add	sp, #28
 8001776:	bd90      	pop	{r4, r7, pc}
 8001778:	80002000 	.word	0x80002000
 800177c:	fe00e800 	.word	0xfe00e800

08001780 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001780:	b590      	push	{r4, r7, lr}
 8001782:	b089      	sub	sp, #36	; 0x24
 8001784:	af02      	add	r7, sp, #8
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	0008      	movs	r0, r1
 800178a:	607a      	str	r2, [r7, #4]
 800178c:	0019      	movs	r1, r3
 800178e:	230a      	movs	r3, #10
 8001790:	18fb      	adds	r3, r7, r3
 8001792:	1c02      	adds	r2, r0, #0
 8001794:	801a      	strh	r2, [r3, #0]
 8001796:	2308      	movs	r3, #8
 8001798:	18fb      	adds	r3, r7, r3
 800179a:	1c0a      	adds	r2, r1, #0
 800179c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2241      	movs	r2, #65	; 0x41
 80017a2:	5c9b      	ldrb	r3, [r3, r2]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	2b20      	cmp	r3, #32
 80017a8:	d000      	beq.n	80017ac <HAL_I2C_Master_Receive+0x2c>
 80017aa:	e0e8      	b.n	800197e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2240      	movs	r2, #64	; 0x40
 80017b0:	5c9b      	ldrb	r3, [r3, r2]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d101      	bne.n	80017ba <HAL_I2C_Master_Receive+0x3a>
 80017b6:	2302      	movs	r3, #2
 80017b8:	e0e2      	b.n	8001980 <HAL_I2C_Master_Receive+0x200>
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2240      	movs	r2, #64	; 0x40
 80017be:	2101      	movs	r1, #1
 80017c0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80017c2:	f7ff fbb7 	bl	8000f34 <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017ca:	2380      	movs	r3, #128	; 0x80
 80017cc:	0219      	lsls	r1, r3, #8
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	2319      	movs	r3, #25
 80017d6:	2201      	movs	r2, #1
 80017d8:	f000 f8fc 	bl	80019d4 <I2C_WaitOnFlagUntilTimeout>
 80017dc:	1e03      	subs	r3, r0, #0
 80017de:	d001      	beq.n	80017e4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0cd      	b.n	8001980 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2241      	movs	r2, #65	; 0x41
 80017e8:	2122      	movs	r1, #34	; 0x22
 80017ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2242      	movs	r2, #66	; 0x42
 80017f0:	2110      	movs	r1, #16
 80017f2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2200      	movs	r2, #0
 80017f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2208      	movs	r2, #8
 8001804:	18ba      	adds	r2, r7, r2
 8001806:	8812      	ldrh	r2, [r2, #0]
 8001808:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2200      	movs	r2, #0
 800180e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001814:	b29b      	uxth	r3, r3
 8001816:	2bff      	cmp	r3, #255	; 0xff
 8001818:	d911      	bls.n	800183e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	22ff      	movs	r2, #255	; 0xff
 800181e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001824:	b2da      	uxtb	r2, r3
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	045c      	lsls	r4, r3, #17
 800182a:	230a      	movs	r3, #10
 800182c:	18fb      	adds	r3, r7, r3
 800182e:	8819      	ldrh	r1, [r3, #0]
 8001830:	68f8      	ldr	r0, [r7, #12]
 8001832:	4b55      	ldr	r3, [pc, #340]	; (8001988 <HAL_I2C_Master_Receive+0x208>)
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	0023      	movs	r3, r4
 8001838:	f000 fb4c 	bl	8001ed4 <I2C_TransferConfig>
 800183c:	e076      	b.n	800192c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001842:	b29a      	uxth	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800184c:	b2da      	uxtb	r2, r3
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	049c      	lsls	r4, r3, #18
 8001852:	230a      	movs	r3, #10
 8001854:	18fb      	adds	r3, r7, r3
 8001856:	8819      	ldrh	r1, [r3, #0]
 8001858:	68f8      	ldr	r0, [r7, #12]
 800185a:	4b4b      	ldr	r3, [pc, #300]	; (8001988 <HAL_I2C_Master_Receive+0x208>)
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	0023      	movs	r3, r4
 8001860:	f000 fb38 	bl	8001ed4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001864:	e062      	b.n	800192c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	0018      	movs	r0, r3
 800186e:	f000 f993 	bl	8001b98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001872:	1e03      	subs	r3, r0, #0
 8001874:	d001      	beq.n	800187a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e082      	b.n	8001980 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001884:	b2d2      	uxtb	r2, r2
 8001886:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188c:	1c5a      	adds	r2, r3, #1
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001896:	3b01      	subs	r3, #1
 8001898:	b29a      	uxth	r2, r3
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	3b01      	subs	r3, #1
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d03a      	beq.n	800192c <HAL_I2C_Master_Receive+0x1ac>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d136      	bne.n	800192c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	0013      	movs	r3, r2
 80018c8:	2200      	movs	r2, #0
 80018ca:	2180      	movs	r1, #128	; 0x80
 80018cc:	f000 f882 	bl	80019d4 <I2C_WaitOnFlagUntilTimeout>
 80018d0:	1e03      	subs	r3, r0, #0
 80018d2:	d001      	beq.n	80018d8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e053      	b.n	8001980 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018dc:	b29b      	uxth	r3, r3
 80018de:	2bff      	cmp	r3, #255	; 0xff
 80018e0:	d911      	bls.n	8001906 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	22ff      	movs	r2, #255	; 0xff
 80018e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	2380      	movs	r3, #128	; 0x80
 80018f0:	045c      	lsls	r4, r3, #17
 80018f2:	230a      	movs	r3, #10
 80018f4:	18fb      	adds	r3, r7, r3
 80018f6:	8819      	ldrh	r1, [r3, #0]
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	2300      	movs	r3, #0
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	0023      	movs	r3, r4
 8001900:	f000 fae8 	bl	8001ed4 <I2C_TransferConfig>
 8001904:	e012      	b.n	800192c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800190a:	b29a      	uxth	r2, r3
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001914:	b2da      	uxtb	r2, r3
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	049c      	lsls	r4, r3, #18
 800191a:	230a      	movs	r3, #10
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	8819      	ldrh	r1, [r3, #0]
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	2300      	movs	r3, #0
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	0023      	movs	r3, r4
 8001928:	f000 fad4 	bl	8001ed4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001930:	b29b      	uxth	r3, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	d197      	bne.n	8001866 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	0018      	movs	r0, r3
 800193e:	f000 f8e7 	bl	8001b10 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001942:	1e03      	subs	r3, r0, #0
 8001944:	d001      	beq.n	800194a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e01a      	b.n	8001980 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2220      	movs	r2, #32
 8001950:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	490b      	ldr	r1, [pc, #44]	; (800198c <HAL_I2C_Master_Receive+0x20c>)
 800195e:	400a      	ands	r2, r1
 8001960:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2241      	movs	r2, #65	; 0x41
 8001966:	2120      	movs	r1, #32
 8001968:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2242      	movs	r2, #66	; 0x42
 800196e:	2100      	movs	r1, #0
 8001970:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2240      	movs	r2, #64	; 0x40
 8001976:	2100      	movs	r1, #0
 8001978:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800197a:	2300      	movs	r3, #0
 800197c:	e000      	b.n	8001980 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800197e:	2302      	movs	r3, #2
  }
}
 8001980:	0018      	movs	r0, r3
 8001982:	46bd      	mov	sp, r7
 8001984:	b007      	add	sp, #28
 8001986:	bd90      	pop	{r4, r7, pc}
 8001988:	80002400 	.word	0x80002400
 800198c:	fe00e800 	.word	0xfe00e800

08001990 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	2202      	movs	r2, #2
 80019a0:	4013      	ands	r3, r2
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d103      	bne.n	80019ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2200      	movs	r2, #0
 80019ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	2201      	movs	r2, #1
 80019b6:	4013      	ands	r3, r2
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d007      	beq.n	80019cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	699a      	ldr	r2, [r3, #24]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2101      	movs	r1, #1
 80019c8:	430a      	orrs	r2, r1
 80019ca:	619a      	str	r2, [r3, #24]
  }
}
 80019cc:	46c0      	nop			; (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	b002      	add	sp, #8
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	1dfb      	adds	r3, r7, #7
 80019e2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019e4:	e03a      	b.n	8001a5c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	6839      	ldr	r1, [r7, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	0018      	movs	r0, r3
 80019ee:	f000 f971 	bl	8001cd4 <I2C_IsErrorOccurred>
 80019f2:	1e03      	subs	r3, r0, #0
 80019f4:	d001      	beq.n	80019fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e040      	b.n	8001a7c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	3301      	adds	r3, #1
 80019fe:	d02d      	beq.n	8001a5c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a00:	f7ff fa98 	bl	8000f34 <HAL_GetTick>
 8001a04:	0002      	movs	r2, r0
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d302      	bcc.n	8001a16 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d122      	bne.n	8001a5c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	425a      	negs	r2, r3
 8001a26:	4153      	adcs	r3, r2
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	001a      	movs	r2, r3
 8001a2c:	1dfb      	adds	r3, r7, #7
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d113      	bne.n	8001a5c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a38:	2220      	movs	r2, #32
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2241      	movs	r2, #65	; 0x41
 8001a44:	2120      	movs	r1, #32
 8001a46:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2242      	movs	r2, #66	; 0x42
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2240      	movs	r2, #64	; 0x40
 8001a54:	2100      	movs	r1, #0
 8001a56:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e00f      	b.n	8001a7c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	4013      	ands	r3, r2
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	425a      	negs	r2, r3
 8001a6c:	4153      	adcs	r3, r2
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	001a      	movs	r2, r3
 8001a72:	1dfb      	adds	r3, r7, #7
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d0b5      	beq.n	80019e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b004      	add	sp, #16
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a90:	e032      	b.n	8001af8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	68b9      	ldr	r1, [r7, #8]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f000 f91b 	bl	8001cd4 <I2C_IsErrorOccurred>
 8001a9e:	1e03      	subs	r3, r0, #0
 8001aa0:	d001      	beq.n	8001aa6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e030      	b.n	8001b08 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	d025      	beq.n	8001af8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001aac:	f7ff fa42 	bl	8000f34 <HAL_GetTick>
 8001ab0:	0002      	movs	r2, r0
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d302      	bcc.n	8001ac2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d11a      	bne.n	8001af8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	2202      	movs	r2, #2
 8001aca:	4013      	ands	r3, r2
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d013      	beq.n	8001af8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad4:	2220      	movs	r2, #32
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2241      	movs	r2, #65	; 0x41
 8001ae0:	2120      	movs	r1, #32
 8001ae2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2242      	movs	r2, #66	; 0x42
 8001ae8:	2100      	movs	r1, #0
 8001aea:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2240      	movs	r2, #64	; 0x40
 8001af0:	2100      	movs	r1, #0
 8001af2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e007      	b.n	8001b08 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	2202      	movs	r2, #2
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d1c5      	bne.n	8001a92 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	0018      	movs	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	b004      	add	sp, #16
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b1c:	e02f      	b.n	8001b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	68b9      	ldr	r1, [r7, #8]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f000 f8d5 	bl	8001cd4 <I2C_IsErrorOccurred>
 8001b2a:	1e03      	subs	r3, r0, #0
 8001b2c:	d001      	beq.n	8001b32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e02d      	b.n	8001b8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b32:	f7ff f9ff 	bl	8000f34 <HAL_GetTick>
 8001b36:	0002      	movs	r2, r0
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	68ba      	ldr	r2, [r7, #8]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d302      	bcc.n	8001b48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d11a      	bne.n	8001b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	2220      	movs	r2, #32
 8001b50:	4013      	ands	r3, r2
 8001b52:	2b20      	cmp	r3, #32
 8001b54:	d013      	beq.n	8001b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5a:	2220      	movs	r2, #32
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2241      	movs	r2, #65	; 0x41
 8001b66:	2120      	movs	r1, #32
 8001b68:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2242      	movs	r2, #66	; 0x42
 8001b6e:	2100      	movs	r1, #0
 8001b70:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2240      	movs	r2, #64	; 0x40
 8001b76:	2100      	movs	r1, #0
 8001b78:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e007      	b.n	8001b8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	2220      	movs	r2, #32
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b20      	cmp	r3, #32
 8001b8a:	d1c8      	bne.n	8001b1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	0018      	movs	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	b004      	add	sp, #16
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba4:	2317      	movs	r3, #23
 8001ba6:	18fb      	adds	r3, r7, r3
 8001ba8:	2200      	movs	r2, #0
 8001baa:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001bac:	e07b      	b.n	8001ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	68b9      	ldr	r1, [r7, #8]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f000 f88d 	bl	8001cd4 <I2C_IsErrorOccurred>
 8001bba:	1e03      	subs	r3, r0, #0
 8001bbc:	d003      	beq.n	8001bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8001bbe:	2317      	movs	r3, #23
 8001bc0:	18fb      	adds	r3, r7, r3
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	2220      	movs	r2, #32
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2b20      	cmp	r3, #32
 8001bd2:	d140      	bne.n	8001c56 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8001bd4:	2117      	movs	r1, #23
 8001bd6:	187b      	adds	r3, r7, r1
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d13b      	bne.n	8001c56 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	2204      	movs	r2, #4
 8001be6:	4013      	ands	r3, r2
 8001be8:	2b04      	cmp	r3, #4
 8001bea:	d106      	bne.n	8001bfa <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d002      	beq.n	8001bfa <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001bf4:	187b      	adds	r3, r7, r1
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	2210      	movs	r2, #16
 8001c02:	4013      	ands	r3, r2
 8001c04:	2b10      	cmp	r3, #16
 8001c06:	d123      	bne.n	8001c50 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2204      	movs	r2, #4
 8001c14:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	685a      	ldr	r2, [r3, #4]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4929      	ldr	r1, [pc, #164]	; (8001cd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2241      	movs	r2, #65	; 0x41
 8001c32:	2120      	movs	r1, #32
 8001c34:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2242      	movs	r2, #66	; 0x42
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2240      	movs	r2, #64	; 0x40
 8001c42:	2100      	movs	r1, #0
 8001c44:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8001c46:	2317      	movs	r3, #23
 8001c48:	18fb      	adds	r3, r7, r3
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	701a      	strb	r2, [r3, #0]
 8001c4e:	e002      	b.n	8001c56 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2200      	movs	r2, #0
 8001c54:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8001c56:	f7ff f96d 	bl	8000f34 <HAL_GetTick>
 8001c5a:	0002      	movs	r2, r0
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	68ba      	ldr	r2, [r7, #8]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d302      	bcc.n	8001c6c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d11c      	bne.n	8001ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8001c6c:	2017      	movs	r0, #23
 8001c6e:	183b      	adds	r3, r7, r0
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d117      	bne.n	8001ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	2204      	movs	r2, #4
 8001c7e:	4013      	ands	r3, r2
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d010      	beq.n	8001ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c88:	2220      	movs	r2, #32
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2241      	movs	r2, #65	; 0x41
 8001c94:	2120      	movs	r1, #32
 8001c96:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2240      	movs	r2, #64	; 0x40
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8001ca0:	183b      	adds	r3, r7, r0
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	2204      	movs	r2, #4
 8001cae:	4013      	ands	r3, r2
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d005      	beq.n	8001cc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8001cb4:	2317      	movs	r3, #23
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d100      	bne.n	8001cc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8001cbe:	e776      	b.n	8001bae <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8001cc0:	2317      	movs	r3, #23
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	781b      	ldrb	r3, [r3, #0]
}
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b006      	add	sp, #24
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	fe00e800 	.word	0xfe00e800

08001cd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cd4:	b590      	push	{r4, r7, lr}
 8001cd6:	b08b      	sub	sp, #44	; 0x2c
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce0:	2327      	movs	r3, #39	; 0x27
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	2210      	movs	r2, #16
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d100      	bne.n	8001d02 <I2C_IsErrorOccurred+0x2e>
 8001d00:	e082      	b.n	8001e08 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2210      	movs	r2, #16
 8001d08:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d0a:	e060      	b.n	8001dce <I2C_IsErrorOccurred+0xfa>
 8001d0c:	2427      	movs	r4, #39	; 0x27
 8001d0e:	193b      	adds	r3, r7, r4
 8001d10:	193a      	adds	r2, r7, r4
 8001d12:	7812      	ldrb	r2, [r2, #0]
 8001d14:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	d058      	beq.n	8001dce <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d1c:	f7ff f90a 	bl	8000f34 <HAL_GetTick>
 8001d20:	0002      	movs	r2, r0
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d306      	bcc.n	8001d3a <I2C_IsErrorOccurred+0x66>
 8001d2c:	193b      	adds	r3, r7, r4
 8001d2e:	193a      	adds	r2, r7, r4
 8001d30:	7812      	ldrb	r2, [r2, #0]
 8001d32:	701a      	strb	r2, [r3, #0]
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d149      	bne.n	8001dce <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	01db      	lsls	r3, r3, #7
 8001d44:	4013      	ands	r3, r2
 8001d46:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001d48:	2013      	movs	r0, #19
 8001d4a:	183b      	adds	r3, r7, r0
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	2142      	movs	r1, #66	; 0x42
 8001d50:	5c52      	ldrb	r2, [r2, r1]
 8001d52:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699a      	ldr	r2, [r3, #24]
 8001d5a:	2380      	movs	r3, #128	; 0x80
 8001d5c:	021b      	lsls	r3, r3, #8
 8001d5e:	401a      	ands	r2, r3
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d126      	bne.n	8001db6 <I2C_IsErrorOccurred+0xe2>
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	2380      	movs	r3, #128	; 0x80
 8001d6c:	01db      	lsls	r3, r3, #7
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d021      	beq.n	8001db6 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8001d72:	183b      	adds	r3, r7, r0
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2b20      	cmp	r3, #32
 8001d78:	d01d      	beq.n	8001db6 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2180      	movs	r1, #128	; 0x80
 8001d86:	01c9      	lsls	r1, r1, #7
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001d8c:	f7ff f8d2 	bl	8000f34 <HAL_GetTick>
 8001d90:	0003      	movs	r3, r0
 8001d92:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d94:	e00f      	b.n	8001db6 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001d96:	f7ff f8cd 	bl	8000f34 <HAL_GetTick>
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b19      	cmp	r3, #25
 8001da2:	d908      	bls.n	8001db6 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001da4:	6a3b      	ldr	r3, [r7, #32]
 8001da6:	2220      	movs	r2, #32
 8001da8:	4313      	orrs	r3, r2
 8001daa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001dac:	2327      	movs	r3, #39	; 0x27
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2201      	movs	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]

              break;
 8001db4:	e00b      	b.n	8001dce <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2127      	movs	r1, #39	; 0x27
 8001dc2:	187a      	adds	r2, r7, r1
 8001dc4:	1879      	adds	r1, r7, r1
 8001dc6:	7809      	ldrb	r1, [r1, #0]
 8001dc8:	7011      	strb	r1, [r2, #0]
 8001dca:	2b20      	cmp	r3, #32
 8001dcc:	d1e3      	bne.n	8001d96 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	2220      	movs	r2, #32
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	2b20      	cmp	r3, #32
 8001dda:	d004      	beq.n	8001de6 <I2C_IsErrorOccurred+0x112>
 8001ddc:	2327      	movs	r3, #39	; 0x27
 8001dde:	18fb      	adds	r3, r7, r3
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d092      	beq.n	8001d0c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001de6:	2327      	movs	r3, #39	; 0x27
 8001de8:	18fb      	adds	r3, r7, r3
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d103      	bne.n	8001df8 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2220      	movs	r2, #32
 8001df6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001df8:	6a3b      	ldr	r3, [r7, #32]
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001e00:	2327      	movs	r3, #39	; 0x27
 8001e02:	18fb      	adds	r3, r7, r3
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	2380      	movs	r3, #128	; 0x80
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	4013      	ands	r3, r2
 8001e18:	d00c      	beq.n	8001e34 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001e1a:	6a3b      	ldr	r3, [r7, #32]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2280      	movs	r2, #128	; 0x80
 8001e28:	0052      	lsls	r2, r2, #1
 8001e2a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e2c:	2327      	movs	r3, #39	; 0x27
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	2380      	movs	r3, #128	; 0x80
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d00c      	beq.n	8001e58 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001e3e:	6a3b      	ldr	r3, [r7, #32]
 8001e40:	2208      	movs	r2, #8
 8001e42:	4313      	orrs	r3, r2
 8001e44:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2280      	movs	r2, #128	; 0x80
 8001e4c:	00d2      	lsls	r2, r2, #3
 8001e4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e50:	2327      	movs	r3, #39	; 0x27
 8001e52:	18fb      	adds	r3, r7, r3
 8001e54:	2201      	movs	r2, #1
 8001e56:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	2380      	movs	r3, #128	; 0x80
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d00c      	beq.n	8001e7c <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001e62:	6a3b      	ldr	r3, [r7, #32]
 8001e64:	2202      	movs	r2, #2
 8001e66:	4313      	orrs	r3, r2
 8001e68:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2280      	movs	r2, #128	; 0x80
 8001e70:	0092      	lsls	r2, r2, #2
 8001e72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e74:	2327      	movs	r3, #39	; 0x27
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001e7c:	2327      	movs	r3, #39	; 0x27
 8001e7e:	18fb      	adds	r3, r7, r3
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d01d      	beq.n	8001ec2 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f7ff fd81 	bl	8001990 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	490d      	ldr	r1, [pc, #52]	; (8001ed0 <I2C_IsErrorOccurred+0x1fc>)
 8001e9a:	400a      	ands	r2, r1
 8001e9c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ea2:	6a3b      	ldr	r3, [r7, #32]
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2241      	movs	r2, #65	; 0x41
 8001eae:	2120      	movs	r1, #32
 8001eb0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2242      	movs	r2, #66	; 0x42
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2240      	movs	r2, #64	; 0x40
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001ec2:	2327      	movs	r3, #39	; 0x27
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	781b      	ldrb	r3, [r3, #0]
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b00b      	add	sp, #44	; 0x2c
 8001ece:	bd90      	pop	{r4, r7, pc}
 8001ed0:	fe00e800 	.word	0xfe00e800

08001ed4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001ed4:	b590      	push	{r4, r7, lr}
 8001ed6:	b087      	sub	sp, #28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	0008      	movs	r0, r1
 8001ede:	0011      	movs	r1, r2
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	240a      	movs	r4, #10
 8001ee4:	193b      	adds	r3, r7, r4
 8001ee6:	1c02      	adds	r2, r0, #0
 8001ee8:	801a      	strh	r2, [r3, #0]
 8001eea:	2009      	movs	r0, #9
 8001eec:	183b      	adds	r3, r7, r0
 8001eee:	1c0a      	adds	r2, r1, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ef2:	193b      	adds	r3, r7, r4
 8001ef4:	881b      	ldrh	r3, [r3, #0]
 8001ef6:	059b      	lsls	r3, r3, #22
 8001ef8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001efa:	183b      	adds	r3, r7, r0
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	0419      	lsls	r1, r3, #16
 8001f00:	23ff      	movs	r3, #255	; 0xff
 8001f02:	041b      	lsls	r3, r3, #16
 8001f04:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f06:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	085b      	lsrs	r3, r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f1e:	0d51      	lsrs	r1, r2, #21
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	00d2      	lsls	r2, r2, #3
 8001f24:	400a      	ands	r2, r1
 8001f26:	4907      	ldr	r1, [pc, #28]	; (8001f44 <I2C_TransferConfig+0x70>)
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	43d2      	mvns	r2, r2
 8001f2c:	401a      	ands	r2, r3
 8001f2e:	0011      	movs	r1, r2
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	430a      	orrs	r2, r1
 8001f38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b007      	add	sp, #28
 8001f40:	bd90      	pop	{r4, r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	03ff63ff 	.word	0x03ff63ff

08001f48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2241      	movs	r2, #65	; 0x41
 8001f56:	5c9b      	ldrb	r3, [r3, r2]
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b20      	cmp	r3, #32
 8001f5c:	d138      	bne.n	8001fd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2240      	movs	r2, #64	; 0x40
 8001f62:	5c9b      	ldrb	r3, [r3, r2]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d101      	bne.n	8001f6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f68:	2302      	movs	r3, #2
 8001f6a:	e032      	b.n	8001fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2240      	movs	r2, #64	; 0x40
 8001f70:	2101      	movs	r1, #1
 8001f72:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2241      	movs	r2, #65	; 0x41
 8001f78:	2124      	movs	r1, #36	; 0x24
 8001f7a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2101      	movs	r1, #1
 8001f88:	438a      	bics	r2, r1
 8001f8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4911      	ldr	r1, [pc, #68]	; (8001fdc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001f98:	400a      	ands	r2, r1
 8001f9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6819      	ldr	r1, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2241      	movs	r2, #65	; 0x41
 8001fc0:	2120      	movs	r1, #32
 8001fc2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2240      	movs	r2, #64	; 0x40
 8001fc8:	2100      	movs	r1, #0
 8001fca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	e000      	b.n	8001fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001fd0:	2302      	movs	r3, #2
  }
}
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b002      	add	sp, #8
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	46c0      	nop			; (mov r8, r8)
 8001fdc:	ffffefff 	.word	0xffffefff

08001fe0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2241      	movs	r2, #65	; 0x41
 8001fee:	5c9b      	ldrb	r3, [r3, r2]
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b20      	cmp	r3, #32
 8001ff4:	d139      	bne.n	800206a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2240      	movs	r2, #64	; 0x40
 8001ffa:	5c9b      	ldrb	r3, [r3, r2]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d101      	bne.n	8002004 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002000:	2302      	movs	r3, #2
 8002002:	e033      	b.n	800206c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2240      	movs	r2, #64	; 0x40
 8002008:	2101      	movs	r1, #1
 800200a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2241      	movs	r2, #65	; 0x41
 8002010:	2124      	movs	r1, #36	; 0x24
 8002012:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2101      	movs	r1, #1
 8002020:	438a      	bics	r2, r1
 8002022:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4a11      	ldr	r2, [pc, #68]	; (8002074 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002030:	4013      	ands	r3, r2
 8002032:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2101      	movs	r1, #1
 8002052:	430a      	orrs	r2, r1
 8002054:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2241      	movs	r2, #65	; 0x41
 800205a:	2120      	movs	r1, #32
 800205c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2240      	movs	r2, #64	; 0x40
 8002062:	2100      	movs	r1, #0
 8002064:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002066:	2300      	movs	r3, #0
 8002068:	e000      	b.n	800206c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800206a:	2302      	movs	r3, #2
  }
}
 800206c:	0018      	movs	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	b004      	add	sp, #16
 8002072:	bd80      	pop	{r7, pc}
 8002074:	fffff0ff 	.word	0xfffff0ff

08002078 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002080:	4b19      	ldr	r3, [pc, #100]	; (80020e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a19      	ldr	r2, [pc, #100]	; (80020ec <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002086:	4013      	ands	r3, r2
 8002088:	0019      	movs	r1, r3
 800208a:	4b17      	ldr	r3, [pc, #92]	; (80020e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	430a      	orrs	r2, r1
 8002090:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	429a      	cmp	r2, r3
 800209a:	d11f      	bne.n	80020dc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800209c:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	0013      	movs	r3, r2
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	189b      	adds	r3, r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	4912      	ldr	r1, [pc, #72]	; (80020f4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80020aa:	0018      	movs	r0, r3
 80020ac:	f7fe f83c 	bl	8000128 <__udivsi3>
 80020b0:	0003      	movs	r3, r0
 80020b2:	3301      	adds	r3, #1
 80020b4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020b6:	e008      	b.n	80020ca <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	3b01      	subs	r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	e001      	b.n	80020ca <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e009      	b.n	80020de <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020ca:	4b07      	ldr	r3, [pc, #28]	; (80020e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80020cc:	695a      	ldr	r2, [r3, #20]
 80020ce:	2380      	movs	r3, #128	; 0x80
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	401a      	ands	r2, r3
 80020d4:	2380      	movs	r3, #128	; 0x80
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	429a      	cmp	r2, r3
 80020da:	d0ed      	beq.n	80020b8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	0018      	movs	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	b004      	add	sp, #16
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	40007000 	.word	0x40007000
 80020ec:	fffff9ff 	.word	0xfffff9ff
 80020f0:	20000000 	.word	0x20000000
 80020f4:	000f4240 	.word	0x000f4240

080020f8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80020fc:	4b03      	ldr	r3, [pc, #12]	; (800210c <LL_RCC_GetAPB1Prescaler+0x14>)
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	23e0      	movs	r3, #224	; 0xe0
 8002102:	01db      	lsls	r3, r3, #7
 8002104:	4013      	ands	r3, r2
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40021000 	.word	0x40021000

08002110 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e2fe      	b.n	8002720 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2201      	movs	r2, #1
 8002128:	4013      	ands	r3, r2
 800212a:	d100      	bne.n	800212e <HAL_RCC_OscConfig+0x1e>
 800212c:	e07c      	b.n	8002228 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212e:	4bc3      	ldr	r3, [pc, #780]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2238      	movs	r2, #56	; 0x38
 8002134:	4013      	ands	r3, r2
 8002136:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002138:	4bc0      	ldr	r3, [pc, #768]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	2203      	movs	r2, #3
 800213e:	4013      	ands	r3, r2
 8002140:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	2b10      	cmp	r3, #16
 8002146:	d102      	bne.n	800214e <HAL_RCC_OscConfig+0x3e>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2b03      	cmp	r3, #3
 800214c:	d002      	beq.n	8002154 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	2b08      	cmp	r3, #8
 8002152:	d10b      	bne.n	800216c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002154:	4bb9      	ldr	r3, [pc, #740]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	029b      	lsls	r3, r3, #10
 800215c:	4013      	ands	r3, r2
 800215e:	d062      	beq.n	8002226 <HAL_RCC_OscConfig+0x116>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d15e      	bne.n	8002226 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e2d9      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	025b      	lsls	r3, r3, #9
 8002174:	429a      	cmp	r2, r3
 8002176:	d107      	bne.n	8002188 <HAL_RCC_OscConfig+0x78>
 8002178:	4bb0      	ldr	r3, [pc, #704]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4baf      	ldr	r3, [pc, #700]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800217e:	2180      	movs	r1, #128	; 0x80
 8002180:	0249      	lsls	r1, r1, #9
 8002182:	430a      	orrs	r2, r1
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	e020      	b.n	80021ca <HAL_RCC_OscConfig+0xba>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	23a0      	movs	r3, #160	; 0xa0
 800218e:	02db      	lsls	r3, r3, #11
 8002190:	429a      	cmp	r2, r3
 8002192:	d10e      	bne.n	80021b2 <HAL_RCC_OscConfig+0xa2>
 8002194:	4ba9      	ldr	r3, [pc, #676]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4ba8      	ldr	r3, [pc, #672]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800219a:	2180      	movs	r1, #128	; 0x80
 800219c:	02c9      	lsls	r1, r1, #11
 800219e:	430a      	orrs	r2, r1
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	4ba6      	ldr	r3, [pc, #664]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	4ba5      	ldr	r3, [pc, #660]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80021a8:	2180      	movs	r1, #128	; 0x80
 80021aa:	0249      	lsls	r1, r1, #9
 80021ac:	430a      	orrs	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	e00b      	b.n	80021ca <HAL_RCC_OscConfig+0xba>
 80021b2:	4ba2      	ldr	r3, [pc, #648]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	4ba1      	ldr	r3, [pc, #644]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80021b8:	49a1      	ldr	r1, [pc, #644]	; (8002440 <HAL_RCC_OscConfig+0x330>)
 80021ba:	400a      	ands	r2, r1
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	4b9f      	ldr	r3, [pc, #636]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	4b9e      	ldr	r3, [pc, #632]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80021c4:	499f      	ldr	r1, [pc, #636]	; (8002444 <HAL_RCC_OscConfig+0x334>)
 80021c6:	400a      	ands	r2, r1
 80021c8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d014      	beq.n	80021fc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d2:	f7fe feaf 	bl	8000f34 <HAL_GetTick>
 80021d6:	0003      	movs	r3, r0
 80021d8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021dc:	f7fe feaa 	bl	8000f34 <HAL_GetTick>
 80021e0:	0002      	movs	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b64      	cmp	r3, #100	; 0x64
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e298      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021ee:	4b93      	ldr	r3, [pc, #588]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	2380      	movs	r3, #128	; 0x80
 80021f4:	029b      	lsls	r3, r3, #10
 80021f6:	4013      	ands	r3, r2
 80021f8:	d0f0      	beq.n	80021dc <HAL_RCC_OscConfig+0xcc>
 80021fa:	e015      	b.n	8002228 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021fc:	f7fe fe9a 	bl	8000f34 <HAL_GetTick>
 8002200:	0003      	movs	r3, r0
 8002202:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002206:	f7fe fe95 	bl	8000f34 <HAL_GetTick>
 800220a:	0002      	movs	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b64      	cmp	r3, #100	; 0x64
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e283      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002218:	4b88      	ldr	r3, [pc, #544]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	2380      	movs	r3, #128	; 0x80
 800221e:	029b      	lsls	r3, r3, #10
 8002220:	4013      	ands	r3, r2
 8002222:	d1f0      	bne.n	8002206 <HAL_RCC_OscConfig+0xf6>
 8002224:	e000      	b.n	8002228 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002226:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2202      	movs	r2, #2
 800222e:	4013      	ands	r3, r2
 8002230:	d100      	bne.n	8002234 <HAL_RCC_OscConfig+0x124>
 8002232:	e099      	b.n	8002368 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002234:	4b81      	ldr	r3, [pc, #516]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	2238      	movs	r2, #56	; 0x38
 800223a:	4013      	ands	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800223e:	4b7f      	ldr	r3, [pc, #508]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	2203      	movs	r2, #3
 8002244:	4013      	ands	r3, r2
 8002246:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	2b10      	cmp	r3, #16
 800224c:	d102      	bne.n	8002254 <HAL_RCC_OscConfig+0x144>
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	2b02      	cmp	r3, #2
 8002252:	d002      	beq.n	800225a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d135      	bne.n	80022c6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800225a:	4b78      	ldr	r3, [pc, #480]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	4013      	ands	r3, r2
 8002264:	d005      	beq.n	8002272 <HAL_RCC_OscConfig+0x162>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e256      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002272:	4b72      	ldr	r3, [pc, #456]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4a74      	ldr	r2, [pc, #464]	; (8002448 <HAL_RCC_OscConfig+0x338>)
 8002278:	4013      	ands	r3, r2
 800227a:	0019      	movs	r1, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	695b      	ldr	r3, [r3, #20]
 8002280:	021a      	lsls	r2, r3, #8
 8002282:	4b6e      	ldr	r3, [pc, #440]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002284:	430a      	orrs	r2, r1
 8002286:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d112      	bne.n	80022b4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800228e:	4b6b      	ldr	r3, [pc, #428]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a6e      	ldr	r2, [pc, #440]	; (800244c <HAL_RCC_OscConfig+0x33c>)
 8002294:	4013      	ands	r3, r2
 8002296:	0019      	movs	r1, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	691a      	ldr	r2, [r3, #16]
 800229c:	4b67      	ldr	r3, [pc, #412]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800229e:	430a      	orrs	r2, r1
 80022a0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80022a2:	4b66      	ldr	r3, [pc, #408]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	0adb      	lsrs	r3, r3, #11
 80022a8:	2207      	movs	r2, #7
 80022aa:	4013      	ands	r3, r2
 80022ac:	4a68      	ldr	r2, [pc, #416]	; (8002450 <HAL_RCC_OscConfig+0x340>)
 80022ae:	40da      	lsrs	r2, r3
 80022b0:	4b68      	ldr	r3, [pc, #416]	; (8002454 <HAL_RCC_OscConfig+0x344>)
 80022b2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80022b4:	4b68      	ldr	r3, [pc, #416]	; (8002458 <HAL_RCC_OscConfig+0x348>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	0018      	movs	r0, r3
 80022ba:	f7fe fddf 	bl	8000e7c <HAL_InitTick>
 80022be:	1e03      	subs	r3, r0, #0
 80022c0:	d051      	beq.n	8002366 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e22c      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d030      	beq.n	8002330 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80022ce:	4b5b      	ldr	r3, [pc, #364]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a5e      	ldr	r2, [pc, #376]	; (800244c <HAL_RCC_OscConfig+0x33c>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	0019      	movs	r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	4b57      	ldr	r3, [pc, #348]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80022de:	430a      	orrs	r2, r1
 80022e0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80022e2:	4b56      	ldr	r3, [pc, #344]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	4b55      	ldr	r3, [pc, #340]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80022e8:	2180      	movs	r1, #128	; 0x80
 80022ea:	0049      	lsls	r1, r1, #1
 80022ec:	430a      	orrs	r2, r1
 80022ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f0:	f7fe fe20 	bl	8000f34 <HAL_GetTick>
 80022f4:	0003      	movs	r3, r0
 80022f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022f8:	e008      	b.n	800230c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fa:	f7fe fe1b 	bl	8000f34 <HAL_GetTick>
 80022fe:	0002      	movs	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e209      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800230c:	4b4b      	ldr	r3, [pc, #300]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	2380      	movs	r3, #128	; 0x80
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	4013      	ands	r3, r2
 8002316:	d0f0      	beq.n	80022fa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002318:	4b48      	ldr	r3, [pc, #288]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	4a4a      	ldr	r2, [pc, #296]	; (8002448 <HAL_RCC_OscConfig+0x338>)
 800231e:	4013      	ands	r3, r2
 8002320:	0019      	movs	r1, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	021a      	lsls	r2, r3, #8
 8002328:	4b44      	ldr	r3, [pc, #272]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800232a:	430a      	orrs	r2, r1
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	e01b      	b.n	8002368 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002330:	4b42      	ldr	r3, [pc, #264]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b41      	ldr	r3, [pc, #260]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002336:	4949      	ldr	r1, [pc, #292]	; (800245c <HAL_RCC_OscConfig+0x34c>)
 8002338:	400a      	ands	r2, r1
 800233a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233c:	f7fe fdfa 	bl	8000f34 <HAL_GetTick>
 8002340:	0003      	movs	r3, r0
 8002342:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002346:	f7fe fdf5 	bl	8000f34 <HAL_GetTick>
 800234a:	0002      	movs	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e1e3      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002358:	4b38      	ldr	r3, [pc, #224]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	2380      	movs	r3, #128	; 0x80
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4013      	ands	r3, r2
 8002362:	d1f0      	bne.n	8002346 <HAL_RCC_OscConfig+0x236>
 8002364:	e000      	b.n	8002368 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002366:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2208      	movs	r2, #8
 800236e:	4013      	ands	r3, r2
 8002370:	d047      	beq.n	8002402 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002372:	4b32      	ldr	r3, [pc, #200]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	2238      	movs	r2, #56	; 0x38
 8002378:	4013      	ands	r3, r2
 800237a:	2b18      	cmp	r3, #24
 800237c:	d10a      	bne.n	8002394 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800237e:	4b2f      	ldr	r3, [pc, #188]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002382:	2202      	movs	r2, #2
 8002384:	4013      	ands	r3, r2
 8002386:	d03c      	beq.n	8002402 <HAL_RCC_OscConfig+0x2f2>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d138      	bne.n	8002402 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e1c5      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d019      	beq.n	80023d0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800239c:	4b27      	ldr	r3, [pc, #156]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 800239e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023a0:	4b26      	ldr	r3, [pc, #152]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80023a2:	2101      	movs	r1, #1
 80023a4:	430a      	orrs	r2, r1
 80023a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a8:	f7fe fdc4 	bl	8000f34 <HAL_GetTick>
 80023ac:	0003      	movs	r3, r0
 80023ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b2:	f7fe fdbf 	bl	8000f34 <HAL_GetTick>
 80023b6:	0002      	movs	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e1ad      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023c4:	4b1d      	ldr	r3, [pc, #116]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80023c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c8:	2202      	movs	r2, #2
 80023ca:	4013      	ands	r3, r2
 80023cc:	d0f1      	beq.n	80023b2 <HAL_RCC_OscConfig+0x2a2>
 80023ce:	e018      	b.n	8002402 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80023d0:	4b1a      	ldr	r3, [pc, #104]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80023d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023d4:	4b19      	ldr	r3, [pc, #100]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80023d6:	2101      	movs	r1, #1
 80023d8:	438a      	bics	r2, r1
 80023da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023dc:	f7fe fdaa 	bl	8000f34 <HAL_GetTick>
 80023e0:	0003      	movs	r3, r0
 80023e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023e4:	e008      	b.n	80023f8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023e6:	f7fe fda5 	bl	8000f34 <HAL_GetTick>
 80023ea:	0002      	movs	r2, r0
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e193      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023f8:	4b10      	ldr	r3, [pc, #64]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 80023fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023fc:	2202      	movs	r2, #2
 80023fe:	4013      	ands	r3, r2
 8002400:	d1f1      	bne.n	80023e6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2204      	movs	r2, #4
 8002408:	4013      	ands	r3, r2
 800240a:	d100      	bne.n	800240e <HAL_RCC_OscConfig+0x2fe>
 800240c:	e0c6      	b.n	800259c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800240e:	231f      	movs	r3, #31
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	2200      	movs	r2, #0
 8002414:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2238      	movs	r2, #56	; 0x38
 800241c:	4013      	ands	r3, r2
 800241e:	2b20      	cmp	r3, #32
 8002420:	d11e      	bne.n	8002460 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_RCC_OscConfig+0x32c>)
 8002424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002426:	2202      	movs	r2, #2
 8002428:	4013      	ands	r3, r2
 800242a:	d100      	bne.n	800242e <HAL_RCC_OscConfig+0x31e>
 800242c:	e0b6      	b.n	800259c <HAL_RCC_OscConfig+0x48c>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d000      	beq.n	8002438 <HAL_RCC_OscConfig+0x328>
 8002436:	e0b1      	b.n	800259c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e171      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
 800243c:	40021000 	.word	0x40021000
 8002440:	fffeffff 	.word	0xfffeffff
 8002444:	fffbffff 	.word	0xfffbffff
 8002448:	ffff80ff 	.word	0xffff80ff
 800244c:	ffffc7ff 	.word	0xffffc7ff
 8002450:	00f42400 	.word	0x00f42400
 8002454:	20000000 	.word	0x20000000
 8002458:	20000004 	.word	0x20000004
 800245c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002460:	4bb1      	ldr	r3, [pc, #708]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002462:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002464:	2380      	movs	r3, #128	; 0x80
 8002466:	055b      	lsls	r3, r3, #21
 8002468:	4013      	ands	r3, r2
 800246a:	d101      	bne.n	8002470 <HAL_RCC_OscConfig+0x360>
 800246c:	2301      	movs	r3, #1
 800246e:	e000      	b.n	8002472 <HAL_RCC_OscConfig+0x362>
 8002470:	2300      	movs	r3, #0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d011      	beq.n	800249a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002476:	4bac      	ldr	r3, [pc, #688]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002478:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800247a:	4bab      	ldr	r3, [pc, #684]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 800247c:	2180      	movs	r1, #128	; 0x80
 800247e:	0549      	lsls	r1, r1, #21
 8002480:	430a      	orrs	r2, r1
 8002482:	63da      	str	r2, [r3, #60]	; 0x3c
 8002484:	4ba8      	ldr	r3, [pc, #672]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002486:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002488:	2380      	movs	r3, #128	; 0x80
 800248a:	055b      	lsls	r3, r3, #21
 800248c:	4013      	ands	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002492:	231f      	movs	r3, #31
 8002494:	18fb      	adds	r3, r7, r3
 8002496:	2201      	movs	r2, #1
 8002498:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800249a:	4ba4      	ldr	r3, [pc, #656]	; (800272c <HAL_RCC_OscConfig+0x61c>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	2380      	movs	r3, #128	; 0x80
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4013      	ands	r3, r2
 80024a4:	d11a      	bne.n	80024dc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024a6:	4ba1      	ldr	r3, [pc, #644]	; (800272c <HAL_RCC_OscConfig+0x61c>)
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	4ba0      	ldr	r3, [pc, #640]	; (800272c <HAL_RCC_OscConfig+0x61c>)
 80024ac:	2180      	movs	r1, #128	; 0x80
 80024ae:	0049      	lsls	r1, r1, #1
 80024b0:	430a      	orrs	r2, r1
 80024b2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80024b4:	f7fe fd3e 	bl	8000f34 <HAL_GetTick>
 80024b8:	0003      	movs	r3, r0
 80024ba:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024be:	f7fe fd39 	bl	8000f34 <HAL_GetTick>
 80024c2:	0002      	movs	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e127      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024d0:	4b96      	ldr	r3, [pc, #600]	; (800272c <HAL_RCC_OscConfig+0x61c>)
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4013      	ands	r3, r2
 80024da:	d0f0      	beq.n	80024be <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d106      	bne.n	80024f2 <HAL_RCC_OscConfig+0x3e2>
 80024e4:	4b90      	ldr	r3, [pc, #576]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80024e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024e8:	4b8f      	ldr	r3, [pc, #572]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80024ea:	2101      	movs	r1, #1
 80024ec:	430a      	orrs	r2, r1
 80024ee:	65da      	str	r2, [r3, #92]	; 0x5c
 80024f0:	e01c      	b.n	800252c <HAL_RCC_OscConfig+0x41c>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b05      	cmp	r3, #5
 80024f8:	d10c      	bne.n	8002514 <HAL_RCC_OscConfig+0x404>
 80024fa:	4b8b      	ldr	r3, [pc, #556]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80024fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024fe:	4b8a      	ldr	r3, [pc, #552]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002500:	2104      	movs	r1, #4
 8002502:	430a      	orrs	r2, r1
 8002504:	65da      	str	r2, [r3, #92]	; 0x5c
 8002506:	4b88      	ldr	r3, [pc, #544]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002508:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800250a:	4b87      	ldr	r3, [pc, #540]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 800250c:	2101      	movs	r1, #1
 800250e:	430a      	orrs	r2, r1
 8002510:	65da      	str	r2, [r3, #92]	; 0x5c
 8002512:	e00b      	b.n	800252c <HAL_RCC_OscConfig+0x41c>
 8002514:	4b84      	ldr	r3, [pc, #528]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002516:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002518:	4b83      	ldr	r3, [pc, #524]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 800251a:	2101      	movs	r1, #1
 800251c:	438a      	bics	r2, r1
 800251e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002520:	4b81      	ldr	r3, [pc, #516]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002522:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002524:	4b80      	ldr	r3, [pc, #512]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002526:	2104      	movs	r1, #4
 8002528:	438a      	bics	r2, r1
 800252a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d014      	beq.n	800255e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002534:	f7fe fcfe 	bl	8000f34 <HAL_GetTick>
 8002538:	0003      	movs	r3, r0
 800253a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800253c:	e009      	b.n	8002552 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800253e:	f7fe fcf9 	bl	8000f34 <HAL_GetTick>
 8002542:	0002      	movs	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	4a79      	ldr	r2, [pc, #484]	; (8002730 <HAL_RCC_OscConfig+0x620>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e0e6      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002552:	4b75      	ldr	r3, [pc, #468]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002554:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002556:	2202      	movs	r2, #2
 8002558:	4013      	ands	r3, r2
 800255a:	d0f0      	beq.n	800253e <HAL_RCC_OscConfig+0x42e>
 800255c:	e013      	b.n	8002586 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255e:	f7fe fce9 	bl	8000f34 <HAL_GetTick>
 8002562:	0003      	movs	r3, r0
 8002564:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002566:	e009      	b.n	800257c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002568:	f7fe fce4 	bl	8000f34 <HAL_GetTick>
 800256c:	0002      	movs	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	4a6f      	ldr	r2, [pc, #444]	; (8002730 <HAL_RCC_OscConfig+0x620>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e0d1      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800257c:	4b6a      	ldr	r3, [pc, #424]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 800257e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002580:	2202      	movs	r2, #2
 8002582:	4013      	ands	r3, r2
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002586:	231f      	movs	r3, #31
 8002588:	18fb      	adds	r3, r7, r3
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d105      	bne.n	800259c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002590:	4b65      	ldr	r3, [pc, #404]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002592:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002594:	4b64      	ldr	r3, [pc, #400]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002596:	4967      	ldr	r1, [pc, #412]	; (8002734 <HAL_RCC_OscConfig+0x624>)
 8002598:	400a      	ands	r2, r1
 800259a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	69db      	ldr	r3, [r3, #28]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d100      	bne.n	80025a6 <HAL_RCC_OscConfig+0x496>
 80025a4:	e0bb      	b.n	800271e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025a6:	4b60      	ldr	r3, [pc, #384]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	2238      	movs	r2, #56	; 0x38
 80025ac:	4013      	ands	r3, r2
 80025ae:	2b10      	cmp	r3, #16
 80025b0:	d100      	bne.n	80025b4 <HAL_RCC_OscConfig+0x4a4>
 80025b2:	e07b      	b.n	80026ac <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d156      	bne.n	800266a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025bc:	4b5a      	ldr	r3, [pc, #360]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	4b59      	ldr	r3, [pc, #356]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80025c2:	495d      	ldr	r1, [pc, #372]	; (8002738 <HAL_RCC_OscConfig+0x628>)
 80025c4:	400a      	ands	r2, r1
 80025c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c8:	f7fe fcb4 	bl	8000f34 <HAL_GetTick>
 80025cc:	0003      	movs	r3, r0
 80025ce:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d2:	f7fe fcaf 	bl	8000f34 <HAL_GetTick>
 80025d6:	0002      	movs	r2, r0
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e09d      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e4:	4b50      	ldr	r3, [pc, #320]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	2380      	movs	r3, #128	; 0x80
 80025ea:	049b      	lsls	r3, r3, #18
 80025ec:	4013      	ands	r3, r2
 80025ee:	d1f0      	bne.n	80025d2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025f0:	4b4d      	ldr	r3, [pc, #308]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	4a51      	ldr	r2, [pc, #324]	; (800273c <HAL_RCC_OscConfig+0x62c>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	0019      	movs	r1, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a1a      	ldr	r2, [r3, #32]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002608:	021b      	lsls	r3, r3, #8
 800260a:	431a      	orrs	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800261c:	431a      	orrs	r2, r3
 800261e:	4b42      	ldr	r3, [pc, #264]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002620:	430a      	orrs	r2, r1
 8002622:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002624:	4b40      	ldr	r3, [pc, #256]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	4b3f      	ldr	r3, [pc, #252]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 800262a:	2180      	movs	r1, #128	; 0x80
 800262c:	0449      	lsls	r1, r1, #17
 800262e:	430a      	orrs	r2, r1
 8002630:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002632:	4b3d      	ldr	r3, [pc, #244]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	4b3c      	ldr	r3, [pc, #240]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002638:	2180      	movs	r1, #128	; 0x80
 800263a:	0549      	lsls	r1, r1, #21
 800263c:	430a      	orrs	r2, r1
 800263e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002640:	f7fe fc78 	bl	8000f34 <HAL_GetTick>
 8002644:	0003      	movs	r3, r0
 8002646:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264a:	f7fe fc73 	bl	8000f34 <HAL_GetTick>
 800264e:	0002      	movs	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e061      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800265c:	4b32      	ldr	r3, [pc, #200]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	049b      	lsls	r3, r3, #18
 8002664:	4013      	ands	r3, r2
 8002666:	d0f0      	beq.n	800264a <HAL_RCC_OscConfig+0x53a>
 8002668:	e059      	b.n	800271e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800266a:	4b2f      	ldr	r3, [pc, #188]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	4b2e      	ldr	r3, [pc, #184]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002670:	4931      	ldr	r1, [pc, #196]	; (8002738 <HAL_RCC_OscConfig+0x628>)
 8002672:	400a      	ands	r2, r1
 8002674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002676:	f7fe fc5d 	bl	8000f34 <HAL_GetTick>
 800267a:	0003      	movs	r3, r0
 800267c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002680:	f7fe fc58 	bl	8000f34 <HAL_GetTick>
 8002684:	0002      	movs	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e046      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002692:	4b25      	ldr	r3, [pc, #148]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	2380      	movs	r3, #128	; 0x80
 8002698:	049b      	lsls	r3, r3, #18
 800269a:	4013      	ands	r3, r2
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	4b21      	ldr	r3, [pc, #132]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80026a4:	4926      	ldr	r1, [pc, #152]	; (8002740 <HAL_RCC_OscConfig+0x630>)
 80026a6:	400a      	ands	r2, r1
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	e038      	b.n	800271e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69db      	ldr	r3, [r3, #28]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e033      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80026b8:	4b1b      	ldr	r3, [pc, #108]	; (8002728 <HAL_RCC_OscConfig+0x618>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2203      	movs	r2, #3
 80026c2:	401a      	ands	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d126      	bne.n	800271a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	2270      	movs	r2, #112	; 0x70
 80026d0:	401a      	ands	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d11f      	bne.n	800271a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	23fe      	movs	r3, #254	; 0xfe
 80026de:	01db      	lsls	r3, r3, #7
 80026e0:	401a      	ands	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d116      	bne.n	800271a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	23f8      	movs	r3, #248	; 0xf8
 80026f0:	039b      	lsls	r3, r3, #14
 80026f2:	401a      	ands	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d10e      	bne.n	800271a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	23e0      	movs	r3, #224	; 0xe0
 8002700:	051b      	lsls	r3, r3, #20
 8002702:	401a      	ands	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d106      	bne.n	800271a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	0f5b      	lsrs	r3, r3, #29
 8002710:	075a      	lsls	r2, r3, #29
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002716:	429a      	cmp	r2, r3
 8002718:	d001      	beq.n	800271e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e000      	b.n	8002720 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800271e:	2300      	movs	r3, #0
}
 8002720:	0018      	movs	r0, r3
 8002722:	46bd      	mov	sp, r7
 8002724:	b008      	add	sp, #32
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40021000 	.word	0x40021000
 800272c:	40007000 	.word	0x40007000
 8002730:	00001388 	.word	0x00001388
 8002734:	efffffff 	.word	0xefffffff
 8002738:	feffffff 	.word	0xfeffffff
 800273c:	11c1808c 	.word	0x11c1808c
 8002740:	eefefffc 	.word	0xeefefffc

08002744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e0e9      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002758:	4b76      	ldr	r3, [pc, #472]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2207      	movs	r2, #7
 800275e:	4013      	ands	r3, r2
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d91e      	bls.n	80027a4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002766:	4b73      	ldr	r3, [pc, #460]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2207      	movs	r2, #7
 800276c:	4393      	bics	r3, r2
 800276e:	0019      	movs	r1, r3
 8002770:	4b70      	ldr	r3, [pc, #448]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	430a      	orrs	r2, r1
 8002776:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002778:	f7fe fbdc 	bl	8000f34 <HAL_GetTick>
 800277c:	0003      	movs	r3, r0
 800277e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002780:	e009      	b.n	8002796 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002782:	f7fe fbd7 	bl	8000f34 <HAL_GetTick>
 8002786:	0002      	movs	r2, r0
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	4a6a      	ldr	r2, [pc, #424]	; (8002938 <HAL_RCC_ClockConfig+0x1f4>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e0ca      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002796:	4b67      	ldr	r3, [pc, #412]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2207      	movs	r2, #7
 800279c:	4013      	ands	r3, r2
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d1ee      	bne.n	8002782 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2202      	movs	r2, #2
 80027aa:	4013      	ands	r3, r2
 80027ac:	d015      	beq.n	80027da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2204      	movs	r2, #4
 80027b4:	4013      	ands	r3, r2
 80027b6:	d006      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027b8:	4b60      	ldr	r3, [pc, #384]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	4b5f      	ldr	r3, [pc, #380]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 80027be:	21e0      	movs	r1, #224	; 0xe0
 80027c0:	01c9      	lsls	r1, r1, #7
 80027c2:	430a      	orrs	r2, r1
 80027c4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c6:	4b5d      	ldr	r3, [pc, #372]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	4a5d      	ldr	r2, [pc, #372]	; (8002940 <HAL_RCC_ClockConfig+0x1fc>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	0019      	movs	r1, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	4b59      	ldr	r3, [pc, #356]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 80027d6:	430a      	orrs	r2, r1
 80027d8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2201      	movs	r2, #1
 80027e0:	4013      	ands	r3, r2
 80027e2:	d057      	beq.n	8002894 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d107      	bne.n	80027fc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ec:	4b53      	ldr	r3, [pc, #332]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	2380      	movs	r3, #128	; 0x80
 80027f2:	029b      	lsls	r3, r3, #10
 80027f4:	4013      	ands	r3, r2
 80027f6:	d12b      	bne.n	8002850 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e097      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d107      	bne.n	8002814 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002804:	4b4d      	ldr	r3, [pc, #308]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	2380      	movs	r3, #128	; 0x80
 800280a:	049b      	lsls	r3, r3, #18
 800280c:	4013      	ands	r3, r2
 800280e:	d11f      	bne.n	8002850 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e08b      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d107      	bne.n	800282c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800281c:	4b47      	ldr	r3, [pc, #284]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	2380      	movs	r3, #128	; 0x80
 8002822:	00db      	lsls	r3, r3, #3
 8002824:	4013      	ands	r3, r2
 8002826:	d113      	bne.n	8002850 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e07f      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	2b03      	cmp	r3, #3
 8002832:	d106      	bne.n	8002842 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002834:	4b41      	ldr	r3, [pc, #260]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 8002836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002838:	2202      	movs	r2, #2
 800283a:	4013      	ands	r3, r2
 800283c:	d108      	bne.n	8002850 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e074      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002842:	4b3e      	ldr	r3, [pc, #248]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 8002844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002846:	2202      	movs	r2, #2
 8002848:	4013      	ands	r3, r2
 800284a:	d101      	bne.n	8002850 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e06d      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002850:	4b3a      	ldr	r3, [pc, #232]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	2207      	movs	r2, #7
 8002856:	4393      	bics	r3, r2
 8002858:	0019      	movs	r1, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	4b37      	ldr	r3, [pc, #220]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 8002860:	430a      	orrs	r2, r1
 8002862:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002864:	f7fe fb66 	bl	8000f34 <HAL_GetTick>
 8002868:	0003      	movs	r3, r0
 800286a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286c:	e009      	b.n	8002882 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800286e:	f7fe fb61 	bl	8000f34 <HAL_GetTick>
 8002872:	0002      	movs	r2, r0
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	4a2f      	ldr	r2, [pc, #188]	; (8002938 <HAL_RCC_ClockConfig+0x1f4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e054      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002882:	4b2e      	ldr	r3, [pc, #184]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2238      	movs	r2, #56	; 0x38
 8002888:	401a      	ands	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	429a      	cmp	r2, r3
 8002892:	d1ec      	bne.n	800286e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002894:	4b27      	ldr	r3, [pc, #156]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2207      	movs	r2, #7
 800289a:	4013      	ands	r3, r2
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d21e      	bcs.n	80028e0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a2:	4b24      	ldr	r3, [pc, #144]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2207      	movs	r2, #7
 80028a8:	4393      	bics	r3, r2
 80028aa:	0019      	movs	r1, r3
 80028ac:	4b21      	ldr	r3, [pc, #132]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028b4:	f7fe fb3e 	bl	8000f34 <HAL_GetTick>
 80028b8:	0003      	movs	r3, r0
 80028ba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028bc:	e009      	b.n	80028d2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028be:	f7fe fb39 	bl	8000f34 <HAL_GetTick>
 80028c2:	0002      	movs	r2, r0
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	4a1b      	ldr	r2, [pc, #108]	; (8002938 <HAL_RCC_ClockConfig+0x1f4>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e02c      	b.n	800292c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028d2:	4b18      	ldr	r3, [pc, #96]	; (8002934 <HAL_RCC_ClockConfig+0x1f0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2207      	movs	r2, #7
 80028d8:	4013      	ands	r3, r2
 80028da:	683a      	ldr	r2, [r7, #0]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d1ee      	bne.n	80028be <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2204      	movs	r2, #4
 80028e6:	4013      	ands	r3, r2
 80028e8:	d009      	beq.n	80028fe <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80028ea:	4b14      	ldr	r3, [pc, #80]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	4a15      	ldr	r2, [pc, #84]	; (8002944 <HAL_RCC_ClockConfig+0x200>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	0019      	movs	r1, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	68da      	ldr	r2, [r3, #12]
 80028f8:	4b10      	ldr	r3, [pc, #64]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 80028fa:	430a      	orrs	r2, r1
 80028fc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80028fe:	f000 f829 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 8002902:	0001      	movs	r1, r0
 8002904:	4b0d      	ldr	r3, [pc, #52]	; (800293c <HAL_RCC_ClockConfig+0x1f8>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	0a1b      	lsrs	r3, r3, #8
 800290a:	220f      	movs	r2, #15
 800290c:	401a      	ands	r2, r3
 800290e:	4b0e      	ldr	r3, [pc, #56]	; (8002948 <HAL_RCC_ClockConfig+0x204>)
 8002910:	0092      	lsls	r2, r2, #2
 8002912:	58d3      	ldr	r3, [r2, r3]
 8002914:	221f      	movs	r2, #31
 8002916:	4013      	ands	r3, r2
 8002918:	000a      	movs	r2, r1
 800291a:	40da      	lsrs	r2, r3
 800291c:	4b0b      	ldr	r3, [pc, #44]	; (800294c <HAL_RCC_ClockConfig+0x208>)
 800291e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002920:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <HAL_RCC_ClockConfig+0x20c>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	0018      	movs	r0, r3
 8002926:	f7fe faa9 	bl	8000e7c <HAL_InitTick>
 800292a:	0003      	movs	r3, r0
}
 800292c:	0018      	movs	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	b004      	add	sp, #16
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40022000 	.word	0x40022000
 8002938:	00001388 	.word	0x00001388
 800293c:	40021000 	.word	0x40021000
 8002940:	fffff0ff 	.word	0xfffff0ff
 8002944:	ffff8fff 	.word	0xffff8fff
 8002948:	0800458c 	.word	0x0800458c
 800294c:	20000000 	.word	0x20000000
 8002950:	20000004 	.word	0x20000004

08002954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800295a:	4b3c      	ldr	r3, [pc, #240]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2238      	movs	r2, #56	; 0x38
 8002960:	4013      	ands	r3, r2
 8002962:	d10f      	bne.n	8002984 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002964:	4b39      	ldr	r3, [pc, #228]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	0adb      	lsrs	r3, r3, #11
 800296a:	2207      	movs	r2, #7
 800296c:	4013      	ands	r3, r2
 800296e:	2201      	movs	r2, #1
 8002970:	409a      	lsls	r2, r3
 8002972:	0013      	movs	r3, r2
 8002974:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002976:	6839      	ldr	r1, [r7, #0]
 8002978:	4835      	ldr	r0, [pc, #212]	; (8002a50 <HAL_RCC_GetSysClockFreq+0xfc>)
 800297a:	f7fd fbd5 	bl	8000128 <__udivsi3>
 800297e:	0003      	movs	r3, r0
 8002980:	613b      	str	r3, [r7, #16]
 8002982:	e05d      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002984:	4b31      	ldr	r3, [pc, #196]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	2238      	movs	r2, #56	; 0x38
 800298a:	4013      	ands	r3, r2
 800298c:	2b08      	cmp	r3, #8
 800298e:	d102      	bne.n	8002996 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002990:	4b30      	ldr	r3, [pc, #192]	; (8002a54 <HAL_RCC_GetSysClockFreq+0x100>)
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	e054      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002996:	4b2d      	ldr	r3, [pc, #180]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2238      	movs	r2, #56	; 0x38
 800299c:	4013      	ands	r3, r2
 800299e:	2b10      	cmp	r3, #16
 80029a0:	d138      	bne.n	8002a14 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80029a2:	4b2a      	ldr	r3, [pc, #168]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	2203      	movs	r2, #3
 80029a8:	4013      	ands	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029ac:	4b27      	ldr	r3, [pc, #156]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	2207      	movs	r2, #7
 80029b4:	4013      	ands	r3, r2
 80029b6:	3301      	adds	r3, #1
 80029b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2b03      	cmp	r3, #3
 80029be:	d10d      	bne.n	80029dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029c0:	68b9      	ldr	r1, [r7, #8]
 80029c2:	4824      	ldr	r0, [pc, #144]	; (8002a54 <HAL_RCC_GetSysClockFreq+0x100>)
 80029c4:	f7fd fbb0 	bl	8000128 <__udivsi3>
 80029c8:	0003      	movs	r3, r0
 80029ca:	0019      	movs	r1, r3
 80029cc:	4b1f      	ldr	r3, [pc, #124]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	0a1b      	lsrs	r3, r3, #8
 80029d2:	227f      	movs	r2, #127	; 0x7f
 80029d4:	4013      	ands	r3, r2
 80029d6:	434b      	muls	r3, r1
 80029d8:	617b      	str	r3, [r7, #20]
        break;
 80029da:	e00d      	b.n	80029f8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80029dc:	68b9      	ldr	r1, [r7, #8]
 80029de:	481c      	ldr	r0, [pc, #112]	; (8002a50 <HAL_RCC_GetSysClockFreq+0xfc>)
 80029e0:	f7fd fba2 	bl	8000128 <__udivsi3>
 80029e4:	0003      	movs	r3, r0
 80029e6:	0019      	movs	r1, r3
 80029e8:	4b18      	ldr	r3, [pc, #96]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	0a1b      	lsrs	r3, r3, #8
 80029ee:	227f      	movs	r2, #127	; 0x7f
 80029f0:	4013      	ands	r3, r2
 80029f2:	434b      	muls	r3, r1
 80029f4:	617b      	str	r3, [r7, #20]
        break;
 80029f6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80029f8:	4b14      	ldr	r3, [pc, #80]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	0f5b      	lsrs	r3, r3, #29
 80029fe:	2207      	movs	r2, #7
 8002a00:	4013      	ands	r3, r2
 8002a02:	3301      	adds	r3, #1
 8002a04:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	6978      	ldr	r0, [r7, #20]
 8002a0a:	f7fd fb8d 	bl	8000128 <__udivsi3>
 8002a0e:	0003      	movs	r3, r0
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	e015      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002a14:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	2238      	movs	r2, #56	; 0x38
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b20      	cmp	r3, #32
 8002a1e:	d103      	bne.n	8002a28 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002a20:	2380      	movs	r3, #128	; 0x80
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	613b      	str	r3, [r7, #16]
 8002a26:	e00b      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002a28:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	2238      	movs	r2, #56	; 0x38
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b18      	cmp	r3, #24
 8002a32:	d103      	bne.n	8002a3c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002a34:	23fa      	movs	r3, #250	; 0xfa
 8002a36:	01db      	lsls	r3, r3, #7
 8002a38:	613b      	str	r3, [r7, #16]
 8002a3a:	e001      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002a40:	693b      	ldr	r3, [r7, #16]
}
 8002a42:	0018      	movs	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b006      	add	sp, #24
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	00f42400 	.word	0x00f42400
 8002a54:	007a1200 	.word	0x007a1200

08002a58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a5c:	4b02      	ldr	r3, [pc, #8]	; (8002a68 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
}
 8002a60:	0018      	movs	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	20000000 	.word	0x20000000

08002a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a6c:	b5b0      	push	{r4, r5, r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002a70:	f7ff fff2 	bl	8002a58 <HAL_RCC_GetHCLKFreq>
 8002a74:	0004      	movs	r4, r0
 8002a76:	f7ff fb3f 	bl	80020f8 <LL_RCC_GetAPB1Prescaler>
 8002a7a:	0003      	movs	r3, r0
 8002a7c:	0b1a      	lsrs	r2, r3, #12
 8002a7e:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a80:	0092      	lsls	r2, r2, #2
 8002a82:	58d3      	ldr	r3, [r2, r3]
 8002a84:	221f      	movs	r2, #31
 8002a86:	4013      	ands	r3, r2
 8002a88:	40dc      	lsrs	r4, r3
 8002a8a:	0023      	movs	r3, r4
}
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bdb0      	pop	{r4, r5, r7, pc}
 8002a92:	46c0      	nop			; (mov r8, r8)
 8002a94:	080045cc 	.word	0x080045cc

08002a98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002aa0:	2313      	movs	r3, #19
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002aa8:	2312      	movs	r3, #18
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	2380      	movs	r3, #128	; 0x80
 8002ab6:	029b      	lsls	r3, r3, #10
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d100      	bne.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002abc:	e0a3      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002abe:	2011      	movs	r0, #17
 8002ac0:	183b      	adds	r3, r7, r0
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac6:	4bc3      	ldr	r3, [pc, #780]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ac8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002aca:	2380      	movs	r3, #128	; 0x80
 8002acc:	055b      	lsls	r3, r3, #21
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d110      	bne.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad2:	4bc0      	ldr	r3, [pc, #768]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ad4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ad6:	4bbf      	ldr	r3, [pc, #764]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ad8:	2180      	movs	r1, #128	; 0x80
 8002ada:	0549      	lsls	r1, r1, #21
 8002adc:	430a      	orrs	r2, r1
 8002ade:	63da      	str	r2, [r3, #60]	; 0x3c
 8002ae0:	4bbc      	ldr	r3, [pc, #752]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ae2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ae4:	2380      	movs	r3, #128	; 0x80
 8002ae6:	055b      	lsls	r3, r3, #21
 8002ae8:	4013      	ands	r3, r2
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aee:	183b      	adds	r3, r7, r0
 8002af0:	2201      	movs	r2, #1
 8002af2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002af4:	4bb8      	ldr	r3, [pc, #736]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4bb7      	ldr	r3, [pc, #732]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002afa:	2180      	movs	r1, #128	; 0x80
 8002afc:	0049      	lsls	r1, r1, #1
 8002afe:	430a      	orrs	r2, r1
 8002b00:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b02:	f7fe fa17 	bl	8000f34 <HAL_GetTick>
 8002b06:	0003      	movs	r3, r0
 8002b08:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b0a:	e00b      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0c:	f7fe fa12 	bl	8000f34 <HAL_GetTick>
 8002b10:	0002      	movs	r2, r0
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d904      	bls.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002b1a:	2313      	movs	r3, #19
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	2203      	movs	r2, #3
 8002b20:	701a      	strb	r2, [r3, #0]
        break;
 8002b22:	e005      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b24:	4bac      	ldr	r3, [pc, #688]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	2380      	movs	r3, #128	; 0x80
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d0ed      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002b30:	2313      	movs	r3, #19
 8002b32:	18fb      	adds	r3, r7, r3
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d154      	bne.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b3a:	4ba6      	ldr	r3, [pc, #664]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b3e:	23c0      	movs	r3, #192	; 0xc0
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	4013      	ands	r3, r2
 8002b44:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d019      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d014      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b56:	4b9f      	ldr	r3, [pc, #636]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5a:	4aa0      	ldr	r2, [pc, #640]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b60:	4b9c      	ldr	r3, [pc, #624]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b62:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b64:	4b9b      	ldr	r3, [pc, #620]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b66:	2180      	movs	r1, #128	; 0x80
 8002b68:	0249      	lsls	r1, r1, #9
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b6e:	4b99      	ldr	r3, [pc, #612]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b72:	4b98      	ldr	r3, [pc, #608]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b74:	499a      	ldr	r1, [pc, #616]	; (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002b76:	400a      	ands	r2, r1
 8002b78:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b7a:	4b96      	ldr	r3, [pc, #600]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b7c:	697a      	ldr	r2, [r7, #20]
 8002b7e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	2201      	movs	r2, #1
 8002b84:	4013      	ands	r3, r2
 8002b86:	d016      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7fe f9d4 	bl	8000f34 <HAL_GetTick>
 8002b8c:	0003      	movs	r3, r0
 8002b8e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b90:	e00c      	b.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b92:	f7fe f9cf 	bl	8000f34 <HAL_GetTick>
 8002b96:	0002      	movs	r2, r0
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	4a91      	ldr	r2, [pc, #580]	; (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d904      	bls.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002ba2:	2313      	movs	r3, #19
 8002ba4:	18fb      	adds	r3, r7, r3
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	701a      	strb	r2, [r3, #0]
            break;
 8002baa:	e004      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bac:	4b89      	ldr	r3, [pc, #548]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb0:	2202      	movs	r2, #2
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d0ed      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002bb6:	2313      	movs	r3, #19
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10a      	bne.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bc0:	4b84      	ldr	r3, [pc, #528]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc4:	4a85      	ldr	r2, [pc, #532]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	0019      	movs	r1, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bce:	4b81      	ldr	r3, [pc, #516]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	65da      	str	r2, [r3, #92]	; 0x5c
 8002bd4:	e00c      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002bd6:	2312      	movs	r3, #18
 8002bd8:	18fb      	adds	r3, r7, r3
 8002bda:	2213      	movs	r2, #19
 8002bdc:	18ba      	adds	r2, r7, r2
 8002bde:	7812      	ldrb	r2, [r2, #0]
 8002be0:	701a      	strb	r2, [r3, #0]
 8002be2:	e005      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002be4:	2312      	movs	r3, #18
 8002be6:	18fb      	adds	r3, r7, r3
 8002be8:	2213      	movs	r2, #19
 8002bea:	18ba      	adds	r2, r7, r2
 8002bec:	7812      	ldrb	r2, [r2, #0]
 8002bee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002bf0:	2311      	movs	r3, #17
 8002bf2:	18fb      	adds	r3, r7, r3
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d105      	bne.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bfa:	4b76      	ldr	r3, [pc, #472]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bfe:	4b75      	ldr	r3, [pc, #468]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c00:	4979      	ldr	r1, [pc, #484]	; (8002de8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002c02:	400a      	ands	r2, r1
 8002c04:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d009      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c10:	4b70      	ldr	r3, [pc, #448]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c14:	2203      	movs	r2, #3
 8002c16:	4393      	bics	r3, r2
 8002c18:	0019      	movs	r1, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	4b6d      	ldr	r3, [pc, #436]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c20:	430a      	orrs	r2, r1
 8002c22:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2202      	movs	r2, #2
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	d009      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c2e:	4b69      	ldr	r3, [pc, #420]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c32:	220c      	movs	r2, #12
 8002c34:	4393      	bics	r3, r2
 8002c36:	0019      	movs	r1, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	4b65      	ldr	r3, [pc, #404]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2210      	movs	r2, #16
 8002c48:	4013      	ands	r3, r2
 8002c4a:	d009      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c4c:	4b61      	ldr	r3, [pc, #388]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c50:	4a66      	ldr	r2, [pc, #408]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	0019      	movs	r1, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	4b5e      	ldr	r3, [pc, #376]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4013      	ands	r3, r2
 8002c6a:	d009      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c6c:	4b59      	ldr	r3, [pc, #356]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c70:	4a5f      	ldr	r2, [pc, #380]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002c72:	4013      	ands	r3, r2
 8002c74:	0019      	movs	r1, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699a      	ldr	r2, [r3, #24]
 8002c7a:	4b56      	ldr	r3, [pc, #344]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d009      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c8c:	4b51      	ldr	r3, [pc, #324]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	4a58      	ldr	r2, [pc, #352]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	0019      	movs	r1, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69da      	ldr	r2, [r3, #28]
 8002c9a:	4b4e      	ldr	r3, [pc, #312]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d009      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002caa:	4b4a      	ldr	r3, [pc, #296]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cae:	4a52      	ldr	r2, [pc, #328]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691a      	ldr	r2, [r3, #16]
 8002cb8:	4b46      	ldr	r3, [pc, #280]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	2380      	movs	r3, #128	; 0x80
 8002cc4:	01db      	lsls	r3, r3, #7
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	d015      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002cca:	4b42      	ldr	r3, [pc, #264]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	0899      	lsrs	r1, r3, #2
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1a      	ldr	r2, [r3, #32]
 8002cd6:	4b3f      	ldr	r3, [pc, #252]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1a      	ldr	r2, [r3, #32]
 8002ce0:	2380      	movs	r3, #128	; 0x80
 8002ce2:	05db      	lsls	r3, r3, #23
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d106      	bne.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ce8:	4b3a      	ldr	r3, [pc, #232]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cea:	68da      	ldr	r2, [r3, #12]
 8002cec:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cee:	2180      	movs	r1, #128	; 0x80
 8002cf0:	0249      	lsls	r1, r1, #9
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	2380      	movs	r3, #128	; 0x80
 8002cfc:	031b      	lsls	r3, r3, #12
 8002cfe:	4013      	ands	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d02:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d06:	2240      	movs	r2, #64	; 0x40
 8002d08:	4393      	bics	r3, r2
 8002d0a:	0019      	movs	r1, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d10:	4b30      	ldr	r3, [pc, #192]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d12:	430a      	orrs	r2, r1
 8002d14:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	2380      	movs	r3, #128	; 0x80
 8002d1c:	039b      	lsls	r3, r3, #14
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d016      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002d22:	4b2c      	ldr	r3, [pc, #176]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d26:	4a35      	ldr	r2, [pc, #212]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d30:	4b28      	ldr	r3, [pc, #160]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d32:	430a      	orrs	r2, r1
 8002d34:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d3a:	2380      	movs	r3, #128	; 0x80
 8002d3c:	03db      	lsls	r3, r3, #15
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d106      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002d42:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	4b23      	ldr	r3, [pc, #140]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d48:	2180      	movs	r1, #128	; 0x80
 8002d4a:	0449      	lsls	r1, r1, #17
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	2380      	movs	r3, #128	; 0x80
 8002d56:	03db      	lsls	r3, r3, #15
 8002d58:	4013      	ands	r3, r2
 8002d5a:	d016      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d60:	4a27      	ldr	r2, [pc, #156]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002d62:	4013      	ands	r3, r2
 8002d64:	0019      	movs	r1, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d6a:	4b1a      	ldr	r3, [pc, #104]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d74:	2380      	movs	r3, #128	; 0x80
 8002d76:	045b      	lsls	r3, r3, #17
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d106      	bne.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002d7c:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d82:	2180      	movs	r1, #128	; 0x80
 8002d84:	0449      	lsls	r1, r1, #17
 8002d86:	430a      	orrs	r2, r1
 8002d88:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	2380      	movs	r3, #128	; 0x80
 8002d90:	011b      	lsls	r3, r3, #4
 8002d92:	4013      	ands	r3, r2
 8002d94:	d016      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002d96:	4b0f      	ldr	r3, [pc, #60]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d9a:	4a1a      	ldr	r2, [pc, #104]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	0019      	movs	r1, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	695a      	ldr	r2, [r3, #20]
 8002da4:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002da6:	430a      	orrs	r2, r1
 8002da8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695a      	ldr	r2, [r3, #20]
 8002dae:	2380      	movs	r3, #128	; 0x80
 8002db0:	01db      	lsls	r3, r3, #7
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d106      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002db6:	4b07      	ldr	r3, [pc, #28]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dbc:	2180      	movs	r1, #128	; 0x80
 8002dbe:	0249      	lsls	r1, r1, #9
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002dc4:	2312      	movs	r3, #18
 8002dc6:	18fb      	adds	r3, r7, r3
 8002dc8:	781b      	ldrb	r3, [r3, #0]
}
 8002dca:	0018      	movs	r0, r3
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b006      	add	sp, #24
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	40007000 	.word	0x40007000
 8002ddc:	fffffcff 	.word	0xfffffcff
 8002de0:	fffeffff 	.word	0xfffeffff
 8002de4:	00001388 	.word	0x00001388
 8002de8:	efffffff 	.word	0xefffffff
 8002dec:	fffff3ff 	.word	0xfffff3ff
 8002df0:	fff3ffff 	.word	0xfff3ffff
 8002df4:	ffcfffff 	.word	0xffcfffff
 8002df8:	ffffcfff 	.word	0xffffcfff
 8002dfc:	ffbfffff 	.word	0xffbfffff
 8002e00:	feffffff 	.word	0xfeffffff
 8002e04:	ffff3fff 	.word	0xffff3fff

08002e08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e046      	b.n	8002ea8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2288      	movs	r2, #136	; 0x88
 8002e1e:	589b      	ldr	r3, [r3, r2]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d107      	bne.n	8002e34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2284      	movs	r2, #132	; 0x84
 8002e28:	2100      	movs	r1, #0
 8002e2a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7fd ff26 	bl	8000c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2288      	movs	r2, #136	; 0x88
 8002e38:	2124      	movs	r1, #36	; 0x24
 8002e3a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2101      	movs	r1, #1
 8002e48:	438a      	bics	r2, r1
 8002e4a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	0018      	movs	r0, r3
 8002e58:	f000 fb8e 	bl	8003578 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f000 f8cc 	bl	8002ffc <UART_SetConfig>
 8002e64:	0003      	movs	r3, r0
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d101      	bne.n	8002e6e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e01c      	b.n	8002ea8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	490d      	ldr	r1, [pc, #52]	; (8002eb0 <HAL_UART_Init+0xa8>)
 8002e7a:	400a      	ands	r2, r1
 8002e7c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	212a      	movs	r1, #42	; 0x2a
 8002e8a:	438a      	bics	r2, r1
 8002e8c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2101      	movs	r1, #1
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f000 fc1d 	bl	80036e0 <UART_CheckIdleState>
 8002ea6:	0003      	movs	r3, r0
}
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	b002      	add	sp, #8
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	ffffb7ff 	.word	0xffffb7ff

08002eb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b08a      	sub	sp, #40	; 0x28
 8002eb8:	af02      	add	r7, sp, #8
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	1dbb      	adds	r3, r7, #6
 8002ec2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2288      	movs	r2, #136	; 0x88
 8002ec8:	589b      	ldr	r3, [r3, r2]
 8002eca:	2b20      	cmp	r3, #32
 8002ecc:	d000      	beq.n	8002ed0 <HAL_UART_Transmit+0x1c>
 8002ece:	e090      	b.n	8002ff2 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_UART_Transmit+0x2a>
 8002ed6:	1dbb      	adds	r3, r7, #6
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e088      	b.n	8002ff4 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	689a      	ldr	r2, [r3, #8]
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	015b      	lsls	r3, r3, #5
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d109      	bne.n	8002f02 <HAL_UART_Transmit+0x4e>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d105      	bne.n	8002f02 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	4013      	ands	r3, r2
 8002efc:	d001      	beq.n	8002f02 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e078      	b.n	8002ff4 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2290      	movs	r2, #144	; 0x90
 8002f06:	2100      	movs	r1, #0
 8002f08:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2288      	movs	r2, #136	; 0x88
 8002f0e:	2121      	movs	r1, #33	; 0x21
 8002f10:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f12:	f7fe f80f 	bl	8000f34 <HAL_GetTick>
 8002f16:	0003      	movs	r3, r0
 8002f18:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1dba      	adds	r2, r7, #6
 8002f1e:	2154      	movs	r1, #84	; 0x54
 8002f20:	8812      	ldrh	r2, [r2, #0]
 8002f22:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	1dba      	adds	r2, r7, #6
 8002f28:	2156      	movs	r1, #86	; 0x56
 8002f2a:	8812      	ldrh	r2, [r2, #0]
 8002f2c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	689a      	ldr	r2, [r3, #8]
 8002f32:	2380      	movs	r3, #128	; 0x80
 8002f34:	015b      	lsls	r3, r3, #5
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d108      	bne.n	8002f4c <HAL_UART_Transmit+0x98>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d104      	bne.n	8002f4c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	61bb      	str	r3, [r7, #24]
 8002f4a:	e003      	b.n	8002f54 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f54:	e030      	b.n	8002fb8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	68f8      	ldr	r0, [r7, #12]
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	0013      	movs	r3, r2
 8002f60:	2200      	movs	r2, #0
 8002f62:	2180      	movs	r1, #128	; 0x80
 8002f64:	f000 fc66 	bl	8003834 <UART_WaitOnFlagUntilTimeout>
 8002f68:	1e03      	subs	r3, r0, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2288      	movs	r2, #136	; 0x88
 8002f70:	2120      	movs	r1, #32
 8002f72:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e03d      	b.n	8002ff4 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10b      	bne.n	8002f96 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	001a      	movs	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	05d2      	lsls	r2, r2, #23
 8002f8a:	0dd2      	lsrs	r2, r2, #23
 8002f8c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	3302      	adds	r3, #2
 8002f92:	61bb      	str	r3, [r7, #24]
 8002f94:	e007      	b.n	8002fa6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	781a      	ldrb	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2256      	movs	r2, #86	; 0x56
 8002faa:	5a9b      	ldrh	r3, [r3, r2]
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	b299      	uxth	r1, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2256      	movs	r2, #86	; 0x56
 8002fb6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2256      	movs	r2, #86	; 0x56
 8002fbc:	5a9b      	ldrh	r3, [r3, r2]
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1c8      	bne.n	8002f56 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	0013      	movs	r3, r2
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2140      	movs	r1, #64	; 0x40
 8002fd2:	f000 fc2f 	bl	8003834 <UART_WaitOnFlagUntilTimeout>
 8002fd6:	1e03      	subs	r3, r0, #0
 8002fd8:	d005      	beq.n	8002fe6 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2288      	movs	r2, #136	; 0x88
 8002fde:	2120      	movs	r1, #32
 8002fe0:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e006      	b.n	8002ff4 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2288      	movs	r2, #136	; 0x88
 8002fea:	2120      	movs	r1, #32
 8002fec:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	e000      	b.n	8002ff4 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002ff2:	2302      	movs	r3, #2
  }
}
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	b008      	add	sp, #32
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ffc:	b5b0      	push	{r4, r5, r7, lr}
 8002ffe:	b090      	sub	sp, #64	; 0x40
 8003000:	af00      	add	r7, sp, #0
 8003002:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003004:	231a      	movs	r3, #26
 8003006:	2220      	movs	r2, #32
 8003008:	189b      	adds	r3, r3, r2
 800300a:	19db      	adds	r3, r3, r7
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	431a      	orrs	r2, r3
 800301a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	431a      	orrs	r2, r3
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	4313      	orrs	r3, r2
 8003026:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4aaf      	ldr	r2, [pc, #700]	; (80032ec <UART_SetConfig+0x2f0>)
 8003030:	4013      	ands	r3, r2
 8003032:	0019      	movs	r1, r3
 8003034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800303a:	430b      	orrs	r3, r1
 800303c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	4aaa      	ldr	r2, [pc, #680]	; (80032f0 <UART_SetConfig+0x2f4>)
 8003046:	4013      	ands	r3, r2
 8003048:	0018      	movs	r0, r3
 800304a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304c:	68d9      	ldr	r1, [r3, #12]
 800304e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	0003      	movs	r3, r0
 8003054:	430b      	orrs	r3, r1
 8003056:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4aa4      	ldr	r2, [pc, #656]	; (80032f4 <UART_SetConfig+0x2f8>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d004      	beq.n	8003072 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800306e:	4313      	orrs	r3, r2
 8003070:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	4a9f      	ldr	r2, [pc, #636]	; (80032f8 <UART_SetConfig+0x2fc>)
 800307a:	4013      	ands	r3, r2
 800307c:	0019      	movs	r1, r3
 800307e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003084:	430b      	orrs	r3, r1
 8003086:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308e:	220f      	movs	r2, #15
 8003090:	4393      	bics	r3, r2
 8003092:	0018      	movs	r0, r3
 8003094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003096:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	0003      	movs	r3, r0
 800309e:	430b      	orrs	r3, r1
 80030a0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a95      	ldr	r2, [pc, #596]	; (80032fc <UART_SetConfig+0x300>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d131      	bne.n	8003110 <UART_SetConfig+0x114>
 80030ac:	4b94      	ldr	r3, [pc, #592]	; (8003300 <UART_SetConfig+0x304>)
 80030ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b0:	2203      	movs	r2, #3
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d01d      	beq.n	80030f4 <UART_SetConfig+0xf8>
 80030b8:	d823      	bhi.n	8003102 <UART_SetConfig+0x106>
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d00c      	beq.n	80030d8 <UART_SetConfig+0xdc>
 80030be:	d820      	bhi.n	8003102 <UART_SetConfig+0x106>
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d002      	beq.n	80030ca <UART_SetConfig+0xce>
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d00e      	beq.n	80030e6 <UART_SetConfig+0xea>
 80030c8:	e01b      	b.n	8003102 <UART_SetConfig+0x106>
 80030ca:	231b      	movs	r3, #27
 80030cc:	2220      	movs	r2, #32
 80030ce:	189b      	adds	r3, r3, r2
 80030d0:	19db      	adds	r3, r3, r7
 80030d2:	2200      	movs	r2, #0
 80030d4:	701a      	strb	r2, [r3, #0]
 80030d6:	e0b4      	b.n	8003242 <UART_SetConfig+0x246>
 80030d8:	231b      	movs	r3, #27
 80030da:	2220      	movs	r2, #32
 80030dc:	189b      	adds	r3, r3, r2
 80030de:	19db      	adds	r3, r3, r7
 80030e0:	2202      	movs	r2, #2
 80030e2:	701a      	strb	r2, [r3, #0]
 80030e4:	e0ad      	b.n	8003242 <UART_SetConfig+0x246>
 80030e6:	231b      	movs	r3, #27
 80030e8:	2220      	movs	r2, #32
 80030ea:	189b      	adds	r3, r3, r2
 80030ec:	19db      	adds	r3, r3, r7
 80030ee:	2204      	movs	r2, #4
 80030f0:	701a      	strb	r2, [r3, #0]
 80030f2:	e0a6      	b.n	8003242 <UART_SetConfig+0x246>
 80030f4:	231b      	movs	r3, #27
 80030f6:	2220      	movs	r2, #32
 80030f8:	189b      	adds	r3, r3, r2
 80030fa:	19db      	adds	r3, r3, r7
 80030fc:	2208      	movs	r2, #8
 80030fe:	701a      	strb	r2, [r3, #0]
 8003100:	e09f      	b.n	8003242 <UART_SetConfig+0x246>
 8003102:	231b      	movs	r3, #27
 8003104:	2220      	movs	r2, #32
 8003106:	189b      	adds	r3, r3, r2
 8003108:	19db      	adds	r3, r3, r7
 800310a:	2210      	movs	r2, #16
 800310c:	701a      	strb	r2, [r3, #0]
 800310e:	e098      	b.n	8003242 <UART_SetConfig+0x246>
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a7b      	ldr	r2, [pc, #492]	; (8003304 <UART_SetConfig+0x308>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d131      	bne.n	800317e <UART_SetConfig+0x182>
 800311a:	4b79      	ldr	r3, [pc, #484]	; (8003300 <UART_SetConfig+0x304>)
 800311c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311e:	220c      	movs	r2, #12
 8003120:	4013      	ands	r3, r2
 8003122:	2b0c      	cmp	r3, #12
 8003124:	d01d      	beq.n	8003162 <UART_SetConfig+0x166>
 8003126:	d823      	bhi.n	8003170 <UART_SetConfig+0x174>
 8003128:	2b08      	cmp	r3, #8
 800312a:	d00c      	beq.n	8003146 <UART_SetConfig+0x14a>
 800312c:	d820      	bhi.n	8003170 <UART_SetConfig+0x174>
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <UART_SetConfig+0x13c>
 8003132:	2b04      	cmp	r3, #4
 8003134:	d00e      	beq.n	8003154 <UART_SetConfig+0x158>
 8003136:	e01b      	b.n	8003170 <UART_SetConfig+0x174>
 8003138:	231b      	movs	r3, #27
 800313a:	2220      	movs	r2, #32
 800313c:	189b      	adds	r3, r3, r2
 800313e:	19db      	adds	r3, r3, r7
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]
 8003144:	e07d      	b.n	8003242 <UART_SetConfig+0x246>
 8003146:	231b      	movs	r3, #27
 8003148:	2220      	movs	r2, #32
 800314a:	189b      	adds	r3, r3, r2
 800314c:	19db      	adds	r3, r3, r7
 800314e:	2202      	movs	r2, #2
 8003150:	701a      	strb	r2, [r3, #0]
 8003152:	e076      	b.n	8003242 <UART_SetConfig+0x246>
 8003154:	231b      	movs	r3, #27
 8003156:	2220      	movs	r2, #32
 8003158:	189b      	adds	r3, r3, r2
 800315a:	19db      	adds	r3, r3, r7
 800315c:	2204      	movs	r2, #4
 800315e:	701a      	strb	r2, [r3, #0]
 8003160:	e06f      	b.n	8003242 <UART_SetConfig+0x246>
 8003162:	231b      	movs	r3, #27
 8003164:	2220      	movs	r2, #32
 8003166:	189b      	adds	r3, r3, r2
 8003168:	19db      	adds	r3, r3, r7
 800316a:	2208      	movs	r2, #8
 800316c:	701a      	strb	r2, [r3, #0]
 800316e:	e068      	b.n	8003242 <UART_SetConfig+0x246>
 8003170:	231b      	movs	r3, #27
 8003172:	2220      	movs	r2, #32
 8003174:	189b      	adds	r3, r3, r2
 8003176:	19db      	adds	r3, r3, r7
 8003178:	2210      	movs	r2, #16
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e061      	b.n	8003242 <UART_SetConfig+0x246>
 800317e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a61      	ldr	r2, [pc, #388]	; (8003308 <UART_SetConfig+0x30c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d106      	bne.n	8003196 <UART_SetConfig+0x19a>
 8003188:	231b      	movs	r3, #27
 800318a:	2220      	movs	r2, #32
 800318c:	189b      	adds	r3, r3, r2
 800318e:	19db      	adds	r3, r3, r7
 8003190:	2200      	movs	r2, #0
 8003192:	701a      	strb	r2, [r3, #0]
 8003194:	e055      	b.n	8003242 <UART_SetConfig+0x246>
 8003196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a5c      	ldr	r2, [pc, #368]	; (800330c <UART_SetConfig+0x310>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d106      	bne.n	80031ae <UART_SetConfig+0x1b2>
 80031a0:	231b      	movs	r3, #27
 80031a2:	2220      	movs	r2, #32
 80031a4:	189b      	adds	r3, r3, r2
 80031a6:	19db      	adds	r3, r3, r7
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
 80031ac:	e049      	b.n	8003242 <UART_SetConfig+0x246>
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a50      	ldr	r2, [pc, #320]	; (80032f4 <UART_SetConfig+0x2f8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d13e      	bne.n	8003236 <UART_SetConfig+0x23a>
 80031b8:	4b51      	ldr	r3, [pc, #324]	; (8003300 <UART_SetConfig+0x304>)
 80031ba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80031bc:	23c0      	movs	r3, #192	; 0xc0
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	4013      	ands	r3, r2
 80031c2:	22c0      	movs	r2, #192	; 0xc0
 80031c4:	0112      	lsls	r2, r2, #4
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d027      	beq.n	800321a <UART_SetConfig+0x21e>
 80031ca:	22c0      	movs	r2, #192	; 0xc0
 80031cc:	0112      	lsls	r2, r2, #4
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d82a      	bhi.n	8003228 <UART_SetConfig+0x22c>
 80031d2:	2280      	movs	r2, #128	; 0x80
 80031d4:	0112      	lsls	r2, r2, #4
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d011      	beq.n	80031fe <UART_SetConfig+0x202>
 80031da:	2280      	movs	r2, #128	; 0x80
 80031dc:	0112      	lsls	r2, r2, #4
 80031de:	4293      	cmp	r3, r2
 80031e0:	d822      	bhi.n	8003228 <UART_SetConfig+0x22c>
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d004      	beq.n	80031f0 <UART_SetConfig+0x1f4>
 80031e6:	2280      	movs	r2, #128	; 0x80
 80031e8:	00d2      	lsls	r2, r2, #3
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d00e      	beq.n	800320c <UART_SetConfig+0x210>
 80031ee:	e01b      	b.n	8003228 <UART_SetConfig+0x22c>
 80031f0:	231b      	movs	r3, #27
 80031f2:	2220      	movs	r2, #32
 80031f4:	189b      	adds	r3, r3, r2
 80031f6:	19db      	adds	r3, r3, r7
 80031f8:	2200      	movs	r2, #0
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	e021      	b.n	8003242 <UART_SetConfig+0x246>
 80031fe:	231b      	movs	r3, #27
 8003200:	2220      	movs	r2, #32
 8003202:	189b      	adds	r3, r3, r2
 8003204:	19db      	adds	r3, r3, r7
 8003206:	2202      	movs	r2, #2
 8003208:	701a      	strb	r2, [r3, #0]
 800320a:	e01a      	b.n	8003242 <UART_SetConfig+0x246>
 800320c:	231b      	movs	r3, #27
 800320e:	2220      	movs	r2, #32
 8003210:	189b      	adds	r3, r3, r2
 8003212:	19db      	adds	r3, r3, r7
 8003214:	2204      	movs	r2, #4
 8003216:	701a      	strb	r2, [r3, #0]
 8003218:	e013      	b.n	8003242 <UART_SetConfig+0x246>
 800321a:	231b      	movs	r3, #27
 800321c:	2220      	movs	r2, #32
 800321e:	189b      	adds	r3, r3, r2
 8003220:	19db      	adds	r3, r3, r7
 8003222:	2208      	movs	r2, #8
 8003224:	701a      	strb	r2, [r3, #0]
 8003226:	e00c      	b.n	8003242 <UART_SetConfig+0x246>
 8003228:	231b      	movs	r3, #27
 800322a:	2220      	movs	r2, #32
 800322c:	189b      	adds	r3, r3, r2
 800322e:	19db      	adds	r3, r3, r7
 8003230:	2210      	movs	r2, #16
 8003232:	701a      	strb	r2, [r3, #0]
 8003234:	e005      	b.n	8003242 <UART_SetConfig+0x246>
 8003236:	231b      	movs	r3, #27
 8003238:	2220      	movs	r2, #32
 800323a:	189b      	adds	r3, r3, r2
 800323c:	19db      	adds	r3, r3, r7
 800323e:	2210      	movs	r2, #16
 8003240:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a2b      	ldr	r2, [pc, #172]	; (80032f4 <UART_SetConfig+0x2f8>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d000      	beq.n	800324e <UART_SetConfig+0x252>
 800324c:	e0a9      	b.n	80033a2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800324e:	231b      	movs	r3, #27
 8003250:	2220      	movs	r2, #32
 8003252:	189b      	adds	r3, r3, r2
 8003254:	19db      	adds	r3, r3, r7
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	2b08      	cmp	r3, #8
 800325a:	d015      	beq.n	8003288 <UART_SetConfig+0x28c>
 800325c:	dc18      	bgt.n	8003290 <UART_SetConfig+0x294>
 800325e:	2b04      	cmp	r3, #4
 8003260:	d00d      	beq.n	800327e <UART_SetConfig+0x282>
 8003262:	dc15      	bgt.n	8003290 <UART_SetConfig+0x294>
 8003264:	2b00      	cmp	r3, #0
 8003266:	d002      	beq.n	800326e <UART_SetConfig+0x272>
 8003268:	2b02      	cmp	r3, #2
 800326a:	d005      	beq.n	8003278 <UART_SetConfig+0x27c>
 800326c:	e010      	b.n	8003290 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800326e:	f7ff fbfd 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003272:	0003      	movs	r3, r0
 8003274:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003276:	e014      	b.n	80032a2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003278:	4b25      	ldr	r3, [pc, #148]	; (8003310 <UART_SetConfig+0x314>)
 800327a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800327c:	e011      	b.n	80032a2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800327e:	f7ff fb69 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 8003282:	0003      	movs	r3, r0
 8003284:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003286:	e00c      	b.n	80032a2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003288:	2380      	movs	r3, #128	; 0x80
 800328a:	021b      	lsls	r3, r3, #8
 800328c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800328e:	e008      	b.n	80032a2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003294:	231a      	movs	r3, #26
 8003296:	2220      	movs	r2, #32
 8003298:	189b      	adds	r3, r3, r2
 800329a:	19db      	adds	r3, r3, r7
 800329c:	2201      	movs	r2, #1
 800329e:	701a      	strb	r2, [r3, #0]
        break;
 80032a0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80032a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d100      	bne.n	80032aa <UART_SetConfig+0x2ae>
 80032a8:	e14b      	b.n	8003542 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032ae:	4b19      	ldr	r3, [pc, #100]	; (8003314 <UART_SetConfig+0x318>)
 80032b0:	0052      	lsls	r2, r2, #1
 80032b2:	5ad3      	ldrh	r3, [r2, r3]
 80032b4:	0019      	movs	r1, r3
 80032b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80032b8:	f7fc ff36 	bl	8000128 <__udivsi3>
 80032bc:	0003      	movs	r3, r0
 80032be:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80032c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	0013      	movs	r3, r2
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	189b      	adds	r3, r3, r2
 80032ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d305      	bcc.n	80032dc <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80032d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80032d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032d8:	429a      	cmp	r2, r3
 80032da:	d91d      	bls.n	8003318 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80032dc:	231a      	movs	r3, #26
 80032de:	2220      	movs	r2, #32
 80032e0:	189b      	adds	r3, r3, r2
 80032e2:	19db      	adds	r3, r3, r7
 80032e4:	2201      	movs	r2, #1
 80032e6:	701a      	strb	r2, [r3, #0]
 80032e8:	e12b      	b.n	8003542 <UART_SetConfig+0x546>
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	cfff69f3 	.word	0xcfff69f3
 80032f0:	ffffcfff 	.word	0xffffcfff
 80032f4:	40008000 	.word	0x40008000
 80032f8:	11fff4ff 	.word	0x11fff4ff
 80032fc:	40013800 	.word	0x40013800
 8003300:	40021000 	.word	0x40021000
 8003304:	40004400 	.word	0x40004400
 8003308:	40004800 	.word	0x40004800
 800330c:	40004c00 	.word	0x40004c00
 8003310:	00f42400 	.word	0x00f42400
 8003314:	080045ec 	.word	0x080045ec
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800331a:	61bb      	str	r3, [r7, #24]
 800331c:	2300      	movs	r3, #0
 800331e:	61fb      	str	r3, [r7, #28]
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003324:	4b92      	ldr	r3, [pc, #584]	; (8003570 <UART_SetConfig+0x574>)
 8003326:	0052      	lsls	r2, r2, #1
 8003328:	5ad3      	ldrh	r3, [r2, r3]
 800332a:	613b      	str	r3, [r7, #16]
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	69b8      	ldr	r0, [r7, #24]
 8003336:	69f9      	ldr	r1, [r7, #28]
 8003338:	f7fd f86c 	bl	8000414 <__aeabi_uldivmod>
 800333c:	0002      	movs	r2, r0
 800333e:	000b      	movs	r3, r1
 8003340:	0e11      	lsrs	r1, r2, #24
 8003342:	021d      	lsls	r5, r3, #8
 8003344:	430d      	orrs	r5, r1
 8003346:	0214      	lsls	r4, r2, #8
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	085b      	lsrs	r3, r3, #1
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	2300      	movs	r3, #0
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	68b8      	ldr	r0, [r7, #8]
 8003356:	68f9      	ldr	r1, [r7, #12]
 8003358:	1900      	adds	r0, r0, r4
 800335a:	4169      	adcs	r1, r5
 800335c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	603b      	str	r3, [r7, #0]
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f7fd f853 	bl	8000414 <__aeabi_uldivmod>
 800336e:	0002      	movs	r2, r0
 8003370:	000b      	movs	r3, r1
 8003372:	0013      	movs	r3, r2
 8003374:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003378:	23c0      	movs	r3, #192	; 0xc0
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	429a      	cmp	r2, r3
 800337e:	d309      	bcc.n	8003394 <UART_SetConfig+0x398>
 8003380:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003382:	2380      	movs	r3, #128	; 0x80
 8003384:	035b      	lsls	r3, r3, #13
 8003386:	429a      	cmp	r2, r3
 8003388:	d204      	bcs.n	8003394 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003390:	60da      	str	r2, [r3, #12]
 8003392:	e0d6      	b.n	8003542 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003394:	231a      	movs	r3, #26
 8003396:	2220      	movs	r2, #32
 8003398:	189b      	adds	r3, r3, r2
 800339a:	19db      	adds	r3, r3, r7
 800339c:	2201      	movs	r2, #1
 800339e:	701a      	strb	r2, [r3, #0]
 80033a0:	e0cf      	b.n	8003542 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	2380      	movs	r3, #128	; 0x80
 80033a8:	021b      	lsls	r3, r3, #8
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d000      	beq.n	80033b0 <UART_SetConfig+0x3b4>
 80033ae:	e070      	b.n	8003492 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80033b0:	231b      	movs	r3, #27
 80033b2:	2220      	movs	r2, #32
 80033b4:	189b      	adds	r3, r3, r2
 80033b6:	19db      	adds	r3, r3, r7
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	2b08      	cmp	r3, #8
 80033bc:	d015      	beq.n	80033ea <UART_SetConfig+0x3ee>
 80033be:	dc18      	bgt.n	80033f2 <UART_SetConfig+0x3f6>
 80033c0:	2b04      	cmp	r3, #4
 80033c2:	d00d      	beq.n	80033e0 <UART_SetConfig+0x3e4>
 80033c4:	dc15      	bgt.n	80033f2 <UART_SetConfig+0x3f6>
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d002      	beq.n	80033d0 <UART_SetConfig+0x3d4>
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d005      	beq.n	80033da <UART_SetConfig+0x3de>
 80033ce:	e010      	b.n	80033f2 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033d0:	f7ff fb4c 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 80033d4:	0003      	movs	r3, r0
 80033d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80033d8:	e014      	b.n	8003404 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033da:	4b66      	ldr	r3, [pc, #408]	; (8003574 <UART_SetConfig+0x578>)
 80033dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80033de:	e011      	b.n	8003404 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033e0:	f7ff fab8 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 80033e4:	0003      	movs	r3, r0
 80033e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80033e8:	e00c      	b.n	8003404 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033ea:	2380      	movs	r3, #128	; 0x80
 80033ec:	021b      	lsls	r3, r3, #8
 80033ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80033f0:	e008      	b.n	8003404 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80033f6:	231a      	movs	r3, #26
 80033f8:	2220      	movs	r2, #32
 80033fa:	189b      	adds	r3, r3, r2
 80033fc:	19db      	adds	r3, r3, r7
 80033fe:	2201      	movs	r2, #1
 8003400:	701a      	strb	r2, [r3, #0]
        break;
 8003402:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003406:	2b00      	cmp	r3, #0
 8003408:	d100      	bne.n	800340c <UART_SetConfig+0x410>
 800340a:	e09a      	b.n	8003542 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800340c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003410:	4b57      	ldr	r3, [pc, #348]	; (8003570 <UART_SetConfig+0x574>)
 8003412:	0052      	lsls	r2, r2, #1
 8003414:	5ad3      	ldrh	r3, [r2, r3]
 8003416:	0019      	movs	r1, r3
 8003418:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800341a:	f7fc fe85 	bl	8000128 <__udivsi3>
 800341e:	0003      	movs	r3, r0
 8003420:	005a      	lsls	r2, r3, #1
 8003422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	085b      	lsrs	r3, r3, #1
 8003428:	18d2      	adds	r2, r2, r3
 800342a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	0019      	movs	r1, r3
 8003430:	0010      	movs	r0, r2
 8003432:	f7fc fe79 	bl	8000128 <__udivsi3>
 8003436:	0003      	movs	r3, r0
 8003438:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800343a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800343c:	2b0f      	cmp	r3, #15
 800343e:	d921      	bls.n	8003484 <UART_SetConfig+0x488>
 8003440:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003442:	2380      	movs	r3, #128	; 0x80
 8003444:	025b      	lsls	r3, r3, #9
 8003446:	429a      	cmp	r2, r3
 8003448:	d21c      	bcs.n	8003484 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800344a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344c:	b29a      	uxth	r2, r3
 800344e:	200e      	movs	r0, #14
 8003450:	2420      	movs	r4, #32
 8003452:	1903      	adds	r3, r0, r4
 8003454:	19db      	adds	r3, r3, r7
 8003456:	210f      	movs	r1, #15
 8003458:	438a      	bics	r2, r1
 800345a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800345c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345e:	085b      	lsrs	r3, r3, #1
 8003460:	b29b      	uxth	r3, r3
 8003462:	2207      	movs	r2, #7
 8003464:	4013      	ands	r3, r2
 8003466:	b299      	uxth	r1, r3
 8003468:	1903      	adds	r3, r0, r4
 800346a:	19db      	adds	r3, r3, r7
 800346c:	1902      	adds	r2, r0, r4
 800346e:	19d2      	adds	r2, r2, r7
 8003470:	8812      	ldrh	r2, [r2, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	1902      	adds	r2, r0, r4
 800347c:	19d2      	adds	r2, r2, r7
 800347e:	8812      	ldrh	r2, [r2, #0]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	e05e      	b.n	8003542 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003484:	231a      	movs	r3, #26
 8003486:	2220      	movs	r2, #32
 8003488:	189b      	adds	r3, r3, r2
 800348a:	19db      	adds	r3, r3, r7
 800348c:	2201      	movs	r2, #1
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	e057      	b.n	8003542 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003492:	231b      	movs	r3, #27
 8003494:	2220      	movs	r2, #32
 8003496:	189b      	adds	r3, r3, r2
 8003498:	19db      	adds	r3, r3, r7
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b08      	cmp	r3, #8
 800349e:	d015      	beq.n	80034cc <UART_SetConfig+0x4d0>
 80034a0:	dc18      	bgt.n	80034d4 <UART_SetConfig+0x4d8>
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d00d      	beq.n	80034c2 <UART_SetConfig+0x4c6>
 80034a6:	dc15      	bgt.n	80034d4 <UART_SetConfig+0x4d8>
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <UART_SetConfig+0x4b6>
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d005      	beq.n	80034bc <UART_SetConfig+0x4c0>
 80034b0:	e010      	b.n	80034d4 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034b2:	f7ff fadb 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 80034b6:	0003      	movs	r3, r0
 80034b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034ba:	e014      	b.n	80034e6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034bc:	4b2d      	ldr	r3, [pc, #180]	; (8003574 <UART_SetConfig+0x578>)
 80034be:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034c0:	e011      	b.n	80034e6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034c2:	f7ff fa47 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 80034c6:	0003      	movs	r3, r0
 80034c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034ca:	e00c      	b.n	80034e6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034cc:	2380      	movs	r3, #128	; 0x80
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034d2:	e008      	b.n	80034e6 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80034d8:	231a      	movs	r3, #26
 80034da:	2220      	movs	r2, #32
 80034dc:	189b      	adds	r3, r3, r2
 80034de:	19db      	adds	r3, r3, r7
 80034e0:	2201      	movs	r2, #1
 80034e2:	701a      	strb	r2, [r3, #0]
        break;
 80034e4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80034e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d02a      	beq.n	8003542 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80034ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034f0:	4b1f      	ldr	r3, [pc, #124]	; (8003570 <UART_SetConfig+0x574>)
 80034f2:	0052      	lsls	r2, r2, #1
 80034f4:	5ad3      	ldrh	r3, [r2, r3]
 80034f6:	0019      	movs	r1, r3
 80034f8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80034fa:	f7fc fe15 	bl	8000128 <__udivsi3>
 80034fe:	0003      	movs	r3, r0
 8003500:	001a      	movs	r2, r3
 8003502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	085b      	lsrs	r3, r3, #1
 8003508:	18d2      	adds	r2, r2, r3
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	0019      	movs	r1, r3
 8003510:	0010      	movs	r0, r2
 8003512:	f7fc fe09 	bl	8000128 <__udivsi3>
 8003516:	0003      	movs	r3, r0
 8003518:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800351a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800351c:	2b0f      	cmp	r3, #15
 800351e:	d90a      	bls.n	8003536 <UART_SetConfig+0x53a>
 8003520:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003522:	2380      	movs	r3, #128	; 0x80
 8003524:	025b      	lsls	r3, r3, #9
 8003526:	429a      	cmp	r2, r3
 8003528:	d205      	bcs.n	8003536 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800352a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800352c:	b29a      	uxth	r2, r3
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	60da      	str	r2, [r3, #12]
 8003534:	e005      	b.n	8003542 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003536:	231a      	movs	r3, #26
 8003538:	2220      	movs	r2, #32
 800353a:	189b      	adds	r3, r3, r2
 800353c:	19db      	adds	r3, r3, r7
 800353e:	2201      	movs	r2, #1
 8003540:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	226a      	movs	r2, #106	; 0x6a
 8003546:	2101      	movs	r1, #1
 8003548:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	2268      	movs	r2, #104	; 0x68
 800354e:	2101      	movs	r1, #1
 8003550:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003554:	2200      	movs	r2, #0
 8003556:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	2200      	movs	r2, #0
 800355c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800355e:	231a      	movs	r3, #26
 8003560:	2220      	movs	r2, #32
 8003562:	189b      	adds	r3, r3, r2
 8003564:	19db      	adds	r3, r3, r7
 8003566:	781b      	ldrb	r3, [r3, #0]
}
 8003568:	0018      	movs	r0, r3
 800356a:	46bd      	mov	sp, r7
 800356c:	b010      	add	sp, #64	; 0x40
 800356e:	bdb0      	pop	{r4, r5, r7, pc}
 8003570:	080045ec 	.word	0x080045ec
 8003574:	00f42400 	.word	0x00f42400

08003578 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	2208      	movs	r2, #8
 8003586:	4013      	ands	r3, r2
 8003588:	d00b      	beq.n	80035a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	4a4a      	ldr	r2, [pc, #296]	; (80036bc <UART_AdvFeatureConfig+0x144>)
 8003592:	4013      	ands	r3, r2
 8003594:	0019      	movs	r1, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a6:	2201      	movs	r2, #1
 80035a8:	4013      	ands	r3, r2
 80035aa:	d00b      	beq.n	80035c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	4a43      	ldr	r2, [pc, #268]	; (80036c0 <UART_AdvFeatureConfig+0x148>)
 80035b4:	4013      	ands	r3, r2
 80035b6:	0019      	movs	r1, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c8:	2202      	movs	r2, #2
 80035ca:	4013      	ands	r3, r2
 80035cc:	d00b      	beq.n	80035e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	4a3b      	ldr	r2, [pc, #236]	; (80036c4 <UART_AdvFeatureConfig+0x14c>)
 80035d6:	4013      	ands	r3, r2
 80035d8:	0019      	movs	r1, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ea:	2204      	movs	r2, #4
 80035ec:	4013      	ands	r3, r2
 80035ee:	d00b      	beq.n	8003608 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	4a34      	ldr	r2, [pc, #208]	; (80036c8 <UART_AdvFeatureConfig+0x150>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	0019      	movs	r1, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	430a      	orrs	r2, r1
 8003606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360c:	2210      	movs	r2, #16
 800360e:	4013      	ands	r3, r2
 8003610:	d00b      	beq.n	800362a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	4a2c      	ldr	r2, [pc, #176]	; (80036cc <UART_AdvFeatureConfig+0x154>)
 800361a:	4013      	ands	r3, r2
 800361c:	0019      	movs	r1, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	2220      	movs	r2, #32
 8003630:	4013      	ands	r3, r2
 8003632:	d00b      	beq.n	800364c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	4a25      	ldr	r2, [pc, #148]	; (80036d0 <UART_AdvFeatureConfig+0x158>)
 800363c:	4013      	ands	r3, r2
 800363e:	0019      	movs	r1, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003650:	2240      	movs	r2, #64	; 0x40
 8003652:	4013      	ands	r3, r2
 8003654:	d01d      	beq.n	8003692 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	4a1d      	ldr	r2, [pc, #116]	; (80036d4 <UART_AdvFeatureConfig+0x15c>)
 800365e:	4013      	ands	r3, r2
 8003660:	0019      	movs	r1, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003672:	2380      	movs	r3, #128	; 0x80
 8003674:	035b      	lsls	r3, r3, #13
 8003676:	429a      	cmp	r2, r3
 8003678:	d10b      	bne.n	8003692 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a15      	ldr	r2, [pc, #84]	; (80036d8 <UART_AdvFeatureConfig+0x160>)
 8003682:	4013      	ands	r3, r2
 8003684:	0019      	movs	r1, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003696:	2280      	movs	r2, #128	; 0x80
 8003698:	4013      	ands	r3, r2
 800369a:	d00b      	beq.n	80036b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	4a0e      	ldr	r2, [pc, #56]	; (80036dc <UART_AdvFeatureConfig+0x164>)
 80036a4:	4013      	ands	r3, r2
 80036a6:	0019      	movs	r1, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	605a      	str	r2, [r3, #4]
  }
}
 80036b4:	46c0      	nop			; (mov r8, r8)
 80036b6:	46bd      	mov	sp, r7
 80036b8:	b002      	add	sp, #8
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	ffff7fff 	.word	0xffff7fff
 80036c0:	fffdffff 	.word	0xfffdffff
 80036c4:	fffeffff 	.word	0xfffeffff
 80036c8:	fffbffff 	.word	0xfffbffff
 80036cc:	ffffefff 	.word	0xffffefff
 80036d0:	ffffdfff 	.word	0xffffdfff
 80036d4:	ffefffff 	.word	0xffefffff
 80036d8:	ff9fffff 	.word	0xff9fffff
 80036dc:	fff7ffff 	.word	0xfff7ffff

080036e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b092      	sub	sp, #72	; 0x48
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2290      	movs	r2, #144	; 0x90
 80036ec:	2100      	movs	r1, #0
 80036ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036f0:	f7fd fc20 	bl	8000f34 <HAL_GetTick>
 80036f4:	0003      	movs	r3, r0
 80036f6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2208      	movs	r2, #8
 8003700:	4013      	ands	r3, r2
 8003702:	2b08      	cmp	r3, #8
 8003704:	d12d      	bne.n	8003762 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003706:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003708:	2280      	movs	r2, #128	; 0x80
 800370a:	0391      	lsls	r1, r2, #14
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	4a47      	ldr	r2, [pc, #284]	; (800382c <UART_CheckIdleState+0x14c>)
 8003710:	9200      	str	r2, [sp, #0]
 8003712:	2200      	movs	r2, #0
 8003714:	f000 f88e 	bl	8003834 <UART_WaitOnFlagUntilTimeout>
 8003718:	1e03      	subs	r3, r0, #0
 800371a:	d022      	beq.n	8003762 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800371c:	f3ef 8310 	mrs	r3, PRIMASK
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003724:	63bb      	str	r3, [r7, #56]	; 0x38
 8003726:	2301      	movs	r3, #1
 8003728:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800372a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800372c:	f383 8810 	msr	PRIMASK, r3
}
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2180      	movs	r1, #128	; 0x80
 800373e:	438a      	bics	r2, r1
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003744:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003748:	f383 8810 	msr	PRIMASK, r3
}
 800374c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2288      	movs	r2, #136	; 0x88
 8003752:	2120      	movs	r1, #32
 8003754:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2284      	movs	r2, #132	; 0x84
 800375a:	2100      	movs	r1, #0
 800375c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e060      	b.n	8003824 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2204      	movs	r2, #4
 800376a:	4013      	ands	r3, r2
 800376c:	2b04      	cmp	r3, #4
 800376e:	d146      	bne.n	80037fe <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003772:	2280      	movs	r2, #128	; 0x80
 8003774:	03d1      	lsls	r1, r2, #15
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	4a2c      	ldr	r2, [pc, #176]	; (800382c <UART_CheckIdleState+0x14c>)
 800377a:	9200      	str	r2, [sp, #0]
 800377c:	2200      	movs	r2, #0
 800377e:	f000 f859 	bl	8003834 <UART_WaitOnFlagUntilTimeout>
 8003782:	1e03      	subs	r3, r0, #0
 8003784:	d03b      	beq.n	80037fe <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003786:	f3ef 8310 	mrs	r3, PRIMASK
 800378a:	60fb      	str	r3, [r7, #12]
  return(result);
 800378c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800378e:	637b      	str	r3, [r7, #52]	; 0x34
 8003790:	2301      	movs	r3, #1
 8003792:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	f383 8810 	msr	PRIMASK, r3
}
 800379a:	46c0      	nop			; (mov r8, r8)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4922      	ldr	r1, [pc, #136]	; (8003830 <UART_CheckIdleState+0x150>)
 80037a8:	400a      	ands	r2, r1
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	f383 8810 	msr	PRIMASK, r3
}
 80037b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037b8:	f3ef 8310 	mrs	r3, PRIMASK
 80037bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80037be:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037c0:	633b      	str	r3, [r7, #48]	; 0x30
 80037c2:	2301      	movs	r3, #1
 80037c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	f383 8810 	msr	PRIMASK, r3
}
 80037cc:	46c0      	nop			; (mov r8, r8)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2101      	movs	r1, #1
 80037da:	438a      	bics	r2, r1
 80037dc:	609a      	str	r2, [r3, #8]
 80037de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e2:	6a3b      	ldr	r3, [r7, #32]
 80037e4:	f383 8810 	msr	PRIMASK, r3
}
 80037e8:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	228c      	movs	r2, #140	; 0x8c
 80037ee:	2120      	movs	r1, #32
 80037f0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2284      	movs	r2, #132	; 0x84
 80037f6:	2100      	movs	r1, #0
 80037f8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e012      	b.n	8003824 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2288      	movs	r2, #136	; 0x88
 8003802:	2120      	movs	r1, #32
 8003804:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	228c      	movs	r2, #140	; 0x8c
 800380a:	2120      	movs	r1, #32
 800380c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2284      	movs	r2, #132	; 0x84
 800381e:	2100      	movs	r1, #0
 8003820:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	0018      	movs	r0, r3
 8003826:	46bd      	mov	sp, r7
 8003828:	b010      	add	sp, #64	; 0x40
 800382a:	bd80      	pop	{r7, pc}
 800382c:	01ffffff 	.word	0x01ffffff
 8003830:	fffffedf 	.word	0xfffffedf

08003834 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	1dfb      	adds	r3, r7, #7
 8003842:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003844:	e051      	b.n	80038ea <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	3301      	adds	r3, #1
 800384a:	d04e      	beq.n	80038ea <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800384c:	f7fd fb72 	bl	8000f34 <HAL_GetTick>
 8003850:	0002      	movs	r2, r0
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	429a      	cmp	r2, r3
 800385a:	d302      	bcc.n	8003862 <UART_WaitOnFlagUntilTimeout+0x2e>
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e051      	b.n	800390a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2204      	movs	r2, #4
 800386e:	4013      	ands	r3, r2
 8003870:	d03b      	beq.n	80038ea <UART_WaitOnFlagUntilTimeout+0xb6>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b80      	cmp	r3, #128	; 0x80
 8003876:	d038      	beq.n	80038ea <UART_WaitOnFlagUntilTimeout+0xb6>
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2b40      	cmp	r3, #64	; 0x40
 800387c:	d035      	beq.n	80038ea <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	2208      	movs	r2, #8
 8003886:	4013      	ands	r3, r2
 8003888:	2b08      	cmp	r3, #8
 800388a:	d111      	bne.n	80038b0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2208      	movs	r2, #8
 8003892:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	0018      	movs	r0, r3
 8003898:	f000 f83c 	bl	8003914 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2290      	movs	r2, #144	; 0x90
 80038a0:	2108      	movs	r1, #8
 80038a2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2284      	movs	r2, #132	; 0x84
 80038a8:	2100      	movs	r1, #0
 80038aa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e02c      	b.n	800390a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	2380      	movs	r3, #128	; 0x80
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	401a      	ands	r2, r3
 80038bc:	2380      	movs	r3, #128	; 0x80
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d112      	bne.n	80038ea <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2280      	movs	r2, #128	; 0x80
 80038ca:	0112      	lsls	r2, r2, #4
 80038cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	0018      	movs	r0, r3
 80038d2:	f000 f81f 	bl	8003914 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2290      	movs	r2, #144	; 0x90
 80038da:	2120      	movs	r1, #32
 80038dc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2284      	movs	r2, #132	; 0x84
 80038e2:	2100      	movs	r1, #0
 80038e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e00f      	b.n	800390a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	68ba      	ldr	r2, [r7, #8]
 80038f2:	4013      	ands	r3, r2
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	425a      	negs	r2, r3
 80038fa:	4153      	adcs	r3, r2
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	001a      	movs	r2, r3
 8003900:	1dfb      	adds	r3, r7, #7
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d09e      	beq.n	8003846 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	0018      	movs	r0, r3
 800390c:	46bd      	mov	sp, r7
 800390e:	b004      	add	sp, #16
 8003910:	bd80      	pop	{r7, pc}
	...

08003914 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08e      	sub	sp, #56	; 0x38
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800391c:	f3ef 8310 	mrs	r3, PRIMASK
 8003920:	617b      	str	r3, [r7, #20]
  return(result);
 8003922:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003924:	637b      	str	r3, [r7, #52]	; 0x34
 8003926:	2301      	movs	r3, #1
 8003928:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	f383 8810 	msr	PRIMASK, r3
}
 8003930:	46c0      	nop			; (mov r8, r8)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4926      	ldr	r1, [pc, #152]	; (80039d8 <UART_EndRxTransfer+0xc4>)
 800393e:	400a      	ands	r2, r1
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003944:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	f383 8810 	msr	PRIMASK, r3
}
 800394c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800394e:	f3ef 8310 	mrs	r3, PRIMASK
 8003952:	623b      	str	r3, [r7, #32]
  return(result);
 8003954:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003956:	633b      	str	r3, [r7, #48]	; 0x30
 8003958:	2301      	movs	r3, #1
 800395a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	f383 8810 	msr	PRIMASK, r3
}
 8003962:	46c0      	nop			; (mov r8, r8)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	491b      	ldr	r1, [pc, #108]	; (80039dc <UART_EndRxTransfer+0xc8>)
 8003970:	400a      	ands	r2, r1
 8003972:	609a      	str	r2, [r3, #8]
 8003974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003976:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800397a:	f383 8810 	msr	PRIMASK, r3
}
 800397e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003984:	2b01      	cmp	r3, #1
 8003986:	d118      	bne.n	80039ba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003988:	f3ef 8310 	mrs	r3, PRIMASK
 800398c:	60bb      	str	r3, [r7, #8]
  return(result);
 800398e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003992:	2301      	movs	r3, #1
 8003994:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f383 8810 	msr	PRIMASK, r3
}
 800399c:	46c0      	nop			; (mov r8, r8)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2110      	movs	r1, #16
 80039aa:	438a      	bics	r2, r1
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f383 8810 	msr	PRIMASK, r3
}
 80039b8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	228c      	movs	r2, #140	; 0x8c
 80039be:	2120      	movs	r1, #32
 80039c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	46bd      	mov	sp, r7
 80039d2:	b00e      	add	sp, #56	; 0x38
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	46c0      	nop			; (mov r8, r8)
 80039d8:	fffffedf 	.word	0xfffffedf
 80039dc:	effffffe 	.word	0xeffffffe

080039e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2284      	movs	r2, #132	; 0x84
 80039ec:	5c9b      	ldrb	r3, [r3, r2]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d101      	bne.n	80039f6 <HAL_UARTEx_DisableFifoMode+0x16>
 80039f2:	2302      	movs	r3, #2
 80039f4:	e027      	b.n	8003a46 <HAL_UARTEx_DisableFifoMode+0x66>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2284      	movs	r2, #132	; 0x84
 80039fa:	2101      	movs	r1, #1
 80039fc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2288      	movs	r2, #136	; 0x88
 8003a02:	2124      	movs	r1, #36	; 0x24
 8003a04:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2101      	movs	r1, #1
 8003a1a:	438a      	bics	r2, r1
 8003a1c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	4a0b      	ldr	r2, [pc, #44]	; (8003a50 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003a22:	4013      	ands	r3, r2
 8003a24:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2288      	movs	r2, #136	; 0x88
 8003a38:	2120      	movs	r1, #32
 8003a3a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2284      	movs	r2, #132	; 0x84
 8003a40:	2100      	movs	r1, #0
 8003a42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	0018      	movs	r0, r3
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	b004      	add	sp, #16
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	46c0      	nop			; (mov r8, r8)
 8003a50:	dfffffff 	.word	0xdfffffff

08003a54 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2284      	movs	r2, #132	; 0x84
 8003a62:	5c9b      	ldrb	r3, [r3, r2]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e02e      	b.n	8003aca <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2284      	movs	r2, #132	; 0x84
 8003a70:	2101      	movs	r1, #1
 8003a72:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2288      	movs	r2, #136	; 0x88
 8003a78:	2124      	movs	r1, #36	; 0x24
 8003a7a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2101      	movs	r1, #1
 8003a90:	438a      	bics	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	08d9      	lsrs	r1, r3, #3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f000 f854 	bl	8003b58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2288      	movs	r2, #136	; 0x88
 8003abc:	2120      	movs	r1, #32
 8003abe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2284      	movs	r2, #132	; 0x84
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	0018      	movs	r0, r3
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b004      	add	sp, #16
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2284      	movs	r2, #132	; 0x84
 8003ae2:	5c9b      	ldrb	r3, [r3, r2]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d101      	bne.n	8003aec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	e02f      	b.n	8003b4c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2284      	movs	r2, #132	; 0x84
 8003af0:	2101      	movs	r1, #1
 8003af2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2288      	movs	r2, #136	; 0x88
 8003af8:	2124      	movs	r1, #36	; 0x24
 8003afa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2101      	movs	r1, #1
 8003b10:	438a      	bics	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	4a0e      	ldr	r2, [pc, #56]	; (8003b54 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	0019      	movs	r1, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f000 f813 	bl	8003b58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68fa      	ldr	r2, [r7, #12]
 8003b38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2288      	movs	r2, #136	; 0x88
 8003b3e:	2120      	movs	r1, #32
 8003b40:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2284      	movs	r2, #132	; 0x84
 8003b46:	2100      	movs	r1, #0
 8003b48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b004      	add	sp, #16
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	f1ffffff 	.word	0xf1ffffff

08003b58 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d108      	bne.n	8003b7a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	226a      	movs	r2, #106	; 0x6a
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2268      	movs	r2, #104	; 0x68
 8003b74:	2101      	movs	r1, #1
 8003b76:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003b78:	e043      	b.n	8003c02 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003b7a:	260f      	movs	r6, #15
 8003b7c:	19bb      	adds	r3, r7, r6
 8003b7e:	2208      	movs	r2, #8
 8003b80:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003b82:	200e      	movs	r0, #14
 8003b84:	183b      	adds	r3, r7, r0
 8003b86:	2208      	movs	r2, #8
 8003b88:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	0e5b      	lsrs	r3, r3, #25
 8003b92:	b2da      	uxtb	r2, r3
 8003b94:	240d      	movs	r4, #13
 8003b96:	193b      	adds	r3, r7, r4
 8003b98:	2107      	movs	r1, #7
 8003b9a:	400a      	ands	r2, r1
 8003b9c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	0f5b      	lsrs	r3, r3, #29
 8003ba6:	b2da      	uxtb	r2, r3
 8003ba8:	250c      	movs	r5, #12
 8003baa:	197b      	adds	r3, r7, r5
 8003bac:	2107      	movs	r1, #7
 8003bae:	400a      	ands	r2, r1
 8003bb0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003bb2:	183b      	adds	r3, r7, r0
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	197a      	adds	r2, r7, r5
 8003bb8:	7812      	ldrb	r2, [r2, #0]
 8003bba:	4914      	ldr	r1, [pc, #80]	; (8003c0c <UARTEx_SetNbDataToProcess+0xb4>)
 8003bbc:	5c8a      	ldrb	r2, [r1, r2]
 8003bbe:	435a      	muls	r2, r3
 8003bc0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003bc2:	197b      	adds	r3, r7, r5
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	4a12      	ldr	r2, [pc, #72]	; (8003c10 <UARTEx_SetNbDataToProcess+0xb8>)
 8003bc8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003bca:	0019      	movs	r1, r3
 8003bcc:	f7fc fb36 	bl	800023c <__divsi3>
 8003bd0:	0003      	movs	r3, r0
 8003bd2:	b299      	uxth	r1, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	226a      	movs	r2, #106	; 0x6a
 8003bd8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003bda:	19bb      	adds	r3, r7, r6
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	193a      	adds	r2, r7, r4
 8003be0:	7812      	ldrb	r2, [r2, #0]
 8003be2:	490a      	ldr	r1, [pc, #40]	; (8003c0c <UARTEx_SetNbDataToProcess+0xb4>)
 8003be4:	5c8a      	ldrb	r2, [r1, r2]
 8003be6:	435a      	muls	r2, r3
 8003be8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003bea:	193b      	adds	r3, r7, r4
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	4a08      	ldr	r2, [pc, #32]	; (8003c10 <UARTEx_SetNbDataToProcess+0xb8>)
 8003bf0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003bf2:	0019      	movs	r1, r3
 8003bf4:	f7fc fb22 	bl	800023c <__divsi3>
 8003bf8:	0003      	movs	r3, r0
 8003bfa:	b299      	uxth	r1, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2268      	movs	r2, #104	; 0x68
 8003c00:	5299      	strh	r1, [r3, r2]
}
 8003c02:	46c0      	nop			; (mov r8, r8)
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b005      	add	sp, #20
 8003c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c0a:	46c0      	nop			; (mov r8, r8)
 8003c0c:	08004604 	.word	0x08004604
 8003c10:	0800460c 	.word	0x0800460c

08003c14 <siprintf>:
 8003c14:	b40e      	push	{r1, r2, r3}
 8003c16:	b500      	push	{lr}
 8003c18:	490b      	ldr	r1, [pc, #44]	; (8003c48 <siprintf+0x34>)
 8003c1a:	b09c      	sub	sp, #112	; 0x70
 8003c1c:	ab1d      	add	r3, sp, #116	; 0x74
 8003c1e:	9002      	str	r0, [sp, #8]
 8003c20:	9006      	str	r0, [sp, #24]
 8003c22:	9107      	str	r1, [sp, #28]
 8003c24:	9104      	str	r1, [sp, #16]
 8003c26:	4809      	ldr	r0, [pc, #36]	; (8003c4c <siprintf+0x38>)
 8003c28:	4909      	ldr	r1, [pc, #36]	; (8003c50 <siprintf+0x3c>)
 8003c2a:	cb04      	ldmia	r3!, {r2}
 8003c2c:	9105      	str	r1, [sp, #20]
 8003c2e:	6800      	ldr	r0, [r0, #0]
 8003c30:	a902      	add	r1, sp, #8
 8003c32:	9301      	str	r3, [sp, #4]
 8003c34:	f000 f9a2 	bl	8003f7c <_svfiprintf_r>
 8003c38:	2200      	movs	r2, #0
 8003c3a:	9b02      	ldr	r3, [sp, #8]
 8003c3c:	701a      	strb	r2, [r3, #0]
 8003c3e:	b01c      	add	sp, #112	; 0x70
 8003c40:	bc08      	pop	{r3}
 8003c42:	b003      	add	sp, #12
 8003c44:	4718      	bx	r3
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	7fffffff 	.word	0x7fffffff
 8003c4c:	20000058 	.word	0x20000058
 8003c50:	ffff0208 	.word	0xffff0208

08003c54 <memset>:
 8003c54:	0003      	movs	r3, r0
 8003c56:	1882      	adds	r2, r0, r2
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d100      	bne.n	8003c5e <memset+0xa>
 8003c5c:	4770      	bx	lr
 8003c5e:	7019      	strb	r1, [r3, #0]
 8003c60:	3301      	adds	r3, #1
 8003c62:	e7f9      	b.n	8003c58 <memset+0x4>

08003c64 <__errno>:
 8003c64:	4b01      	ldr	r3, [pc, #4]	; (8003c6c <__errno+0x8>)
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	4770      	bx	lr
 8003c6a:	46c0      	nop			; (mov r8, r8)
 8003c6c:	20000058 	.word	0x20000058

08003c70 <__libc_init_array>:
 8003c70:	b570      	push	{r4, r5, r6, lr}
 8003c72:	2600      	movs	r6, #0
 8003c74:	4c0c      	ldr	r4, [pc, #48]	; (8003ca8 <__libc_init_array+0x38>)
 8003c76:	4d0d      	ldr	r5, [pc, #52]	; (8003cac <__libc_init_array+0x3c>)
 8003c78:	1b64      	subs	r4, r4, r5
 8003c7a:	10a4      	asrs	r4, r4, #2
 8003c7c:	42a6      	cmp	r6, r4
 8003c7e:	d109      	bne.n	8003c94 <__libc_init_array+0x24>
 8003c80:	2600      	movs	r6, #0
 8003c82:	f000 fc6d 	bl	8004560 <_init>
 8003c86:	4c0a      	ldr	r4, [pc, #40]	; (8003cb0 <__libc_init_array+0x40>)
 8003c88:	4d0a      	ldr	r5, [pc, #40]	; (8003cb4 <__libc_init_array+0x44>)
 8003c8a:	1b64      	subs	r4, r4, r5
 8003c8c:	10a4      	asrs	r4, r4, #2
 8003c8e:	42a6      	cmp	r6, r4
 8003c90:	d105      	bne.n	8003c9e <__libc_init_array+0x2e>
 8003c92:	bd70      	pop	{r4, r5, r6, pc}
 8003c94:	00b3      	lsls	r3, r6, #2
 8003c96:	58eb      	ldr	r3, [r5, r3]
 8003c98:	4798      	blx	r3
 8003c9a:	3601      	adds	r6, #1
 8003c9c:	e7ee      	b.n	8003c7c <__libc_init_array+0xc>
 8003c9e:	00b3      	lsls	r3, r6, #2
 8003ca0:	58eb      	ldr	r3, [r5, r3]
 8003ca2:	4798      	blx	r3
 8003ca4:	3601      	adds	r6, #1
 8003ca6:	e7f2      	b.n	8003c8e <__libc_init_array+0x1e>
 8003ca8:	08004650 	.word	0x08004650
 8003cac:	08004650 	.word	0x08004650
 8003cb0:	08004654 	.word	0x08004654
 8003cb4:	08004650 	.word	0x08004650

08003cb8 <__retarget_lock_acquire_recursive>:
 8003cb8:	4770      	bx	lr

08003cba <__retarget_lock_release_recursive>:
 8003cba:	4770      	bx	lr

08003cbc <_free_r>:
 8003cbc:	b570      	push	{r4, r5, r6, lr}
 8003cbe:	0005      	movs	r5, r0
 8003cc0:	2900      	cmp	r1, #0
 8003cc2:	d010      	beq.n	8003ce6 <_free_r+0x2a>
 8003cc4:	1f0c      	subs	r4, r1, #4
 8003cc6:	6823      	ldr	r3, [r4, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	da00      	bge.n	8003cce <_free_r+0x12>
 8003ccc:	18e4      	adds	r4, r4, r3
 8003cce:	0028      	movs	r0, r5
 8003cd0:	f000 f8e2 	bl	8003e98 <__malloc_lock>
 8003cd4:	4a1d      	ldr	r2, [pc, #116]	; (8003d4c <_free_r+0x90>)
 8003cd6:	6813      	ldr	r3, [r2, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d105      	bne.n	8003ce8 <_free_r+0x2c>
 8003cdc:	6063      	str	r3, [r4, #4]
 8003cde:	6014      	str	r4, [r2, #0]
 8003ce0:	0028      	movs	r0, r5
 8003ce2:	f000 f8e1 	bl	8003ea8 <__malloc_unlock>
 8003ce6:	bd70      	pop	{r4, r5, r6, pc}
 8003ce8:	42a3      	cmp	r3, r4
 8003cea:	d908      	bls.n	8003cfe <_free_r+0x42>
 8003cec:	6820      	ldr	r0, [r4, #0]
 8003cee:	1821      	adds	r1, r4, r0
 8003cf0:	428b      	cmp	r3, r1
 8003cf2:	d1f3      	bne.n	8003cdc <_free_r+0x20>
 8003cf4:	6819      	ldr	r1, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	1809      	adds	r1, r1, r0
 8003cfa:	6021      	str	r1, [r4, #0]
 8003cfc:	e7ee      	b.n	8003cdc <_free_r+0x20>
 8003cfe:	001a      	movs	r2, r3
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <_free_r+0x4e>
 8003d06:	42a3      	cmp	r3, r4
 8003d08:	d9f9      	bls.n	8003cfe <_free_r+0x42>
 8003d0a:	6811      	ldr	r1, [r2, #0]
 8003d0c:	1850      	adds	r0, r2, r1
 8003d0e:	42a0      	cmp	r0, r4
 8003d10:	d10b      	bne.n	8003d2a <_free_r+0x6e>
 8003d12:	6820      	ldr	r0, [r4, #0]
 8003d14:	1809      	adds	r1, r1, r0
 8003d16:	1850      	adds	r0, r2, r1
 8003d18:	6011      	str	r1, [r2, #0]
 8003d1a:	4283      	cmp	r3, r0
 8003d1c:	d1e0      	bne.n	8003ce0 <_free_r+0x24>
 8003d1e:	6818      	ldr	r0, [r3, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	1841      	adds	r1, r0, r1
 8003d24:	6011      	str	r1, [r2, #0]
 8003d26:	6053      	str	r3, [r2, #4]
 8003d28:	e7da      	b.n	8003ce0 <_free_r+0x24>
 8003d2a:	42a0      	cmp	r0, r4
 8003d2c:	d902      	bls.n	8003d34 <_free_r+0x78>
 8003d2e:	230c      	movs	r3, #12
 8003d30:	602b      	str	r3, [r5, #0]
 8003d32:	e7d5      	b.n	8003ce0 <_free_r+0x24>
 8003d34:	6820      	ldr	r0, [r4, #0]
 8003d36:	1821      	adds	r1, r4, r0
 8003d38:	428b      	cmp	r3, r1
 8003d3a:	d103      	bne.n	8003d44 <_free_r+0x88>
 8003d3c:	6819      	ldr	r1, [r3, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	1809      	adds	r1, r1, r0
 8003d42:	6021      	str	r1, [r4, #0]
 8003d44:	6063      	str	r3, [r4, #4]
 8003d46:	6054      	str	r4, [r2, #4]
 8003d48:	e7ca      	b.n	8003ce0 <_free_r+0x24>
 8003d4a:	46c0      	nop			; (mov r8, r8)
 8003d4c:	200002e4 	.word	0x200002e4

08003d50 <sbrk_aligned>:
 8003d50:	b570      	push	{r4, r5, r6, lr}
 8003d52:	4e0f      	ldr	r6, [pc, #60]	; (8003d90 <sbrk_aligned+0x40>)
 8003d54:	000d      	movs	r5, r1
 8003d56:	6831      	ldr	r1, [r6, #0]
 8003d58:	0004      	movs	r4, r0
 8003d5a:	2900      	cmp	r1, #0
 8003d5c:	d102      	bne.n	8003d64 <sbrk_aligned+0x14>
 8003d5e:	f000 fba1 	bl	80044a4 <_sbrk_r>
 8003d62:	6030      	str	r0, [r6, #0]
 8003d64:	0029      	movs	r1, r5
 8003d66:	0020      	movs	r0, r4
 8003d68:	f000 fb9c 	bl	80044a4 <_sbrk_r>
 8003d6c:	1c43      	adds	r3, r0, #1
 8003d6e:	d00a      	beq.n	8003d86 <sbrk_aligned+0x36>
 8003d70:	2303      	movs	r3, #3
 8003d72:	1cc5      	adds	r5, r0, #3
 8003d74:	439d      	bics	r5, r3
 8003d76:	42a8      	cmp	r0, r5
 8003d78:	d007      	beq.n	8003d8a <sbrk_aligned+0x3a>
 8003d7a:	1a29      	subs	r1, r5, r0
 8003d7c:	0020      	movs	r0, r4
 8003d7e:	f000 fb91 	bl	80044a4 <_sbrk_r>
 8003d82:	3001      	adds	r0, #1
 8003d84:	d101      	bne.n	8003d8a <sbrk_aligned+0x3a>
 8003d86:	2501      	movs	r5, #1
 8003d88:	426d      	negs	r5, r5
 8003d8a:	0028      	movs	r0, r5
 8003d8c:	bd70      	pop	{r4, r5, r6, pc}
 8003d8e:	46c0      	nop			; (mov r8, r8)
 8003d90:	200002e8 	.word	0x200002e8

08003d94 <_malloc_r>:
 8003d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d96:	2203      	movs	r2, #3
 8003d98:	1ccb      	adds	r3, r1, #3
 8003d9a:	4393      	bics	r3, r2
 8003d9c:	3308      	adds	r3, #8
 8003d9e:	0006      	movs	r6, r0
 8003da0:	001f      	movs	r7, r3
 8003da2:	2b0c      	cmp	r3, #12
 8003da4:	d238      	bcs.n	8003e18 <_malloc_r+0x84>
 8003da6:	270c      	movs	r7, #12
 8003da8:	42b9      	cmp	r1, r7
 8003daa:	d837      	bhi.n	8003e1c <_malloc_r+0x88>
 8003dac:	0030      	movs	r0, r6
 8003dae:	f000 f873 	bl	8003e98 <__malloc_lock>
 8003db2:	4b38      	ldr	r3, [pc, #224]	; (8003e94 <_malloc_r+0x100>)
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	001c      	movs	r4, r3
 8003dba:	2c00      	cmp	r4, #0
 8003dbc:	d133      	bne.n	8003e26 <_malloc_r+0x92>
 8003dbe:	0039      	movs	r1, r7
 8003dc0:	0030      	movs	r0, r6
 8003dc2:	f7ff ffc5 	bl	8003d50 <sbrk_aligned>
 8003dc6:	0004      	movs	r4, r0
 8003dc8:	1c43      	adds	r3, r0, #1
 8003dca:	d15e      	bne.n	8003e8a <_malloc_r+0xf6>
 8003dcc:	9b00      	ldr	r3, [sp, #0]
 8003dce:	681c      	ldr	r4, [r3, #0]
 8003dd0:	0025      	movs	r5, r4
 8003dd2:	2d00      	cmp	r5, #0
 8003dd4:	d14e      	bne.n	8003e74 <_malloc_r+0xe0>
 8003dd6:	2c00      	cmp	r4, #0
 8003dd8:	d051      	beq.n	8003e7e <_malloc_r+0xea>
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	0029      	movs	r1, r5
 8003dde:	18e3      	adds	r3, r4, r3
 8003de0:	0030      	movs	r0, r6
 8003de2:	9301      	str	r3, [sp, #4]
 8003de4:	f000 fb5e 	bl	80044a4 <_sbrk_r>
 8003de8:	9b01      	ldr	r3, [sp, #4]
 8003dea:	4283      	cmp	r3, r0
 8003dec:	d147      	bne.n	8003e7e <_malloc_r+0xea>
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	0030      	movs	r0, r6
 8003df2:	1aff      	subs	r7, r7, r3
 8003df4:	0039      	movs	r1, r7
 8003df6:	f7ff ffab 	bl	8003d50 <sbrk_aligned>
 8003dfa:	3001      	adds	r0, #1
 8003dfc:	d03f      	beq.n	8003e7e <_malloc_r+0xea>
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	19db      	adds	r3, r3, r7
 8003e02:	6023      	str	r3, [r4, #0]
 8003e04:	9b00      	ldr	r3, [sp, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d040      	beq.n	8003e8e <_malloc_r+0xfa>
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	42a2      	cmp	r2, r4
 8003e10:	d133      	bne.n	8003e7a <_malloc_r+0xe6>
 8003e12:	2200      	movs	r2, #0
 8003e14:	605a      	str	r2, [r3, #4]
 8003e16:	e014      	b.n	8003e42 <_malloc_r+0xae>
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	dac5      	bge.n	8003da8 <_malloc_r+0x14>
 8003e1c:	230c      	movs	r3, #12
 8003e1e:	2500      	movs	r5, #0
 8003e20:	6033      	str	r3, [r6, #0]
 8003e22:	0028      	movs	r0, r5
 8003e24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e26:	6821      	ldr	r1, [r4, #0]
 8003e28:	1bc9      	subs	r1, r1, r7
 8003e2a:	d420      	bmi.n	8003e6e <_malloc_r+0xda>
 8003e2c:	290b      	cmp	r1, #11
 8003e2e:	d918      	bls.n	8003e62 <_malloc_r+0xce>
 8003e30:	19e2      	adds	r2, r4, r7
 8003e32:	6027      	str	r7, [r4, #0]
 8003e34:	42a3      	cmp	r3, r4
 8003e36:	d112      	bne.n	8003e5e <_malloc_r+0xca>
 8003e38:	9b00      	ldr	r3, [sp, #0]
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	6863      	ldr	r3, [r4, #4]
 8003e3e:	6011      	str	r1, [r2, #0]
 8003e40:	6053      	str	r3, [r2, #4]
 8003e42:	0030      	movs	r0, r6
 8003e44:	0025      	movs	r5, r4
 8003e46:	f000 f82f 	bl	8003ea8 <__malloc_unlock>
 8003e4a:	2207      	movs	r2, #7
 8003e4c:	350b      	adds	r5, #11
 8003e4e:	1d23      	adds	r3, r4, #4
 8003e50:	4395      	bics	r5, r2
 8003e52:	1aea      	subs	r2, r5, r3
 8003e54:	429d      	cmp	r5, r3
 8003e56:	d0e4      	beq.n	8003e22 <_malloc_r+0x8e>
 8003e58:	1b5b      	subs	r3, r3, r5
 8003e5a:	50a3      	str	r3, [r4, r2]
 8003e5c:	e7e1      	b.n	8003e22 <_malloc_r+0x8e>
 8003e5e:	605a      	str	r2, [r3, #4]
 8003e60:	e7ec      	b.n	8003e3c <_malloc_r+0xa8>
 8003e62:	6862      	ldr	r2, [r4, #4]
 8003e64:	42a3      	cmp	r3, r4
 8003e66:	d1d5      	bne.n	8003e14 <_malloc_r+0x80>
 8003e68:	9b00      	ldr	r3, [sp, #0]
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	e7e9      	b.n	8003e42 <_malloc_r+0xae>
 8003e6e:	0023      	movs	r3, r4
 8003e70:	6864      	ldr	r4, [r4, #4]
 8003e72:	e7a2      	b.n	8003dba <_malloc_r+0x26>
 8003e74:	002c      	movs	r4, r5
 8003e76:	686d      	ldr	r5, [r5, #4]
 8003e78:	e7ab      	b.n	8003dd2 <_malloc_r+0x3e>
 8003e7a:	0013      	movs	r3, r2
 8003e7c:	e7c4      	b.n	8003e08 <_malloc_r+0x74>
 8003e7e:	230c      	movs	r3, #12
 8003e80:	0030      	movs	r0, r6
 8003e82:	6033      	str	r3, [r6, #0]
 8003e84:	f000 f810 	bl	8003ea8 <__malloc_unlock>
 8003e88:	e7cb      	b.n	8003e22 <_malloc_r+0x8e>
 8003e8a:	6027      	str	r7, [r4, #0]
 8003e8c:	e7d9      	b.n	8003e42 <_malloc_r+0xae>
 8003e8e:	605b      	str	r3, [r3, #4]
 8003e90:	deff      	udf	#255	; 0xff
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	200002e4 	.word	0x200002e4

08003e98 <__malloc_lock>:
 8003e98:	b510      	push	{r4, lr}
 8003e9a:	4802      	ldr	r0, [pc, #8]	; (8003ea4 <__malloc_lock+0xc>)
 8003e9c:	f7ff ff0c 	bl	8003cb8 <__retarget_lock_acquire_recursive>
 8003ea0:	bd10      	pop	{r4, pc}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	200002e0 	.word	0x200002e0

08003ea8 <__malloc_unlock>:
 8003ea8:	b510      	push	{r4, lr}
 8003eaa:	4802      	ldr	r0, [pc, #8]	; (8003eb4 <__malloc_unlock+0xc>)
 8003eac:	f7ff ff05 	bl	8003cba <__retarget_lock_release_recursive>
 8003eb0:	bd10      	pop	{r4, pc}
 8003eb2:	46c0      	nop			; (mov r8, r8)
 8003eb4:	200002e0 	.word	0x200002e0

08003eb8 <__ssputs_r>:
 8003eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	9301      	str	r3, [sp, #4]
 8003ebe:	9203      	str	r2, [sp, #12]
 8003ec0:	688e      	ldr	r6, [r1, #8]
 8003ec2:	9a01      	ldr	r2, [sp, #4]
 8003ec4:	0007      	movs	r7, r0
 8003ec6:	000c      	movs	r4, r1
 8003ec8:	680b      	ldr	r3, [r1, #0]
 8003eca:	4296      	cmp	r6, r2
 8003ecc:	d831      	bhi.n	8003f32 <__ssputs_r+0x7a>
 8003ece:	898a      	ldrh	r2, [r1, #12]
 8003ed0:	2190      	movs	r1, #144	; 0x90
 8003ed2:	00c9      	lsls	r1, r1, #3
 8003ed4:	420a      	tst	r2, r1
 8003ed6:	d029      	beq.n	8003f2c <__ssputs_r+0x74>
 8003ed8:	2003      	movs	r0, #3
 8003eda:	6921      	ldr	r1, [r4, #16]
 8003edc:	1a5b      	subs	r3, r3, r1
 8003ede:	9302      	str	r3, [sp, #8]
 8003ee0:	6963      	ldr	r3, [r4, #20]
 8003ee2:	4343      	muls	r3, r0
 8003ee4:	0fdd      	lsrs	r5, r3, #31
 8003ee6:	18ed      	adds	r5, r5, r3
 8003ee8:	9b01      	ldr	r3, [sp, #4]
 8003eea:	9802      	ldr	r0, [sp, #8]
 8003eec:	3301      	adds	r3, #1
 8003eee:	181b      	adds	r3, r3, r0
 8003ef0:	106d      	asrs	r5, r5, #1
 8003ef2:	42ab      	cmp	r3, r5
 8003ef4:	d900      	bls.n	8003ef8 <__ssputs_r+0x40>
 8003ef6:	001d      	movs	r5, r3
 8003ef8:	0552      	lsls	r2, r2, #21
 8003efa:	d529      	bpl.n	8003f50 <__ssputs_r+0x98>
 8003efc:	0029      	movs	r1, r5
 8003efe:	0038      	movs	r0, r7
 8003f00:	f7ff ff48 	bl	8003d94 <_malloc_r>
 8003f04:	1e06      	subs	r6, r0, #0
 8003f06:	d02d      	beq.n	8003f64 <__ssputs_r+0xac>
 8003f08:	9a02      	ldr	r2, [sp, #8]
 8003f0a:	6921      	ldr	r1, [r4, #16]
 8003f0c:	f000 fae7 	bl	80044de <memcpy>
 8003f10:	89a2      	ldrh	r2, [r4, #12]
 8003f12:	4b19      	ldr	r3, [pc, #100]	; (8003f78 <__ssputs_r+0xc0>)
 8003f14:	401a      	ands	r2, r3
 8003f16:	2380      	movs	r3, #128	; 0x80
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	81a3      	strh	r3, [r4, #12]
 8003f1c:	9b02      	ldr	r3, [sp, #8]
 8003f1e:	6126      	str	r6, [r4, #16]
 8003f20:	18f6      	adds	r6, r6, r3
 8003f22:	6026      	str	r6, [r4, #0]
 8003f24:	6165      	str	r5, [r4, #20]
 8003f26:	9e01      	ldr	r6, [sp, #4]
 8003f28:	1aed      	subs	r5, r5, r3
 8003f2a:	60a5      	str	r5, [r4, #8]
 8003f2c:	9b01      	ldr	r3, [sp, #4]
 8003f2e:	429e      	cmp	r6, r3
 8003f30:	d900      	bls.n	8003f34 <__ssputs_r+0x7c>
 8003f32:	9e01      	ldr	r6, [sp, #4]
 8003f34:	0032      	movs	r2, r6
 8003f36:	9903      	ldr	r1, [sp, #12]
 8003f38:	6820      	ldr	r0, [r4, #0]
 8003f3a:	f000 fa9f 	bl	800447c <memmove>
 8003f3e:	2000      	movs	r0, #0
 8003f40:	68a3      	ldr	r3, [r4, #8]
 8003f42:	1b9b      	subs	r3, r3, r6
 8003f44:	60a3      	str	r3, [r4, #8]
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	199b      	adds	r3, r3, r6
 8003f4a:	6023      	str	r3, [r4, #0]
 8003f4c:	b005      	add	sp, #20
 8003f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f50:	002a      	movs	r2, r5
 8003f52:	0038      	movs	r0, r7
 8003f54:	f000 facc 	bl	80044f0 <_realloc_r>
 8003f58:	1e06      	subs	r6, r0, #0
 8003f5a:	d1df      	bne.n	8003f1c <__ssputs_r+0x64>
 8003f5c:	0038      	movs	r0, r7
 8003f5e:	6921      	ldr	r1, [r4, #16]
 8003f60:	f7ff feac 	bl	8003cbc <_free_r>
 8003f64:	230c      	movs	r3, #12
 8003f66:	2001      	movs	r0, #1
 8003f68:	603b      	str	r3, [r7, #0]
 8003f6a:	89a2      	ldrh	r2, [r4, #12]
 8003f6c:	3334      	adds	r3, #52	; 0x34
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	81a3      	strh	r3, [r4, #12]
 8003f72:	4240      	negs	r0, r0
 8003f74:	e7ea      	b.n	8003f4c <__ssputs_r+0x94>
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	fffffb7f 	.word	0xfffffb7f

08003f7c <_svfiprintf_r>:
 8003f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f7e:	b0a1      	sub	sp, #132	; 0x84
 8003f80:	9003      	str	r0, [sp, #12]
 8003f82:	001d      	movs	r5, r3
 8003f84:	898b      	ldrh	r3, [r1, #12]
 8003f86:	000f      	movs	r7, r1
 8003f88:	0016      	movs	r6, r2
 8003f8a:	061b      	lsls	r3, r3, #24
 8003f8c:	d511      	bpl.n	8003fb2 <_svfiprintf_r+0x36>
 8003f8e:	690b      	ldr	r3, [r1, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d10e      	bne.n	8003fb2 <_svfiprintf_r+0x36>
 8003f94:	2140      	movs	r1, #64	; 0x40
 8003f96:	f7ff fefd 	bl	8003d94 <_malloc_r>
 8003f9a:	6038      	str	r0, [r7, #0]
 8003f9c:	6138      	str	r0, [r7, #16]
 8003f9e:	2800      	cmp	r0, #0
 8003fa0:	d105      	bne.n	8003fae <_svfiprintf_r+0x32>
 8003fa2:	230c      	movs	r3, #12
 8003fa4:	9a03      	ldr	r2, [sp, #12]
 8003fa6:	3801      	subs	r0, #1
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	b021      	add	sp, #132	; 0x84
 8003fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fae:	2340      	movs	r3, #64	; 0x40
 8003fb0:	617b      	str	r3, [r7, #20]
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	ac08      	add	r4, sp, #32
 8003fb6:	6163      	str	r3, [r4, #20]
 8003fb8:	3320      	adds	r3, #32
 8003fba:	7663      	strb	r3, [r4, #25]
 8003fbc:	3310      	adds	r3, #16
 8003fbe:	76a3      	strb	r3, [r4, #26]
 8003fc0:	9507      	str	r5, [sp, #28]
 8003fc2:	0035      	movs	r5, r6
 8003fc4:	782b      	ldrb	r3, [r5, #0]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <_svfiprintf_r+0x52>
 8003fca:	2b25      	cmp	r3, #37	; 0x25
 8003fcc:	d148      	bne.n	8004060 <_svfiprintf_r+0xe4>
 8003fce:	1bab      	subs	r3, r5, r6
 8003fd0:	9305      	str	r3, [sp, #20]
 8003fd2:	42b5      	cmp	r5, r6
 8003fd4:	d00b      	beq.n	8003fee <_svfiprintf_r+0x72>
 8003fd6:	0032      	movs	r2, r6
 8003fd8:	0039      	movs	r1, r7
 8003fda:	9803      	ldr	r0, [sp, #12]
 8003fdc:	f7ff ff6c 	bl	8003eb8 <__ssputs_r>
 8003fe0:	3001      	adds	r0, #1
 8003fe2:	d100      	bne.n	8003fe6 <_svfiprintf_r+0x6a>
 8003fe4:	e0af      	b.n	8004146 <_svfiprintf_r+0x1ca>
 8003fe6:	6963      	ldr	r3, [r4, #20]
 8003fe8:	9a05      	ldr	r2, [sp, #20]
 8003fea:	189b      	adds	r3, r3, r2
 8003fec:	6163      	str	r3, [r4, #20]
 8003fee:	782b      	ldrb	r3, [r5, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d100      	bne.n	8003ff6 <_svfiprintf_r+0x7a>
 8003ff4:	e0a7      	b.n	8004146 <_svfiprintf_r+0x1ca>
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	4252      	negs	r2, r2
 8003ffc:	6062      	str	r2, [r4, #4]
 8003ffe:	a904      	add	r1, sp, #16
 8004000:	3254      	adds	r2, #84	; 0x54
 8004002:	1852      	adds	r2, r2, r1
 8004004:	1c6e      	adds	r6, r5, #1
 8004006:	6023      	str	r3, [r4, #0]
 8004008:	60e3      	str	r3, [r4, #12]
 800400a:	60a3      	str	r3, [r4, #8]
 800400c:	7013      	strb	r3, [r2, #0]
 800400e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004010:	4b55      	ldr	r3, [pc, #340]	; (8004168 <_svfiprintf_r+0x1ec>)
 8004012:	2205      	movs	r2, #5
 8004014:	0018      	movs	r0, r3
 8004016:	7831      	ldrb	r1, [r6, #0]
 8004018:	9305      	str	r3, [sp, #20]
 800401a:	f000 fa55 	bl	80044c8 <memchr>
 800401e:	1c75      	adds	r5, r6, #1
 8004020:	2800      	cmp	r0, #0
 8004022:	d11f      	bne.n	8004064 <_svfiprintf_r+0xe8>
 8004024:	6822      	ldr	r2, [r4, #0]
 8004026:	06d3      	lsls	r3, r2, #27
 8004028:	d504      	bpl.n	8004034 <_svfiprintf_r+0xb8>
 800402a:	2353      	movs	r3, #83	; 0x53
 800402c:	a904      	add	r1, sp, #16
 800402e:	185b      	adds	r3, r3, r1
 8004030:	2120      	movs	r1, #32
 8004032:	7019      	strb	r1, [r3, #0]
 8004034:	0713      	lsls	r3, r2, #28
 8004036:	d504      	bpl.n	8004042 <_svfiprintf_r+0xc6>
 8004038:	2353      	movs	r3, #83	; 0x53
 800403a:	a904      	add	r1, sp, #16
 800403c:	185b      	adds	r3, r3, r1
 800403e:	212b      	movs	r1, #43	; 0x2b
 8004040:	7019      	strb	r1, [r3, #0]
 8004042:	7833      	ldrb	r3, [r6, #0]
 8004044:	2b2a      	cmp	r3, #42	; 0x2a
 8004046:	d016      	beq.n	8004076 <_svfiprintf_r+0xfa>
 8004048:	0035      	movs	r5, r6
 800404a:	2100      	movs	r1, #0
 800404c:	200a      	movs	r0, #10
 800404e:	68e3      	ldr	r3, [r4, #12]
 8004050:	782a      	ldrb	r2, [r5, #0]
 8004052:	1c6e      	adds	r6, r5, #1
 8004054:	3a30      	subs	r2, #48	; 0x30
 8004056:	2a09      	cmp	r2, #9
 8004058:	d94e      	bls.n	80040f8 <_svfiprintf_r+0x17c>
 800405a:	2900      	cmp	r1, #0
 800405c:	d111      	bne.n	8004082 <_svfiprintf_r+0x106>
 800405e:	e017      	b.n	8004090 <_svfiprintf_r+0x114>
 8004060:	3501      	adds	r5, #1
 8004062:	e7af      	b.n	8003fc4 <_svfiprintf_r+0x48>
 8004064:	9b05      	ldr	r3, [sp, #20]
 8004066:	6822      	ldr	r2, [r4, #0]
 8004068:	1ac0      	subs	r0, r0, r3
 800406a:	2301      	movs	r3, #1
 800406c:	4083      	lsls	r3, r0
 800406e:	4313      	orrs	r3, r2
 8004070:	002e      	movs	r6, r5
 8004072:	6023      	str	r3, [r4, #0]
 8004074:	e7cc      	b.n	8004010 <_svfiprintf_r+0x94>
 8004076:	9b07      	ldr	r3, [sp, #28]
 8004078:	1d19      	adds	r1, r3, #4
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	9107      	str	r1, [sp, #28]
 800407e:	2b00      	cmp	r3, #0
 8004080:	db01      	blt.n	8004086 <_svfiprintf_r+0x10a>
 8004082:	930b      	str	r3, [sp, #44]	; 0x2c
 8004084:	e004      	b.n	8004090 <_svfiprintf_r+0x114>
 8004086:	425b      	negs	r3, r3
 8004088:	60e3      	str	r3, [r4, #12]
 800408a:	2302      	movs	r3, #2
 800408c:	4313      	orrs	r3, r2
 800408e:	6023      	str	r3, [r4, #0]
 8004090:	782b      	ldrb	r3, [r5, #0]
 8004092:	2b2e      	cmp	r3, #46	; 0x2e
 8004094:	d10a      	bne.n	80040ac <_svfiprintf_r+0x130>
 8004096:	786b      	ldrb	r3, [r5, #1]
 8004098:	2b2a      	cmp	r3, #42	; 0x2a
 800409a:	d135      	bne.n	8004108 <_svfiprintf_r+0x18c>
 800409c:	9b07      	ldr	r3, [sp, #28]
 800409e:	3502      	adds	r5, #2
 80040a0:	1d1a      	adds	r2, r3, #4
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	9207      	str	r2, [sp, #28]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	db2b      	blt.n	8004102 <_svfiprintf_r+0x186>
 80040aa:	9309      	str	r3, [sp, #36]	; 0x24
 80040ac:	4e2f      	ldr	r6, [pc, #188]	; (800416c <_svfiprintf_r+0x1f0>)
 80040ae:	2203      	movs	r2, #3
 80040b0:	0030      	movs	r0, r6
 80040b2:	7829      	ldrb	r1, [r5, #0]
 80040b4:	f000 fa08 	bl	80044c8 <memchr>
 80040b8:	2800      	cmp	r0, #0
 80040ba:	d006      	beq.n	80040ca <_svfiprintf_r+0x14e>
 80040bc:	2340      	movs	r3, #64	; 0x40
 80040be:	1b80      	subs	r0, r0, r6
 80040c0:	4083      	lsls	r3, r0
 80040c2:	6822      	ldr	r2, [r4, #0]
 80040c4:	3501      	adds	r5, #1
 80040c6:	4313      	orrs	r3, r2
 80040c8:	6023      	str	r3, [r4, #0]
 80040ca:	7829      	ldrb	r1, [r5, #0]
 80040cc:	2206      	movs	r2, #6
 80040ce:	4828      	ldr	r0, [pc, #160]	; (8004170 <_svfiprintf_r+0x1f4>)
 80040d0:	1c6e      	adds	r6, r5, #1
 80040d2:	7621      	strb	r1, [r4, #24]
 80040d4:	f000 f9f8 	bl	80044c8 <memchr>
 80040d8:	2800      	cmp	r0, #0
 80040da:	d03c      	beq.n	8004156 <_svfiprintf_r+0x1da>
 80040dc:	4b25      	ldr	r3, [pc, #148]	; (8004174 <_svfiprintf_r+0x1f8>)
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d125      	bne.n	800412e <_svfiprintf_r+0x1b2>
 80040e2:	2207      	movs	r2, #7
 80040e4:	9b07      	ldr	r3, [sp, #28]
 80040e6:	3307      	adds	r3, #7
 80040e8:	4393      	bics	r3, r2
 80040ea:	3308      	adds	r3, #8
 80040ec:	9307      	str	r3, [sp, #28]
 80040ee:	6963      	ldr	r3, [r4, #20]
 80040f0:	9a04      	ldr	r2, [sp, #16]
 80040f2:	189b      	adds	r3, r3, r2
 80040f4:	6163      	str	r3, [r4, #20]
 80040f6:	e764      	b.n	8003fc2 <_svfiprintf_r+0x46>
 80040f8:	4343      	muls	r3, r0
 80040fa:	0035      	movs	r5, r6
 80040fc:	2101      	movs	r1, #1
 80040fe:	189b      	adds	r3, r3, r2
 8004100:	e7a6      	b.n	8004050 <_svfiprintf_r+0xd4>
 8004102:	2301      	movs	r3, #1
 8004104:	425b      	negs	r3, r3
 8004106:	e7d0      	b.n	80040aa <_svfiprintf_r+0x12e>
 8004108:	2300      	movs	r3, #0
 800410a:	200a      	movs	r0, #10
 800410c:	001a      	movs	r2, r3
 800410e:	3501      	adds	r5, #1
 8004110:	6063      	str	r3, [r4, #4]
 8004112:	7829      	ldrb	r1, [r5, #0]
 8004114:	1c6e      	adds	r6, r5, #1
 8004116:	3930      	subs	r1, #48	; 0x30
 8004118:	2909      	cmp	r1, #9
 800411a:	d903      	bls.n	8004124 <_svfiprintf_r+0x1a8>
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0c5      	beq.n	80040ac <_svfiprintf_r+0x130>
 8004120:	9209      	str	r2, [sp, #36]	; 0x24
 8004122:	e7c3      	b.n	80040ac <_svfiprintf_r+0x130>
 8004124:	4342      	muls	r2, r0
 8004126:	0035      	movs	r5, r6
 8004128:	2301      	movs	r3, #1
 800412a:	1852      	adds	r2, r2, r1
 800412c:	e7f1      	b.n	8004112 <_svfiprintf_r+0x196>
 800412e:	aa07      	add	r2, sp, #28
 8004130:	9200      	str	r2, [sp, #0]
 8004132:	0021      	movs	r1, r4
 8004134:	003a      	movs	r2, r7
 8004136:	4b10      	ldr	r3, [pc, #64]	; (8004178 <_svfiprintf_r+0x1fc>)
 8004138:	9803      	ldr	r0, [sp, #12]
 800413a:	e000      	b.n	800413e <_svfiprintf_r+0x1c2>
 800413c:	bf00      	nop
 800413e:	9004      	str	r0, [sp, #16]
 8004140:	9b04      	ldr	r3, [sp, #16]
 8004142:	3301      	adds	r3, #1
 8004144:	d1d3      	bne.n	80040ee <_svfiprintf_r+0x172>
 8004146:	89bb      	ldrh	r3, [r7, #12]
 8004148:	980d      	ldr	r0, [sp, #52]	; 0x34
 800414a:	065b      	lsls	r3, r3, #25
 800414c:	d400      	bmi.n	8004150 <_svfiprintf_r+0x1d4>
 800414e:	e72c      	b.n	8003faa <_svfiprintf_r+0x2e>
 8004150:	2001      	movs	r0, #1
 8004152:	4240      	negs	r0, r0
 8004154:	e729      	b.n	8003faa <_svfiprintf_r+0x2e>
 8004156:	aa07      	add	r2, sp, #28
 8004158:	9200      	str	r2, [sp, #0]
 800415a:	0021      	movs	r1, r4
 800415c:	003a      	movs	r2, r7
 800415e:	4b06      	ldr	r3, [pc, #24]	; (8004178 <_svfiprintf_r+0x1fc>)
 8004160:	9803      	ldr	r0, [sp, #12]
 8004162:	f000 f87b 	bl	800425c <_printf_i>
 8004166:	e7ea      	b.n	800413e <_svfiprintf_r+0x1c2>
 8004168:	08004614 	.word	0x08004614
 800416c:	0800461a 	.word	0x0800461a
 8004170:	0800461e 	.word	0x0800461e
 8004174:	00000000 	.word	0x00000000
 8004178:	08003eb9 	.word	0x08003eb9

0800417c <_printf_common>:
 800417c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800417e:	0016      	movs	r6, r2
 8004180:	9301      	str	r3, [sp, #4]
 8004182:	688a      	ldr	r2, [r1, #8]
 8004184:	690b      	ldr	r3, [r1, #16]
 8004186:	000c      	movs	r4, r1
 8004188:	9000      	str	r0, [sp, #0]
 800418a:	4293      	cmp	r3, r2
 800418c:	da00      	bge.n	8004190 <_printf_common+0x14>
 800418e:	0013      	movs	r3, r2
 8004190:	0022      	movs	r2, r4
 8004192:	6033      	str	r3, [r6, #0]
 8004194:	3243      	adds	r2, #67	; 0x43
 8004196:	7812      	ldrb	r2, [r2, #0]
 8004198:	2a00      	cmp	r2, #0
 800419a:	d001      	beq.n	80041a0 <_printf_common+0x24>
 800419c:	3301      	adds	r3, #1
 800419e:	6033      	str	r3, [r6, #0]
 80041a0:	6823      	ldr	r3, [r4, #0]
 80041a2:	069b      	lsls	r3, r3, #26
 80041a4:	d502      	bpl.n	80041ac <_printf_common+0x30>
 80041a6:	6833      	ldr	r3, [r6, #0]
 80041a8:	3302      	adds	r3, #2
 80041aa:	6033      	str	r3, [r6, #0]
 80041ac:	6822      	ldr	r2, [r4, #0]
 80041ae:	2306      	movs	r3, #6
 80041b0:	0015      	movs	r5, r2
 80041b2:	401d      	ands	r5, r3
 80041b4:	421a      	tst	r2, r3
 80041b6:	d027      	beq.n	8004208 <_printf_common+0x8c>
 80041b8:	0023      	movs	r3, r4
 80041ba:	3343      	adds	r3, #67	; 0x43
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	1e5a      	subs	r2, r3, #1
 80041c0:	4193      	sbcs	r3, r2
 80041c2:	6822      	ldr	r2, [r4, #0]
 80041c4:	0692      	lsls	r2, r2, #26
 80041c6:	d430      	bmi.n	800422a <_printf_common+0xae>
 80041c8:	0022      	movs	r2, r4
 80041ca:	9901      	ldr	r1, [sp, #4]
 80041cc:	9800      	ldr	r0, [sp, #0]
 80041ce:	9d08      	ldr	r5, [sp, #32]
 80041d0:	3243      	adds	r2, #67	; 0x43
 80041d2:	47a8      	blx	r5
 80041d4:	3001      	adds	r0, #1
 80041d6:	d025      	beq.n	8004224 <_printf_common+0xa8>
 80041d8:	2206      	movs	r2, #6
 80041da:	6823      	ldr	r3, [r4, #0]
 80041dc:	2500      	movs	r5, #0
 80041de:	4013      	ands	r3, r2
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d105      	bne.n	80041f0 <_printf_common+0x74>
 80041e4:	6833      	ldr	r3, [r6, #0]
 80041e6:	68e5      	ldr	r5, [r4, #12]
 80041e8:	1aed      	subs	r5, r5, r3
 80041ea:	43eb      	mvns	r3, r5
 80041ec:	17db      	asrs	r3, r3, #31
 80041ee:	401d      	ands	r5, r3
 80041f0:	68a3      	ldr	r3, [r4, #8]
 80041f2:	6922      	ldr	r2, [r4, #16]
 80041f4:	4293      	cmp	r3, r2
 80041f6:	dd01      	ble.n	80041fc <_printf_common+0x80>
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	18ed      	adds	r5, r5, r3
 80041fc:	2600      	movs	r6, #0
 80041fe:	42b5      	cmp	r5, r6
 8004200:	d120      	bne.n	8004244 <_printf_common+0xc8>
 8004202:	2000      	movs	r0, #0
 8004204:	e010      	b.n	8004228 <_printf_common+0xac>
 8004206:	3501      	adds	r5, #1
 8004208:	68e3      	ldr	r3, [r4, #12]
 800420a:	6832      	ldr	r2, [r6, #0]
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	42ab      	cmp	r3, r5
 8004210:	ddd2      	ble.n	80041b8 <_printf_common+0x3c>
 8004212:	0022      	movs	r2, r4
 8004214:	2301      	movs	r3, #1
 8004216:	9901      	ldr	r1, [sp, #4]
 8004218:	9800      	ldr	r0, [sp, #0]
 800421a:	9f08      	ldr	r7, [sp, #32]
 800421c:	3219      	adds	r2, #25
 800421e:	47b8      	blx	r7
 8004220:	3001      	adds	r0, #1
 8004222:	d1f0      	bne.n	8004206 <_printf_common+0x8a>
 8004224:	2001      	movs	r0, #1
 8004226:	4240      	negs	r0, r0
 8004228:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800422a:	2030      	movs	r0, #48	; 0x30
 800422c:	18e1      	adds	r1, r4, r3
 800422e:	3143      	adds	r1, #67	; 0x43
 8004230:	7008      	strb	r0, [r1, #0]
 8004232:	0021      	movs	r1, r4
 8004234:	1c5a      	adds	r2, r3, #1
 8004236:	3145      	adds	r1, #69	; 0x45
 8004238:	7809      	ldrb	r1, [r1, #0]
 800423a:	18a2      	adds	r2, r4, r2
 800423c:	3243      	adds	r2, #67	; 0x43
 800423e:	3302      	adds	r3, #2
 8004240:	7011      	strb	r1, [r2, #0]
 8004242:	e7c1      	b.n	80041c8 <_printf_common+0x4c>
 8004244:	0022      	movs	r2, r4
 8004246:	2301      	movs	r3, #1
 8004248:	9901      	ldr	r1, [sp, #4]
 800424a:	9800      	ldr	r0, [sp, #0]
 800424c:	9f08      	ldr	r7, [sp, #32]
 800424e:	321a      	adds	r2, #26
 8004250:	47b8      	blx	r7
 8004252:	3001      	adds	r0, #1
 8004254:	d0e6      	beq.n	8004224 <_printf_common+0xa8>
 8004256:	3601      	adds	r6, #1
 8004258:	e7d1      	b.n	80041fe <_printf_common+0x82>
	...

0800425c <_printf_i>:
 800425c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800425e:	b08b      	sub	sp, #44	; 0x2c
 8004260:	9206      	str	r2, [sp, #24]
 8004262:	000a      	movs	r2, r1
 8004264:	3243      	adds	r2, #67	; 0x43
 8004266:	9307      	str	r3, [sp, #28]
 8004268:	9005      	str	r0, [sp, #20]
 800426a:	9204      	str	r2, [sp, #16]
 800426c:	7e0a      	ldrb	r2, [r1, #24]
 800426e:	000c      	movs	r4, r1
 8004270:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004272:	2a78      	cmp	r2, #120	; 0x78
 8004274:	d809      	bhi.n	800428a <_printf_i+0x2e>
 8004276:	2a62      	cmp	r2, #98	; 0x62
 8004278:	d80b      	bhi.n	8004292 <_printf_i+0x36>
 800427a:	2a00      	cmp	r2, #0
 800427c:	d100      	bne.n	8004280 <_printf_i+0x24>
 800427e:	e0be      	b.n	80043fe <_printf_i+0x1a2>
 8004280:	497c      	ldr	r1, [pc, #496]	; (8004474 <_printf_i+0x218>)
 8004282:	9103      	str	r1, [sp, #12]
 8004284:	2a58      	cmp	r2, #88	; 0x58
 8004286:	d100      	bne.n	800428a <_printf_i+0x2e>
 8004288:	e093      	b.n	80043b2 <_printf_i+0x156>
 800428a:	0026      	movs	r6, r4
 800428c:	3642      	adds	r6, #66	; 0x42
 800428e:	7032      	strb	r2, [r6, #0]
 8004290:	e022      	b.n	80042d8 <_printf_i+0x7c>
 8004292:	0010      	movs	r0, r2
 8004294:	3863      	subs	r0, #99	; 0x63
 8004296:	2815      	cmp	r0, #21
 8004298:	d8f7      	bhi.n	800428a <_printf_i+0x2e>
 800429a:	f7fb ff3b 	bl	8000114 <__gnu_thumb1_case_shi>
 800429e:	0016      	.short	0x0016
 80042a0:	fff6001f 	.word	0xfff6001f
 80042a4:	fff6fff6 	.word	0xfff6fff6
 80042a8:	001ffff6 	.word	0x001ffff6
 80042ac:	fff6fff6 	.word	0xfff6fff6
 80042b0:	fff6fff6 	.word	0xfff6fff6
 80042b4:	003600a3 	.word	0x003600a3
 80042b8:	fff60083 	.word	0xfff60083
 80042bc:	00b4fff6 	.word	0x00b4fff6
 80042c0:	0036fff6 	.word	0x0036fff6
 80042c4:	fff6fff6 	.word	0xfff6fff6
 80042c8:	0087      	.short	0x0087
 80042ca:	0026      	movs	r6, r4
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	3642      	adds	r6, #66	; 0x42
 80042d0:	1d11      	adds	r1, r2, #4
 80042d2:	6019      	str	r1, [r3, #0]
 80042d4:	6813      	ldr	r3, [r2, #0]
 80042d6:	7033      	strb	r3, [r6, #0]
 80042d8:	2301      	movs	r3, #1
 80042da:	e0a2      	b.n	8004422 <_printf_i+0x1c6>
 80042dc:	6818      	ldr	r0, [r3, #0]
 80042de:	6809      	ldr	r1, [r1, #0]
 80042e0:	1d02      	adds	r2, r0, #4
 80042e2:	060d      	lsls	r5, r1, #24
 80042e4:	d50b      	bpl.n	80042fe <_printf_i+0xa2>
 80042e6:	6805      	ldr	r5, [r0, #0]
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	2d00      	cmp	r5, #0
 80042ec:	da03      	bge.n	80042f6 <_printf_i+0x9a>
 80042ee:	232d      	movs	r3, #45	; 0x2d
 80042f0:	9a04      	ldr	r2, [sp, #16]
 80042f2:	426d      	negs	r5, r5
 80042f4:	7013      	strb	r3, [r2, #0]
 80042f6:	4b5f      	ldr	r3, [pc, #380]	; (8004474 <_printf_i+0x218>)
 80042f8:	270a      	movs	r7, #10
 80042fa:	9303      	str	r3, [sp, #12]
 80042fc:	e01b      	b.n	8004336 <_printf_i+0xda>
 80042fe:	6805      	ldr	r5, [r0, #0]
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	0649      	lsls	r1, r1, #25
 8004304:	d5f1      	bpl.n	80042ea <_printf_i+0x8e>
 8004306:	b22d      	sxth	r5, r5
 8004308:	e7ef      	b.n	80042ea <_printf_i+0x8e>
 800430a:	680d      	ldr	r5, [r1, #0]
 800430c:	6819      	ldr	r1, [r3, #0]
 800430e:	1d08      	adds	r0, r1, #4
 8004310:	6018      	str	r0, [r3, #0]
 8004312:	062e      	lsls	r6, r5, #24
 8004314:	d501      	bpl.n	800431a <_printf_i+0xbe>
 8004316:	680d      	ldr	r5, [r1, #0]
 8004318:	e003      	b.n	8004322 <_printf_i+0xc6>
 800431a:	066d      	lsls	r5, r5, #25
 800431c:	d5fb      	bpl.n	8004316 <_printf_i+0xba>
 800431e:	680d      	ldr	r5, [r1, #0]
 8004320:	b2ad      	uxth	r5, r5
 8004322:	4b54      	ldr	r3, [pc, #336]	; (8004474 <_printf_i+0x218>)
 8004324:	2708      	movs	r7, #8
 8004326:	9303      	str	r3, [sp, #12]
 8004328:	2a6f      	cmp	r2, #111	; 0x6f
 800432a:	d000      	beq.n	800432e <_printf_i+0xd2>
 800432c:	3702      	adds	r7, #2
 800432e:	0023      	movs	r3, r4
 8004330:	2200      	movs	r2, #0
 8004332:	3343      	adds	r3, #67	; 0x43
 8004334:	701a      	strb	r2, [r3, #0]
 8004336:	6863      	ldr	r3, [r4, #4]
 8004338:	60a3      	str	r3, [r4, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	db03      	blt.n	8004346 <_printf_i+0xea>
 800433e:	2104      	movs	r1, #4
 8004340:	6822      	ldr	r2, [r4, #0]
 8004342:	438a      	bics	r2, r1
 8004344:	6022      	str	r2, [r4, #0]
 8004346:	2d00      	cmp	r5, #0
 8004348:	d102      	bne.n	8004350 <_printf_i+0xf4>
 800434a:	9e04      	ldr	r6, [sp, #16]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00c      	beq.n	800436a <_printf_i+0x10e>
 8004350:	9e04      	ldr	r6, [sp, #16]
 8004352:	0028      	movs	r0, r5
 8004354:	0039      	movs	r1, r7
 8004356:	f7fb ff6d 	bl	8000234 <__aeabi_uidivmod>
 800435a:	9b03      	ldr	r3, [sp, #12]
 800435c:	3e01      	subs	r6, #1
 800435e:	5c5b      	ldrb	r3, [r3, r1]
 8004360:	7033      	strb	r3, [r6, #0]
 8004362:	002b      	movs	r3, r5
 8004364:	0005      	movs	r5, r0
 8004366:	429f      	cmp	r7, r3
 8004368:	d9f3      	bls.n	8004352 <_printf_i+0xf6>
 800436a:	2f08      	cmp	r7, #8
 800436c:	d109      	bne.n	8004382 <_printf_i+0x126>
 800436e:	6823      	ldr	r3, [r4, #0]
 8004370:	07db      	lsls	r3, r3, #31
 8004372:	d506      	bpl.n	8004382 <_printf_i+0x126>
 8004374:	6862      	ldr	r2, [r4, #4]
 8004376:	6923      	ldr	r3, [r4, #16]
 8004378:	429a      	cmp	r2, r3
 800437a:	dc02      	bgt.n	8004382 <_printf_i+0x126>
 800437c:	2330      	movs	r3, #48	; 0x30
 800437e:	3e01      	subs	r6, #1
 8004380:	7033      	strb	r3, [r6, #0]
 8004382:	9b04      	ldr	r3, [sp, #16]
 8004384:	1b9b      	subs	r3, r3, r6
 8004386:	6123      	str	r3, [r4, #16]
 8004388:	9b07      	ldr	r3, [sp, #28]
 800438a:	0021      	movs	r1, r4
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	9805      	ldr	r0, [sp, #20]
 8004390:	9b06      	ldr	r3, [sp, #24]
 8004392:	aa09      	add	r2, sp, #36	; 0x24
 8004394:	f7ff fef2 	bl	800417c <_printf_common>
 8004398:	3001      	adds	r0, #1
 800439a:	d147      	bne.n	800442c <_printf_i+0x1d0>
 800439c:	2001      	movs	r0, #1
 800439e:	4240      	negs	r0, r0
 80043a0:	b00b      	add	sp, #44	; 0x2c
 80043a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043a4:	2220      	movs	r2, #32
 80043a6:	6809      	ldr	r1, [r1, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	6022      	str	r2, [r4, #0]
 80043ac:	2278      	movs	r2, #120	; 0x78
 80043ae:	4932      	ldr	r1, [pc, #200]	; (8004478 <_printf_i+0x21c>)
 80043b0:	9103      	str	r1, [sp, #12]
 80043b2:	0021      	movs	r1, r4
 80043b4:	3145      	adds	r1, #69	; 0x45
 80043b6:	700a      	strb	r2, [r1, #0]
 80043b8:	6819      	ldr	r1, [r3, #0]
 80043ba:	6822      	ldr	r2, [r4, #0]
 80043bc:	c920      	ldmia	r1!, {r5}
 80043be:	0610      	lsls	r0, r2, #24
 80043c0:	d402      	bmi.n	80043c8 <_printf_i+0x16c>
 80043c2:	0650      	lsls	r0, r2, #25
 80043c4:	d500      	bpl.n	80043c8 <_printf_i+0x16c>
 80043c6:	b2ad      	uxth	r5, r5
 80043c8:	6019      	str	r1, [r3, #0]
 80043ca:	07d3      	lsls	r3, r2, #31
 80043cc:	d502      	bpl.n	80043d4 <_printf_i+0x178>
 80043ce:	2320      	movs	r3, #32
 80043d0:	4313      	orrs	r3, r2
 80043d2:	6023      	str	r3, [r4, #0]
 80043d4:	2710      	movs	r7, #16
 80043d6:	2d00      	cmp	r5, #0
 80043d8:	d1a9      	bne.n	800432e <_printf_i+0xd2>
 80043da:	2220      	movs	r2, #32
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	4393      	bics	r3, r2
 80043e0:	6023      	str	r3, [r4, #0]
 80043e2:	e7a4      	b.n	800432e <_printf_i+0xd2>
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	680d      	ldr	r5, [r1, #0]
 80043e8:	1d10      	adds	r0, r2, #4
 80043ea:	6949      	ldr	r1, [r1, #20]
 80043ec:	6018      	str	r0, [r3, #0]
 80043ee:	6813      	ldr	r3, [r2, #0]
 80043f0:	062e      	lsls	r6, r5, #24
 80043f2:	d501      	bpl.n	80043f8 <_printf_i+0x19c>
 80043f4:	6019      	str	r1, [r3, #0]
 80043f6:	e002      	b.n	80043fe <_printf_i+0x1a2>
 80043f8:	066d      	lsls	r5, r5, #25
 80043fa:	d5fb      	bpl.n	80043f4 <_printf_i+0x198>
 80043fc:	8019      	strh	r1, [r3, #0]
 80043fe:	2300      	movs	r3, #0
 8004400:	9e04      	ldr	r6, [sp, #16]
 8004402:	6123      	str	r3, [r4, #16]
 8004404:	e7c0      	b.n	8004388 <_printf_i+0x12c>
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	1d11      	adds	r1, r2, #4
 800440a:	6019      	str	r1, [r3, #0]
 800440c:	6816      	ldr	r6, [r2, #0]
 800440e:	2100      	movs	r1, #0
 8004410:	0030      	movs	r0, r6
 8004412:	6862      	ldr	r2, [r4, #4]
 8004414:	f000 f858 	bl	80044c8 <memchr>
 8004418:	2800      	cmp	r0, #0
 800441a:	d001      	beq.n	8004420 <_printf_i+0x1c4>
 800441c:	1b80      	subs	r0, r0, r6
 800441e:	6060      	str	r0, [r4, #4]
 8004420:	6863      	ldr	r3, [r4, #4]
 8004422:	6123      	str	r3, [r4, #16]
 8004424:	2300      	movs	r3, #0
 8004426:	9a04      	ldr	r2, [sp, #16]
 8004428:	7013      	strb	r3, [r2, #0]
 800442a:	e7ad      	b.n	8004388 <_printf_i+0x12c>
 800442c:	0032      	movs	r2, r6
 800442e:	6923      	ldr	r3, [r4, #16]
 8004430:	9906      	ldr	r1, [sp, #24]
 8004432:	9805      	ldr	r0, [sp, #20]
 8004434:	9d07      	ldr	r5, [sp, #28]
 8004436:	47a8      	blx	r5
 8004438:	3001      	adds	r0, #1
 800443a:	d0af      	beq.n	800439c <_printf_i+0x140>
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	079b      	lsls	r3, r3, #30
 8004440:	d415      	bmi.n	800446e <_printf_i+0x212>
 8004442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004444:	68e0      	ldr	r0, [r4, #12]
 8004446:	4298      	cmp	r0, r3
 8004448:	daaa      	bge.n	80043a0 <_printf_i+0x144>
 800444a:	0018      	movs	r0, r3
 800444c:	e7a8      	b.n	80043a0 <_printf_i+0x144>
 800444e:	0022      	movs	r2, r4
 8004450:	2301      	movs	r3, #1
 8004452:	9906      	ldr	r1, [sp, #24]
 8004454:	9805      	ldr	r0, [sp, #20]
 8004456:	9e07      	ldr	r6, [sp, #28]
 8004458:	3219      	adds	r2, #25
 800445a:	47b0      	blx	r6
 800445c:	3001      	adds	r0, #1
 800445e:	d09d      	beq.n	800439c <_printf_i+0x140>
 8004460:	3501      	adds	r5, #1
 8004462:	68e3      	ldr	r3, [r4, #12]
 8004464:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004466:	1a9b      	subs	r3, r3, r2
 8004468:	42ab      	cmp	r3, r5
 800446a:	dcf0      	bgt.n	800444e <_printf_i+0x1f2>
 800446c:	e7e9      	b.n	8004442 <_printf_i+0x1e6>
 800446e:	2500      	movs	r5, #0
 8004470:	e7f7      	b.n	8004462 <_printf_i+0x206>
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	08004625 	.word	0x08004625
 8004478:	08004636 	.word	0x08004636

0800447c <memmove>:
 800447c:	b510      	push	{r4, lr}
 800447e:	4288      	cmp	r0, r1
 8004480:	d902      	bls.n	8004488 <memmove+0xc>
 8004482:	188b      	adds	r3, r1, r2
 8004484:	4298      	cmp	r0, r3
 8004486:	d303      	bcc.n	8004490 <memmove+0x14>
 8004488:	2300      	movs	r3, #0
 800448a:	e007      	b.n	800449c <memmove+0x20>
 800448c:	5c8b      	ldrb	r3, [r1, r2]
 800448e:	5483      	strb	r3, [r0, r2]
 8004490:	3a01      	subs	r2, #1
 8004492:	d2fb      	bcs.n	800448c <memmove+0x10>
 8004494:	bd10      	pop	{r4, pc}
 8004496:	5ccc      	ldrb	r4, [r1, r3]
 8004498:	54c4      	strb	r4, [r0, r3]
 800449a:	3301      	adds	r3, #1
 800449c:	429a      	cmp	r2, r3
 800449e:	d1fa      	bne.n	8004496 <memmove+0x1a>
 80044a0:	e7f8      	b.n	8004494 <memmove+0x18>
	...

080044a4 <_sbrk_r>:
 80044a4:	2300      	movs	r3, #0
 80044a6:	b570      	push	{r4, r5, r6, lr}
 80044a8:	4d06      	ldr	r5, [pc, #24]	; (80044c4 <_sbrk_r+0x20>)
 80044aa:	0004      	movs	r4, r0
 80044ac:	0008      	movs	r0, r1
 80044ae:	602b      	str	r3, [r5, #0]
 80044b0:	f7fc fc5e 	bl	8000d70 <_sbrk>
 80044b4:	1c43      	adds	r3, r0, #1
 80044b6:	d103      	bne.n	80044c0 <_sbrk_r+0x1c>
 80044b8:	682b      	ldr	r3, [r5, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d000      	beq.n	80044c0 <_sbrk_r+0x1c>
 80044be:	6023      	str	r3, [r4, #0]
 80044c0:	bd70      	pop	{r4, r5, r6, pc}
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	200002dc 	.word	0x200002dc

080044c8 <memchr>:
 80044c8:	b2c9      	uxtb	r1, r1
 80044ca:	1882      	adds	r2, r0, r2
 80044cc:	4290      	cmp	r0, r2
 80044ce:	d101      	bne.n	80044d4 <memchr+0xc>
 80044d0:	2000      	movs	r0, #0
 80044d2:	4770      	bx	lr
 80044d4:	7803      	ldrb	r3, [r0, #0]
 80044d6:	428b      	cmp	r3, r1
 80044d8:	d0fb      	beq.n	80044d2 <memchr+0xa>
 80044da:	3001      	adds	r0, #1
 80044dc:	e7f6      	b.n	80044cc <memchr+0x4>

080044de <memcpy>:
 80044de:	2300      	movs	r3, #0
 80044e0:	b510      	push	{r4, lr}
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d100      	bne.n	80044e8 <memcpy+0xa>
 80044e6:	bd10      	pop	{r4, pc}
 80044e8:	5ccc      	ldrb	r4, [r1, r3]
 80044ea:	54c4      	strb	r4, [r0, r3]
 80044ec:	3301      	adds	r3, #1
 80044ee:	e7f8      	b.n	80044e2 <memcpy+0x4>

080044f0 <_realloc_r>:
 80044f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044f2:	0007      	movs	r7, r0
 80044f4:	000e      	movs	r6, r1
 80044f6:	0014      	movs	r4, r2
 80044f8:	2900      	cmp	r1, #0
 80044fa:	d105      	bne.n	8004508 <_realloc_r+0x18>
 80044fc:	0011      	movs	r1, r2
 80044fe:	f7ff fc49 	bl	8003d94 <_malloc_r>
 8004502:	0005      	movs	r5, r0
 8004504:	0028      	movs	r0, r5
 8004506:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004508:	2a00      	cmp	r2, #0
 800450a:	d103      	bne.n	8004514 <_realloc_r+0x24>
 800450c:	f7ff fbd6 	bl	8003cbc <_free_r>
 8004510:	0025      	movs	r5, r4
 8004512:	e7f7      	b.n	8004504 <_realloc_r+0x14>
 8004514:	f000 f81b 	bl	800454e <_malloc_usable_size_r>
 8004518:	9001      	str	r0, [sp, #4]
 800451a:	4284      	cmp	r4, r0
 800451c:	d803      	bhi.n	8004526 <_realloc_r+0x36>
 800451e:	0035      	movs	r5, r6
 8004520:	0843      	lsrs	r3, r0, #1
 8004522:	42a3      	cmp	r3, r4
 8004524:	d3ee      	bcc.n	8004504 <_realloc_r+0x14>
 8004526:	0021      	movs	r1, r4
 8004528:	0038      	movs	r0, r7
 800452a:	f7ff fc33 	bl	8003d94 <_malloc_r>
 800452e:	1e05      	subs	r5, r0, #0
 8004530:	d0e8      	beq.n	8004504 <_realloc_r+0x14>
 8004532:	9b01      	ldr	r3, [sp, #4]
 8004534:	0022      	movs	r2, r4
 8004536:	429c      	cmp	r4, r3
 8004538:	d900      	bls.n	800453c <_realloc_r+0x4c>
 800453a:	001a      	movs	r2, r3
 800453c:	0031      	movs	r1, r6
 800453e:	0028      	movs	r0, r5
 8004540:	f7ff ffcd 	bl	80044de <memcpy>
 8004544:	0031      	movs	r1, r6
 8004546:	0038      	movs	r0, r7
 8004548:	f7ff fbb8 	bl	8003cbc <_free_r>
 800454c:	e7da      	b.n	8004504 <_realloc_r+0x14>

0800454e <_malloc_usable_size_r>:
 800454e:	1f0b      	subs	r3, r1, #4
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	1f18      	subs	r0, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	da01      	bge.n	800455c <_malloc_usable_size_r+0xe>
 8004558:	580b      	ldr	r3, [r1, r0]
 800455a:	18c0      	adds	r0, r0, r3
 800455c:	4770      	bx	lr
	...

08004560 <_init>:
 8004560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004566:	bc08      	pop	{r3}
 8004568:	469e      	mov	lr, r3
 800456a:	4770      	bx	lr

0800456c <_fini>:
 800456c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456e:	46c0      	nop			; (mov r8, r8)
 8004570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004572:	bc08      	pop	{r3}
 8004574:	469e      	mov	lr, r3
 8004576:	4770      	bx	lr
