Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon May  8 11:36:38 2023
| Host             : yonga-ubuntu-server running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file /home/oyagiz/core-v-mcu/power_1.txt -xpe /home/oyagiz/core-v-mcu/power_1.xpe -rpx /home/oyagiz/core-v-mcu/power_1.rpx -name power_1
| Design           : core_v_mcu_genesys2
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : maximum
| Characterization : Production
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.573        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.140        |
| Device Static (W)        | 0.433        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |        7 |       --- |             --- |
| Slice Logic              |     0.011 |    54066 |       --- |             --- |
|   LUT as Logic           |     0.010 |    30944 |    203800 |           15.18 |
|   CARRY4                 |    <0.001 |     1235 |     50950 |            2.42 |
|   Register               |    <0.001 |    17480 |    407600 |            4.29 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   F7/F8 Muxes            |    <0.001 |      992 |    203800 |            0.49 |
|   LUT as Shift Register  |    <0.001 |       12 |     64000 |            0.02 |
|   LUT as Distributed RAM |    <0.001 |       96 |     64000 |            0.15 |
|   Others                 |     0.000 |     1008 |       --- |             --- |
| Signals                  |     0.013 |    43994 |       --- |             --- |
| Block RAM                |    <0.001 |      130 |       445 |           29.21 |
| MMCM                     |     0.086 |        1 |        10 |           10.00 |
| DSPs                     |     0.001 |        8 |       840 |            0.95 |
| I/O                      |     0.010 |       49 |       500 |            9.80 |
| Static Power             |     0.433 |          |           |                 |
| Total                    |     0.573 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A)  | Dynamic (A) | Static (A) |
+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |     0.838* |       0.045 |      0.793 |
| Vccaux    |       1.800 |     0.149* |       0.051 |      0.098 |
| Vcco33    |       3.300 |     0.042* |       0.001 |      0.041 |
| Vcco25    |       2.500 |      0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |      0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |      0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |      0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |      0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.043* |       0.000 |      0.043 |
| MGTAVcc   |       1.000 |      0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |      0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |      0.030 |       0.000 |      0.030 |
+-----------+-------------+------------+-------------+------------+
* Power-up current


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                        | Domain                                                                                        | Constraint (ns) |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| clk_out1_xilinx_clk_mngr                                                     | i_core_v_mcu/i_soc_domain/i_clk_rst_gen/clk_gen_i/i_clk_manager/inst/clk_out1_xilinx_clk_mngr |            50.0 |
| clk_out2_xilinx_clk_mngr                                                     | i_core_v_mcu/i_soc_domain/i_clk_rst_gen/clk_gen_i/i_clk_manager/inst/clk_out2_xilinx_clk_mngr |           200.0 |
| clk_out3_xilinx_clk_mngr                                                     | i_core_v_mcu/i_soc_domain/i_clk_rst_gen/clk_gen_i/i_clk_manager/inst/clk_out3_xilinx_clk_mngr |           125.0 |
| clkfbout_xilinx_clk_mngr                                                     | i_core_v_mcu/i_soc_domain/i_clk_rst_gen/clk_gen_i/i_clk_manager/inst/clkfbout_xilinx_clk_mngr |            25.0 |
| i_core_v_mcu/i_soc_domain/i_clk_rst_gen/clk_gen_i/i_clk_manager/inst/clk_in1 | i_sysclk_iobuf_n_0                                                                            |             5.0 |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| core_v_mcu_genesys2           |     0.140 |
|   i_core_v_mcu                |     0.129 |
|     i_soc_domain              |     0.129 |
|       fc_subsystem_i          |     0.008 |
|       i_clk_rst_gen           |     0.087 |
|       i_soc_interconnect_wrap |     0.005 |
|       soc_peripherals_i       |     0.028 |
|   i_pad_2                     |     0.001 |
|     iobuf_i                   |     0.001 |
+-------------------------------+-----------+


