#--  Synopsys, Inc.
#--  Version F-2011.09L
#--  Project file /home/sora/work/ethout/Implementation/impl1/run_options.txt
#--  Written on Thu Jan 17 03:23:49 2013


#project files
add_file -constraint "/home/sora/work/ethout/Implementation/top.sdc"
add_file -verilog "/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/sync_logic.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/async_pkt_fifo.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld_fifo.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/wb_intf.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/wb_tlc_cr.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/wb_tlc_req_fifo.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/wb_tlc_dec.v"
add_file -verilog "/home/sora/work/ethout/source/wb_tlc/wb_tlc.v"
add_file -verilog "/home/sora/work/ethout/source/ip_tx_arbiter.v"
add_file -verilog "/home/sora/work/ethout/source/ip_crpr_arb.v"
add_file -verilog "/home/sora/work/ethout/source/ip_rx_crpr.v"
add_file -verilog "/home/sora/work/ethout/source/ecp3/pcie_top.v"
add_file -verilog "/home/sora/work/ethout/source/ecp3/pciwb_top.v"
add_file -verilog "/home/sora/work/ethout/source/ipexpress/ecp3/pciex1/pcie_bb.v"
add_file -verilog "/home/sora/work/ethout/source/ipexpress/ecp3/pciex1/pcie_eval/models/ecp3/pcs_pipe_bb.v"
add_file -verilog "/home/sora/work/ethout/Source/pmi_ram_dp.v"
add_file -verilog "/home/sora/work/ethout/Source/ipexpress/ecp3/ram_dp_true/ram_dp_true.v"
add_file -verilog "/home/sora/work/ethout/Implementation/pll.v"


#implementation: "impl1"
impl -add impl1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 3
set_option -num_startend_points 0
set_option -project_relative_includes 1
set_option -include_path {/home/sora/work/ethout/Implementation}

#device options
set_option -technology LATTICE-ECP3
set_option -part LFE3_35EA
set_option -package FN484C
set_option -speed_grade -8
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "top"

# mapper_options
set_option -frequency 200
set_option -auto_constrain_io 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -resolve_multiple_driver 1

# Lattice XP
set_option -maxfan 100
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 0
set_option -forcegsr false
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3
set_option -update_models_cp 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 1
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 0

#set result format/file last
project -result_file "./top_impl1.edi"

#set log file 
set_option log_file "/home/sora/work/ethout/Implementation/impl1/top_impl1.srf" 
impl -active "impl1"
