 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nworst 10
        -input_pins
        -nets
        -max_paths 30
        -transition_time
        -capacitance
Design : sar_adc_controller
Version: L-2016.03-SP5-5
Date   : Mon Jul 19 16:02:25 2021
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: Inactive.

  Startpoint: adc_start (input port clocked by ideal_clock)
  Endpoint: state_r_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  adc_start (in)                                                  0.0098    0.0050    10.0050 f
  adc_start (net)                               1       0.0031              0.0000    10.0050 f
  U101/A2 (sky130_fd_sc_hd__a21oi_1)                              0.0098    0.0000 *  10.0050 f
  U101/Y (sky130_fd_sc_hd__a21oi_1)                               0.0947    0.1117    10.1167 r
  n43 (net)                                     1       0.0022              0.0000    10.1167 r
  U102/B1 (sky130_fd_sc_hd__o21ai_1)                              0.0947    0.0000 *  10.1167 r
  U102/Y (sky130_fd_sc_hd__o21ai_1)                               0.0405    0.0628    10.1795 f
  N41 (net)                                     1       0.0015              0.0000    10.1795 f
  U21/A (sky130_fd_sc_hd__and2_1)                                 0.0405    0.0000 *  10.1795 f
  U21/X (sky130_fd_sc_hd__and2_1)                                 0.0317    0.1243    10.3038 f
  n19 (net)                                     1       0.0018              0.0000    10.3038 f
  state_r_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)                     0.0317    0.0000 *  10.3038 f
  data arrival time                                                                   10.3038

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                             0.0000    20.0000 r
  library setup time                                                       -0.1152    19.8848
  data required time                                                                  19.8848
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8848
  data arrival time                                                                  -10.3038
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.5810


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: clk_gate_dac_select_bits_reg/latch
            (gating element for clock ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U89/C (sky130_fd_sc_hd__nand3_1)                                0.1864    0.0001 *  10.1274 r
  U89/Y (sky130_fd_sc_hd__nand3_1)                                0.0552    0.0915    10.2189 f
  net44 (net)                                   1       0.0019              0.0000    10.2189 f
  clk_gate_dac_select_bits_reg/EN (sar_adc_controller_SNPS_CLOCK_GATE_HIGH_sar_adc_controller_0)   0.0000  10.2189 f
  clk_gate_dac_select_bits_reg/EN (net)                 0.0019              0.0000    10.2189 f
  clk_gate_dac_select_bits_reg/latch/GATE (sky130_fd_sc_hd__sdlclkp_1)   0.0552   0.0000 *  10.2189 f so 
  data arrival time                                                                   10.2189

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  clk_gate_dac_select_bits_reg/latch/CLK (sky130_fd_sc_hd__sdlclkp_1)       0.0000    20.0000 r
  clock gating setup time                                                  -0.1943    19.8057
  data required time                                                                  19.8057
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8057
  data arrival time                                                                  -10.2189
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.5868


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U10/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0001 *  10.0590 f
  U10/X (sky130_fd_sc_hd__and2_1)                                 0.0433    0.1756    10.2346 f
  n8 (net)                                      1       0.0045              0.0000    10.2346 f
  dac_mask_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0433    0.0000 *  10.2346 f
  data arrival time                                                                   10.2346

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1203    19.8797
  data required time                                                                  19.8797
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8797
  data arrival time                                                                  -10.2346
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6451


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U10/B (sky130_fd_sc_hd__and2_1)                                 0.1864    0.0001 *  10.1273 r
  U10/X (sky130_fd_sc_hd__and2_1)                                 0.0637    0.1623    10.2896 r
  n8 (net)                                      1       0.0045              0.0000    10.2896 r
  dac_mask_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0637    0.0000 *  10.2896 r
  data arrival time                                                                   10.2896

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0648    19.9352
  data required time                                                                  19.9352
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9352
  data arrival time                                                                  -10.2896
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6456


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U7/B (sky130_fd_sc_hd__and2_1)                                  0.0825    0.0000 *  10.0590 f
  U7/X (sky130_fd_sc_hd__and2_1)                                  0.0424    0.1746    10.2336 f
  n5 (net)                                      1       0.0043              0.0000    10.2336 f
  dac_select_bits_reg_3_/D (sky130_fd_sc_hd__dfxtp_1)             0.0424    0.0000 *  10.2336 f
  data arrival time                                                                   10.2336

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1199    19.8801
  data required time                                                                  19.8801
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8801
  data arrival time                                                                  -10.2336
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6465


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U7/B (sky130_fd_sc_hd__and2_1)                                  0.1864    0.0000 *  10.1273 r
  U7/X (sky130_fd_sc_hd__and2_1)                                  0.0619    0.1608    10.2881 r
  n5 (net)                                      1       0.0043              0.0000    10.2881 r
  dac_select_bits_reg_3_/D (sky130_fd_sc_hd__dfxtp_1)             0.0619    0.0000 *  10.2881 r
  data arrival time                                                                   10.2881

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.0643    19.9357
  data required time                                                                  19.9357
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9357
  data arrival time                                                                  -10.2881
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6475


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U4/B (sky130_fd_sc_hd__and2_1)                                  0.0825    0.0001 *  10.0591 f
  U4/X (sky130_fd_sc_hd__and2_1)                                  0.0411    0.1731    10.2322 f
  n2 (net)                                      1       0.0039              0.0000    10.2322 f
  dac_mask_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0411    0.0000 *  10.2322 f
  data arrival time                                                                   10.2322

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1193    19.8807
  data required time                                                                  19.8807
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8807
  data arrival time                                                                  -10.2322
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6484


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U4/B (sky130_fd_sc_hd__and2_1)                                  0.1864    0.0001 *  10.1273 r
  U4/X (sky130_fd_sc_hd__and2_1)                                  0.0591    0.1586    10.2860 r
  n2 (net)                                      1       0.0039              0.0000    10.2860 r
  dac_mask_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0591    0.0000 *  10.2860 r
  data arrival time                                                                   10.2860

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0637    19.9363
  data required time                                                                  19.9363
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9363
  data arrival time                                                                  -10.2860
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6503


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U9/B (sky130_fd_sc_hd__and2_1)                                  0.0825    0.0001 *  10.0591 f
  U9/X (sky130_fd_sc_hd__and2_1)                                  0.0393    0.1712    10.2303 f
  n7 (net)                                      1       0.0035              0.0000    10.2303 f
  dac_select_bits_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)             0.0393    0.0000 *  10.2303 f
  data arrival time                                                                   10.2303

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1186    19.8814
  data required time                                                                  19.8814
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8814
  data arrival time                                                                  -10.2303
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6512


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U22/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0000 *  10.0590 f
  U22/X (sky130_fd_sc_hd__and2_1)                                 0.0390    0.1708    10.2298 f
  n20 (net)                                     1       0.0034              0.0000    10.2298 f
  dac_mask_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0390    0.0000 *  10.2298 f
  data arrival time                                                                   10.2298

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1184    19.8816
  data required time                                                                  19.8816
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8816
  data arrival time                                                                  -10.2298
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6518


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U11/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0001 *  10.0590 f
  U11/X (sky130_fd_sc_hd__and2_1)                                 0.0387    0.1705    10.2295 f
  n9 (net)                                      1       0.0034              0.0000    10.2295 f
  dac_select_bits_reg_5_/D (sky130_fd_sc_hd__dfxtp_1)             0.0387    0.0000 *  10.2295 f
  data arrival time                                                                   10.2295

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1183    19.8817
  data required time                                                                  19.8817
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8817
  data arrival time                                                                  -10.2295
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6522


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: state_r_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U20/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0000 *  10.0590 f
  U20/X (sky130_fd_sc_hd__and2_1)                                 0.0385    0.1703    10.2293 f
  n18 (net)                                     1       0.0033              0.0000    10.2293 f
  state_r_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                     0.0385    0.0000 *  10.2293 f
  data arrival time                                                                   10.2293

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                             0.0000    20.0000 r
  library setup time                                                       -0.1182    19.8818
  data required time                                                                  19.8818
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8818
  data arrival time                                                                  -10.2293
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6525


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: out_valid_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U19/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0000 *  10.0590 f
  U19/X (sky130_fd_sc_hd__and2_1)                                 0.0378    0.1694    10.2284 f
  n17 (net)                                     1       0.0032              0.0000    10.2284 f
  out_valid_reg/D (sky130_fd_sc_hd__dfxtp_1)                      0.0378    0.0000 *  10.2284 f
  data arrival time                                                                   10.2284

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  out_valid_reg/CLK (sky130_fd_sc_hd__dfxtp_1)                              0.0000    20.0000 r
  library setup time                                                       -0.1179    19.8821
  data required time                                                                  19.8821
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8821
  data arrival time                                                                  -10.2284
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6537


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U9/B (sky130_fd_sc_hd__and2_1)                                  0.1864    0.0001 *  10.1274 r
  U9/X (sky130_fd_sc_hd__and2_1)                                  0.0554    0.1557    10.2831 r
  n7 (net)                                      1       0.0035              0.0000    10.2831 r
  dac_select_bits_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)             0.0554    0.0000 *  10.2831 r
  data arrival time                                                                   10.2831

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.0628    19.9372
  data required time                                                                  19.9372
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9372
  data arrival time                                                                  -10.2831
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6541


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U22/B (sky130_fd_sc_hd__and2_1)                                 0.1864    0.0000 *  10.1273 r
  U22/X (sky130_fd_sc_hd__and2_1)                                 0.0546    0.1551    10.2824 r
  n20 (net)                                     1       0.0034              0.0000    10.2824 r
  dac_mask_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0546    0.0000 *  10.2824 r
  data arrival time                                                                   10.2824

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0626    19.9374
  data required time                                                                  19.9374
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9374
  data arrival time                                                                  -10.2824
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6549


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U16/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0000 *  10.0590 f
  U16/X (sky130_fd_sc_hd__and2_1)                                 0.0371    0.1684    10.2274 f
  n14 (net)                                     1       0.0030              0.0000    10.2274 f
  dac_select_bits_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)             0.0371    0.0000 *  10.2274 f
  data arrival time                                                                   10.2274

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1176    19.8824
  data required time                                                                  19.8824
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8824
  data arrival time                                                                  -10.2274
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6550


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U11/B (sky130_fd_sc_hd__and2_1)                                 0.1864    0.0001 *  10.1273 r
  U11/X (sky130_fd_sc_hd__and2_1)                                 0.0540    0.1546    10.2819 r
  n9 (net)                                      1       0.0034              0.0000    10.2819 r
  dac_select_bits_reg_5_/D (sky130_fd_sc_hd__dfxtp_1)             0.0540    0.0000 *  10.2819 r
  data arrival time                                                                   10.2819

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.0625    19.9375
  data required time                                                                  19.9375
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9375
  data arrival time                                                                  -10.2819
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6556


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U15/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0001 *  10.0591 f
  U15/X (sky130_fd_sc_hd__and2_1)                                 0.0368    0.1680    10.2270 f
  n13 (net)                                     1       0.0029              0.0000    10.2270 f
  dac_select_bits_reg_7_/D (sky130_fd_sc_hd__dfxtp_1)             0.0368    0.0000 *  10.2270 f
  data arrival time                                                                   10.2270

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_7_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1174    19.8826
  data required time                                                                  19.8826
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8826
  data arrival time                                                                  -10.2270
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6556


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: state_r_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U20/B (sky130_fd_sc_hd__and2_1)                                 0.1864    0.0000 *  10.1273 r
  U20/X (sky130_fd_sc_hd__and2_1)                                 0.0537    0.1544    10.2817 r
  n18 (net)                                     1       0.0033              0.0000    10.2817 r
  state_r_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                     0.0537    0.0000 *  10.2817 r
  data arrival time                                                                   10.2817

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                             0.0000    20.0000 r
  library setup time                                                       -0.0624    19.9376
  data required time                                                                  19.9376
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9376
  data arrival time                                                                  -10.2817
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6558


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: out_valid_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U19/B (sky130_fd_sc_hd__and2_1)                                 0.1864    0.0000 *  10.1273 r
  U19/X (sky130_fd_sc_hd__and2_1)                                 0.0524    0.1532    10.2805 r
  n17 (net)                                     1       0.0032              0.0000    10.2805 r
  out_valid_reg/D (sky130_fd_sc_hd__dfxtp_1)                      0.0524    0.0000 *  10.2805 r
  data arrival time                                                                   10.2805

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  out_valid_reg/CLK (sky130_fd_sc_hd__dfxtp_1)                              0.0000    20.0000 r
  library setup time                                                       -0.0621    19.9379
  data required time                                                                  19.9379
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9379
  data arrival time                                                                  -10.2805
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6574


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U6/B (sky130_fd_sc_hd__and2_1)                                  0.0825    0.0001 *  10.0590 f
  U6/X (sky130_fd_sc_hd__and2_1)                                  0.0350    0.1656    10.2246 f
  n4 (net)                                      1       0.0025              0.0000    10.2246 f
  dac_mask_reg_2_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0350    0.0000 *  10.2246 f
  data arrival time                                                                   10.2246

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1166    19.8834
  data required time                                                                  19.8834
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8834
  data arrival time                                                                  -10.2246
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6587


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U16/B (sky130_fd_sc_hd__and2_1)                                 0.1864    0.0000 *  10.1273 r
  U16/X (sky130_fd_sc_hd__and2_1)                                 0.0510    0.1519    10.2792 r
  n14 (net)                                     1       0.0030              0.0000    10.2792 r
  dac_select_bits_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)             0.0510    0.0000 *  10.2792 r
  data arrival time                                                                   10.2792

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.0618    19.9382
  data required time                                                                  19.9382
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9382
  data arrival time                                                                  -10.2792
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6590


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U13/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0000 *  10.0590 f
  U13/X (sky130_fd_sc_hd__and2_1)                                 0.0347    0.1653    10.2243 f
  n11 (net)                                     1       0.0025              0.0000    10.2243 f
  dac_select_bits_reg_6_/D (sky130_fd_sc_hd__dfxtp_1)             0.0347    0.0000 *  10.2243 f
  data arrival time                                                                   10.2243

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1165    19.8835
  data required time                                                                  19.8835
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8835
  data arrival time                                                                  -10.2243
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6592


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 r
  rst_n (in)                                                      0.1864    0.1273    10.1273 r
  rst_n (net)                                  21       0.0398              0.0000    10.1273 r
  U15/B (sky130_fd_sc_hd__and2_1)                                 0.1864    0.0001 *  10.1274 r
  U15/X (sky130_fd_sc_hd__and2_1)                                 0.0503    0.1513    10.2787 r
  n13 (net)                                     1       0.0029              0.0000    10.2787 r
  dac_select_bits_reg_7_/D (sky130_fd_sc_hd__dfxtp_1)             0.0503    0.0000 *  10.2787 r
  data arrival time                                                                   10.2787

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_7_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.0617    19.9383
  data required time                                                                  19.9383
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9383
  data arrival time                                                                  -10.2787
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6597


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U3/B (sky130_fd_sc_hd__and2_1)                                  0.0825    0.0001 *  10.0590 f
  U3/X (sky130_fd_sc_hd__and2_1)                                  0.0343    0.1648    10.2238 f
  n1 (net)                                      1       0.0024              0.0000    10.2238 f
  dac_select_bits_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)             0.0343    0.0000 *  10.2238 f
  data arrival time                                                                   10.2238

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1164    19.8836
  data required time                                                                  19.8836
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8836
  data arrival time                                                                  -10.2238
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6598


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U17/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0001 *  10.0591 f
  U17/X (sky130_fd_sc_hd__and2_1)                                 0.0337    0.1639    10.2230 f
  n15 (net)                                     1       0.0023              0.0000    10.2230 f
  dac_mask_reg_7_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0337    0.0000 *  10.2230 f
  data arrival time                                                                   10.2230

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_7_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1161    19.8839
  data required time                                                                  19.8839
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8839
  data arrival time                                                                  -10.2230
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6609


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U5/B (sky130_fd_sc_hd__and2_1)                                  0.0825    0.0000 *  10.0590 f
  U5/X (sky130_fd_sc_hd__and2_1)                                  0.0336    0.1638    10.2228 f
  n3 (net)                                      1       0.0022              0.0000    10.2228 f
  dac_select_bits_reg_2_/D (sky130_fd_sc_hd__dfxtp_1)             0.0336    0.0000 *  10.2228 f
  data arrival time                                                                   10.2228

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1160    19.8840
  data required time                                                                  19.8840
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8840
  data arrival time                                                                  -10.2228
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6612


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U14/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0001 *  10.0591 f
  U14/X (sky130_fd_sc_hd__and2_1)                                 0.0326    0.1625    10.2216 f
  n12 (net)                                     1       0.0020              0.0000    10.2216 f
  dac_mask_reg_6_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0326    0.0000 *  10.2216 f
  data arrival time                                                                   10.2216

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1156    19.8844
  data required time                                                                  19.8844
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8844
  data arrival time                                                                  -10.2216
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6628


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U8/B (sky130_fd_sc_hd__and2_1)                                  0.0825    0.0001 *  10.0591 f
  U8/X (sky130_fd_sc_hd__and2_1)                                  0.0325    0.1623    10.2214 f
  n6 (net)                                      1       0.0020              0.0000    10.2214 f
  dac_mask_reg_3_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0325    0.0000 *  10.2214 f
  data arrival time                                                                   10.2214

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1155    19.8845
  data required time                                                                  19.8845
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8845
  data arrival time                                                                  -10.2214
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6631


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: dac_mask_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                     10.0000    10.0000 f
  rst_n (in)                                                      0.0825    0.0590    10.0590 f
  rst_n (net)                                  21       0.0369              0.0000    10.0590 f
  U12/B (sky130_fd_sc_hd__and2_1)                                 0.0825    0.0001 *  10.0591 f
  U12/X (sky130_fd_sc_hd__and2_1)                                 0.0325    0.1623    10.2214 f
  n10 (net)                                     1       0.0020              0.0000    10.2214 f
  dac_mask_reg_5_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0325    0.0000 *  10.2214 f
  data arrival time                                                                   10.2214

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1155    19.8845
  data required time                                                                  19.8845
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8845
  data arrival time                                                                  -10.2214
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          9.6631


  Startpoint: dac_mask_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[4] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_4_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0467    0.2939     0.2939 f
  dac_mask[4] (net)                             2       0.0074              0.0000     0.2939 f
  U81/A (sky130_fd_sc_hd__nor2_1)                                 0.0467    0.0001 *   0.2939 f
  U81/Y (sky130_fd_sc_hd__nor2_1)                                 0.1552    0.1537     0.4477 r
  n39 (net)                                     2       0.0074              0.0000     0.4477 r
  U82/A (sky130_fd_sc_hd__inv_1)                                  0.1552    0.0000 *   0.4477 r
  U82/Y (sky130_fd_sc_hd__inv_1)                                  0.0664    0.0936     0.5413 f
  adc_val[4] (net)                              1       0.0093              0.0000     0.5413 f
  adc_val[4] (out)                                                0.0664    0.0000 *   0.5413 f
  data arrival time                                                                    0.5413

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5413
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4587


  Startpoint: dac_mask_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[5] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_5_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0440    0.2913     0.2913 f
  dac_mask[5] (net)                             2       0.0067              0.0000     0.2913 f
  U69/A (sky130_fd_sc_hd__nor2_1)                                 0.0440    0.0000 *   0.2913 f
  U69/Y (sky130_fd_sc_hd__nor2_1)                                 0.1433    0.1440     0.4353 r
  n40 (net)                                     2       0.0067              0.0000     0.4353 r
  U70/A (sky130_fd_sc_hd__inv_1)                                  0.1433    0.0000 *   0.4353 r
  U70/Y (sky130_fd_sc_hd__inv_1)                                  0.0648    0.0924     0.5277 f
  adc_val[5] (net)                              1       0.0096              0.0000     0.5277 f
  adc_val[5] (out)                                                0.0648    0.0000 *   0.5278 f
  data arrival time                                                                    0.5278

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5278
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4722


  Startpoint: dac_mask_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[6] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_6_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0375    0.2848     0.2848 f
  dac_mask[6] (net)                             2       0.0051              0.0000     0.2848 f
  U71/A (sky130_fd_sc_hd__nor2_1)                                 0.0375    0.0000 *   0.2848 f
  U71/Y (sky130_fd_sc_hd__nor2_1)                                 0.1516    0.1475     0.4323 r
  n41 (net)                                     2       0.0072              0.0000     0.4323 r
  U72/A (sky130_fd_sc_hd__inv_1)                                  0.1516    0.0000 *   0.4323 r
  U72/Y (sky130_fd_sc_hd__inv_1)                                  0.0659    0.0932     0.5255 f
  adc_val[6] (net)                              1       0.0093              0.0000     0.5255 f
  adc_val[6] (out)                                                0.0659    0.0000 *   0.5255 f
  data arrival time                                                                    0.5255

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5255
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4745


  Startpoint: dac_mask_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[1] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0447    0.2920     0.2920 f
  dac_mask[1] (net)                             2       0.0069              0.0000     0.2920 f
  U77/A (sky130_fd_sc_hd__nor2_1)                                 0.0447    0.0001 *   0.2920 f
  U77/Y (sky130_fd_sc_hd__nor2_1)                                 0.1369    0.1396     0.4316 r
  n36 (net)                                     2       0.0063              0.0000     0.4316 r
  U78/A (sky130_fd_sc_hd__inv_1)                                  0.1369    0.0000 *   0.4316 r
  U78/Y (sky130_fd_sc_hd__inv_1)                                  0.0648    0.0923     0.5238 f
  adc_val[1] (net)                              1       0.0100              0.0000     0.5238 f
  adc_val[1] (out)                                                0.0648    0.0001 *   0.5239 f
  data arrival time                                                                    0.5239

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5239
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4761


  Startpoint: dac_mask_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[3] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_3_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0425    0.2898     0.2898 f
  dac_mask[3] (net)                             2       0.0064              0.0000     0.2898 f
  U73/A (sky130_fd_sc_hd__nor2_1)                                 0.0425    0.0001 *   0.2898 f
  U73/Y (sky130_fd_sc_hd__nor2_1)                                 0.1402    0.1411     0.4310 r
  n38 (net)                                     2       0.0065              0.0000     0.4310 r
  U74/A (sky130_fd_sc_hd__inv_1)                                  0.1402    0.0000 *   0.4310 r
  U74/Y (sky130_fd_sc_hd__inv_1)                                  0.0652    0.0927     0.5237 f
  adc_val[3] (net)                              1       0.0099              0.0000     0.5237 f
  adc_val[3] (out)                                                0.0652    0.0001 *   0.5237 f
  data arrival time                                                                    0.5237

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5237
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4763


  Startpoint: dac_mask_reg_7_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[7] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_7_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_7_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0376    0.2849     0.2849 f
  dac_mask[7] (net)                             2       0.0052              0.0000     0.2849 f
  U79/A (sky130_fd_sc_hd__nor2_1)                                 0.0376    0.0000 *   0.2849 f
  U79/Y (sky130_fd_sc_hd__nor2_1)                                 0.1426    0.1410     0.4259 r
  n42 (net)                                     2       0.0066              0.0000     0.4259 r
  U80/A (sky130_fd_sc_hd__inv_1)                                  0.1426    0.0000 *   0.4259 r
  U80/Y (sky130_fd_sc_hd__inv_1)                                  0.0667    0.0942     0.5201 f
  adc_val[7] (net)                              1       0.0101              0.0000     0.5201 f
  adc_val[7] (out)                                                0.0667    0.0000 *   0.5201 f
  data arrival time                                                                    0.5201

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5201
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4799


  Startpoint: dac_mask_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[2] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_2_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0365    0.2838     0.2838 f
  dac_mask[2] (net)                             2       0.0049              0.0000     0.2838 f
  U75/A (sky130_fd_sc_hd__nor2_1)                                 0.0365    0.0000 *   0.2838 f
  U75/Y (sky130_fd_sc_hd__nor2_1)                                 0.1355    0.1354     0.4191 r
  n37 (net)                                     2       0.0062              0.0000     0.4191 r
  U76/A (sky130_fd_sc_hd__inv_1)                                  0.1355    0.0000 *   0.4192 r
  U76/Y (sky130_fd_sc_hd__inv_1)                                  0.0642    0.0916     0.5108 f
  adc_val[2] (net)                              1       0.0099              0.0000     0.5108 f
  adc_val[2] (out)                                                0.0642    0.0000 *   0.5108 f
  data arrival time                                                                    0.5108

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5108
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4892


  Startpoint: dac_select_bits_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[6] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_6_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0299    0.2770     0.2770 f
  dac_select_bits[6] (net)                      1       0.0033              0.0000     0.2770 f
  U71/B (sky130_fd_sc_hd__nor2_1)                                 0.0299    0.0000 *   0.2770 f
  U71/Y (sky130_fd_sc_hd__nor2_1)                                 0.1516    0.1305     0.4076 r
  n41 (net)                                     2       0.0072              0.0000     0.4076 r
  U72/A (sky130_fd_sc_hd__inv_1)                                  0.1516    0.0000 *   0.4076 r
  U72/Y (sky130_fd_sc_hd__inv_1)                                  0.0659    0.0932     0.5008 f
  adc_val[6] (net)                              1       0.0093              0.0000     0.5008 f
  adc_val[6] (out)                                                0.0659    0.0000 *   0.5008 f
  data arrival time                                                                    0.5008

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.5008
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.4992


  Startpoint: dac_select_bits_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[4] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_4_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0269    0.2737     0.2737 f
  dac_select_bits[4] (net)                      1       0.0026              0.0000     0.2737 f
  U81/B (sky130_fd_sc_hd__nor2_1)                                 0.0269    0.0000 *   0.2737 f
  U81/Y (sky130_fd_sc_hd__nor2_1)                                 0.1552    0.1324     0.4061 r
  n39 (net)                                     2       0.0074              0.0000     0.4061 r
  U82/A (sky130_fd_sc_hd__inv_1)                                  0.1552    0.0000 *   0.4061 r
  U82/Y (sky130_fd_sc_hd__inv_1)                                  0.0664    0.0936     0.4997 f
  adc_val[4] (net)                              1       0.0093              0.0000     0.4997 f
  adc_val[4] (out)                                                0.0664    0.0000 *   0.4997 f
  data arrival time                                                                    0.4997

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4997
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5003


  Startpoint: dac_select_bits_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[3] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_3_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0307    0.2780     0.2780 f
  dac_select_bits[3] (net)                      1       0.0035              0.0000     0.2780 f
  U73/B (sky130_fd_sc_hd__nor2_1)                                 0.0307    0.0000 *   0.2780 f
  U73/Y (sky130_fd_sc_hd__nor2_1)                                 0.1402    0.1226     0.4006 r
  n38 (net)                                     2       0.0065              0.0000     0.4006 r
  U74/A (sky130_fd_sc_hd__inv_1)                                  0.1402    0.0000 *   0.4006 r
  U74/Y (sky130_fd_sc_hd__inv_1)                                  0.0652    0.0927     0.4933 f
  adc_val[3] (net)                              1       0.0099              0.0000     0.4933 f
  adc_val[3] (out)                                                0.0652    0.0001 *   0.4934 f
  data arrival time                                                                    0.4934

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4934
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5066


  Startpoint: dac_select_bits_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[5] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_5_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0291    0.2761     0.2761 f
  dac_select_bits[5] (net)                      1       0.0031              0.0000     0.2761 f
  U69/B (sky130_fd_sc_hd__nor2_1)                                 0.0291    0.0000 *   0.2761 f
  U69/Y (sky130_fd_sc_hd__nor2_1)                                 0.1433    0.1244     0.4005 r
  n40 (net)                                     2       0.0067              0.0000     0.4005 r
  U70/A (sky130_fd_sc_hd__inv_1)                                  0.1433    0.0000 *   0.4005 r
  U70/Y (sky130_fd_sc_hd__inv_1)                                  0.0648    0.0924     0.4929 f
  adc_val[5] (net)                              1       0.0096              0.0000     0.4929 f
  adc_val[5] (out)                                                0.0648    0.0000 *   0.4929 f
  data arrival time                                                                    0.4929

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4929
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5071


  Startpoint: dac_select_bits_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[0] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0284    0.2753     0.2753 f
  dac_select_bits[0] (net)                      1       0.0029              0.0000     0.2753 f
  U67/A (sky130_fd_sc_hd__nor2_1)                                 0.0284    0.0000 *   0.2754 f
  U67/Y (sky130_fd_sc_hd__nor2_1)                                 0.1258    0.1251     0.4004 r
  n35 (net)                                     2       0.0056              0.0000     0.4004 r
  U68/A (sky130_fd_sc_hd__inv_1)                                  0.1258    0.0000 *   0.4004 r
  U68/Y (sky130_fd_sc_hd__inv_1)                                  0.0632    0.0904     0.4908 f
  adc_val[0] (net)                              1       0.0102              0.0000     0.4908 f
  adc_val[0] (out)                                                0.0632    0.0000 *   0.4908 f
  data arrival time                                                                    0.4908

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4908
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5092


  Startpoint: dac_mask_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[0] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0379    0.2851     0.2851 f
  dac_mask[0] (net)                             2       0.0052              0.0000     0.2851 f
  U67/B (sky130_fd_sc_hd__nor2_1)                                 0.0379    0.0000 *   0.2851 f
  U67/Y (sky130_fd_sc_hd__nor2_1)                                 0.1258    0.1141     0.3992 r
  n35 (net)                                     2       0.0056              0.0000     0.3992 r
  U68/A (sky130_fd_sc_hd__inv_1)                                  0.1258    0.0000 *   0.3992 r
  U68/Y (sky130_fd_sc_hd__inv_1)                                  0.0632    0.0904     0.4896 f
  adc_val[0] (net)                              1       0.0102              0.0000     0.4896 f
  adc_val[0] (out)                                                0.0632    0.0000 *   0.4896 f
  data arrival time                                                                    0.4896

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4896
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5104


  Startpoint: dac_select_bits_reg_7_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[7] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_7_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_7_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0256    0.2722     0.2722 f
  dac_select_bits[7] (net)                      1       0.0023              0.0000     0.2722 f
  U79/B (sky130_fd_sc_hd__nor2_1)                                 0.0256    0.0000 *   0.2722 f
  U79/Y (sky130_fd_sc_hd__nor2_1)                                 0.1426    0.1225     0.3947 r
  n42 (net)                                     2       0.0066              0.0000     0.3947 r
  U80/A (sky130_fd_sc_hd__inv_1)                                  0.1426    0.0000 *   0.3947 r
  U80/Y (sky130_fd_sc_hd__inv_1)                                  0.0667    0.0942     0.4889 f
  adc_val[7] (net)                              1       0.0101              0.0000     0.4889 f
  adc_val[7] (out)                                                0.0667    0.0000 *   0.4890 f
  data arrival time                                                                    0.4890

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4890
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5110


  Startpoint: dac_select_bits_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[1] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0274    0.2742     0.2742 f
  dac_select_bits[1] (net)                      1       0.0027              0.0000     0.2742 f
  U77/B (sky130_fd_sc_hd__nor2_1)                                 0.0274    0.0000 *   0.2742 f
  U77/Y (sky130_fd_sc_hd__nor2_1)                                 0.1369    0.1191     0.3934 r
  n36 (net)                                     2       0.0063              0.0000     0.3934 r
  U78/A (sky130_fd_sc_hd__inv_1)                                  0.1369    0.0000 *   0.3934 r
  U78/Y (sky130_fd_sc_hd__inv_1)                                  0.0648    0.0923     0.4856 f
  adc_val[1] (net)                              1       0.0100              0.0000     0.4856 f
  adc_val[1] (out)                                                0.0648    0.0001 *   0.4857 f
  data arrival time                                                                    0.4857

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4857
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5143


  Startpoint: dac_select_bits_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[2] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_2_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0262    0.2729     0.2729 f
  dac_select_bits[2] (net)                      1       0.0025              0.0000     0.2729 f
  U75/B (sky130_fd_sc_hd__nor2_1)                                 0.0262    0.0000 *   0.2729 f
  U75/Y (sky130_fd_sc_hd__nor2_1)                                 0.1355    0.1175     0.3904 r
  n37 (net)                                     2       0.0062              0.0000     0.3904 r
  U76/A (sky130_fd_sc_hd__inv_1)                                  0.1355    0.0000 *   0.3904 r
  U76/Y (sky130_fd_sc_hd__inv_1)                                  0.0642    0.0916     0.4820 f
  adc_val[2] (net)                              1       0.0099              0.0000     0.4820 f
  adc_val[2] (out)                                                0.0642    0.0000 *   0.4820 f
  data arrival time                                                                    0.4820

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4820
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5180


  Startpoint: dac_mask_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[4] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_4_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0848    0.3156     0.3156 r
  dac_mask[4] (net)                             2       0.0077              0.0000     0.3156 r
  U81/A (sky130_fd_sc_hd__nor2_1)                                 0.0848    0.0001 *   0.3157 r
  U81/Y (sky130_fd_sc_hd__nor2_1)                                 0.0476    0.0687     0.3844 f
  n39 (net)                                     2       0.0070              0.0000     0.3844 f
  U82/A (sky130_fd_sc_hd__inv_1)                                  0.0476    0.0000 *   0.3844 f
  U82/Y (sky130_fd_sc_hd__inv_1)                                  0.0857    0.0866     0.4710 r
  adc_val[4] (net)                              1       0.0093              0.0000     0.4710 r
  adc_val[4] (out)                                                0.0857    0.0000 *   0.4710 r
  data arrival time                                                                    0.4710

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4710
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5290


  Startpoint: dac_mask_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[1] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0806    0.3125     0.3125 r
  dac_mask[1] (net)                             2       0.0072              0.0000     0.3125 r
  U77/A (sky130_fd_sc_hd__nor2_1)                                 0.0806    0.0001 *   0.3126 r
  U77/Y (sky130_fd_sc_hd__nor2_1)                                 0.0429    0.0632     0.3758 f
  n36 (net)                                     2       0.0059              0.0000     0.3758 f
  U78/A (sky130_fd_sc_hd__inv_1)                                  0.0429    0.0000 *   0.3758 f
  U78/Y (sky130_fd_sc_hd__inv_1)                                  0.0914    0.0887     0.4645 r
  adc_val[1] (net)                              1       0.0100              0.0000     0.4645 r
  adc_val[1] (out)                                                0.0914    0.0001 *   0.4646 r
  data arrival time                                                                    0.4646

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4646
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5354


  Startpoint: dac_mask_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[5] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_5_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0791    0.3114     0.3114 r
  dac_mask[5] (net)                             2       0.0070              0.0000     0.3114 r
  U69/A (sky130_fd_sc_hd__nor2_1)                                 0.0791    0.0000 *   0.3115 r
  U69/Y (sky130_fd_sc_hd__nor2_1)                                 0.0440    0.0642     0.3757 f
  n40 (net)                                     2       0.0063              0.0000     0.3757 f
  U70/A (sky130_fd_sc_hd__inv_1)                                  0.0440    0.0000 *   0.3757 f
  U70/Y (sky130_fd_sc_hd__inv_1)                                  0.0882    0.0870     0.4626 r
  adc_val[5] (net)                              1       0.0096              0.0000     0.4626 r
  adc_val[5] (out)                                                0.0882    0.0000 *   0.4627 r
  data arrival time                                                                    0.4627

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4627
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5373


  Startpoint: dac_mask_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[3] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_3_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0759    0.3090     0.3090 r
  dac_mask[3] (net)                             2       0.0067              0.0000     0.3090 r
  U73/A (sky130_fd_sc_hd__nor2_1)                                 0.0759    0.0001 *   0.3090 r
  U73/Y (sky130_fd_sc_hd__nor2_1)                                 0.0427    0.0624     0.3714 f
  n38 (net)                                     2       0.0061              0.0000     0.3714 f
  U74/A (sky130_fd_sc_hd__inv_1)                                  0.0427    0.0000 *   0.3714 f
  U74/Y (sky130_fd_sc_hd__inv_1)                                  0.0906    0.0881     0.4595 r
  adc_val[3] (net)                              1       0.0099              0.0000     0.4595 r
  adc_val[3] (out)                                                0.0906    0.0001 *   0.4596 r
  data arrival time                                                                    0.4596

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4596
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5404


  Startpoint: dac_mask_reg_7_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[7] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_7_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_7_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0653    0.3010     0.3010 r
  dac_mask[7] (net)                             2       0.0055              0.0000     0.3010 r
  U79/A (sky130_fd_sc_hd__nor2_1)                                 0.0653    0.0000 *   0.3010 r
  U79/Y (sky130_fd_sc_hd__nor2_1)                                 0.0412    0.0593     0.3603 f
  n42 (net)                                     2       0.0063              0.0000     0.3603 f
  U80/A (sky130_fd_sc_hd__inv_1)                                  0.0412    0.0000 *   0.3603 f
  U80/Y (sky130_fd_sc_hd__inv_1)                                  0.0927    0.0890     0.4493 r
  adc_val[7] (net)                              1       0.0101              0.0000     0.4493 r
  adc_val[7] (out)                                                0.0927    0.0000 *   0.4494 r
  data arrival time                                                                    0.4494

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4494
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5506


  Startpoint: dac_mask_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[6] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_6_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0651    0.3009     0.3009 r
  dac_mask[6] (net)                             2       0.0054              0.0000     0.3009 r
  U71/A (sky130_fd_sc_hd__nor2_1)                                 0.0651    0.0000 *   0.3009 r
  U71/Y (sky130_fd_sc_hd__nor2_1)                                 0.0432    0.0610     0.3619 f
  n41 (net)                                     2       0.0068              0.0000     0.3619 f
  U72/A (sky130_fd_sc_hd__inv_1)                                  0.0432    0.0000 *   0.3620 f
  U72/Y (sky130_fd_sc_hd__inv_1)                                  0.0864    0.0853     0.4473 r
  adc_val[6] (net)                              1       0.0093              0.0000     0.4473 r
  adc_val[6] (out)                                                0.0864    0.0000 *   0.4473 r
  data arrival time                                                                    0.4473

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4473
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5527


  Startpoint: dac_mask_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[2] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_2_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0630    0.2993     0.2993 r
  dac_mask[2] (net)                             2       0.0052              0.0000     0.2993 r
  U75/A (sky130_fd_sc_hd__nor2_1)                                 0.0630    0.0000 *   0.2993 r
  U75/Y (sky130_fd_sc_hd__nor2_1)                                 0.0392    0.0569     0.3562 f
  n37 (net)                                     2       0.0058              0.0000     0.3562 f
  U76/A (sky130_fd_sc_hd__inv_1)                                  0.0392    0.0000 *   0.3563 f
  U76/Y (sky130_fd_sc_hd__inv_1)                                  0.0907    0.0868     0.4431 r
  adc_val[2] (net)                              1       0.0099              0.0000     0.4431 r
  adc_val[2] (out)                                                0.0907    0.0000 *   0.4431 r
  data arrival time                                                                    0.4431

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4431
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5569


  Startpoint: dac_mask_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[0] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                  0.0000    0.0000     0.0000 r
  dac_mask_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                    0.0674    0.3026     0.3026 r
  dac_mask[0] (net)                             2       0.0057              0.0000     0.3026 r
  U67/B (sky130_fd_sc_hd__nor2_1)                                 0.0674    0.0000 *   0.3026 r
  U67/Y (sky130_fd_sc_hd__nor2_1)                                 0.0347    0.0514     0.3541 f
  n35 (net)                                     2       0.0053              0.0000     0.3541 f
  U68/A (sky130_fd_sc_hd__inv_1)                                  0.0347    0.0000 *   0.3541 f
  U68/Y (sky130_fd_sc_hd__inv_1)                                  0.0932    0.0868     0.4409 r
  adc_val[0] (net)                              1       0.0102              0.0000     0.4409 r
  adc_val[0] (out)                                                0.0932    0.0000 *   0.4409 r
  data arrival time                                                                    0.4409

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4409
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5591


  Startpoint: dac_select_bits_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[3] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_3_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0504    0.2899     0.2899 r
  dac_select_bits[3] (net)                      1       0.0038              0.0000     0.2899 r
  U73/B (sky130_fd_sc_hd__nor2_1)                                 0.0504    0.0000 *   0.2899 r
  U73/Y (sky130_fd_sc_hd__nor2_1)                                 0.0427    0.0494     0.3393 f
  n38 (net)                                     2       0.0061              0.0000     0.3393 f
  U74/A (sky130_fd_sc_hd__inv_1)                                  0.0427    0.0000 *   0.3393 f
  U74/Y (sky130_fd_sc_hd__inv_1)                                  0.0906    0.0881     0.4274 r
  adc_val[3] (net)                              1       0.0099              0.0000     0.4274 r
  adc_val[3] (out)                                                0.0906    0.0001 *   0.4275 r
  data arrival time                                                                    0.4275

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4275
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5725


  Startpoint: dac_select_bits_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[6] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_6_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0487    0.2886     0.2886 r
  dac_select_bits[6] (net)                      1       0.0036              0.0000     0.2886 r
  U71/B (sky130_fd_sc_hd__nor2_1)                                 0.0487    0.0000 *   0.2886 r
  U71/Y (sky130_fd_sc_hd__nor2_1)                                 0.0432    0.0510     0.3396 f
  n41 (net)                                     2       0.0068              0.0000     0.3396 f
  U72/A (sky130_fd_sc_hd__inv_1)                                  0.0432    0.0000 *   0.3396 f
  U72/Y (sky130_fd_sc_hd__inv_1)                                  0.0864    0.0853     0.4250 r
  adc_val[6] (net)                              1       0.0093              0.0000     0.4250 r
  adc_val[6] (out)                                                0.0864    0.0000 *   0.4250 r
  data arrival time                                                                    0.4250

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4250
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5750


  Startpoint: dac_select_bits_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[5] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_5_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0472    0.2874     0.2874 r
  dac_select_bits[5] (net)                      1       0.0034              0.0000     0.2874 r
  U69/B (sky130_fd_sc_hd__nor2_1)                                 0.0472    0.0000 *   0.2874 r
  U69/Y (sky130_fd_sc_hd__nor2_1)                                 0.0440    0.0488     0.3363 f
  n40 (net)                                     2       0.0063              0.0000     0.3363 f
  U70/A (sky130_fd_sc_hd__inv_1)                                  0.0440    0.0000 *   0.3363 f
  U70/Y (sky130_fd_sc_hd__inv_1)                                  0.0882    0.0870     0.4232 r
  adc_val[5] (net)                              1       0.0096              0.0000     0.4232 r
  adc_val[5] (out)                                                0.0882    0.0000 *   0.4233 r
  data arrival time                                                                    0.4233

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4233
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5767


  Startpoint: dac_select_bits_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[0] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0450    0.2855     0.2855 r
  dac_select_bits[0] (net)                      1       0.0031              0.0000     0.2855 r
  U67/A (sky130_fd_sc_hd__nor2_1)                                 0.0450    0.0000 *   0.2856 r
  U67/Y (sky130_fd_sc_hd__nor2_1)                                 0.0347    0.0486     0.3341 f
  n35 (net)                                     2       0.0053              0.0000     0.3341 f
  U68/A (sky130_fd_sc_hd__inv_1)                                  0.0347    0.0000 *   0.3342 f
  U68/Y (sky130_fd_sc_hd__inv_1)                                  0.0932    0.0868     0.4209 r
  adc_val[0] (net)                              1       0.0102              0.0000     0.4209 r
  adc_val[0] (out)                                                0.0932    0.0000 *   0.4210 r
  data arrival time                                                                    0.4210

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4210
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5790


  Startpoint: dac_select_bits_reg_4_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[4] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_4_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0433    0.2840     0.2840 r
  dac_select_bits[4] (net)                      1       0.0029              0.0000     0.2840 r
  U81/B (sky130_fd_sc_hd__nor2_1)                                 0.0433    0.0000 *   0.2840 r
  U81/Y (sky130_fd_sc_hd__nor2_1)                                 0.0476    0.0497     0.3337 f
  n39 (net)                                     2       0.0070              0.0000     0.3337 f
  U82/A (sky130_fd_sc_hd__inv_1)                                  0.0476    0.0000 *   0.3337 f
  U82/Y (sky130_fd_sc_hd__inv_1)                                  0.0857    0.0866     0.4203 r
  adc_val[4] (net)                              1       0.0093              0.0000     0.4203 r
  adc_val[4] (out)                                                0.0857    0.0000 *   0.4203 r
  data arrival time                                                                    0.4203

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4203
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5797


  Startpoint: dac_select_bits_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: adc_val[1] (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  dac_select_bits_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)           0.0000    0.0000     0.0000 r
  dac_select_bits_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)             0.0441    0.2848     0.2848 r
  dac_select_bits[1] (net)                      1       0.0030              0.0000     0.2848 r
  U77/B (sky130_fd_sc_hd__nor2_1)                                 0.0441    0.0000 *   0.2848 r
  U77/Y (sky130_fd_sc_hd__nor2_1)                                 0.0429    0.0464     0.3311 f
  n36 (net)                                     2       0.0059              0.0000     0.3311 f
  U78/A (sky130_fd_sc_hd__inv_1)                                  0.0429    0.0000 *   0.3311 f
  U78/Y (sky130_fd_sc_hd__inv_1)                                  0.0914    0.0887     0.4199 r
  adc_val[1] (net)                              1       0.0100              0.0000     0.4199 r
  adc_val[1] (out)                                                0.0914    0.0001 *   0.4199 r
  data arrival time                                                                    0.4199

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  output external delay                                                     0.0000    20.0000
  data required time                                                                  20.0000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  20.0000
  data arrival time                                                                   -0.4199
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.5801


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U109/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6654 r
  U109/Y (sky130_fd_sc_hd__nor2b_1)                               0.0855    0.0947     0.7600 f
  N34 (net)                                     1       0.0034              0.0000     0.7600 f
  U4/A (sky130_fd_sc_hd__and2_1)                                  0.0855    0.0000 *   0.7600 f
  U4/X (sky130_fd_sc_hd__and2_1)                                  0.0411    0.1557     0.9157 f
  n2 (net)                                      1       0.0039              0.0000     0.9157 f
  dac_mask_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0411    0.0000 *   0.9158 f
  data arrival time                                                                    0.9158

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1193    19.8807
  data required time                                                                  19.8807
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8807
  data arrival time                                                                   -0.9158
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9649


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U110/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6654 r
  U110/Y (sky130_fd_sc_hd__nor2b_1)                               0.0828    0.0905     0.7559 f
  N33 (net)                                     1       0.0029              0.0000     0.7559 f
  U22/A (sky130_fd_sc_hd__and2_1)                                 0.0828    0.0000 *   0.7559 f
  U22/X (sky130_fd_sc_hd__and2_1)                                 0.0390    0.1522     0.9081 f
  n20 (net)                                     1       0.0034              0.0000     0.9081 f
  dac_mask_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0390    0.0000 *   0.9081 f
  data arrival time                                                                    0.9081

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1184    19.8816
  data required time                                                                  19.8816
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8816
  data arrival time                                                                   -0.9081
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9735


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U104/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0000 *   0.6652 r
  U104/Y (sky130_fd_sc_hd__nor2b_1)                               0.0873    0.0974     0.7627 f
  N39 (net)                                     1       0.0037              0.0000     0.7627 f
  U14/A (sky130_fd_sc_hd__and2_1)                                 0.0873    0.0000 *   0.7627 f
  U14/X (sky130_fd_sc_hd__and2_1)                                 0.0326    0.1460     0.9087 f
  n12 (net)                                     1       0.0020              0.0000     0.9087 f
  dac_mask_reg_6_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0326    0.0000 *   0.9087 f
  data arrival time                                                                    0.9087

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1156    19.8844
  data required time                                                                  19.8844
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8844
  data arrival time                                                                   -0.9087
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9757


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U106/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6654 r
  U106/Y (sky130_fd_sc_hd__nor2b_1)                               0.0780    0.0838     0.7491 f
  N37 (net)                                     1       0.0023              0.0000     0.7491 f
  U10/A (sky130_fd_sc_hd__and2_1)                                 0.0780    0.0000 *   0.7492 f
  U10/X (sky130_fd_sc_hd__and2_1)                                 0.0433    0.1547     0.9039 f
  n8 (net)                                      1       0.0045              0.0000     0.9039 f
  dac_mask_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0433    0.0000 *   0.9039 f
  data arrival time                                                                    0.9039

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1203    19.8797
  data required time                                                                  19.8797
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8797
  data arrival time                                                                   -0.9039
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9758


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U108/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6653 r
  U108/Y (sky130_fd_sc_hd__nor2b_1)                               0.0827    0.0904     0.7557 f
  N35 (net)                                     1       0.0029              0.0000     0.7557 f
  U6/A (sky130_fd_sc_hd__and2_1)                                  0.0827    0.0000 *   0.7557 f
  U6/X (sky130_fd_sc_hd__and2_1)                                  0.0350    0.1470     0.9027 f
  n4 (net)                                      1       0.0025              0.0000     0.9027 f
  dac_mask_reg_2_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0350    0.0000 *   0.9027 f
  data arrival time                                                                    0.9027

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1166    19.8834
  data required time                                                                  19.8834
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8834
  data arrival time                                                                   -0.9027
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9807


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.1316    0.3494     0.3494 r
  state_r[1] (net)                              4       0.0129              0.0000     0.3494 r
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.1316    0.0001 *   0.3495 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2676     0.6171 f
  n47 (net)                                    15       0.0409              0.0000     0.6171 f
  U109/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6173 f
  U109/Y (sky130_fd_sc_hd__nor2b_1)                               0.1165    0.1953     0.8126 r
  N34 (net)                                     1       0.0035              0.0000     0.8126 r
  U4/A (sky130_fd_sc_hd__and2_1)                                  0.1165    0.0000 *   0.8126 r
  U4/X (sky130_fd_sc_hd__and2_1)                                  0.0591    0.1425     0.9551 r
  n2 (net)                                      1       0.0039              0.0000     0.9551 r
  dac_mask_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0591    0.0000 *   0.9551 r
  data arrival time                                                                    0.9551

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0637    19.9363
  data required time                                                                  19.9363
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9363
  data arrival time                                                                   -0.9551
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9812


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U105/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0002 *   0.6654 r
  U105/Y (sky130_fd_sc_hd__nor2b_1)                               0.0826    0.0902     0.7556 f
  N38 (net)                                     1       0.0029              0.0000     0.7556 f
  U12/A (sky130_fd_sc_hd__and2_1)                                 0.0826    0.0000 *   0.7556 f
  U12/X (sky130_fd_sc_hd__and2_1)                                 0.0325    0.1437     0.8993 f
  n10 (net)                                     1       0.0020              0.0000     0.8993 f
  dac_mask_reg_5_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0325    0.0000 *   0.8993 f
  data arrival time                                                                    0.8993

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1155    19.8845
  data required time                                                                  19.8845
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8845
  data arrival time                                                                   -0.8993
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9852


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0359    0.2831     0.2831 f
  state_r[0] (net)                              1       0.0047              0.0000     0.2831 f
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0359    0.0000 *   0.2831 f
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0732    0.0743     0.3574 r
  n46 (net)                                     5       0.0146              0.0000     0.3574 r
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0732    0.0000 *   0.3574 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2507     0.6081 f
  n47 (net)                                    15       0.0409              0.0000     0.6081 f
  U109/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6082 f
  U109/Y (sky130_fd_sc_hd__nor2b_1)                               0.1165    0.1953     0.8035 r
  N34 (net)                                     1       0.0035              0.0000     0.8035 r
  U4/A (sky130_fd_sc_hd__and2_1)                                  0.1165    0.0000 *   0.8035 r
  U4/X (sky130_fd_sc_hd__and2_1)                                  0.0591    0.1425     0.9461 r
  n2 (net)                                      1       0.0039              0.0000     0.9461 r
  dac_mask_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0591    0.0000 *   0.9461 r
  data arrival time                                                                    0.9461

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0637    19.9363
  data required time                                                                  19.9363
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9363
  data arrival time                                                                   -0.9461
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9902


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.1316    0.3494     0.3494 r
  state_r[1] (net)                              4       0.0129              0.0000     0.3494 r
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.1316    0.0001 *   0.3495 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2676     0.6171 f
  n47 (net)                                    15       0.0409              0.0000     0.6171 f
  U104/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0000 *   0.6171 f
  U104/Y (sky130_fd_sc_hd__nor2b_1)                               0.1210    0.1999     0.8170 r
  N39 (net)                                     1       0.0038              0.0000     0.8170 r
  U14/A (sky130_fd_sc_hd__and2_1)                                 0.1210    0.0000 *   0.8170 r
  U14/X (sky130_fd_sc_hd__and2_1)                                 0.0424    0.1297     0.9467 r
  n12 (net)                                     1       0.0020              0.0000     0.9467 r
  dac_mask_reg_6_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0424    0.0000 *   0.9467 r
  data arrival time                                                                    0.9467

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0598    19.9402
  data required time                                                                  19.9402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9402
  data arrival time                                                                   -0.9467
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9935


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U94/B (sky130_fd_sc_hd__nor2_1)                                 0.4079    0.0001 *   0.6653 r
  U94/Y (sky130_fd_sc_hd__nor2_1)                                 0.0740    0.0689     0.7342 f
  N28 (net)                                     1       0.0023              0.0000     0.7342 f
  U7/A (sky130_fd_sc_hd__and2_1)                                  0.0740    0.0000 *   0.7342 f
  U7/X (sky130_fd_sc_hd__and2_1)                                  0.0424    0.1519     0.8862 f
  n5 (net)                                      1       0.0043              0.0000     0.8862 f
  dac_select_bits_reg_3_/D (sky130_fd_sc_hd__dfxtp_1)             0.0424    0.0000 *   0.8862 f
  data arrival time                                                                    0.8862

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1199    19.8801
  data required time                                                                  19.8801
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8801
  data arrival time                                                                   -0.8862
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9939


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.1316    0.3494     0.3494 r
  state_r[1] (net)                              4       0.0129              0.0000     0.3494 r
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.1316    0.0001 *   0.3495 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2676     0.6171 f
  n47 (net)                                    15       0.0409              0.0000     0.6171 f
  U110/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6173 f
  U110/Y (sky130_fd_sc_hd__nor2b_1)                               0.1096    0.1884     0.8057 r
  N33 (net)                                     1       0.0030              0.0000     0.8057 r
  U22/A (sky130_fd_sc_hd__and2_1)                                 0.1096    0.0000 *   0.8057 r
  U22/X (sky130_fd_sc_hd__and2_1)                                 0.0546    0.1367     0.9424 r
  n20 (net)                                     1       0.0034              0.0000     0.9424 r
  dac_mask_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0546    0.0000 *   0.9424 r
  data arrival time                                                                    0.9424

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0626    19.9374
  data required time                                                                  19.9374
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9374
  data arrival time                                                                   -0.9424
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9950


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0668    0.3118     0.3118 f
  state_r[1] (net)                              4       0.0122              0.0000     0.3118 f
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.0668    0.0001 *   0.3119 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3209     0.6328 r
  n47 (net)                                    15       0.0446              0.0000     0.6328 r
  U109/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6329 r
  U109/Y (sky130_fd_sc_hd__nor2b_1)                               0.0855    0.0947     0.7276 f
  N34 (net)                                     1       0.0034              0.0000     0.7276 f
  U4/A (sky130_fd_sc_hd__and2_1)                                  0.0855    0.0000 *   0.7276 f
  U4/X (sky130_fd_sc_hd__and2_1)                                  0.0411    0.1557     0.8833 f
  n2 (net)                                      1       0.0039              0.0000     0.8833 f
  dac_mask_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0411    0.0000 *   0.8833 f
  data arrival time                                                                    0.8833

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1193    19.8807
  data required time                                                                  19.8807
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8807
  data arrival time                                                                   -0.8833
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9973


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.1316    0.3494     0.3494 r
  state_r[1] (net)                              4       0.0129              0.0000     0.3494 r
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.1316    0.0001 *   0.3495 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2676     0.6171 f
  n47 (net)                                    15       0.0409              0.0000     0.6171 f
  U106/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6173 f
  U106/Y (sky130_fd_sc_hd__nor2b_1)                               0.0998    0.1778     0.7951 r
  N37 (net)                                     1       0.0023              0.0000     0.7951 r
  U10/A (sky130_fd_sc_hd__and2_1)                                 0.0998    0.0000 *   0.7951 r
  U10/X (sky130_fd_sc_hd__and2_1)                                 0.0637    0.1405     0.9356 r
  n8 (net)                                      1       0.0045              0.0000     0.9356 r
  dac_mask_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0637    0.0000 *   0.9357 r
  data arrival time                                                                    0.9357

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0648    19.9352
  data required time                                                                  19.9352
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9352
  data arrival time                                                                   -0.9357
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         18.9996


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U107/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0003 *   0.6655 r
  U107/Y (sky130_fd_sc_hd__nor2b_1)                               0.0737    0.0778     0.7433 f
  N36 (net)                                     1       0.0018              0.0000     0.7433 f
  U8/A (sky130_fd_sc_hd__and2_1)                                  0.0737    0.0000 *   0.7433 f
  U8/X (sky130_fd_sc_hd__and2_1)                                  0.0325    0.1397     0.8831 f
  n6 (net)                                      1       0.0020              0.0000     0.8831 f
  dac_mask_reg_3_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0325    0.0000 *   0.8831 f
  data arrival time                                                                    0.8831

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1155    19.8845
  data required time                                                                  19.8845
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8845
  data arrival time                                                                   -0.8831
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0014


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0359    0.2831     0.2831 f
  state_r[0] (net)                              1       0.0047              0.0000     0.2831 f
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0359    0.0000 *   0.2831 f
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0732    0.0743     0.3574 r
  n46 (net)                                     5       0.0146              0.0000     0.3574 r
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0732    0.0000 *   0.3574 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2507     0.6081 f
  n47 (net)                                    15       0.0409              0.0000     0.6081 f
  U104/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0000 *   0.6081 f
  U104/Y (sky130_fd_sc_hd__nor2b_1)                               0.1210    0.1999     0.8080 r
  N39 (net)                                     1       0.0038              0.0000     0.8080 r
  U14/A (sky130_fd_sc_hd__and2_1)                                 0.1210    0.0000 *   0.8080 r
  U14/X (sky130_fd_sc_hd__and2_1)                                 0.0424    0.1297     0.9377 r
  n12 (net)                                     1       0.0020              0.0000     0.9377 r
  dac_mask_reg_6_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0424    0.0000 *   0.9377 r
  data arrival time                                                                    0.9377

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0598    19.9402
  data required time                                                                  19.9402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9402
  data arrival time                                                                   -0.9377
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0025


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.1316    0.3494     0.3494 r
  state_r[1] (net)                              4       0.0129              0.0000     0.3494 r
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.1316    0.0001 *   0.3495 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2676     0.6171 f
  n47 (net)                                    15       0.0409              0.0000     0.6171 f
  U108/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6172 f
  U108/Y (sky130_fd_sc_hd__nor2b_1)                               0.1095    0.1883     0.8055 r
  N35 (net)                                     1       0.0030              0.0000     0.8055 r
  U6/A (sky130_fd_sc_hd__and2_1)                                  0.1095    0.0000 *   0.8055 r
  U6/X (sky130_fd_sc_hd__and2_1)                                  0.0469    0.1298     0.9353 r
  n4 (net)                                      1       0.0025              0.0000     0.9353 r
  dac_mask_reg_2_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0469    0.0000 *   0.9353 r
  data arrival time                                                                    0.9353

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0608    19.9392
  data required time                                                                  19.9392
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9392
  data arrival time                                                                   -0.9353
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0039


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0359    0.2831     0.2831 f
  state_r[0] (net)                              1       0.0047              0.0000     0.2831 f
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0359    0.0000 *   0.2831 f
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0732    0.0743     0.3574 r
  n46 (net)                                     5       0.0146              0.0000     0.3574 r
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0732    0.0000 *   0.3574 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2507     0.6081 f
  n47 (net)                                    15       0.0409              0.0000     0.6081 f
  U110/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6082 f
  U110/Y (sky130_fd_sc_hd__nor2b_1)                               0.1096    0.1884     0.7966 r
  N33 (net)                                     1       0.0030              0.0000     0.7966 r
  U22/A (sky130_fd_sc_hd__and2_1)                                 0.1096    0.0000 *   0.7966 r
  U22/X (sky130_fd_sc_hd__and2_1)                                 0.0546    0.1367     0.9333 r
  n20 (net)                                     1       0.0034              0.0000     0.9333 r
  dac_mask_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0546    0.0000 *   0.9333 r
  data arrival time                                                                    0.9333

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0626    19.9374
  data required time                                                                  19.9374
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9374
  data arrival time                                                                   -0.9333
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0040


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U96/B (sky130_fd_sc_hd__nor2_1)                                 0.4079    0.0001 *   0.6653 r
  U96/Y (sky130_fd_sc_hd__nor2_1)                                 0.0718    0.0649     0.7302 f
  N30 (net)                                     1       0.0020              0.0000     0.7302 f
  U11/A (sky130_fd_sc_hd__and2_1)                                 0.0718    0.0000 *   0.7302 f
  U11/X (sky130_fd_sc_hd__and2_1)                                 0.0387    0.1469     0.8771 f
  n9 (net)                                      1       0.0034              0.0000     0.8771 f
  dac_select_bits_reg_5_/D (sky130_fd_sc_hd__dfxtp_1)             0.0387    0.0000 *   0.8771 f
  data arrival time                                                                    0.8771

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1183    19.8817
  data required time                                                                  19.8817
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8817
  data arrival time                                                                   -0.8771
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0046


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U91/B (sky130_fd_sc_hd__nor2_1)                                 0.4079    0.0001 *   0.6654 r
  U91/Y (sky130_fd_sc_hd__nor2_1)                                 0.0725    0.0661     0.7315 f
  N25 (net)                                     1       0.0021              0.0000     0.7315 f
  U16/A (sky130_fd_sc_hd__and2_1)                                 0.0725    0.0000 *   0.7315 f
  U16/X (sky130_fd_sc_hd__and2_1)                                 0.0371    0.1452     0.8767 f
  n14 (net)                                     1       0.0030              0.0000     0.8767 f
  dac_select_bits_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)             0.0371    0.0000 *   0.8767 f
  data arrival time                                                                    0.8767

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1176    19.8824
  data required time                                                                  19.8824
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8824
  data arrival time                                                                   -0.8767
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0057


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0668    0.3118     0.3118 f
  state_r[1] (net)                              4       0.0122              0.0000     0.3118 f
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.0668    0.0001 *   0.3119 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3209     0.6328 r
  n47 (net)                                    15       0.0446              0.0000     0.6328 r
  U110/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6329 r
  U110/Y (sky130_fd_sc_hd__nor2b_1)                               0.0828    0.0905     0.7234 f
  N33 (net)                                     1       0.0029              0.0000     0.7234 f
  U22/A (sky130_fd_sc_hd__and2_1)                                 0.0828    0.0000 *   0.7234 f
  U22/X (sky130_fd_sc_hd__and2_1)                                 0.0390    0.1522     0.8756 f
  n20 (net)                                     1       0.0034              0.0000     0.8756 f
  dac_mask_reg_0_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0390    0.0000 *   0.8756 f
  data arrival time                                                                    0.8756

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1184    19.8816
  data required time                                                                  19.8816
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8816
  data arrival time                                                                   -0.8756
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0060


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0668    0.3118     0.3118 f
  state_r[1] (net)                              4       0.0122              0.0000     0.3118 f
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.0668    0.0001 *   0.3119 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3209     0.6328 r
  n47 (net)                                    15       0.0446              0.0000     0.6328 r
  U104/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0000 *   0.6328 r
  U104/Y (sky130_fd_sc_hd__nor2b_1)                               0.0873    0.0974     0.7302 f
  N39 (net)                                     1       0.0037              0.0000     0.7302 f
  U14/A (sky130_fd_sc_hd__and2_1)                                 0.0873    0.0000 *   0.7303 f
  U14/X (sky130_fd_sc_hd__and2_1)                                 0.0326    0.1460     0.8763 f
  n12 (net)                                     1       0.0020              0.0000     0.8763 f
  dac_mask_reg_6_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0326    0.0000 *   0.8763 f
  data arrival time                                                                    0.8763

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_6_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1156    19.8844
  data required time                                                                  19.8844
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8844
  data arrival time                                                                   -0.8763
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0081


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0668    0.3118     0.3118 f
  state_r[1] (net)                              4       0.0122              0.0000     0.3118 f
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.0668    0.0001 *   0.3119 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3209     0.6328 r
  n47 (net)                                    15       0.0446              0.0000     0.6328 r
  U106/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6329 r
  U106/Y (sky130_fd_sc_hd__nor2b_1)                               0.0780    0.0838     0.7167 f
  N37 (net)                                     1       0.0023              0.0000     0.7167 f
  U10/A (sky130_fd_sc_hd__and2_1)                                 0.0780    0.0000 *   0.7167 f
  U10/X (sky130_fd_sc_hd__and2_1)                                 0.0433    0.1547     0.8714 f
  n8 (net)                                      1       0.0045              0.0000     0.8714 f
  dac_mask_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0433    0.0000 *   0.8715 f
  data arrival time                                                                    0.8715

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1203    19.8797
  data required time                                                                  19.8797
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8797
  data arrival time                                                                   -0.8715
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0082


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0359    0.2831     0.2831 f
  state_r[0] (net)                              1       0.0047              0.0000     0.2831 f
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0359    0.0000 *   0.2831 f
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0732    0.0743     0.3574 r
  n46 (net)                                     5       0.0146              0.0000     0.3574 r
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0732    0.0000 *   0.3574 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2507     0.6081 f
  n47 (net)                                    15       0.0409              0.0000     0.6081 f
  U106/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6082 f
  U106/Y (sky130_fd_sc_hd__nor2b_1)                               0.0998    0.1778     0.7860 r
  N37 (net)                                     1       0.0023              0.0000     0.7860 r
  U10/A (sky130_fd_sc_hd__and2_1)                                 0.0998    0.0000 *   0.7860 r
  U10/X (sky130_fd_sc_hd__and2_1)                                 0.0637    0.1405     0.9266 r
  n8 (net)                                      1       0.0045              0.0000     0.9266 r
  dac_mask_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0637    0.0000 *   0.9266 r
  data arrival time                                                                    0.9266

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0648    19.9352
  data required time                                                                  19.9352
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9352
  data arrival time                                                                   -0.9266
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0086


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.1316    0.3494     0.3494 r
  state_r[1] (net)                              4       0.0129              0.0000     0.3494 r
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.1316    0.0001 *   0.3495 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2676     0.6171 f
  n47 (net)                                    15       0.0409              0.0000     0.6171 f
  U105/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0002 *   0.6173 f
  U105/Y (sky130_fd_sc_hd__nor2b_1)                               0.1091    0.1879     0.8052 r
  N38 (net)                                     1       0.0030              0.0000     0.8052 r
  U12/A (sky130_fd_sc_hd__and2_1)                                 0.1091    0.0000 *   0.8052 r
  U12/X (sky130_fd_sc_hd__and2_1)                                 0.0421    0.1254     0.9306 r
  n10 (net)                                     1       0.0020              0.0000     0.9306 r
  dac_mask_reg_5_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0421    0.0000 *   0.9307 r
  data arrival time                                                                    0.9307

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_5_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0597    19.9403
  data required time                                                                  19.9403
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9403
  data arrival time                                                                   -0.9307
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0096


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U95/B (sky130_fd_sc_hd__nor2_1)                                 0.4079    0.0001 *   0.6653 r
  U95/Y (sky130_fd_sc_hd__nor2_1)                                 0.0690    0.0600     0.7253 f
  N29 (net)                                     1       0.0016              0.0000     0.7253 f
  U9/A (sky130_fd_sc_hd__and2_1)                                  0.0690    0.0000 *   0.7253 f
  U9/X (sky130_fd_sc_hd__and2_1)                                  0.0393    0.1464     0.8717 f
  n7 (net)                                      1       0.0035              0.0000     0.8717 f
  dac_select_bits_reg_4_/D (sky130_fd_sc_hd__dfxtp_1)             0.0393    0.0000 *   0.8717 f
  data arrival time                                                                    0.8717

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_4_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1186    19.8814
  data required time                                                                  19.8814
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8814
  data arrival time                                                                   -0.8717
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0097


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U98/B (sky130_fd_sc_hd__nor2_1)                                 0.4079    0.0001 *   0.6653 r
  U98/Y (sky130_fd_sc_hd__nor2_1)                                 0.0696    0.0611     0.7265 f
  N32 (net)                                     1       0.0017              0.0000     0.7265 f
  U15/A (sky130_fd_sc_hd__and2_1)                                 0.0696    0.0000 *   0.7265 f
  U15/X (sky130_fd_sc_hd__and2_1)                                 0.0368    0.1434     0.8699 f
  n13 (net)                                     1       0.0029              0.0000     0.8699 f
  dac_select_bits_reg_7_/D (sky130_fd_sc_hd__dfxtp_1)             0.0368    0.0000 *   0.8699 f
  data arrival time                                                                    0.8699

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_7_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1174    19.8826
  data required time                                                                  19.8826
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8826
  data arrival time                                                                   -0.8699
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0126


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0359    0.2831     0.2831 f
  state_r[0] (net)                              1       0.0047              0.0000     0.2831 f
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0359    0.0000 *   0.2831 f
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0732    0.0743     0.3574 r
  n46 (net)                                     5       0.0146              0.0000     0.3574 r
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0732    0.0000 *   0.3574 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2507     0.6081 f
  n47 (net)                                    15       0.0409              0.0000     0.6081 f
  U108/A (sky130_fd_sc_hd__nor2b_1)                               0.2876    0.0001 *   0.6081 f
  U108/Y (sky130_fd_sc_hd__nor2b_1)                               0.1095    0.1883     0.7964 r
  N35 (net)                                     1       0.0030              0.0000     0.7964 r
  U6/A (sky130_fd_sc_hd__and2_1)                                  0.1095    0.0000 *   0.7964 r
  U6/X (sky130_fd_sc_hd__and2_1)                                  0.0469    0.1298     0.9262 r
  n4 (net)                                      1       0.0025              0.0000     0.9262 r
  dac_mask_reg_2_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0469    0.0000 *   0.9262 r
  data arrival time                                                                    0.9262

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.0608    19.9392
  data required time                                                                  19.9392
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9392
  data arrival time                                                                   -0.9262
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0129


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_mask_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0668    0.3118     0.3118 f
  state_r[1] (net)                              4       0.0122              0.0000     0.3118 f
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.0668    0.0001 *   0.3119 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3209     0.6328 r
  n47 (net)                                    15       0.0446              0.0000     0.6328 r
  U108/A (sky130_fd_sc_hd__nor2b_1)                               0.4079    0.0001 *   0.6329 r
  U108/Y (sky130_fd_sc_hd__nor2b_1)                               0.0827    0.0904     0.7233 f
  N35 (net)                                     1       0.0029              0.0000     0.7233 f
  U6/A (sky130_fd_sc_hd__and2_1)                                  0.0827    0.0000 *   0.7233 f
  U6/X (sky130_fd_sc_hd__and2_1)                                  0.0350    0.1470     0.8703 f
  n4 (net)                                      1       0.0025              0.0000     0.8703 f
  dac_mask_reg_2_/D (sky130_fd_sc_hd__dfxtp_1)                    0.0350    0.0000 *   0.8703 f
  data arrival time                                                                    0.8703

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_mask_reg_2_/CLK (sky130_fd_sc_hd__dfxtp_1)                            0.0000    20.0000 r
  library setup time                                                       -0.1166    19.8834
  data required time                                                                  19.8834
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8834
  data arrival time                                                                   -0.8703
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0131


  Startpoint: state_r_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_0_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_0_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.0621    0.2987     0.2987 r
  state_r[0] (net)                              1       0.0051              0.0000     0.2987 r
  U83/A (sky130_fd_sc_hd__inv_2)                                  0.0621    0.0000 *   0.2987 r
  U83/Y (sky130_fd_sc_hd__inv_2)                                  0.0371    0.0525     0.3512 f
  n46 (net)                                     5       0.0136              0.0000     0.3512 f
  U90/B (sky130_fd_sc_hd__nand2_1)                                0.0371    0.0000 *   0.3512 f
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.4079    0.3140     0.6652 r
  n47 (net)                                    15       0.0446              0.0000     0.6652 r
  U92/B (sky130_fd_sc_hd__nor2_1)                                 0.4079    0.0002 *   0.6655 r
  U92/Y (sky130_fd_sc_hd__nor2_1)                                 0.0700    0.0618     0.7273 f
  N26 (net)                                     1       0.0018              0.0000     0.7273 f
  U3/A (sky130_fd_sc_hd__and2_1)                                  0.0700    0.0000 *   0.7273 f
  U3/X (sky130_fd_sc_hd__and2_1)                                  0.0343    0.1405     0.8678 f
  n1 (net)                                      1       0.0024              0.0000     0.8678 f
  dac_select_bits_reg_1_/D (sky130_fd_sc_hd__dfxtp_1)             0.0343    0.0000 *   0.8678 f
  data arrival time                                                                    0.8678

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.1164    19.8836
  data required time                                                                  19.8836
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.8836
  data arrival time                                                                   -0.8678
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0159


  Startpoint: state_r_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: dac_select_bits_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_r_reg_1_/CLK (sky130_fd_sc_hd__dfxtp_1)                   0.0000    0.0000     0.0000 r
  state_r_reg_1_/Q (sky130_fd_sc_hd__dfxtp_1)                     0.1316    0.3494     0.3494 r
  state_r[1] (net)                              4       0.0129              0.0000     0.3494 r
  U90/A (sky130_fd_sc_hd__nand2_1)                                0.1316    0.0001 *   0.3495 r
  U90/Y (sky130_fd_sc_hd__nand2_1)                                0.2876    0.2676     0.6171 f
  n47 (net)                                    15       0.0409              0.0000     0.6171 f
  U94/B (sky130_fd_sc_hd__nor2_1)                                 0.2876    0.0001 *   0.6172 f
  U94/Y (sky130_fd_sc_hd__nor2_1)                                 0.1101    0.1587     0.7759 r
  N28 (net)                                     1       0.0023              0.0000     0.7759 r
  U7/A (sky130_fd_sc_hd__and2_1)                                  0.1101    0.0000 *   0.7759 r
  U7/X (sky130_fd_sc_hd__and2_1)                                  0.0619    0.1426     0.9184 r
  n5 (net)                                      1       0.0043              0.0000     0.9184 r
  dac_select_bits_reg_3_/D (sky130_fd_sc_hd__dfxtp_1)             0.0619    0.0000 *   0.9185 r
  data arrival time                                                                    0.9185

  clock ideal_clock (rise edge)                                            20.0000    20.0000
  clock network delay (ideal)                                               0.0000    20.0000
  dac_select_bits_reg_3_/CLK (sky130_fd_sc_hd__dfxtp_1)                     0.0000    20.0000 r
  library setup time                                                       -0.0643    19.9357
  data required time                                                                  19.9357
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  19.9357
  data arrival time                                                                   -0.9185
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                         19.0172


1
