{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737309561244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737309561245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 14:59:21 2025 " "Processing started: Sun Jan 19 14:59:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737309561245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309561245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off banco_de_pruebas_completo -c banco_de_pruebas_completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off banco_de_pruebas_completo -c banco_de_pruebas_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309561246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737309562637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737309562639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_CIC-rtl " "Found design unit 1: sram_CIC-rtl" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583831 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_CIC " "Found entity 1: sram_CIC" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behav " "Found design unit 1: sram-behav" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583836 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba_1-arch " "Found design unit 1: prueba_1-arch" {  } { { "prueba_1.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/prueba_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583841 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba_1 " "Found entity 1: prueba_1" {  } { { "prueba_1.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/prueba_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_sram_cic_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_sram_cic_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_sram_CIC_UART-rtl " "Found design unit 1: Controlador_sram_CIC_UART-rtl" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_sram_CIC_UART " "Found entity 1: Controlador_sram_CIC_UART" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583846 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "access_UART.vhd " "Can't analyze file -- file access_UART.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1737309583857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583874 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(11) " "Verilog HDL information at ram.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/ram.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737309583879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "Programador_controlador_block.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583893 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583897 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_control-arch " "Found design unit 1: decod_control-arch" {  } { { "decod_control.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/decod_control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583902 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_control " "Found entity 1: decod_control" {  } { { "decod_control.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/decod_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador_mod_tes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador_mod_tes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinador_mod_tes-rtl " "Found design unit 1: coordinador_mod_tes-rtl" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/coordinador_mod_tes.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583907 ""} { "Info" "ISGN_ENTITY_NAME" "1 coordinador_mod_tes " "Found entity 1: coordinador_mod_tes" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/coordinador_mod_tes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583913 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "catura_pixeles_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file catura_pixeles_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles_2-arch " "Found design unit 1: captura_pixeles_2-arch" {  } { { "catura_pixeles_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/catura_pixeles_2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583919 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles_2 " "Found entity 1: captura_pixeles_2" {  } { { "catura_pixeles_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/catura_pixeles_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algo_3_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file algo_3_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 algo_3_final-rtl " "Found design unit 1: algo_3_final-rtl" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/algo_3_final.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583929 ""} { "Info" "ISGN_ENTITY_NAME" "1 algo_3_final " "Found entity 1: algo_3_final" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/algo_3_final.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file access_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 access_ram-rtl " "Found design unit 1: access_ram-rtl" {  } { { "access_ram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/access_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583935 ""} { "Info" "ISGN_ENTITY_NAME" "1 access_ram " "Found entity 1: access_ram" {  } { { "access_ram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/access_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583935 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_sin_testigo_a_pc.bdf " "Can't analyze file -- file test_sin_testigo_a_pc.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1737309583947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testigo_error.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testigo_error.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testigo_error-arch " "Found design unit 1: testigo_error-arch" {  } { { "testigo_error.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/testigo_error.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583951 ""} { "Info" "ISGN_ENTITY_NAME" "1 testigo_error " "Found entity 1: testigo_error" {  } { { "testigo_error.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/testigo_error.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_pruebas_simplificado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file banco_de_pruebas_simplificado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 banco_de_pruebas_simplificado " "Found entity 1: banco_de_pruebas_simplificado" {  } { { "banco_de_pruebas_simplificado.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/banco_de_pruebas_simplificado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "captura_pixeles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file captura_pixeles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles-arch " "Found design unit 1: captura_pixeles-arch" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/captura_pixeles.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583961 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles " "Found entity 1: captura_pixeles" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/captura_pixeles.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte_ciaa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parte_ciaa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Parte_CIAA " "Found entity 1: Parte_CIAA" {  } { { "Parte_CIAA.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_CIAA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte_de2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parte_de2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Parte_DE2 " "Found entity 1: Parte_DE2" {  } { { "Parte_DE2.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737309583969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309583969 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(42) " "Verilog HDL Parameter Declaration warning at uart_tx.v(42): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/uart_tx.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1737309583978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parte_DE2 " "Elaborating entity \"Parte_DE2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737309584170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst12 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst12\"" {  } { { "Parte_DE2.bdf" "inst12" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { { -144 40 352 -32 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737309584222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(137) " "Verilog HDL assignment warning at uart_tx.v(137): truncated value with size 10 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/uart_tx.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737309584228 "|banco_de_pruebas_simplificado|uart_tx:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(139) " "Verilog HDL assignment warning at uart_tx.v(139): truncated value with size 10 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/uart_tx.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737309584228 "|banco_de_pruebas_simplificado|uart_tx:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_sram_CIC_UART Controlador_sram_CIC_UART:inst16 " "Elaborating entity \"Controlador_sram_CIC_UART\" for hierarchy \"Controlador_sram_CIC_UART:inst16\"" {  } { { "Parte_DE2.bdf" "inst16" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { { -448 -304 -40 -208 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737309584230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prueba_1 prueba_1:inst15 " "Elaborating entity \"prueba_1\" for hierarchy \"prueba_1:inst15\"" {  } { { "Parte_DE2.bdf" "inst15" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { { -328 -1184 -992 -248 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737309584236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_CIC sram_CIC:inst4 " "Elaborating entity \"sram_CIC\" for hierarchy \"sram_CIC:inst4\"" {  } { { "Parte_DE2.bdf" "inst4" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { { -352 -584 -392 -208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737309584240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles_2 captura_pixeles_2:inst3 " "Elaborating entity \"captura_pixeles_2\" for hierarchy \"captura_pixeles_2:inst3\"" {  } { { "Parte_DE2.bdf" "inst3" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { { -272 -848 -624 -128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737309584318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst18 " "Elaborating entity \"sram\" for hierarchy \"sram:inst18\"" {  } { { "Parte_DE2.bdf" "inst18" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { { -432 120 384 -256 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737309584322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_RAM_STATE sram.vhd(35) " "Verilog HDL or VHDL warning at sram.vhd(35): object \"S_RAM_STATE\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737309584327 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_READ sram.vhd(38) " "Verilog HDL or VHDL warning at sram.vhd(38): object \"S_READ\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737309584327 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_N sram.vhd(45) " "VHDL Process Statement warning at sram.vhd(45): signal \"RESET_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737309584327 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N sram.vhd(43) " "VHDL Process Statement warning at sram.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737309584327 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N sram.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at sram.vhd(43)" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309584327 "|banco_de_pruebas_simplificado|sram:inst18"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[10\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[10\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[9\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[9\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[8\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[8\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[7\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[7\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[6\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[6\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[5\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[5\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[4\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[4\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[3\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[3\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[2\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[2\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[1\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[1\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[0\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[0\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|reset_o " "Converted tri-state buffer \"sram_CIC:inst4\|reset_o\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|r_w_O " "Converted tri-state buffer \"sram_CIC:inst4\|r_w_O\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[11\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[11\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[12\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[12\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[13\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[13\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[14\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[14\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|data_o\[15\] " "Converted tri-state buffer \"sram_CIC:inst4\|data_o\[15\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[0\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[0\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[1\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[1\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[2\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[2\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[3\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[3\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[4\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[4\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[5\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[5\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[6\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[6\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[7\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[7\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[8\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[8\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[9\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[9\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[10\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[10\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[11\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[11\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[12\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[12\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[13\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[13\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[14\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[14\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[15\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[15\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[16\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[16\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[17\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[17\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[18\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[18\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_CIC:inst4\|add\[19\] " "Converted tri-state buffer \"sram_CIC:inst4\|add\[19\]\" feeding internal logic into a wire" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[10\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[10\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[9\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[9\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[8\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[8\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[7\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[7\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[6\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[6\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[5\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[5\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[4\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[4\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[3\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[3\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[2\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[2\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[1\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[1\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[0\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[0\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[11\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[11\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[12\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[12\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[13\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[13\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[14\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[14\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Controlador_sram_CIC_UART:inst16\|data\[15\] " "Converted tri-state buffer \"Controlador_sram_CIC_UART:inst16\|data\[15\]\" feeding internal logic into a wire" {  } { { "Controlador_sram_CIC_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Controlador_sram_CIC_UART.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737309584766 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1737309584766 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 22 -1 0 } } { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram.vhd" 23 -1 0 } } { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737309585428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737309585428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "Parte_DE2.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/Parte_DE2.bdf" { { -360 512 688 -344 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737309585573 "|Parte_DE2|sram_ce_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737309585573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737309585717 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sram_CIC:inst4\|pix_cnt_int\[0\] High " "Register sram_CIC:inst4\|pix_cnt_int\[0\] will power up to High" {  } { { "sram_CIC.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/sram_CIC.vhd" 56 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737309585914 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1737309585914 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737309586390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/output_files/banco_de_pruebas_completo.map.smsg " "Generated suppressed messages file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Banco de pruebas completo/output_files/banco_de_pruebas_completo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309586557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737309586854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737309586854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737309587069 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737309587069 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737309587069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737309587069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737309587069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737309587119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 14:59:47 2025 " "Processing ended: Sun Jan 19 14:59:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737309587119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737309587119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737309587119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737309587119 ""}
