#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dab4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d82a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1daca10 .functor NOT 1, L_0x1dd54a0, C4<0>, C4<0>, C4<0>;
L_0x1dd4d60 .functor XOR 25, L_0x1dd5160, L_0x1dd5200, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd5390 .functor XOR 25, L_0x1dd4d60, L_0x1dd52f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1dd0a70_0 .net *"_ivl_10", 24 0, L_0x1dd52f0;  1 drivers
v0x1dd0b70_0 .net *"_ivl_12", 24 0, L_0x1dd5390;  1 drivers
v0x1dd0c50_0 .net *"_ivl_2", 24 0, L_0x1dd50c0;  1 drivers
v0x1dd0d10_0 .net *"_ivl_4", 24 0, L_0x1dd5160;  1 drivers
v0x1dd0df0_0 .net *"_ivl_6", 24 0, L_0x1dd5200;  1 drivers
v0x1dd0f20_0 .net *"_ivl_8", 24 0, L_0x1dd4d60;  1 drivers
v0x1dd1000_0 .net "a", 0 0, v0x1dcdfa0_0;  1 drivers
v0x1dd10a0_0 .net "b", 0 0, v0x1dce060_0;  1 drivers
v0x1dd1140_0 .net "c", 0 0, v0x1dce100_0;  1 drivers
v0x1dd11e0_0 .var "clk", 0 0;
v0x1dd1280_0 .net "d", 0 0, v0x1dce240_0;  1 drivers
v0x1dd1320_0 .net "e", 0 0, v0x1dce330_0;  1 drivers
v0x1dd13c0_0 .net "out_dut", 24 0, L_0x1dd4ee0;  1 drivers
v0x1dd1460_0 .net "out_ref", 24 0, L_0x1dad2d0;  1 drivers
v0x1dd1500_0 .var/2u "stats1", 159 0;
v0x1dd15c0_0 .var/2u "strobe", 0 0;
v0x1dd1680_0 .net "tb_match", 0 0, L_0x1dd54a0;  1 drivers
v0x1dd1740_0 .net "tb_mismatch", 0 0, L_0x1daca10;  1 drivers
L_0x1dd50c0 .concat [ 25 0 0 0], L_0x1dad2d0;
L_0x1dd5160 .concat [ 25 0 0 0], L_0x1dad2d0;
L_0x1dd5200 .concat [ 25 0 0 0], L_0x1dd4ee0;
L_0x1dd52f0 .concat [ 25 0 0 0], L_0x1dad2d0;
L_0x1dd54a0 .cmp/eeq 25, L_0x1dd50c0, L_0x1dd5390;
S_0x1d82770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1d82a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1d9f2e0 .functor NOT 25, L_0x1dd2280, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dad2d0 .functor XOR 25, L_0x1d9f2e0, L_0x1dd23d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1dacc80_0 .net *"_ivl_0", 4 0, L_0x1dd1820;  1 drivers
v0x1dacd20_0 .net *"_ivl_10", 24 0, L_0x1dd2280;  1 drivers
v0x1dcd230_0 .net *"_ivl_12", 24 0, L_0x1d9f2e0;  1 drivers
v0x1dcd2f0_0 .net *"_ivl_14", 24 0, L_0x1dd23d0;  1 drivers
v0x1dcd3d0_0 .net *"_ivl_2", 4 0, L_0x1dd19d0;  1 drivers
v0x1dcd500_0 .net *"_ivl_4", 4 0, L_0x1dd1bf0;  1 drivers
v0x1dcd5e0_0 .net *"_ivl_6", 4 0, L_0x1dd1e10;  1 drivers
v0x1dcd6c0_0 .net *"_ivl_8", 4 0, L_0x1dd2060;  1 drivers
v0x1dcd7a0_0 .net "a", 0 0, v0x1dcdfa0_0;  alias, 1 drivers
v0x1dcd860_0 .net "b", 0 0, v0x1dce060_0;  alias, 1 drivers
v0x1dcd920_0 .net "c", 0 0, v0x1dce100_0;  alias, 1 drivers
v0x1dcd9e0_0 .net "d", 0 0, v0x1dce240_0;  alias, 1 drivers
v0x1dcdaa0_0 .net "e", 0 0, v0x1dce330_0;  alias, 1 drivers
v0x1dcdb60_0 .net "out", 24 0, L_0x1dad2d0;  alias, 1 drivers
LS_0x1dd1820_0_0 .concat [ 1 1 1 1], v0x1dcdfa0_0, v0x1dcdfa0_0, v0x1dcdfa0_0, v0x1dcdfa0_0;
LS_0x1dd1820_0_4 .concat [ 1 0 0 0], v0x1dcdfa0_0;
L_0x1dd1820 .concat [ 4 1 0 0], LS_0x1dd1820_0_0, LS_0x1dd1820_0_4;
LS_0x1dd19d0_0_0 .concat [ 1 1 1 1], v0x1dce060_0, v0x1dce060_0, v0x1dce060_0, v0x1dce060_0;
LS_0x1dd19d0_0_4 .concat [ 1 0 0 0], v0x1dce060_0;
L_0x1dd19d0 .concat [ 4 1 0 0], LS_0x1dd19d0_0_0, LS_0x1dd19d0_0_4;
LS_0x1dd1bf0_0_0 .concat [ 1 1 1 1], v0x1dce100_0, v0x1dce100_0, v0x1dce100_0, v0x1dce100_0;
LS_0x1dd1bf0_0_4 .concat [ 1 0 0 0], v0x1dce100_0;
L_0x1dd1bf0 .concat [ 4 1 0 0], LS_0x1dd1bf0_0_0, LS_0x1dd1bf0_0_4;
LS_0x1dd1e10_0_0 .concat [ 1 1 1 1], v0x1dce240_0, v0x1dce240_0, v0x1dce240_0, v0x1dce240_0;
LS_0x1dd1e10_0_4 .concat [ 1 0 0 0], v0x1dce240_0;
L_0x1dd1e10 .concat [ 4 1 0 0], LS_0x1dd1e10_0_0, LS_0x1dd1e10_0_4;
LS_0x1dd2060_0_0 .concat [ 1 1 1 1], v0x1dce330_0, v0x1dce330_0, v0x1dce330_0, v0x1dce330_0;
LS_0x1dd2060_0_4 .concat [ 1 0 0 0], v0x1dce330_0;
L_0x1dd2060 .concat [ 4 1 0 0], LS_0x1dd2060_0_0, LS_0x1dd2060_0_4;
LS_0x1dd2280_0_0 .concat [ 5 5 5 5], L_0x1dd2060, L_0x1dd1e10, L_0x1dd1bf0, L_0x1dd19d0;
LS_0x1dd2280_0_4 .concat [ 5 0 0 0], L_0x1dd1820;
L_0x1dd2280 .concat [ 20 5 0 0], LS_0x1dd2280_0_0, LS_0x1dd2280_0_4;
LS_0x1dd23d0_0_0 .concat [ 1 1 1 1], v0x1dce330_0, v0x1dce240_0, v0x1dce100_0, v0x1dce060_0;
LS_0x1dd23d0_0_4 .concat [ 1 1 1 1], v0x1dcdfa0_0, v0x1dce330_0, v0x1dce240_0, v0x1dce100_0;
LS_0x1dd23d0_0_8 .concat [ 1 1 1 1], v0x1dce060_0, v0x1dcdfa0_0, v0x1dce330_0, v0x1dce240_0;
LS_0x1dd23d0_0_12 .concat [ 1 1 1 1], v0x1dce100_0, v0x1dce060_0, v0x1dcdfa0_0, v0x1dce330_0;
LS_0x1dd23d0_0_16 .concat [ 1 1 1 1], v0x1dce240_0, v0x1dce100_0, v0x1dce060_0, v0x1dcdfa0_0;
LS_0x1dd23d0_0_20 .concat [ 1 1 1 1], v0x1dce330_0, v0x1dce240_0, v0x1dce100_0, v0x1dce060_0;
LS_0x1dd23d0_0_24 .concat [ 1 0 0 0], v0x1dcdfa0_0;
LS_0x1dd23d0_1_0 .concat [ 4 4 4 4], LS_0x1dd23d0_0_0, LS_0x1dd23d0_0_4, LS_0x1dd23d0_0_8, LS_0x1dd23d0_0_12;
LS_0x1dd23d0_1_4 .concat [ 4 4 1 0], LS_0x1dd23d0_0_16, LS_0x1dd23d0_0_20, LS_0x1dd23d0_0_24;
L_0x1dd23d0 .concat [ 16 9 0 0], LS_0x1dd23d0_1_0, LS_0x1dd23d0_1_4;
S_0x1dcdd00 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1d82a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1dcdfa0_0 .var "a", 0 0;
v0x1dce060_0 .var "b", 0 0;
v0x1dce100_0 .var "c", 0 0;
v0x1dce1a0_0 .net "clk", 0 0, v0x1dd11e0_0;  1 drivers
v0x1dce240_0 .var "d", 0 0;
v0x1dce330_0 .var "e", 0 0;
E_0x1d9b750/0 .event negedge, v0x1dce1a0_0;
E_0x1d9b750/1 .event posedge, v0x1dce1a0_0;
E_0x1d9b750 .event/or E_0x1d9b750/0, E_0x1d9b750/1;
S_0x1dce3f0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1d82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1dd3660 .functor NOT 25, L_0x1dd34f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd3890 .functor NOT 25, L_0x1dd36d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd3b10 .functor NOT 25, L_0x1dd3900, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd3d00 .functor NOT 25, L_0x1dd3b80, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd3fc0 .functor NOT 25, L_0x1dd3da0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd41f0 .functor XOR 25, L_0x1dd3660, L_0x1dd3890, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd46a0 .functor XOR 25, L_0x1dd41f0, L_0x1dd3b10, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd47b0 .functor XOR 25, L_0x1dd46a0, L_0x1dd3d00, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd4910 .functor XOR 25, L_0x1dd47b0, L_0x1dd3fc0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd4a20 .functor XOR 25, L_0x1dd4910, L_0x1dd4030, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd4b90 .functor XOR 25, L_0x1dd4a20, L_0x1dd4110, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd4c50 .functor XOR 25, L_0x1dd4b90, L_0x1dd4260, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd4dd0 .functor XOR 25, L_0x1dd4c50, L_0x1dd4340, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1dd4ee0 .functor XOR 25, L_0x1dd4dd0, L_0x1dd44d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1dce6d0_0 .net *"_ivl_10", 24 0, L_0x1dd34f0;  1 drivers
v0x1dce7b0_0 .net *"_ivl_14", 24 0, L_0x1dd36d0;  1 drivers
v0x1dce890_0 .net *"_ivl_18", 24 0, L_0x1dd3900;  1 drivers
v0x1dce980_0 .net *"_ivl_22", 24 0, L_0x1dd3b80;  1 drivers
v0x1dcea60_0 .net *"_ivl_26", 24 0, L_0x1dd3da0;  1 drivers
v0x1dceb90_0 .net *"_ivl_40", 24 0, L_0x1dd41f0;  1 drivers
v0x1dcec70_0 .net *"_ivl_42", 24 0, L_0x1dd46a0;  1 drivers
v0x1dced50_0 .net *"_ivl_44", 24 0, L_0x1dd47b0;  1 drivers
v0x1dcee30_0 .net *"_ivl_46", 24 0, L_0x1dd4910;  1 drivers
v0x1dcefa0_0 .net *"_ivl_48", 24 0, L_0x1dd4a20;  1 drivers
v0x1dcf080_0 .net *"_ivl_50", 24 0, L_0x1dd4b90;  1 drivers
v0x1dcf160_0 .net *"_ivl_52", 24 0, L_0x1dd4c50;  1 drivers
v0x1dcf240_0 .net *"_ivl_54", 24 0, L_0x1dd4dd0;  1 drivers
v0x1dcf320_0 .net "a", 0 0, v0x1dcdfa0_0;  alias, 1 drivers
v0x1dcf3c0_0 .net "a_pos", 24 0, L_0x1dd4030;  1 drivers
v0x1dcf4a0_0 .net "a_vec", 4 0, L_0x1dd2640;  1 drivers
v0x1dcf580_0 .net "b", 0 0, v0x1dce060_0;  alias, 1 drivers
v0x1dcf670_0 .net "b_pos", 24 0, L_0x1dd4110;  1 drivers
v0x1dcf750_0 .net "b_vec", 4 0, L_0x1dd2930;  1 drivers
v0x1dcf830_0 .net "c", 0 0, v0x1dce100_0;  alias, 1 drivers
v0x1dcf920_0 .net "c_pos", 24 0, L_0x1dd4260;  1 drivers
v0x1dcfa00_0 .net "c_vec", 4 0, L_0x1dd2c20;  1 drivers
v0x1dcfae0_0 .net "d", 0 0, v0x1dce240_0;  alias, 1 drivers
v0x1dcfbd0_0 .net "d_pos", 24 0, L_0x1dd4340;  1 drivers
v0x1dcfcb0_0 .net "d_vec", 4 0, L_0x1dd2f10;  1 drivers
v0x1dcfd90_0 .net "e", 0 0, v0x1dce330_0;  alias, 1 drivers
v0x1dcfe80_0 .net "e_pos", 24 0, L_0x1dd44d0;  1 drivers
v0x1dcff60_0 .net "e_vec", 4 0, L_0x1dd3200;  1 drivers
v0x1dd0040_0 .net "neg_a", 24 0, L_0x1dd3660;  1 drivers
v0x1dd0120_0 .net "neg_b", 24 0, L_0x1dd3890;  1 drivers
v0x1dd0200_0 .net "neg_c", 24 0, L_0x1dd3b10;  1 drivers
v0x1dd02e0_0 .net "neg_d", 24 0, L_0x1dd3d00;  1 drivers
v0x1dd03c0_0 .net "neg_e", 24 0, L_0x1dd3fc0;  1 drivers
v0x1dd06b0_0 .net "out", 24 0, L_0x1dd4ee0;  alias, 1 drivers
LS_0x1dd2640_0_0 .concat [ 1 1 1 1], v0x1dcdfa0_0, v0x1dcdfa0_0, v0x1dcdfa0_0, v0x1dcdfa0_0;
LS_0x1dd2640_0_4 .concat [ 1 0 0 0], v0x1dcdfa0_0;
L_0x1dd2640 .concat [ 4 1 0 0], LS_0x1dd2640_0_0, LS_0x1dd2640_0_4;
LS_0x1dd2930_0_0 .concat [ 1 1 1 1], v0x1dce060_0, v0x1dce060_0, v0x1dce060_0, v0x1dce060_0;
LS_0x1dd2930_0_4 .concat [ 1 0 0 0], v0x1dce060_0;
L_0x1dd2930 .concat [ 4 1 0 0], LS_0x1dd2930_0_0, LS_0x1dd2930_0_4;
LS_0x1dd2c20_0_0 .concat [ 1 1 1 1], v0x1dce100_0, v0x1dce100_0, v0x1dce100_0, v0x1dce100_0;
LS_0x1dd2c20_0_4 .concat [ 1 0 0 0], v0x1dce100_0;
L_0x1dd2c20 .concat [ 4 1 0 0], LS_0x1dd2c20_0_0, LS_0x1dd2c20_0_4;
LS_0x1dd2f10_0_0 .concat [ 1 1 1 1], v0x1dce240_0, v0x1dce240_0, v0x1dce240_0, v0x1dce240_0;
LS_0x1dd2f10_0_4 .concat [ 1 0 0 0], v0x1dce240_0;
L_0x1dd2f10 .concat [ 4 1 0 0], LS_0x1dd2f10_0_0, LS_0x1dd2f10_0_4;
LS_0x1dd3200_0_0 .concat [ 1 1 1 1], v0x1dce330_0, v0x1dce330_0, v0x1dce330_0, v0x1dce330_0;
LS_0x1dd3200_0_4 .concat [ 1 0 0 0], v0x1dce330_0;
L_0x1dd3200 .concat [ 4 1 0 0], LS_0x1dd3200_0_0, LS_0x1dd3200_0_4;
LS_0x1dd34f0_0_0 .concat [ 5 5 5 5], L_0x1dd2640, L_0x1dd2640, L_0x1dd2640, L_0x1dd2640;
LS_0x1dd34f0_0_4 .concat [ 5 0 0 0], L_0x1dd2640;
L_0x1dd34f0 .concat [ 20 5 0 0], LS_0x1dd34f0_0_0, LS_0x1dd34f0_0_4;
LS_0x1dd36d0_0_0 .concat [ 5 5 5 5], L_0x1dd2930, L_0x1dd2930, L_0x1dd2930, L_0x1dd2930;
LS_0x1dd36d0_0_4 .concat [ 5 0 0 0], L_0x1dd2930;
L_0x1dd36d0 .concat [ 20 5 0 0], LS_0x1dd36d0_0_0, LS_0x1dd36d0_0_4;
LS_0x1dd3900_0_0 .concat [ 5 5 5 5], L_0x1dd2c20, L_0x1dd2c20, L_0x1dd2c20, L_0x1dd2c20;
LS_0x1dd3900_0_4 .concat [ 5 0 0 0], L_0x1dd2c20;
L_0x1dd3900 .concat [ 20 5 0 0], LS_0x1dd3900_0_0, LS_0x1dd3900_0_4;
LS_0x1dd3b80_0_0 .concat [ 5 5 5 5], L_0x1dd2f10, L_0x1dd2f10, L_0x1dd2f10, L_0x1dd2f10;
LS_0x1dd3b80_0_4 .concat [ 5 0 0 0], L_0x1dd2f10;
L_0x1dd3b80 .concat [ 20 5 0 0], LS_0x1dd3b80_0_0, LS_0x1dd3b80_0_4;
LS_0x1dd3da0_0_0 .concat [ 5 5 5 5], L_0x1dd3200, L_0x1dd3200, L_0x1dd3200, L_0x1dd3200;
LS_0x1dd3da0_0_4 .concat [ 5 0 0 0], L_0x1dd3200;
L_0x1dd3da0 .concat [ 20 5 0 0], LS_0x1dd3da0_0_0, LS_0x1dd3da0_0_4;
LS_0x1dd4030_0_0 .concat [ 5 5 5 5], L_0x1dd2640, L_0x1dd2640, L_0x1dd2640, L_0x1dd2640;
LS_0x1dd4030_0_4 .concat [ 5 0 0 0], L_0x1dd2640;
L_0x1dd4030 .concat [ 20 5 0 0], LS_0x1dd4030_0_0, LS_0x1dd4030_0_4;
LS_0x1dd4110_0_0 .concat [ 5 5 5 5], L_0x1dd2930, L_0x1dd2930, L_0x1dd2930, L_0x1dd2930;
LS_0x1dd4110_0_4 .concat [ 5 0 0 0], L_0x1dd2930;
L_0x1dd4110 .concat [ 20 5 0 0], LS_0x1dd4110_0_0, LS_0x1dd4110_0_4;
LS_0x1dd4260_0_0 .concat [ 5 5 5 5], L_0x1dd2c20, L_0x1dd2c20, L_0x1dd2c20, L_0x1dd2c20;
LS_0x1dd4260_0_4 .concat [ 5 0 0 0], L_0x1dd2c20;
L_0x1dd4260 .concat [ 20 5 0 0], LS_0x1dd4260_0_0, LS_0x1dd4260_0_4;
LS_0x1dd4340_0_0 .concat [ 5 5 5 5], L_0x1dd2f10, L_0x1dd2f10, L_0x1dd2f10, L_0x1dd2f10;
LS_0x1dd4340_0_4 .concat [ 5 0 0 0], L_0x1dd2f10;
L_0x1dd4340 .concat [ 20 5 0 0], LS_0x1dd4340_0_0, LS_0x1dd4340_0_4;
LS_0x1dd44d0_0_0 .concat [ 5 5 5 5], L_0x1dd3200, L_0x1dd3200, L_0x1dd3200, L_0x1dd3200;
LS_0x1dd44d0_0_4 .concat [ 5 0 0 0], L_0x1dd3200;
L_0x1dd44d0 .concat [ 20 5 0 0], LS_0x1dd44d0_0_0, LS_0x1dd44d0_0_4;
S_0x1dd0850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1d82a60;
 .timescale -12 -12;
E_0x1d9b2d0 .event anyedge, v0x1dd15c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dd15c0_0;
    %nor/r;
    %assign/vec4 v0x1dd15c0_0, 0;
    %wait E_0x1d9b2d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dcdd00;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d9b750;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1dce330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce060_0, 0;
    %assign/vec4 v0x1dcdfa0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d82a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dd11e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dd15c0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1d82a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dd11e0_0;
    %inv;
    %store/vec4 v0x1dd11e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1d82a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dce1a0_0, v0x1dd1740_0, v0x1dd1000_0, v0x1dd10a0_0, v0x1dd1140_0, v0x1dd1280_0, v0x1dd1320_0, v0x1dd1460_0, v0x1dd13c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d82a60;
T_5 ;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1d82a60;
T_6 ;
    %wait E_0x1d9b750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dd1500_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1500_0, 4, 32;
    %load/vec4 v0x1dd1680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1500_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dd1500_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1500_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1dd1460_0;
    %load/vec4 v0x1dd1460_0;
    %load/vec4 v0x1dd13c0_0;
    %xor;
    %load/vec4 v0x1dd1460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1500_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1dd1500_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1500_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/vector5/iter0/response0/top_module.sv";
