bp.pl011_uart0.out_file=../../../../../out/uart0.log
bp.pl011_uart1.out_file=../../../../../out/uart1.log
bp.pl011_uart2.out_file=../../../../../out/uart2.log
bp.pl011_uart3.out_file=../../../../../out/uart3.log
bp.pl011_uart0.unbuffered_output=1
bp.pl011_uart1.unbuffered_output=1
bp.pl011_uart2.unbuffered_output=1
bp.pl011_uart3.unbuffered_output=1
bp.dram_size=4
bp.hostbridge.userNetworking=1
bp.refcounter.non_arch_start_at_default=1
bp.refcounter.use_real_time=0
bp.secure_memory=1
bp.smsc_91c111.enabled=1
bp.ve_sysregs.exit_on_shutdown=1
cache_state_modelled=0
cluster0.NUM_CORES=2
cluster0.PA_SIZE=48
cluster0.check_memory_attributes=0
cluster0.cpu0.DCZID-log2-block-size=4
cluster0.cpu1.DCZID-log2-block-size=4
cluster0.cpu2.DCZID-log2-block-size=4
cluster0.cpu3.DCZID-log2-block-size=4
cluster0.ecv_support_level=2
cluster0.gicv3.cpuintf-mmap-access-level=2
cluster0.gicv3.without-DS-support=1
cluster0.gicv4.mask-virtual-interrupt=1
cluster0.has_amu=1
cluster0.has_arm_v8-6=1
cluster0.has_branch_target_exception=1
cluster0.has_rndr=1
cluster0.has_v8_7_pmu_extension=2
cluster0.ish_is_osh=1
cluster0.max_32bit_el=0
cluster0.restriction_on_speculative_execution=2
cluster0.restriction_on_speculative_execution_aarch32=2
cluster0.rme_support_level=2
cluster0.stage12_tlb_size=1024
cluster1.NUM_CORES=0
cluster1.PA_SIZE=48
cluster1.check_memory_attributes=0
cluster1.cpu0.DCZID-log2-block-size=4
cluster1.cpu1.DCZID-log2-block-size=4
cluster1.cpu2.DCZID-log2-block-size=4
cluster1.cpu3.DCZID-log2-block-size=4
cluster1.ecv_support_level=2
cluster1.gicv3.cpuintf-mmap-access-level=2
cluster1.gicv3.without-DS-support=1
cluster1.gicv4.mask-virtual-interrupt=1
cluster1.has_amu=1
cluster1.has_arm_v8-6=1
cluster1.has_branch_target_exception=1
cluster1.has_rndr=1
cluster1.has_v8_7_pmu_extension=2
cluster1.ish_is_osh=1
cluster1.max_32bit_el=0
cluster1.restriction_on_speculative_execution=2
cluster1.restriction_on_speculative_execution_aarch32=2
cluster1.rme_support_level=2
cluster1.stage12_tlb_size=1024
pci.pci_smmuv3.mmu.SMMU_ROOT_IDR0=3
pci.pci_smmuv3.mmu.SMMU_ROOT_IIDR=0x43B
pci.pci_smmuv3.mmu.root_register_page_offset=0x20000
pctl.startup=0.0.0.0
