<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/SchedulerRegistry.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SchedulerRegistry.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="MachinePassRegistry_8h_source.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SchedulerRegistry.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="SchedulerRegistry_8h__incl.svg" width="6118" height="828"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="SchedulerRegistry_8h__dep__incl.svg" width="8072" height="320"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="SchedulerRegistry_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterScheduler.html">llvm::RegisterScheduler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:abdf93a952130e8e5292b85660995aad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1">llvm::createBURRListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</td></tr>
<tr class="memdesc:abdf93a952130e8e5292b85660995aad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">createBURRListDAGScheduler - This creates a bottom up register usage reduction list scheduler.  <a href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1">More...</a><br /></td></tr>
<tr class="separator:abdf93a952130e8e5292b85660995aad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3210c58b24a226ba3340bc65201c6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e">llvm::createSourceListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</td></tr>
<tr class="memdesc:aac3210c58b24a226ba3340bc65201c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">createBURRListDAGScheduler - This creates a bottom up list scheduler that schedules nodes in source code order when possible.  <a href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e">More...</a><br /></td></tr>
<tr class="separator:aac3210c58b24a226ba3340bc65201c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f41e2e8ed194f5bd2345522469a4bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf">llvm::createHybridListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>)</td></tr>
<tr class="memdesc:ae7f41e2e8ed194f5bd2345522469a4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">createHybridListDAGScheduler - This creates a bottom up register pressure aware list scheduler that make use of latency information to avoid stalls for long latency instructions in low register pressure mode.  <a href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf">More...</a><br /></td></tr>
<tr class="separator:ae7f41e2e8ed194f5bd2345522469a4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5a49a96ec45df2442fc779d5ee06ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed">llvm::createILPListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>)</td></tr>
<tr class="memdesc:aff5a49a96ec45df2442fc779d5ee06ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">createILPListDAGScheduler - This creates a bottom up register pressure aware list scheduler that tries to increase instruction level parallelism in low register pressure mode.  <a href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed">More...</a><br /></td></tr>
<tr class="separator:aff5a49a96ec45df2442fc779d5ee06ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb2ed900a1862a7b7fb2cb0699c6268"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a7eb2ed900a1862a7b7fb2cb0699c6268">llvm::createFastDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</td></tr>
<tr class="memdesc:a7eb2ed900a1862a7b7fb2cb0699c6268"><td class="mdescLeft">&#160;</td><td class="mdescRight">createFastDAGScheduler - This creates a "fast" scheduler.  <a href="namespacellvm.html#a7eb2ed900a1862a7b7fb2cb0699c6268">More...</a><br /></td></tr>
<tr class="separator:a7eb2ed900a1862a7b7fb2cb0699c6268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4bf48adb22d4bb44adff9014d0991c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac4bf48adb22d4bb44adff9014d0991c9">llvm::createVLIWDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</td></tr>
<tr class="memdesc:ac4bf48adb22d4bb44adff9014d0991c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">createVLIWDAGScheduler - Scheduler for VLIW targets.  <a href="namespacellvm.html#ac4bf48adb22d4bb44adff9014d0991c9">More...</a><br /></td></tr>
<tr class="separator:ac4bf48adb22d4bb44adff9014d0991c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ca2cbce84944d7c7436be1e81fdc1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a84ca2cbce84944d7c7436be1e81fdc1e">llvm::createDefaultScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</td></tr>
<tr class="memdesc:a84ca2cbce84944d7c7436be1e81fdc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">createDefaultScheduler - This creates an instruction scheduler appropriate for the target.  <a href="namespacellvm.html#a84ca2cbce84944d7c7436be1e81fdc1e">More...</a><br /></td></tr>
<tr class="separator:a84ca2cbce84944d7c7436be1e81fdc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fefd2387b35e834be66f8119254b588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a3fefd2387b35e834be66f8119254b588">llvm::createDAGLinearizer</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</td></tr>
<tr class="memdesc:a3fefd2387b35e834be66f8119254b588"><td class="mdescLeft">&#160;</td><td class="mdescRight">createDAGLinearizer - This creates a "no-scheduling" scheduler which linearize the DAG using topological order.  <a href="namespacellvm.html#a3fefd2387b35e834be66f8119254b588">More...</a><br /></td></tr>
<tr class="separator:a3fefd2387b35e834be66f8119254b588"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:50 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
