#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Aug  5 08:38:19 2024
# Process ID: 9851
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3500.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :24923 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
regenerate_bd_layout -routing
set_property location {-18 300} [get_bd_ports lvds_sync_0_p]
set_property location {1 244 280} [get_bd_cells lvds_data_0_concat_n]
set_property location {1.5 288 285} [get_bd_cells lvds_data_0_concat_n]
set_property location {2 262 109} [get_bd_cells lvds_data_0_concat_p]
copy_bd_objs /  [get_bd_cells {lvds_data_0_concat_p lvds_data_0_concat_n}]
set_property name lvds_data_1_concat_n [get_bd_cells lvds_data_0_concat_n1]
set_property name lvds_data_1_concat_p [get_bd_cells lvds_data_0_concat_p1]
set_property location {-127 376} [get_bd_ports lvds_dout0_1_n]
set_property location {-100 396} [get_bd_ports lvds_dout0_1_n]
set_property location {-101 361} [get_bd_ports lvds_dout0_1_n]
set_property location {-112 394} [get_bd_ports lvds_dout0_1_p]
connect_bd_net [get_bd_ports lvds_dout0_1_n] [get_bd_pins lvds_data_1_concat_n/In0]
connect_bd_net [get_bd_ports lvds_dout0_1_p] [get_bd_pins lvds_data_1_concat_p/In0]
set_property location {-110 421} [get_bd_ports lvds_dout1_1_n]
connect_bd_net [get_bd_ports lvds_dout1_1_n] [get_bd_pins lvds_data_1_concat_n/In1]
set_property location {-138 1235} [get_bd_ports lvds_dout1_1_p]
set_property location {-141 634} [get_bd_ports lvds_dout1_1_p]
set_property location {-105 629} [get_bd_ports lvds_dout1_1_p]
connect_bd_net [get_bd_ports lvds_dout1_1_p] [get_bd_pins lvds_data_1_concat_p/In1]
connect_bd_net [get_bd_ports lvds_dout2_1_n] [get_bd_pins lvds_data_1_concat_n/In2]
connect_bd_net [get_bd_ports lvds_dout2_1_p] [get_bd_pins lvds_data_1_concat_p/In2]
connect_bd_net [get_bd_ports lvds_dout3_1_n] [get_bd_pins lvds_data_1_concat_n/In3]
set_property location {-191 668} [get_bd_ports lvds_dout3_1_p]
connect_bd_net [get_bd_ports lvds_dout3_1_p] [get_bd_pins lvds_data_1_concat_p/In3]
save_bd_design
delete_bd_objs [get_bd_nets lvds_sync_1_ibuf_IBUF_OUT] [get_bd_nets lvds_sync_1_inverter_Res] [get_bd_cells lvds_sync_1_inverter]
delete_bd_objs [get_bd_nets IBUF_DS_N_0_4] [get_bd_nets IBUF_DS_P_0_4] [get_bd_cells lvds_sync_1_ibuf]
delete_bd_objs [get_bd_nets lvds_clk_1_p_1] [get_bd_nets lvds_clk_1_n_1] [get_bd_nets lvds_clkin_0_ibuf_IBUF_OUT1] [get_bd_cells lvds_clk_1_ibuf]
connect_bd_net [get_bd_ports lvds_sync_1_p] [get_bd_pins lvds_data_1_concat_p/In4]
connect_bd_net [get_bd_ports lvds_sync_1_p] [get_bd_pins lvds_data_1_concat_n/In4]
undo
connect_bd_net [get_bd_ports lvds_sync_1_n] [get_bd_pins lvds_data_1_concat_n/In4]
save_bd_design
copy_bd_objs /  [get_bd_cells {lvds_selectio_data_0}]
connect_bd_net [get_bd_pins lvds_data_1_concat_p/dout] [get_bd_pins lvds_selectio_data_1/data_in_from_pins_p]
connect_bd_net [get_bd_pins lvds_data_1_concat_n/dout] [get_bd_pins lvds_selectio_data_1/data_in_from_pins_n]
connect_bd_net [get_bd_pins selectio_reset_inverter/Res] [get_bd_pins lvds_selectio_data_1/io_reset]
connect_bd_net [get_bd_pins lvds_selectio_data_1/clk_reset] [get_bd_pins selectio_reset_inverter/Res]
connect_bd_net [get_bd_ports lvds_clk_1_n] [get_bd_pins lvds_selectio_data_1/clk_in_n]
connect_bd_net [get_bd_ports lvds_clk_1_p] [get_bd_pins lvds_selectio_data_1/clk_in_p]
save_bd_design
connect_bd_net [get_bd_pins noip_lvds_stream_1/trigger0] [get_bd_pins lvds_selectio_data_1/bitslip]
save_bd_design
connect_bd_net [get_bd_pins noip_lvds_stream_1/lvds_clk_div] [get_bd_pins lvds_selectio_data_1/clk_div_out]
connect_bd_net [get_bd_pins lvds_selectio_data_1/data_in_to_device] [get_bd_pins noip_lvds_stream_1/lvds_deserialized]
save_bd_design
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
save_bd_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_lvds_selectio_data_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_lvds_selectio_data_0_0_synth_1 -jobs 4
wait_on_run main_design_lvds_selectio_data_0_0_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
