[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32462       tick       3873626       1744408       1691083       3873626 
      2  32462       tick       5395224       2528103       2511583       5395224 
      3  32462       tick       5372968       2516748       2489917       5372968 
      4  32462       tick       5383758       2522837       2506766       5383758 
      5  32462       tick       5384255       2524510       2504095       5384255 
      6  32462       tick       5384493       2521031       2497833       5384493 
      7  32462       tick       5386153       2521889       2503426       5386153 
      8  32462       tick       5378235       2519793       2492826       5378235 
      9  32462       tick       5380744       2519831       2502487       5380744 
     10  32462       tick       5388594       2524502       2504053       5388594 
     11  32462       tick       5380017       2520715       2504089       5380017 
     12  32462       tick       5389249       2523028       2506782       5389249 
     13  32462       tick       5388403       2524639       2505522       5388403 
     14  32462       tick       5386899       2522563       2506295       5386899 
     15  32462       tick       5395411       2525579       2494956       5395411 
     16  32462       tick       5376761       2517864       2472176       5376761 
     17  32462       tick       5377404       2518974       2480723       5377404 
     18  32462       tick       5391450       2522631       2487507       5391450 
     19  32462       exit        995112        466025        461076        995112 
