// Seed: 3968882702
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4
);
  type_11(
      id_1, id_0, 1'b0
  );
  always @(posedge 1) id_4 = 1;
  logic id_5;
  assign id_2 = ~1 - id_3;
  logic id_6;
endmodule
