//--------------------------------------------------------------------------------
//--                                                                            --
//--               Application Assignment 4 Module 1 Course 2                   --
//--                                                                            --
//--------------------------------------------------------------------------------
//--
//-- [Replace [items in brackets] with your content]
//-- @file HW2P6.v
//-- @brief 2-bit Comparator
//-- @version: 1.0 
//-- Date of current revision:  @date 2023-09-20  
//-- Target FPGA: [Intel Altera Cyclone IV] 
//-- Tools used: [Quartus Prime 16.1] for editing and synthesis 
//--             [Modeltech ModelSIM 10.4a Student Edition] for simulation 
//--             [Quartus Prime 16.1]  for place and route if applied
//--             
//--  Functional Description:  This file contains the verilog which describes the 
//--               FPGA implementation of a 2 bit comparator circuit.
// 
//--  Hierarchy:  There is only one level in this simple design.
//--  
//--  Designed for: Tim Scherr
//--                Univeristy of Colorado Boulder
//--                ECEN 5863
//--                
//--  Designed by:  @author Matt Hartnett
//--                University of Colorado Boulder
//--                maha7943@colorado.edu
//-- 
//--      Copyright (c) 2019 by Tim Scherr
//--
//-- Redistribution, modification or use of this software in source or binary
//-- forms is permitted as long as the files maintain this copyright. Users are
//-- permitted to modify this and use it to learn about the field of HDl code.
//-- Tim Scherr and the University of Colorado are not liable for any misuse
//-- of this material.
//------------------------------------------------------------------------------


module HW2P6(
   input[1:0] A, B,
   output Equals
);

assign Equals = (A == B) ? 1'b1 : 1'b0;


endmodule



    