{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619309864480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619309864480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 19:17:44 2021 " "Processing started: Sat Apr 24 19:17:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619309864480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309864480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice " "Command: quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309864480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619309864784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619309864785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addsub754_JJ.sv(75) " "Verilog HDL information at addsub754_JJ.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619309872121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub754_jj.sv 2 2 " "Found 2 design units, including 2 entities, in source file addsub754_jj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub754_JJ " "Found entity 1: addsub754_JJ" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619309872123 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench " "Found entity 2: test_bench" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619309872123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub754_JJ " "Elaborating entity \"addsub754_JJ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619309872150 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[24\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[24\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[25\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[25\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[26\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[26\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[27\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[27\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[28\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[28\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[29\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[29\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[30\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[30\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[31\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[31\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready addsub754_JJ.sv(75) " "Inferred latch for \"ready\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayA addsub754_JJ.sv(75) " "Inferred latch for \"mayA\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[24\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[25\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[26\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[27\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[28\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[29\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[30\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[31\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872289 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872290 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872291 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872292 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872293 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[24\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309872294 "|addsub754_JJ"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mantB\[23\] mantA\[23\] " "Duplicate LATCH primitive \"mantB\[23\]\" merged with LATCH primitive \"mantA\[23\]\"" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1619309873541 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1619309873541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[0\]\$latch " "Latch R\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[1\]\$latch " "Latch R\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[2\]\$latch " "Latch R\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[3\]\$latch " "Latch R\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[4\]\$latch " "Latch R\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[5\]\$latch " "Latch R\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[6\]\$latch " "Latch R\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[7\]\$latch " "Latch R\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[8\]\$latch " "Latch R\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[9\]\$latch " "Latch R\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[10\]\$latch " "Latch R\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873641 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[11\]\$latch " "Latch R\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[12\]\$latch " "Latch R\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[13\]\$latch " "Latch R\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[14\]\$latch " "Latch R\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[15\]\$latch " "Latch R\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[16\]\$latch " "Latch R\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[17\]\$latch " "Latch R\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[18\]\$latch " "Latch R\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[19\]\$latch " "Latch R\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[20\]\$latch " "Latch R\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[21\]\$latch " "Latch R\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[22\]\$latch " "Latch R\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[23\]\$latch " "Latch R\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873642 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[24\]\$latch " "Latch R\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[25\]\$latch " "Latch R\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[26\]\$latch " "Latch R\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[27\]\$latch " "Latch R\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[28\]\$latch " "Latch R\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[29\]\$latch " "Latch R\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[30\]\$latch " "Latch R\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[31\]\$latch " "Latch R\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[0\] " "Latch expB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[1\] " "Latch expB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[2\] " "Latch expB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[3\] " "Latch expB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[4\] " "Latch expB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873643 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[5\] " "Latch expB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[6\] " "Latch expB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[7\] " "Latch expB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[0\] " "Latch expA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[1\] " "Latch expA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[2\] " "Latch expA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[3\] " "Latch expA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[4\] " "Latch expA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[5\] " "Latch expA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[6\] " "Latch expA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[7\] " "Latch expA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S2 " "Ports D and ENA on the latch are fed by the same signal currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[1\] " "Latch result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[0\] " "Latch result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873644 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[3\] " "Latch OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[2\] " "Latch OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[0\] " "Latch OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[1\] " "Latch OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[4\] " "Latch OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[24\] " "Latch result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mayA " "Latch mayA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[0\] " "Latch diferencia\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[1\] " "Latch diferencia\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[2\] " "Latch diferencia\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873645 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[3\] " "Latch diferencia\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[4\] " "Latch diferencia\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[5\] " "Latch diferencia\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[6\] " "Latch diferencia\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[7\] " "Latch diferencia\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[23\] " "Latch mantA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[22\] " "Latch mantA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[22\] " "Latch mantB\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[21\] " "Latch mantA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[21\] " "Latch mantB\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[20\] " "Latch mantA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[20\] " "Latch mantB\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[19\] " "Latch mantA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[19\] " "Latch mantB\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[18\] " "Latch mantA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[18\] " "Latch mantB\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873646 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[17\] " "Latch mantA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[17\] " "Latch mantB\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[16\] " "Latch mantA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[16\] " "Latch mantB\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[15\] " "Latch mantA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[15\] " "Latch mantB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[14\] " "Latch mantA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[14\] " "Latch mantB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[13\] " "Latch mantA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[13\] " "Latch mantB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[12\] " "Latch mantA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[12\] " "Latch mantB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[11\] " "Latch mantA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[11\] " "Latch mantB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873647 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[10\] " "Latch mantA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[10\] " "Latch mantB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[9\] " "Latch mantA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[9\] " "Latch mantB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[8\] " "Latch mantA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[8\] " "Latch mantB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[7\] " "Latch mantA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[7\] " "Latch mantB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[6\] " "Latch mantA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[6\] " "Latch mantB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[5\] " "Latch mantA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[5\] " "Latch mantB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[4\] " "Latch mantA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[4\] " "Latch mantB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[3\] " "Latch mantA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[3\] " "Latch mantB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[2\] " "Latch mantA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873648 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[2\] " "Latch mantB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[1\] " "Latch mantA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[1\] " "Latch mantB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[0\] " "Latch mantA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[0\] " "Latch mantB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[2\] " "Latch result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[3\] " "Latch result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[4\] " "Latch result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[5\] " "Latch result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[6\] " "Latch result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[7\] " "Latch result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[8\] " "Latch result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[9\] " "Latch result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873649 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[10\] " "Latch result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[11\] " "Latch result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[12\] " "Latch result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[13\] " "Latch result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[14\] " "Latch result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[15\] " "Latch result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[16\] " "Latch result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[17\] " "Latch result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[18\] " "Latch result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873650 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[19\] " "Latch result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[20\] " "Latch result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[21\] " "Latch result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[22\] " "Latch result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[23\] " "Latch result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[1\] " "Latch aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[0\] " "Latch aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[22\] " "Latch aux\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[21\] " "Latch aux\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[20\] " "Latch aux\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[19\] " "Latch aux\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873651 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[18\] " "Latch aux\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873652 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[17\] " "Latch aux\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873652 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[16\] " "Latch aux\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873652 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[15\] " "Latch aux\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873652 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[14\] " "Latch aux\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873652 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[13\] " "Latch aux\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873652 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[12\] " "Latch aux\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[11\] " "Latch aux\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[10\] " "Latch aux\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[9\] " "Latch aux\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[8\] " "Latch aux\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[7\] " "Latch aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[6\] " "Latch aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[5\] " "Latch aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[4\] " "Latch aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[3\] " "Latch aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873653 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[2\] " "Latch aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619309873654 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619309873654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619309874342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619309877127 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add14~0 " "Logic cell \"Add14~0\"" {  } { { "addsub754_JJ.sv" "Add14~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add15~0 " "Logic cell \"Add15~0\"" {  } { { "addsub754_JJ.sv" "Add15~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add16~0 " "Logic cell \"Add16~0\"" {  } { { "addsub754_JJ.sv" "Add16~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add17~0 " "Logic cell \"Add17~0\"" {  } { { "addsub754_JJ.sv" "Add17~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add18~0 " "Logic cell \"Add18~0\"" {  } { { "addsub754_JJ.sv" "Add18~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add19~0 " "Logic cell \"Add19~0\"" {  } { { "addsub754_JJ.sv" "Add19~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add21~0 " "Logic cell \"Add21~0\"" {  } { { "addsub754_JJ.sv" "Add21~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add22~0 " "Logic cell \"Add22~0\"" {  } { { "addsub754_JJ.sv" "Add22~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add23~0 " "Logic cell \"Add23~0\"" {  } { { "addsub754_JJ.sv" "Add23~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add24~0 " "Logic cell \"Add24~0\"" {  } { { "addsub754_JJ.sv" "Add24~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add25~0 " "Logic cell \"Add25~0\"" {  } { { "addsub754_JJ.sv" "Add25~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add26~0 " "Logic cell \"Add26~0\"" {  } { { "addsub754_JJ.sv" "Add26~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add27~0 " "Logic cell \"Add27~0\"" {  } { { "addsub754_JJ.sv" "Add27~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add29~0 " "Logic cell \"Add29~0\"" {  } { { "addsub754_JJ.sv" "Add29~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add30~0 " "Logic cell \"Add30~0\"" {  } { { "addsub754_JJ.sv" "Add30~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add31~0 " "Logic cell \"Add31~0\"" {  } { { "addsub754_JJ.sv" "Add31~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add13~0 " "Logic cell \"Add13~0\"" {  } { { "addsub754_JJ.sv" "Add13~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add14~2 " "Logic cell \"Add14~2\"" {  } { { "addsub754_JJ.sv" "Add14~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add15~2 " "Logic cell \"Add15~2\"" {  } { { "addsub754_JJ.sv" "Add15~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add16~2 " "Logic cell \"Add16~2\"" {  } { { "addsub754_JJ.sv" "Add16~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add17~2 " "Logic cell \"Add17~2\"" {  } { { "addsub754_JJ.sv" "Add17~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add18~2 " "Logic cell \"Add18~2\"" {  } { { "addsub754_JJ.sv" "Add18~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add19~2 " "Logic cell \"Add19~2\"" {  } { { "addsub754_JJ.sv" "Add19~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add22~2 " "Logic cell \"Add22~2\"" {  } { { "addsub754_JJ.sv" "Add22~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add23~2 " "Logic cell \"Add23~2\"" {  } { { "addsub754_JJ.sv" "Add23~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add24~2 " "Logic cell \"Add24~2\"" {  } { { "addsub754_JJ.sv" "Add24~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add25~2 " "Logic cell \"Add25~2\"" {  } { { "addsub754_JJ.sv" "Add25~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add26~2 " "Logic cell \"Add26~2\"" {  } { { "addsub754_JJ.sv" "Add26~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add27~2 " "Logic cell \"Add27~2\"" {  } { { "addsub754_JJ.sv" "Add27~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add30~2 " "Logic cell \"Add30~2\"" {  } { { "addsub754_JJ.sv" "Add30~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add31~2 " "Logic cell \"Add31~2\"" {  } { { "addsub754_JJ.sv" "Add31~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add29~2 " "Logic cell \"Add29~2\"" {  } { { "addsub754_JJ.sv" "Add29~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add21~2 " "Logic cell \"Add21~2\"" {  } { { "addsub754_JJ.sv" "Add21~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add32~0 " "Logic cell \"Add32~0\"" {  } { { "addsub754_JJ.sv" "Add32~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add32~2 " "Logic cell \"Add32~2\"" {  } { { "addsub754_JJ.sv" "Add32~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add33~0 " "Logic cell \"Add33~0\"" {  } { { "addsub754_JJ.sv" "Add33~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add33~2 " "Logic cell \"Add33~2\"" {  } { { "addsub754_JJ.sv" "Add33~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add34~0 " "Logic cell \"Add34~0\"" {  } { { "addsub754_JJ.sv" "Add34~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add34~2 " "Logic cell \"Add34~2\"" {  } { { "addsub754_JJ.sv" "Add34~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add35~0 " "Logic cell \"Add35~0\"" {  } { { "addsub754_JJ.sv" "Add35~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add35~2 " "Logic cell \"Add35~2\"" {  } { { "addsub754_JJ.sv" "Add35~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add13~2 " "Logic cell \"Add13~2\"" {  } { { "addsub754_JJ.sv" "Add13~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 386 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619309877237 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1619309877237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.map.smsg " "Generated suppressed messages file D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309877301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619309877411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619309877411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1276 " "Implemented 1276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619309877489 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619309877489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1175 " "Implemented 1175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619309877489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619309877489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 315 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 315 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619309877514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 19:17:57 2021 " "Processing ended: Sat Apr 24 19:17:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619309877514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619309877514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619309877514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619309877514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619309879033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619309879033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 19:17:58 2021 " "Processing started: Sat Apr 24 19:17:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619309879033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619309879033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off labpractice -c labpractice " "Command: quartus_fit --read_settings_files=off --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619309879033 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619309879135 ""}
{ "Info" "0" "" "Project  = labpractice" {  } {  } 0 0 "Project  = labpractice" 0 0 "Fitter" 0 0 1619309879136 ""}
{ "Info" "0" "" "Revision = labpractice" {  } {  } 0 0 "Revision = labpractice" 0 0 "Fitter" 0 0 1619309879136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619309879204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619309879205 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "labpractice 10CL006YU256A7G " "Selected device 10CL006YU256A7G for design \"labpractice\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619309879217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619309879262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619309879262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619309879372 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619309879376 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619309879458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619309879458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619309879458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619309879458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619309879458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619309879458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256I7G " "Device 10CL025YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619309879458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619309879458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619309879462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619309879462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619309879462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619309879462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619309879462 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619309879462 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619309879463 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619309879748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "161 " "The Timing Analyzer is analyzing 161 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1619309880170 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "labpractice.sdc " "Synopsys Design Constraints File file not found: 'labpractice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619309880171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619309880171 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619309880181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619309880182 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619309880193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619309880266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState.S11 " "Destination node currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619309880266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState.S2 " "Destination node currentState.S2" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619309880266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState.S3 " "Destination node currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619309880266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState.S4 " "Destination node currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619309880266 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619309880266 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619309880266 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector103~3  " "Automatically promoted node Selector103~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619309880266 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619309880266 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector0~0  " "Automatically promoted node Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619309880266 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619309880266 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619309880266 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619309880266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619309880537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619309880538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619309880538 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619309880538 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619309880539 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619309880540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619309880540 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619309880540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619309880540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619309880540 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619309880540 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 66 33 0 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 66 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1619309880543 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1619309880543 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619309880543 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 25 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619309880543 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1619309880543 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619309880543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619309880611 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1619309880616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619309881157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619309881411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619309881424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619309886109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619309886109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619309886504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 8.1% " "2e+03 ns of routing delay (approximately 8.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1619309888140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619309889016 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619309889016 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1619309899647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619309911609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619309911609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619309911612 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.19 " "Total time spent on timing analysis during the Fitter is 2.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619309911726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619309911735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619309912020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619309912021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619309912509 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619309913195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.fit.smsg " "Generated suppressed messages file D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619309913539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5457 " "Peak virtual memory: 5457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619309913970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 19:18:33 2021 " "Processing ended: Sat Apr 24 19:18:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619309913970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619309913970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619309913970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619309913970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619309915623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619309915623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 19:18:35 2021 " "Processing started: Sat Apr 24 19:18:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619309915623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619309915623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off labpractice -c labpractice " "Command: quartus_asm --read_settings_files=off --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619309915624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619309915898 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619309916178 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619309916193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619309916311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 19:18:36 2021 " "Processing ended: Sat Apr 24 19:18:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619309916311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619309916311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619309916311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619309916311 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619309917071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619309917802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619309917802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 19:18:37 2021 " "Processing started: Sat Apr 24 19:18:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619309917802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619309917802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta labpractice -c labpractice " "Command: quartus_sta labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619309917802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619309917903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619309918024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619309918024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918072 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "161 " "The Timing Analyzer is analyzing 161 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1619309918229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "labpractice.sdc " "Synopsys Design Constraints File file not found: 'labpractice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1619309918257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918258 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState.S1 currentState.S1 " "create_clock -period 1.000 -name currentState.S1 currentState.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619309918260 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oper oper " "create_clock -period 1.000 -name oper oper" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619309918260 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState.S0 currentState.S0 " "create_clock -period 1.000 -name currentState.S0 currentState.S0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619309918260 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619309918260 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619309918260 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1619309918270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619309918271 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619309918282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1619309918290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619309918307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619309918307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.247 " "Worst-case setup slack is -17.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.247            -730.983 currentState.S0  " "  -17.247            -730.983 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.003            -829.540 oper  " "  -14.003            -829.540 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.307            -775.847 currentState.S1  " "  -13.307            -775.847 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.431             -10.306 clk  " "   -3.431             -10.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.909 " "Worst-case hold slack is -5.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.909            -170.930 oper  " "   -5.909            -170.930 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.836             -32.138 currentState.S1  " "   -2.836             -32.138 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601              -2.586 clk  " "   -1.601              -2.586 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.197 currentState.S0  " "   -0.197              -0.197 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619309918321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619309918324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 clk  " "   -3.000             -11.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.574 oper  " "   -3.000             -11.574 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 currentState.S0  " "    0.328               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 currentState.S1  " "    0.382               0.000 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1619309918419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619309918439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619309918787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619309918926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619309918951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619309918951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.023 " "Worst-case setup slack is -15.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.023            -633.093 currentState.S0  " "  -15.023            -633.093 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.251            -709.641 oper  " "  -12.251            -709.641 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.612            -672.390 currentState.S1  " "  -11.612            -672.390 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791              -8.227 clk  " "   -2.791              -8.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.019 " "Worst-case hold slack is -5.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.019            -142.754 oper  " "   -5.019            -142.754 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.330             -23.277 currentState.S1  " "   -2.330             -23.277 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418              -2.225 clk  " "   -1.418              -2.225 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275              -0.275 currentState.S0  " "   -0.275              -0.275 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619309918970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619309918976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.534 oper  " "   -3.000             -11.534 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 clk  " "   -3.000             -10.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 currentState.S1  " "    0.264               0.000 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 currentState.S0  " "    0.337               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309918982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309918982 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1619309919071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619309919192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619309919206 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619309919206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.674 " "Worst-case setup slack is -7.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.674            -312.750 currentState.S0  " "   -7.674            -312.750 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.397            -341.176 currentState.S1  " "   -6.397            -341.176 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.680            -347.410 oper  " "   -5.680            -347.410 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970              -2.058 clk  " "   -0.970              -2.058 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309919210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.989 " "Worst-case hold slack is -2.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.989             -89.594 oper  " "   -2.989             -89.594 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425             -17.671 currentState.S1  " "   -1.425             -17.671 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -1.425 clk  " "   -0.827              -1.425 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 currentState.S0  " "    0.021               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309919233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619309919240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619309919250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.965 oper  " "   -3.000             -15.965 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.226 clk  " "   -3.000              -9.226 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 currentState.S0  " "    0.289               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 currentState.S1  " "    0.298               0.000 currentState.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619309919257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619309919257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619309919685 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619309919687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619309919767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 19:18:39 2021 " "Processing ended: Sat Apr 24 19:18:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619309919767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619309919767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619309919767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619309919767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1619309921001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619309921001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 19:18:40 2021 " "Processing started: Sat Apr 24 19:18:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619309921001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619309921001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off labpractice -c labpractice " "Command: quartus_eda --read_settings_files=off --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619309921001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1619309921371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "labpractice.svo D:/Udea/Semestre6/Digitales 2/practica2/practica2/simulation/modelsim/ simulation " "Generated file labpractice.svo in folder \"D:/Udea/Semestre6/Digitales 2/practica2/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619309921529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619309921568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 19:18:41 2021 " "Processing ended: Sat Apr 24 19:18:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619309921568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619309921568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619309921568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619309921568 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 329 s " "Quartus Prime Full Compilation was successful. 0 errors, 329 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619309922202 ""}
