# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../v_prbs.srcs/sources_1/new/prbs.vhd" \
"../../../../v_prbs.srcs/sim_1/new/tb_prbs.vhd" \

# Do not sort compile order
nosort
