===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 26.7954 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2899 ( 11.3%)    4.2899 ( 16.0%)  FIR Parser
   22.1466 ( 58.3%)   13.4038 ( 50.0%)  'firrtl.circuit' Pipeline
    2.7468 (  7.2%)    1.5215 (  5.7%)    'firrtl.module' Pipeline
    2.4437 (  6.4%)    1.3560 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3030 (  0.8%)    0.1655 (  0.6%)      LowerCHIRRTL
    0.2683 (  0.7%)    0.2683 (  1.0%)    InferWidths
    1.2731 (  3.4%)    1.2731 (  4.8%)    InferResets
    0.0716 (  0.2%)    0.0716 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0828 (  0.2%)    0.0828 (  0.3%)    PrefixModules
    1.3687 (  3.6%)    1.3687 (  5.1%)    LowerFIRRTLTypes
    9.6839 ( 25.5%)    5.3409 ( 19.9%)    'firrtl.module' Pipeline
    3.2438 (  8.5%)    1.7694 (  6.6%)      ExpandWhens
    6.4401 ( 16.9%)    3.5714 ( 13.3%)      Canonicalizer
    0.2750 (  0.7%)    0.2750 (  1.0%)    Inliner
    1.0049 (  2.6%)    1.0049 (  3.8%)    IMConstProp
    0.0413 (  0.1%)    0.0413 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.3461 (  8.8%)    1.8803 (  7.0%)    'firrtl.module' Pipeline
    3.3461 (  8.8%)    1.8803 (  7.0%)      Canonicalizer
    0.2348 (  0.6%)    0.2348 (  0.9%)    CreateSiFiveMetadata
    0.1417 (  0.4%)    0.1417 (  0.5%)    EmitOMIR
    0.0387 (  0.1%)    0.0387 (  0.1%)      (A) circt::firrtl::InstanceGraph
    1.8472 (  4.9%)    1.8472 (  6.9%)  LowerFIRRTLToHW
    1.0164 (  2.7%)    1.0164 (  3.8%)  HWMemSimImpl
    5.3774 ( 14.2%)    2.9142 ( 10.9%)  'hw.module' Pipeline
    0.1491 (  0.4%)    0.0754 (  0.3%)    HWCleanup
    1.6727 (  4.4%)    0.9474 (  3.5%)    CSE
    0.0060 (  0.0%)    0.0031 (  0.0%)      (A) DominanceInfo
    2.2075 (  5.8%)    1.1356 (  4.2%)    Canonicalizer
    0.0161 (  0.0%)    0.0087 (  0.0%)    HWLegalizeModules
    1.2708 (  3.3%)    0.7180 (  2.7%)    PrettifyVerilog
    3.3101 (  8.7%)    3.3101 ( 12.4%)  ExportVerilog
    0.0026 (  0.0%)    0.0026 (  0.0%)  Rest
   38.0014 (100.0%)   26.7954 (100.0%)  Total

{
  totalTime: 26.835,
  maxMemory: 914374656
}
