0.6
2018.3
Dec  7 2018
00:33:28
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1595209899,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v,,clk_wiz_0,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1595209899,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v,1595209804,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_IIC.v,,Driver_Gyro;Gyro_Init;Gyro_Read_Data,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_IIC.v,1595209813,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v,,Driver_IIC,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v,1595224876,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Trigger_Generator.v,,Driver_UART;UART_Rx;UART_Tx,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Gyro_Demo_Verilog.v,1595209793,verilog,,,,Gyro_Demo_Verilog,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Trigger_Generator.v,1595209875,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/UART_Ctrl.v,,Trigger_Generator,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/UART_Ctrl.v,1595209831,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v,,UART_Ctrl;UART_Package,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v,1595209839,verilog,,D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Gyro_Demo_Verilog.v,,clk_division,,,../../../../Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0,,,,,
