Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Apr  2 21:40:44 2018
| Host             : DESKTOP-CL37U4I running 64-bit major release  (build 9200)
| Command          : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
| Design           : design_2_wrapper
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.830        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.753        |
| Device Static (W)        | 0.076        |
| Total Off-Chip Power (W) | 0.506        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 80.9         |
| Junction Temperature (C) | 29.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |       26 |       --- |             --- |
| Slice Logic              |     0.011 |    18865 |       --- |             --- |
|   LUT as Logic           |     0.009 |     6763 |     32600 |           20.75 |
|   LUT as Distributed RAM |     0.001 |      916 |      9600 |            9.54 |
|   Register               |    <0.001 |     7452 |     65200 |           11.43 |
|   CARRY4                 |    <0.001 |      161 |      8150 |            1.98 |
|   LUT as Shift Register  |    <0.001 |      267 |      9600 |            2.78 |
|   F7/F8 Muxes            |    <0.001 |       49 |     32600 |            0.15 |
|   Others                 |     0.000 |      975 |       --- |             --- |
| Signals                  |     0.019 |    14499 |       --- |             --- |
| Block RAM                |    <0.001 |       32 |        75 |           42.67 |
| MMCM                     |     0.202 |        2 |         5 |           40.00 |
| PLL                      |     0.115 |        1 |         5 |           20.00 |
| DSPs                     |     0.002 |        3 |       120 |            2.50 |
| I/O                      |     0.260 |       70 |       210 |           33.33 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| Static Power             |     0.076 |          |           |                 |
| Total                    |     0.830 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.114 |       0.102 |      0.012 |
| Vccaux    |       1.800 |     0.287 |       0.274 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.493 |       0.492 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_2_clk_wiz_0_2                                                                                                                               | design_2_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                   |            10.0 |
| clk_out1_design_2_clk_wiz_0_2                                                                                                                               | design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_2                                                                                                                                                                                              |            10.0 |
| clk_pll_i_1                                                                                                                                                 | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_design_2_clk_wiz_0_2                                                                                                                               | design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_2                                                                                                                                                                                              |            83.3 |
| design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                    | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                            |            33.3 |
| design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                  | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                   |            33.3 |
| freq_refclk_1                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv_2                                                                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_3                                                                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            12.3 |
| mem_refclk_1                                                                                                                                                | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk_4                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_5                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_6                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_7                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv_4                                                                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_5                                                                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_6                                                                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_7                                                                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             6.2 |
| pll_clk3_out_1                                                                                                                                              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout_1                                                                                                                                              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse_1                                                                                                                                                | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clock                                                                                                                                                   | sys_clock                                                                                                                                                                                                                                            |            83.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| design_2_wrapper                                                                                      |     0.753 |
|   design_2_i                                                                                          |     0.753 |
|     Arty_RGB_AXI_0                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         Arty_RGB_AXI_v1_0_S00_AXI_inst                                                                |    <0.001 |
|         RGB_controller_inst                                                                           |    <0.001 |
|     axi_gpio_1                                                                                        |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                     |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                     |    <0.001 |
|     axi_gpio_led                                                                                      |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|     axi_uartlite_0                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|         UARTLITE_CORE_I                                                                               |    <0.001 |
|           BAUD_RATE_I                                                                                 |    <0.001 |
|           UARTLITE_RX_I                                                                               |    <0.001 |
|             DELAY_16_I                                                                                |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|           UARTLITE_TX_I                                                                               |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                     |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|     clk_wiz_0                                                                                         |     0.104 |
|       inst                                                                                            |     0.104 |
|     mdm_1                                                                                             |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         MDM_Core_I1                                                                                   |    <0.001 |
|           JTAG_CONTROL_I                                                                              |    <0.001 |
|             Use_BSCAN.FDC_I                                                                           |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                       |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                 |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                 |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                   |    <0.001 |
|         Use_E2.BSCAN_I                                                                                |    <0.001 |
|     microblaze_0                                                                                      |     0.016 |
|       U0                                                                                              |     0.016 |
|         MicroBlaze_Core_I                                                                             |     0.016 |
|           Area.Core                                                                                   |     0.016 |
|             Byte_Doublet_Handle_I                                                                     |    <0.001 |
|               BYTE_0_1_I                                                                              |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               BYTE_2_3_I                                                                              |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               LOW_ADDR_OUT_LUT6                                                                       |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I             |    <0.001 |
|                 GEN4_LOOP[0].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 GEN4_LOOP[1].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 GEN4_LOOP[2].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 GEN4_LOOP[3].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 GEN4_LOOP[4].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 GEN4_LOOP[5].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 GEN4_LOOP[6].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 GEN4_LOOP[7].BYTESTEER_LUT6                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6          |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6          |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6          |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6          |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I                      |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I                     |    <0.001 |
|               Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I                      |     0.000 |
|                 Using_FPGA.Native                                                                     |     0.000 |
|               byte_selects_i_INST                                                                     |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|               low_addr_i_INST                                                                         |    <0.001 |
|                 Using_FPGA.Native                                                                     |    <0.001 |
|             Data_Flow_I                                                                               |     0.013 |
|               ALU_I                                                                                   |     0.002 |
|                 No_Carry_Decoding.CarryIn_MUXCY                                                       |    <0.001 |
|                 No_Carry_Decoding.alu_carry_select_LUT                                                |     0.000 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                |     0.000 |
|                   Last_Bit.Pre_MUXCY_I                                                                |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|               MSR_Reg_I                                                                               |    <0.001 |
|                 MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |    <0.001 |
|                   MSR_I                                                                               |    <0.001 |
|                 MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |    <0.001 |
|                   MSR_I                                                                               |    <0.001 |
|                 MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |    <0.001 |
|                   MSR_I                                                                               |    <0.001 |
|               Operand_Select_I                                                                        |    <0.001 |
|                 OpSelect_Bits[0].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[10].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[11].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[12].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[13].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[14].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[15].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[16].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[17].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[18].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[19].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[1].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[20].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[21].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[22].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[23].Operand_Select_Bit_I                                                |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[24].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[25].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[26].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[27].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[28].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[29].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[2].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[30].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[31].Operand_Select_Bit_I                                                |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                            |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[3].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[4].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[5].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[6].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[7].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[8].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|                 OpSelect_Bits[9].Operand_Select_Bit_I                                                 |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Op1_DFF                                                                             |    <0.001 |
|                   Op1_Reg_DFF                                                                         |    <0.001 |
|                   Op2_DFF                                                                             |    <0.001 |
|               PC_Module_I                                                                             |     0.003 |
|                 All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |    <0.001 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                                                 |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                 All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                               |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                                                 |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                 All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |    <0.001 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                                |    <0.001 |
|                   MUXCY_XOR_I                                                                         |     0.000 |
|                   NewPC_Mux                                                                           |    <0.001 |
|                   PC_EX_DFF                                                                           |    <0.001 |
|                   PC_OF_Buffer                                                                        |    <0.001 |
|                   SUM_I                                                                               |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                                   |    <0.001 |
|               Register_File_I                                                                         |     0.002 |
|                 Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                        |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                 Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                         |    <0.001 |
|                   RegFile_X1                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   RegFile_X2                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|               Result_Mux_I                                                                            |     0.001 |
|                 Result_Mux_Bits[0].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[10].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[11].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[12].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[13].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[14].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[15].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[16].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[17].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[18].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[19].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[1].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[20].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[21].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[22].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[23].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[24].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[25].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[26].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[27].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[28].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[29].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[2].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[30].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[31].Result_Mux_Bit_I                                                  |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[3].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[4].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[5].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[6].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[7].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[8].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|                 Result_Mux_Bits[9].Result_Mux_Bit_I                                                   |    <0.001 |
|                   Data_Shift_Mux                                                                      |    <0.001 |
|                   EX_Result_DFF                                                                       |    <0.001 |
|                   Mul_ALU_Mux                                                                         |    <0.001 |
|               Shift_Logic_Module_I                                                                    |    <0.001 |
|                 Shift_Logic_Bits[0].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[10].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[11].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[12].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[13].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[14].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[15].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[16].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[17].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[18].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[19].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[1].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[20].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[21].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[22].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[23].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[24].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[25].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[26].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[27].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[28].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[29].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[2].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[30].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[31].Shift_Logic_Bit_I                                                |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[3].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[4].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[5].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[6].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[7].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[8].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Shift_Logic_Bits[9].Shift_Logic_Bit_I                                                 |    <0.001 |
|                   Logic_LUT                                                                           |    <0.001 |
|                   Shift_LUT                                                                           |    <0.001 |
|                   Shift_Logic_Mux                                                                     |    <0.001 |
|                 Use_PCMP_instr.MUXF5_pcmp1x                                                           |    <0.001 |
|                 Use_PCMP_instr.carry_equal_byte1                                                      |    <0.001 |
|                   Using_FPGA.MUXCY_L_Enable                                                           |     0.000 |
|                   Using_FPGA.MUXCY_L_Enable_2                                                         |    <0.001 |
|                   Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |     0.000 |
|                   Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |     0.000 |
|                   Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |    <0.001 |
|                 Use_PCMP_instr.carry_equal_byte2                                                      |    <0.001 |
|                   Using_FPGA.MUXCY_L_Enable                                                           |     0.000 |
|                   Using_FPGA.MUXCY_L_Enable_2                                                         |    <0.001 |
|                   Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |    <0.001 |
|                   Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |     0.000 |
|                   Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |    <0.001 |
|                 Use_PCMP_instr.carry_equal_byte3                                                      |    <0.001 |
|                   Using_FPGA.MUXCY_L_Enable                                                           |     0.000 |
|                   Using_FPGA.MUXCY_L_Enable_2                                                         |    <0.001 |
|                   Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |     0.000 |
|                   Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |     0.000 |
|                   Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |    <0.001 |
|                 Use_PCMP_instr.carry_equal_byte4                                                      |    <0.001 |
|                   Using_FPGA.MUXCY_L_Enable                                                           |     0.000 |
|                   Using_FPGA.MUXCY_L_Enable_2                                                         |    <0.001 |
|                   Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |     0.000 |
|                   Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |     0.000 |
|                   Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |    <0.001 |
|                 Use_PCMP_instr.pcmp_00_lut_0                                                          |    <0.001 |
|                 Use_PCMP_instr.pcmp_00_lut_1                                                          |    <0.001 |
|                 Use_PCMP_instr.pcmp_00_lut_2                                                          |    <0.001 |
|                 Use_PCMP_instr.pcmp_10_lut                                                            |    <0.001 |
|                 Use_PCMP_instr.pcmp_11_lut                                                            |    <0.001 |
|                 Use_PCMP_instr.shift_logic_result_i_lut_0                                             |    <0.001 |
|                 Use_PCMP_instr.shift_logic_result_i_lut_1                                             |    <0.001 |
|                 Use_PCMP_instr.shift_logic_result_i_lut_2                                             |    <0.001 |
|               Using_Barrel_Shifter.barrel_shift_I                                                     |     0.001 |
|                 BS_Rev_Loop[0].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[0].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[0].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[10].I_BS_REV_A_LUT6                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[10].I_BS_REV_LUT6                                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[10].I_BS_SHIFT16_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[11].I_BS_REV_A_LUT6                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[11].I_BS_REV_LUT6                                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[11].I_BS_SHIFT16_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[12].I_BS_REV_A_LUT6                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[12].I_BS_REV_LUT6                                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[12].I_BS_SHIFT16_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[13].I_BS_REV_A_LUT6                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[13].I_BS_REV_LUT6                                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[13].I_BS_SHIFT16_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[14].I_BS_REV_A_LUT6                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[14].I_BS_REV_LUT6                                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[14].I_BS_SHIFT16_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[15].I_BS_REV_A_LUT6                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[15].I_BS_REV_LUT6                                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[15].I_BS_SHIFT16_LUT6                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[1].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[1].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[1].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[2].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[2].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[2].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[3].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[3].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[3].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[4].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[4].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[4].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[5].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[5].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[5].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[6].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[6].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[6].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[7].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[7].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[7].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[8].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[8].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[8].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[9].I_BS_REV_A_LUT6                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[9].I_BS_REV_LUT6                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 BS_Rev_Loop[9].I_BS_SHIFT16_LUT6                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|               Zero_Detect_I                                                                           |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|               mul_unit_I                                                                              |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                           |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                            |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                           |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                            |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                    |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                            |    <0.001 |
|             Decode_I                                                                                  |    <0.001 |
|               PreFetch_Buffer_I                                                                       |    <0.001 |
|                 Buffer_DFFs[1].FDS_I                                                                  |    <0.001 |
|                 Buffer_DFFs[1].MUXCY_XOR_I                                                            |     0.000 |
|                 Buffer_DFFs[2].FDS_I                                                                  |    <0.001 |
|                 Buffer_DFFs[2].MUXCY_XOR_I                                                            |     0.000 |
|                 Buffer_DFFs[3].FDS_I                                                                  |    <0.001 |
|                 Buffer_DFFs[3].MUXCY_XOR_I                                                            |     0.000 |
|                 PreFetch_Buffers[0].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[10].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[11].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[12].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[13].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[14].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[15].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[16].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[17].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[18].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[19].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[1].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[20].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[21].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[22].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[23].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[24].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[25].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[26].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[27].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[28].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[29].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[2].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[30].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[31].SRL16E_I                                                         |    <0.001 |
|                 PreFetch_Buffers[3].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[4].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[5].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[6].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[7].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[8].SRL16E_I                                                          |    <0.001 |
|                 PreFetch_Buffers[9].SRL16E_I                                                          |    <0.001 |
|                 of_valid_FDR_I                                                                        |    <0.001 |
|               Using_FPGA.ALU_Carry_FDRE                                                               |    <0.001 |
|               Using_FPGA.ALU_Carry_MUXCY                                                              |    <0.001 |
|               Using_FPGA.ALU_OP0_FDRE                                                                 |    <0.001 |
|               Using_FPGA.ALU_OP1_FDRE                                                                 |    <0.001 |
|               Using_FPGA.Correct_Carry_MUXCY                                                          |    <0.001 |
|               Using_FPGA.Force1_FDRE                                                                  |    <0.001 |
|               Using_FPGA.Force2_FDRE                                                                  |    <0.001 |
|               Using_FPGA.Force_Val1_FDRE                                                              |    <0.001 |
|               Using_FPGA.Force_Val2_FDRSE                                                             |    <0.001 |
|               Using_FPGA.I_correct_Carry_Select                                                       |     0.000 |
|               Using_FPGA.Intr_Carry_MUXCY                                                             |     0.000 |
|               Using_FPGA.MULT_AND_I                                                                   |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY                                                             |     0.000 |
|               Using_FPGA.MUXCY_JUMP_CARRY2                                                            |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY3                                                            |    <0.001 |
|               Using_FPGA.New_Carry_MUXCY                                                              |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_1                                                      |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_2                                                      |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_3                                                      |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_4                                                      |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_FDSE                                                          |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_N_FDRE                                                        |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT1                                                            |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT2                                                            |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT3                                                            |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT4                                                            |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT1                                                            |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT2                                                            |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT3                                                            |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT4                                                            |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_DI_FDRE                                                          |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_S_FDRE                                                           |    <0.001 |
|               Using_FPGA.clean_iReady_MuxCY                                                           |    <0.001 |
|               Using_FPGA.force_di1_LUT3                                                               |    <0.001 |
|               Using_FPGA.force_di2_LUT4                                                               |    <0.001 |
|               Using_FPGA.force_jump1_LUT3                                                             |    <0.001 |
|               Using_FPGA.force_jump2_LUT4                                                             |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_1                                                               |     0.000 |
|               Using_FPGA.iFetch_MuxCY_2                                                               |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_3                                                               |    <0.001 |
|               Using_FPGA.of_PipeRun_MuxCY_1                                                           |    <0.001 |
|               Using_FPGA.of_PipeRun_Select_LUT5                                                       |    <0.001 |
|               Using_FPGA.of_PipeRun_without_dready_LUT5                                               |    <0.001 |
|               write_Reg_I_LUT                                                                         |    <0.001 |
|             Implement_Debug_Logic.Master_Core.Debug_Area                                              |     0.001 |
|               Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                                 |    <0.001 |
|               Area_Debug_Control.Stop_CPU_FDRSE                                                       |    <0.001 |
|               Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                               |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                 sync_bits[0].sync_bit                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                              |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                 sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 sync_bits[1].sync_bit                                                                 |    <0.001 |
|                 sync_bits[2].sync_bit                                                                 |    <0.001 |
|                 sync_bits[3].sync_bit                                                                 |    <0.001 |
|                 sync_bits[4].sync_bit                                                                 |    <0.001 |
|                 sync_bits[5].sync_bit                                                                 |    <0.001 |
|                 sync_bits[6].sync_bit                                                                 |    <0.001 |
|                 sync_bits[7].sync_bit                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|             Using_Ext_Databus.DAXI_Interface_I1                                                       |    <0.001 |
|             instr_mux_I1                                                                              |    <0.001 |
|               Mux_LD.LD_inst                                                                          |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                                               |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                                               |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                                               |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                                               |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                                               |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                                               |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                                                |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|           Reset_DFF                                                                                   |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                             |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                             |    <0.001 |
|     microblaze_0_axi_periph                                                                           |     0.014 |
|       m00_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m01_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m02_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m03_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m04_couplers                                                                                    |     0.011 |
|         auto_cc                                                                                       |     0.008 |
|           inst                                                                                        |     0.008 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                               |     0.008 |
|               inst_fifo_gen                                                                           |     0.008 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                               |     0.001 |
|                   grf.rf                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                   |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_57                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                             |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                               |     0.003 |
|                   grf.rf                                                                              |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |     0.002 |
|                       gdm.dm_gen.dm                                                                   |     0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_102_107                                                          |    <0.001 |
|                         RAM_reg_0_15_108_113                                                          |    <0.001 |
|                         RAM_reg_0_15_114_119                                                          |    <0.001 |
|                         RAM_reg_0_15_120_125                                                          |    <0.001 |
|                         RAM_reg_0_15_126_131                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                            |    <0.001 |
|                         RAM_reg_0_15_60_65                                                            |    <0.001 |
|                         RAM_reg_0_15_66_71                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                         RAM_reg_0_15_72_77                                                            |    <0.001 |
|                         RAM_reg_0_15_78_83                                                            |    <0.001 |
|                         RAM_reg_0_15_84_89                                                            |    <0.001 |
|                         RAM_reg_0_15_90_95                                                            |    <0.001 |
|                         RAM_reg_0_15_96_101                                                           |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                              |     0.001 |
|                   grf.rf                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                   |    <0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_57                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                              |     0.002 |
|                   grf.rf                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |     0.002 |
|                       gdm.dm_gen.dm                                                                   |     0.001 |
|                         RAM_reg_0_15_0_5                                                              |    <0.001 |
|                         RAM_reg_0_15_102_107                                                          |    <0.001 |
|                         RAM_reg_0_15_108_113                                                          |    <0.001 |
|                         RAM_reg_0_15_114_119                                                          |    <0.001 |
|                         RAM_reg_0_15_120_125                                                          |    <0.001 |
|                         RAM_reg_0_15_126_131                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                            |    <0.001 |
|                         RAM_reg_0_15_132_137                                                          |    <0.001 |
|                         RAM_reg_0_15_138_143                                                          |    <0.001 |
|                         RAM_reg_0_15_144_144                                                          |    <0.001 |
|                         RAM_reg_0_15_18_23                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                            |    <0.001 |
|                         RAM_reg_0_15_60_65                                                            |    <0.001 |
|                         RAM_reg_0_15_66_71                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                             |    <0.001 |
|                         RAM_reg_0_15_72_77                                                            |    <0.001 |
|                         RAM_reg_0_15_78_83                                                            |    <0.001 |
|                         RAM_reg_0_15_84_89                                                            |    <0.001 |
|                         RAM_reg_0_15_90_95                                                            |    <0.001 |
|                         RAM_reg_0_15_96_101                                                           |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                              |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                                       |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwas.wsts                                                                       |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                             |    <0.001 |
|         auto_pc                                                                                       |     0.000 |
|           inst                                                                                        |     0.000 |
|         auto_us                                                                                       |     0.003 |
|           inst                                                                                        |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                  |     0.001 |
|                 r.r_pipe                                                                              |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                          |    <0.001 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|               si_register_slice_inst                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|       s00_couplers                                                                                    |    <0.001 |
|         auto_us                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                                            |    <0.001 |
|       xbar                                                                                            |     0.002 |
|         inst                                                                                          |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                    |     0.002 |
|             addr_arbiter_inst                                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|             reg_slice_r                                                                               |    <0.001 |
|             splitter_ar                                                                               |    <0.001 |
|             splitter_aw                                                                               |    <0.001 |
|     microblaze_0_local_memory                                                                         |     0.001 |
|       dlmb_bram_if_cntlr                                                                              |    <0.001 |
|         U0                                                                                            |    <0.001 |
|       dlmb_v10                                                                                        |     0.000 |
|         U0                                                                                            |     0.000 |
|       ilmb_bram_if_cntlr                                                                              |    <0.001 |
|         U0                                                                                            |    <0.001 |
|       ilmb_v10                                                                                        |     0.000 |
|         U0                                                                                            |     0.000 |
|       lmb_bram                                                                                        |     0.001 |
|         U0                                                                                            |     0.001 |
|           inst_blk_mem_gen                                                                            |     0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.001 |
|               valid.cstr                                                                              |     0.001 |
|                 ramloop[0].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[10].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[11].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[12].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[13].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[14].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[15].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[16].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[17].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[18].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[19].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[1].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[20].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[21].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[22].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[23].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[24].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[25].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[26].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[27].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[28].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[29].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[2].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[30].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[31].ram.r                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[3].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[4].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[5].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[6].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[7].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[8].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[9].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|     mig_7series_0                                                                                     |     0.615 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       u_design_2_mig_7series_0_0_mig                                                                  |     0.613 |
|         temp_mon_enabled.u_tempmon                                                                    |    <0.001 |
|         u_ddr3_clk_ibuf                                                                               |     0.000 |
|         u_ddr3_infrastructure                                                                         |     0.212 |
|         u_iodelay_ctrl                                                                                |    <0.001 |
|         u_memc_ui_top_axi                                                                             |     0.400 |
|           mem_intfc0                                                                                  |     0.392 |
|             ddr_phy_top0                                                                              |     0.388 |
|               u_ddr_calib_top                                                                         |     0.014 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.004 |
|                 ddr_phy_tempmon_0                                                                     |    <0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                             |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                         |     0.002 |
|                 u_ddr_phy_init                                                                        |     0.004 |
|                 u_ddr_phy_wrcal                                                                       |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                    |     0.374 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.010 |
|                   OBUFTDS                                                                             |     0.005 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.010 |
|                   OBUFTDS                                                                             |     0.005 |
|                 u_ddr_mc_phy                                                                          |     0.192 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.192 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.033 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.016 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.016 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.050 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.050 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|             mc0                                                                                       |     0.005 |
|               bank_mach0                                                                              |     0.003 |
|                 arb_mux0                                                                              |    <0.001 |
|                   arb_row_col0                                                                        |    <0.001 |
|                     col_arb0                                                                          |    <0.001 |
|                     config_arb0                                                                       |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                     row_arb0                                                                          |    <0.001 |
|                   arb_select0                                                                         |    <0.001 |
|                 bank_cntrl[0].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[1].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[2].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[3].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_common0                                                                          |    <0.001 |
|               col_mach0                                                                               |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                         |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|               rank_mach0                                                                              |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                 rank_common0                                                                          |    <0.001 |
|                   maintenance_request.maint_arb0                                                      |    <0.001 |
|           u_axi_mc                                                                                    |     0.004 |
|             axi_mc_ar_channel_0                                                                       |    <0.001 |
|               ar_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|             axi_mc_aw_channel_0                                                                       |    <0.001 |
|               aw_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|             axi_mc_b_channel_0                                                                        |    <0.001 |
|               bid_fifo_0                                                                              |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                      |    <0.001 |
|             axi_mc_r_channel_0                                                                        |    <0.001 |
|               rd_data_fifo_0                                                                          |    <0.001 |
|               transaction_fifo_0                                                                      |    <0.001 |
|             axi_mc_w_channel_0                                                                        |     0.001 |
|           u_ui_top                                                                                    |     0.004 |
|             ui_cmd0                                                                                   |    <0.001 |
|             ui_rd_data0                                                                               |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                         |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                      |    <0.001 |
|             ui_wr_data0                                                                               |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|     proc_sys_reset_0                                                                                  |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_mig_7series_0_81M                                                                             |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


