// Seed: 602139484
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4
);
  assign id_0 = id_2;
  defparam id_5.id_6 = 1'd0, id_7.id_8 = 1;
  type_0 id_9 (
      .id_0(),
      .id_1(1 == 1)
  );
  assign id_4 = id_6;
endmodule
