#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Oct 28 12:55:04 2018
# Process ID: 7900
# Log file: E:/2018Aut/CPU/planAhead_run_2/planAhead.log
# Journal file: E:/2018Aut/CPU/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -666 day(s)
INFO: [Device 21-36] Loading parts and site information from F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/2018Aut/CPU/pa.fromNetlist.tcl
# create_project -name CPU -dir "E:/2018Aut/CPU/planAhead_run_2" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/2018Aut/CPU/Controller.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/2018Aut/CPU} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Controller.ucf" [current_fileset -constrset]
Adding file 'E:/2018Aut/CPU/Controller.ucf' to fileset 'constrs_1'
# add_files [list {Controller.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 77820 kilobytes

Parsing EDIF File [./planAhead_run_2/CPU.data/cache/Controller_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/CPU.data/cache/Controller_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [E:/2018Aut/CPU/Controller.ucf]
Finished Parsing UCF File [E:/2018Aut/CPU/Controller.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3cf96331
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 548.324 ; gain = 132.547
set_property package_pin "" [get_ports [list  {Ram1Addr[16]}]]
startgroup
set_property package_pin H17 [get_ports {Ram1Addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {Ram1Addr[17]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {Ram1Addr[16]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {Ram1Addr[15]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {Ram1Addr[14]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {Ram1Addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {Ram1Addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {Ram1Addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {Ram1Addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {Ram1Addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {Ram1Addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {Ram1Addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {Ram1Addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {Ram1Addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {Ram1Addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {Ram1Addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {Ram1Addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {Ram1Addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {Ram1Addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {Ram1Addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {Ram1Addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {Ram1Addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {Ram1Addr[0]}]
endgroup
save_constraints
startgroup
set_property package_pin M14 [get_ports {Ram1Data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {Ram1Data[15]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {Ram1Data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {Ram1Data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {Ram1Data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {Ram1Data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {Ram1Data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {Ram1Data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {Ram1Data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {Ram1Data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {Ram1Data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {Ram1Data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {Ram1Data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {Ram1Data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {Ram1Data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {Ram1Data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {Ram1Data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {Ram1Data[0]}]
endgroup
save_constraints
startgroup
set_property package_pin M15 [get_ports Ram1EN]
endgroup
startgroup
set_property package_pin M16 [get_ports Ram1OE]
endgroup
startgroup
set_property package_pin M18 [get_ports Ram1WE]
endgroup
save_constraints
startgroup
set_property package_pin D7 [get_ports {Led[5]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {Led[6]}]]
set_property is_loc_fixed true [get_ports [list  {Led[6]}]]
set_property package_pin "" [get_ports [list  {Led[6]}]]
set_property package_pin "" [get_ports [list  {Led[5]}]]
set_property package_pin "" [get_ports [list  {Led[4]}]]
set_property package_pin "" [get_ports [list  {Led[3]}]]
set_property package_pin "" [get_ports [list  {Led[2]}]]
set_property package_pin "" [get_ports [list  {Led[1]}]]
set_property package_pin "" [get_ports [list  {Led[0]}]]
startgroup
set_property package_pin F8 [get_ports {Led[6]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {Led[5]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {Led[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {Led[3]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {Led[2]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {Led[1]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {Led[0]}]
endgroup
save_constraints -force
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/2018Aut/CPU\planAhead_pid7900.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Oct 28 17:40:23 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
