[BOARD=iMX6DQ_IOMUXC] 
description="Freescale iMX6DQ development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  :Memory_block.M_IOMUXC={\
    start=0x020e0000:length=0x00000950:description="IOMUXC"\
  }:\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }:Peripherals.IOMUXC={\
    base=Absolute:description="":Register.G_IOMUXC_IOMUXC_GPR0={\
      gui_name="IOMUXC_GPR0":start=0x020e0000:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX1={\
        gui_name="DMAREQ_MUX_SEL0":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX2={\
        gui_name="DMAREQ_MUX_SEL1":position=1:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX3={\
        gui_name="DMAREQ_MUX_SEL2":position=2:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX4={\
        gui_name="DMAREQ_MUX_SEL3":position=3:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX5={\
        gui_name="DMAREQ_MUX_SEL4":position=4:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX6={\
        gui_name="DMAREQ_MUX_SEL5":position=5:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX7={\
        gui_name="DMAREQ_MUX_SEL6":position=6:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX8={\
        gui_name="DMAREQ_MUX_SEL7":position=7:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_AUDIO_VIDE9={\
        gui_name="AUDIO_VIDEO_MUXING":position=8:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_TX_CLK2_M10={\
        gui_name="TX_CLK2_MUX_SEL":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_1_M11={\
        gui_name="CLOCK_1_MUX_SEL":position=16:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_9_M12={\
        gui_name="CLOCK_9_MUX_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_2_M13={\
        gui_name="CLOCK_2_MUX_SEL":position=20:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_A_M14={\
        gui_name="CLOCK_A_MUX_SEL":position=22:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_3_M15={\
        gui_name="CLOCK_3_MUX_SEL":position=24:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_B_M16={\
        gui_name="CLOCK_B_MUX_SEL":position=26:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_0_M17={\
        gui_name="CLOCK_0_MUX_SEL":position=28:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR0_CLOCK_8_M18={\
        gui_name="CLOCK_8_MUX_SEL":position=30:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR1={\
      gui_name="IOMUXC_GPR1":start=0x020e0004:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ACT_CS0={\
        gui_name="ACT_CS0":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ADDRS0={\
        gui_name="ADDRS0":position=1:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ACT_CS1={\
        gui_name="ACT_CS1":position=3:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ADDRS1={\
        gui_name="ADDRS1":position=4:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ACT_CS2={\
        gui_name="ACT_CS2":position=6:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ADDRS2={\
        gui_name="ADDRS2":position=7:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ACT_CS3={\
        gui_name="ACT_CS3":position=9:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ADDRS3={\
        gui_name="ADDRS3":position=10:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_GINT={\
        gui_name="GINT":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_USB_OTG_I19={\
        gui_name="USB_OTG_ID_SEL":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_PCIE_INT={\
        gui_name="PCIE_INT":position=14:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_USB_EXP_M20={\
        gui_name="USB_EXP_MODE":position=15:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_PCIE_REF_21={\
        gui_name="PCIE_REF_CLK_EN":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_IPU_VPU_MUX={\
        gui_name="IPU_VPU_MUX":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_PCIE_TEST22={\
        gui_name="PCIE_TEST_PD":position=18:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_MIPI_IPU223={\
        gui_name="MIPI_IPU2_MUX":position=19:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_MIPI_IPU124={\
        gui_name="MIPI_IPU1_MUX":position=20:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_ENET_CLK_25={\
        gui_name="ENET_CLK_SEL":position=21:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_EXC_MON={\
        gui_name="EXC_MON":position=22:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_MIPI_DPI_26={\
        gui_name="MIPI_DPI_OFF":position=24:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_MIPI_COLO27={\
        gui_name="MIPI_COLOR_SW":position=25:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_PCIE_ENTE28={\
        gui_name="PCIE_ENTER_L1":position=26:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_PCIE_RDY_29={\
        gui_name="PCIE_RDY_L23":position=27:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_PCIE_EXIT30={\
        gui_name="PCIE_EXIT_L1":position=28:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR1_PCIE_REQ={\
        gui_name="PCIE_REQ":position=30:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR2={\
      gui_name="IOMUXC_GPR2":start=0x020e0008:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_CH0_MODE={\
        gui_name="CH0_MODE":position=0:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_CH1_MODE={\
        gui_name="CH1_MODE":position=2:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_SPLIT_MOD31={\
        gui_name="SPLIT_MODE_EN":position=4:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_DATA_WIDT32={\
        gui_name="DATA_WIDTH_CH0":position=5:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_BIT_MAPPI33={\
        gui_name="BIT_MAPPING_CH0":position=6:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_DATA_WIDT34={\
        gui_name="DATA_WIDTH_CH1":position=7:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_BIT_MAPPI35={\
        gui_name="BIT_MAPPING_CH1":position=8:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_DI0_VS_PO36={\
        gui_name="DI0_VS_POLARITY":position=9:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_DI1_VS_PO37={\
        gui_name="DI1_VS_POLARITY":position=10:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_BGREF_RRM38={\
        gui_name="BGREF_RRMODE":position=15:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_LVDS_CLK_39={\
        gui_name="LVDS_CLK_SHIFT":position=16:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR2_COUNTER_R40={\
        gui_name="COUNTER_RESET_VAL":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR3={\
      gui_name="IOMUXC_GPR3":start=0x020e000c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_HDMI_MUX_41={\
        gui_name="HDMI_MUX_CTL":position=2:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_MIPI_MUX_42={\
        gui_name="MIPI_MUX_CTL":position=4:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_LVDS0_MUX43={\
        gui_name="LVDS0_MUX_CTL":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_LVDS1_MUX44={\
        gui_name="LVDS1_MUX_CTL":position=8:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_IPU_DIAG={\
        gui_name="IPU_DIAG":position=10:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_TZASC1_BO45={\
        gui_name="TZASC1_BOOT_LOCK":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_TZASC2_BO46={\
        gui_name="TZASC2_BOOT_LOCK":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_CORE0_DBG47={\
        gui_name="CORE0_DBG_ACK_EN":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_CORE1_DBG48={\
        gui_name="CORE1_DBG_ACK_EN":position=14:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_CORE2_DBG49={\
        gui_name="CORE2_DBG_ACK_EN":position=15:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_CORE3_DBG50={\
        gui_name="CORE3_DBG_ACK_EN":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_OCRAM_STA51={\
        gui_name="OCRAM_STATUS":position=17:size=4:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_OCRAM_CTL={\
        gui_name="OCRAM_CTL":position=21:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_USDHCX_RD52={\
        gui_name="USDHCX_RD_CACHE_CTL":position=25:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_USDHCX_WR53={\
        gui_name="USDHCX_WR_CACHE_CTL":position=26:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_BCH_RD_CA54={\
        gui_name="BCH_RD_CACHE_CTL":position=27:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_BCH_WR_CA55={\
        gui_name="BCH_WR_CACHE_CTL":position=28:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR3_GPU_DBG={\
        gui_name="GPU_DBG":position=29:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR4={\
      gui_name="IOMUXC_GPR4":start=0x020e0010:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_IPU_RD_CA56={\
        gui_name="IPU_RD_CACHE_CTL":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_IPU_WR_CA57={\
        gui_name="IPU_WR_CACHE_CTL":position=1:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VPU_P_RD_58={\
        gui_name="VPU_P_RD_CACHE_VAL":position=2:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VPU_P_WR_59={\
        gui_name="VPU_P_WR_CACHE_VAL":position=3:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VPU_RD_CA60={\
        gui_name="VPU_RD_CACHE_SEL":position=6:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VPU_WR_CA61={\
        gui_name="VPU_WR_CACHE_SEL":position=7:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_SOC_VERSION={\
        gui_name="SOC_VERSION":position=8:size=8:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_ENET_STOP62={\
        gui_name="ENET_STOP_ACK":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_CAN1_STOP63={\
        gui_name="CAN1_STOP_ACK":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_CAN2_STOP64={\
        gui_name="CAN2_STOP_ACK":position=18:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_SDMA_STOP65={\
        gui_name="SDMA_STOP_ACK":position=19:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_PCIE_RD_C66={\
        gui_name="PCIE_RD_CACHE_VAL":position=24:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_PCIE_WR_C67={\
        gui_name="PCIE_WR_CACHE_VAL":position=25:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_PCIE_RD_C68={\
        gui_name="PCIE_RD_CACHE_SEL":position=26:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_PCIE_WR_C69={\
        gui_name="PCIE_WR_CACHE_SEL":position=27:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VDOA_RD_C70={\
        gui_name="VDOA_RD_CACHE_VAL":position=28:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VDOA_WR_C71={\
        gui_name="VDOA_WR_CACHE_VAL":position=29:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VDOA_RD_C72={\
        gui_name="VDOA_RD_CACHE_SEL":position=30:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR4_VDOA_WR_C73={\
        gui_name="VDOA_WR_CACHE_SEL":position=31:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR5={\
      gui_name="IOMUXC_GPR5":start=0x020e0014:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR5_ARM_WFI={\
        gui_name="ARM_WFI":position=0:size=4:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR5_ARM_WFE={\
        gui_name="ARM_WFE":position=4:size=4:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR5_L2_CLK_STOP={\
        gui_name="L2_CLK_STOP":position=8:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR6={\
      gui_name="IOMUXC_GPR6":start=0x020e0018:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR6_IPU1_WR_QOS={\
        gui_name="IPU1_WR_QOS":position=0:size=16:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR6_IPU1_RD_QOS={\
        gui_name="IPU1_RD_QOS":position=16:size=16:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR7={\
      gui_name="IOMUXC_GPR7":start=0x020e001c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR7_IPU2_WR_QOS={\
        gui_name="IPU2_WR_QOS":position=0:size=16:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR7_IPU2_RD_QOS={\
        gui_name="IPU2_RD_QOS":position=16:size=16:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR8={\
      gui_name="IOMUXC_GPR8":start=0x020e0020:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR8_PCIE_TX_D74={\
        gui_name="PCIE_TX_DEEM_1":position=0:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR8_PCIE_TX_D75={\
        gui_name="PCIE_TX_DEEM_2":position=6:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR8_PCIE_TX_D76={\
        gui_name="PCIE_TX_DEEM_3":position=12:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR8_PCIE_TX_S77={\
        gui_name="PCIE_TX_SWING_FULL":position=18:size=7:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR8_PCIE_TX_S78={\
        gui_name="PCIE_TX_SWING_LOW":position=25:size=7:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR9={\
      gui_name="IOMUXC_GPR9":start=0x020e0024:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR9_TZASC1_BYP={\
        gui_name="TZASC1_BYP":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR9_TZASC2_BYP={\
        gui_name="TZASC2_BYP":position=1:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR10={\
      gui_name="IOMUXC_GPR10":start=0x020e0028:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_DCIC1_MU79={\
        gui_name="DCIC1_MUX_CTL":position=0:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_DCIC2_MU80={\
        gui_name="DCIC2_MUX_CTL":position=2:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_OCRAM_TZ81={\
        gui_name="OCRAM_TZ_EN":position=4:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_OCRAM_TZ82={\
        gui_name="OCRAM_TZ_ADDR":position=5:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_SEC_ERR_83={\
        gui_name="SEC_ERR_RESP":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_DBG_CLK_EN={\
        gui_name="DBG_CLK_EN":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_DBG_EN={\
        gui_name="DBG_EN":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_LOCK_DCI84={\
        gui_name="LOCK_DCIC1_MUX_CTL":position=16:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_LOCK_DCI85={\
        gui_name="LOCK_DCIC2_MUX_CTL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_LOCK_OCR86={\
        gui_name="LOCK_OCRAM_TZ_EN":position=20:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_LOCK_OCR87={\
        gui_name="LOCK_OCRAM_TZ_ADDR":position=21:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_LOCK_SEC88={\
        gui_name="LOCK_SEC_ERR_RESP":position=27:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_LOCK_DBG89={\
        gui_name="LOCK_DBG_CLK_EN":position=28:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR10_LOCK_DBG90={\
        gui_name="LOCK_DBG_EN":position=29:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR11={\
      gui_name="IOMUXC_GPR11":start=0x020e002c:length=4:\
      read_only=false:write_only=false\
    }:Register.G_IOMUXC_IOMUXC_GPR12={\
      gui_name="IOMUXC_GPR12":start=0x020e0030:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_USDHC_DB91={\
        gui_name="USDHC_DBG_MUX":position=2:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_PHY={\
        gui_name="PCIE_PHY":position=4:size=5:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_1={\
        gui_name="PCIE_CTL_1":position=9:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_2={\
        gui_name="PCIE_CTL_2":position=10:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_3={\
        gui_name="PCIE_CTL_3":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_4={\
        gui_name="PCIE_CTL_4":position=12:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_5={\
        gui_name="PCIE_CTL_5":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_6={\
        gui_name="PCIE_CTL_6":position=17:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_7={\
        gui_name="PCIE_CTL_7":position=21:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_ARMP_APB92={\
        gui_name="ARMP_APB_CLK_EN":position=24:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_ARMP_ATB93={\
        gui_name="ARMP_ATB_CLK_EN":position=25:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_ARMP_AHB94={\
        gui_name="ARMP_AHB_CLK_EN":position=26:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR12_ARMP_IPG95={\
        gui_name="ARMP_IPG_CLK_EN":position=27:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_GPR13={\
      gui_name="IOMUXC_GPR13":start=0x020e0034:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_1={\
        gui_name="SATA_PHY_1":position=0:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_2={\
        gui_name="SATA_PHY_2":position=2:size=5:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_3={\
        gui_name="SATA_PHY_3":position=7:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_4={\
        gui_name="SATA_PHY_4":position=11:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_5={\
        gui_name="SATA_PHY_5":position=14:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_SPEED={\
        gui_name="SATA_SPEED":position=15:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_6={\
        gui_name="SATA_PHY_6":position=16:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_7={\
        gui_name="SATA_PHY_7":position=19:size=5:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SATA_PHY_8={\
        gui_name="SATA_PHY_8":position=24:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_ENET_STO96={\
        gui_name="ENET_STOP_REQ":position=27:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_CAN1_STO97={\
        gui_name="CAN1_STOP_REQ":position=28:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_CAN2_STO98={\
        gui_name="CAN2_STOP_REQ":position=29:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_GPR13_SDMA_STO99={\
        gui_name="SDMA_STOP_REQ":position=30:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_OBSERVE_MUX_0={\
      gui_name="IOMUXC_OBSERVE_MUX_0":start=0x020e0038:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_OBSERVE_MUX_0100={\
        gui_name="OBSRV":position=0:size=6:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_OBSERVE_MUX_1={\
      gui_name="IOMUXC_OBSERVE_MUX_1":start=0x020e003c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_OBSERVE_MUX_1101={\
        gui_name="OBSRV":position=0:size=6:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_OBSERVE_MUX_2={\
      gui_name="IOMUXC_OBSERVE_MUX_2":start=0x020e0040:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_OBSERVE_MUX_2102={\
        gui_name="OBSRV":position=0:size=6:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_OBSERVE_MUX_3={\
      gui_name="IOMUXC_OBSERVE_MUX_3":start=0x020e0044:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_OBSERVE_MUX_3103={\
        gui_name="OBSRV":position=0:size=6:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_OBSERVE_MUX_4={\
      gui_name="IOMUXC_OBSERVE_MUX_4":start=0x020e0048:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_OBSERVE_MUX_4104={\
        gui_name="OBSRV":position=0:size=6:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA105={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1":start=0x020e004c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA106={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA107={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA108={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2":start=0x020e0050:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA109={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA110={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA111={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0":start=0x020e0054:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA112={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA113={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA114={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TXC":start=0x020e0058:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA115={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA116={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA117={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD0":start=0x020e005c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA118={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA119={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA120={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD1":start=0x020e0060:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA121={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA122={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA123={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD2":start=0x020e0064:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA124={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA125={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA126={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TD3":start=0x020e0068:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA127={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA128={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA129={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RX_CTL":start=0x020e006c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA130={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA131={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA132={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD0":start=0x020e0070:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA133={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA134={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA135={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL":start=0x020e0074:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA136={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA137={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA138={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD1":start=0x020e0078:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA139={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA140={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA141={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD2":start=0x020e007c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA142={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA143={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA144={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RD3":start=0x020e0080:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA145={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA146={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA147={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_RGMII_RXC":start=0x020e0084:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA148={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA149={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA150={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A25":start=0x020e0088:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA151={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA152={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA153={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_EB2":start=0x020e008c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA154={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA155={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA156={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D16":start=0x020e0090:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA157={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA158={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA159={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D17":start=0x020e0094:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA160={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA161={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA162={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D18":start=0x020e0098:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA163={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA164={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA165={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D19":start=0x020e009c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA166={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA167={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA168={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D20":start=0x020e00a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA169={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA170={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA171={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D21":start=0x020e00a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA172={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA173={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA174={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D22":start=0x020e00a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA175={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA176={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA177={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D23":start=0x020e00ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA178={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA179={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA180={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_EB3":start=0x020e00b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA181={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA182={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA183={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D24":start=0x020e00b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA184={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA185={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA186={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D25":start=0x020e00b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA187={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA188={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA189={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D26":start=0x020e00bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA190={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA191={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA192={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D27":start=0x020e00c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA193={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA194={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA195={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D28":start=0x020e00c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA196={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA197={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA198={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D29":start=0x020e00c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA199={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA200={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA201={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D30":start=0x020e00cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA202={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA203={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA204={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_D31":start=0x020e00d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA205={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA206={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA207={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A24":start=0x020e00d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA208={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA209={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA210={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A23":start=0x020e00d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA211={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA212={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA213={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A22":start=0x020e00dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA214={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA215={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA216={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A21":start=0x020e00e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA217={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA218={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA219={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A20":start=0x020e00e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA220={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA221={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA222={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A19":start=0x020e00e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA223={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA224={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA225={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A18":start=0x020e00ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA226={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA227={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA228={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A17":start=0x020e00f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA229={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA230={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA231={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_A16":start=0x020e00f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA232={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA233={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA234={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_CS0":start=0x020e00f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA235={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA236={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA237={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_CS1":start=0x020e00fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA238={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA239={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA240={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_OE":start=0x020e0100:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA241={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA242={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA243={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_RW":start=0x020e0104:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA244={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA245={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA246={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_LBA":start=0x020e0108:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA247={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA248={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA249={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_EB0":start=0x020e010c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA250={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA251={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA252={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_EB1":start=0x020e0110:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA253={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA254={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA255={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA0":start=0x020e0114:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA256={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA257={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA258={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA1":start=0x020e0118:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA259={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA260={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA261={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA2":start=0x020e011c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA262={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA263={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA264={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA3":start=0x020e0120:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA265={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA266={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA267={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA4":start=0x020e0124:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA268={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA269={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA270={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA5":start=0x020e0128:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA271={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA272={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA273={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA6":start=0x020e012c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA274={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA275={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA276={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA7":start=0x020e0130:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA277={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA278={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA279={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA8":start=0x020e0134:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA280={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA281={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA282={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA9":start=0x020e0138:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA283={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA284={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA285={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA10":start=0x020e013c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA286={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA287={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA288={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA11":start=0x020e0140:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA289={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA290={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA291={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA12":start=0x020e0144:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA292={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA293={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA294={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA13":start=0x020e0148:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA295={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA296={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA297={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA14":start=0x020e014c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA298={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA299={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA300={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_DA15":start=0x020e0150:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA301={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA302={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA303={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT":start=0x020e0154:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA304={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA305={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA306={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK":start=0x020e0158:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA307={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA308={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA309={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK":start=0x020e015c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA310={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA311={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA312={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15":start=0x020e0160:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA313={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA314={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA315={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2":start=0x020e0164:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA316={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA317={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA318={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3":start=0x020e0168:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA319={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA320={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA321={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4":start=0x020e016c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA322={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA323={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA324={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0":start=0x020e0170:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA325={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA326={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA327={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1":start=0x020e0174:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA328={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA329={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA330={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2":start=0x020e0178:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA331={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA332={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA333={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3":start=0x020e017c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA334={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA335={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA336={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4":start=0x020e0180:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA337={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA338={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA339={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5":start=0x020e0184:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA340={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA341={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA342={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6":start=0x020e0188:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA343={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA344={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA345={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7":start=0x020e018c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA346={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA347={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA348={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8":start=0x020e0190:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA349={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA350={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA351={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9":start=0x020e0194:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA352={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA353={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA354={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10":start=0x020e0198:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA355={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA356={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA357={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11":start=0x020e019c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA358={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA359={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA360={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12":start=0x020e01a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA361={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA362={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA363={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13":start=0x020e01a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA364={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA365={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA366={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14":start=0x020e01a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA367={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA368={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA369={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15":start=0x020e01ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA370={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA371={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA372={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16":start=0x020e01b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA373={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA374={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA375={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17":start=0x020e01b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA376={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA377={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA378={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18":start=0x020e01b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA379={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA380={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA381={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19":start=0x020e01bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA382={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA383={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA384={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20":start=0x020e01c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA385={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA386={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA387={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21":start=0x020e01c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA388={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA389={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA390={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22":start=0x020e01c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA391={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA392={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA393={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23":start=0x020e01cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA394={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA395={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA396={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO":start=0x020e01d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA397={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA398={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA399={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK":start=0x020e01d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA400={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA401={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA402={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER":start=0x020e01d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA403={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA404={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA405={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV":start=0x020e01dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA406={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA407={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA408={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_RXD1":start=0x020e01e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA409={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA410={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA411={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_RXD0":start=0x020e01e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA412={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA413={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA414={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN":start=0x020e01e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA415={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA416={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA417={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_TXD1":start=0x020e01ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA418={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA419={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA420={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_TXD0":start=0x020e01f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA421={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA422={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA423={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_ENET_MDC":start=0x020e01f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA424={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA425={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA426={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL0":start=0x020e01f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA427={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA428={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA429={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0":start=0x020e01fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA430={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA431={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA432={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL1":start=0x020e0200:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA433={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA434={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA435={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1":start=0x020e0204:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA436={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA437={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA438={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL2":start=0x020e0208:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA439={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA440={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA441={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2":start=0x020e020c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA442={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA443={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA444={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL3":start=0x020e0210:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA445={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA446={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA447={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3":start=0x020e0214:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA448={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA449={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA450={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_COL4":start=0x020e0218:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA451={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA452={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA453={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4":start=0x020e021c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA454={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA455={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA456={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_0":start=0x020e0220:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA457={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA458={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA459={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_1":start=0x020e0224:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA460={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA461={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA462={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_9":start=0x020e0228:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA463={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA464={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA465={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_3":start=0x020e022c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA466={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA467={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA468={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_6":start=0x020e0230:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA469={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA470={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA471={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_2":start=0x020e0234:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA472={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA473={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA474={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_4":start=0x020e0238:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA475={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA476={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA477={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_5":start=0x020e023c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA478={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA479={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA480={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_7":start=0x020e0240:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA481={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA482={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA483={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_8":start=0x020e0244:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA484={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA485={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA486={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_16":start=0x020e0248:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA487={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA488={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA489={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_17":start=0x020e024c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA490={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA491={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA492={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_18":start=0x020e0250:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA493={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA494={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA495={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_GPIO_19":start=0x020e0254:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA496={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA497={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA498={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK":start=0x020e0258:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA499={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA500={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA501={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK":start=0x020e025c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA502={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA503={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA504={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN":start=0x020e0260:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA505={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA506={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA507={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC":start=0x020e0264:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA508={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA509={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA510={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT4":start=0x020e0268:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA511={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA512={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA513={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT5":start=0x020e026c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA514={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA515={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA516={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT6":start=0x020e0270:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA517={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA518={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA519={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT7":start=0x020e0274:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA520={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA521={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA522={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8":start=0x020e0278:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA523={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA524={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA525={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9":start=0x020e027c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA526={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA527={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA528={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10":start=0x020e0280:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA529={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA530={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA531={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11":start=0x020e0284:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA532={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA533={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA534={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12":start=0x020e0288:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA535={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA536={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA537={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13":start=0x020e028c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA538={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA539={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA540={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14":start=0x020e0290:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA541={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA542={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA543={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15":start=0x020e0294:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA544={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA545={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA546={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16":start=0x020e0298:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA547={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA548={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA549={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17":start=0x020e029c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA550={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA551={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA552={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18":start=0x020e02a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA553={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA554={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA555={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19":start=0x020e02a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA556={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA557={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA558={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT7":start=0x020e02a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA559={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA560={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA561={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT6":start=0x020e02ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA562={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA563={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA564={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT5":start=0x020e02b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA565={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA566={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA567={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT4":start=0x020e02b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA568={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA569={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA570={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_CMD":start=0x020e02b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA571={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA572={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA573={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_CLK":start=0x020e02bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA574={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA575={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA576={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0":start=0x020e02c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA577={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA578={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA579={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1":start=0x020e02c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA580={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA581={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA582={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2":start=0x020e02c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA583={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA584={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA585={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3":start=0x020e02cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA586={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA587={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA588={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD3_RST":start=0x020e02d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA589={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA590={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA591={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE":start=0x020e02d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA592={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA593={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA594={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE":start=0x020e02d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA595={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA596={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA597={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B":start=0x020e02dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA598={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA599={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA600={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0":start=0x020e02e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA601={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA602={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA603={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0":start=0x020e02e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA604={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA605={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA606={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1":start=0x020e02e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA607={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA608={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA609={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_CS2":start=0x020e02ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA610={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA611={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA612={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_CS3":start=0x020e02f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA613={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA614={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA615={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_CMD":start=0x020e02f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA616={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA617={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA618={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_CLK":start=0x020e02f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA619={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA620={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA621={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D0":start=0x020e02fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA622={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA623={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA624={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D1":start=0x020e0300:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA625={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA626={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA627={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D2":start=0x020e0304:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA628={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA629={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA630={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D3":start=0x020e0308:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA631={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA632={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA633={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D4":start=0x020e030c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA634={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA635={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA636={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D5":start=0x020e0310:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA637={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA638={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA639={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D6":start=0x020e0314:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA640={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA641={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA642={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_NANDF_D7":start=0x020e0318:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA643={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA644={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA645={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT0":start=0x020e031c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA646={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA647={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA648={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT1":start=0x020e0320:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA649={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA650={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA651={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT2":start=0x020e0324:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA652={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA653={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA654={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT3":start=0x020e0328:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA655={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA656={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA657={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT4":start=0x020e032c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA658={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA659={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA660={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT5":start=0x020e0330:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA661={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA662={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA663={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT6":start=0x020e0334:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA664={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA665={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA666={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD4_DAT7":start=0x020e0338:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA667={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA668={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA669={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1":start=0x020e033c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA670={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA671={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA672={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0":start=0x020e0340:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA673={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA674={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA675={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3":start=0x020e0344:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA676={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA677={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA678={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD1_CMD":start=0x020e0348:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA679={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA680={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA681={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2":start=0x020e034c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA682={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA683={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA684={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD1_CLK":start=0x020e0350:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA685={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA686={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA687={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD2_CLK":start=0x020e0354:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA688={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA689={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA690={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD2_CMD":start=0x020e0358:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA691={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA692={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_MUX_CTL_PA693={\
      gui_name="IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3":start=0x020e035c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA694={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_MUX_CTL_PA695={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA696={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1":start=0x020e0360:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA697={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA698={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA699={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA700={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA701={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA702={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA703={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA704={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA705={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2":start=0x020e0364:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA706={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA707={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA708={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA709={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA710={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA711={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA712={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA713={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA714={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0":start=0x020e0368:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA715={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA716={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA717={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA718={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA719={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA720={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA721={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA722={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA723={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TXC":start=0x020e036c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA724={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA725={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA726={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA727={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA728={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA729={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA730={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA731={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA732={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD0":start=0x020e0370:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA733={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA734={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA735={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA736={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA737={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA738={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA739={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA740={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA741={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD1":start=0x020e0374:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA742={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA743={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA744={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA745={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA746={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA747={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA748={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA749={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA750={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD2":start=0x020e0378:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA751={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA752={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA753={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA754={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA755={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA756={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA757={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA758={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA759={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TD3":start=0x020e037c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA760={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA761={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA762={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA763={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA764={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA765={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA766={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA767={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA768={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RX_CTL":start=0x020e0380:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA769={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA770={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA771={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA772={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA773={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA774={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA775={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA776={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA777={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD0":start=0x020e0384:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA778={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA779={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA780={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA781={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA782={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA783={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA784={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA785={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA786={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_TX_CTL":start=0x020e0388:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA787={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA788={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA789={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA790={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA791={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA792={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA793={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA794={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA795={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD1":start=0x020e038c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA796={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA797={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA798={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA799={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA800={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA801={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA802={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA803={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA804={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD2":start=0x020e0390:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA805={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA806={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA807={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA808={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA809={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA810={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA811={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA812={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA813={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RD3":start=0x020e0394:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA814={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA815={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA816={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA817={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA818={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA819={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA820={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA821={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA822={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_RGMII_RXC":start=0x020e0398:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA823={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA824={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA825={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA826={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA827={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA828={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA829={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA830={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA831={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A25":start=0x020e039c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA832={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA833={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA834={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA835={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA836={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA837={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA838={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA839={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA840={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_EB2":start=0x020e03a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA841={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA842={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA843={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA844={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA845={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA846={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA847={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA848={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA849={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D16":start=0x020e03a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA850={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA851={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA852={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA853={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA854={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA855={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA856={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA857={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA858={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D17":start=0x020e03a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA859={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA860={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA861={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA862={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA863={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA864={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA865={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA866={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA867={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D18":start=0x020e03ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA868={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA869={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA870={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA871={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA872={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA873={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA874={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA875={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA876={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D19":start=0x020e03b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA877={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA878={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA879={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA880={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA881={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA882={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA883={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA884={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA885={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D20":start=0x020e03b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA886={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA887={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA888={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA889={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA890={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA891={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA892={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA893={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA894={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D21":start=0x020e03b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA895={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA896={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA897={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA898={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA899={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA900={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA901={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA902={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA903={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D22":start=0x020e03bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA904={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA905={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA906={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA907={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA908={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA909={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA910={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA911={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA912={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D23":start=0x020e03c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA913={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA914={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA915={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA916={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA917={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA918={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA919={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA920={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA921={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_EB3":start=0x020e03c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA922={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA923={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA924={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA925={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA926={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA927={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA928={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA929={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA930={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D24":start=0x020e03c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA931={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA932={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA933={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA934={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA935={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA936={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA937={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA938={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA939={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D25":start=0x020e03cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA940={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA941={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA942={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA943={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA944={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA945={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA946={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA947={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA948={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D26":start=0x020e03d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA949={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA950={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA951={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA952={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA953={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA954={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA955={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA956={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA957={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D27":start=0x020e03d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA958={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA959={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA960={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA961={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA962={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA963={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA964={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA965={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA966={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D28":start=0x020e03d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA967={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA968={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA969={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA970={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA971={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA972={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA973={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA974={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA975={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D29":start=0x020e03dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA976={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA977={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA978={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA979={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA980={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA981={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA982={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA983={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA984={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D30":start=0x020e03e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA985={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA986={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA987={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA988={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA989={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA990={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA991={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA992={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_PA993={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_D31":start=0x020e03e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA994={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA995={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA996={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA997={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA998={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_PA999={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1000={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1001={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1002={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A24":start=0x020e03e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1003={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1004={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1005={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1006={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1007={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1008={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1009={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1010={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1011={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A23":start=0x020e03ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1012={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1013={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1014={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1015={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1016={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1017={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1018={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1019={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1020={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A22":start=0x020e03f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1021={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1022={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1023={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1024={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1025={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1026={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1027={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1028={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1029={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A21":start=0x020e03f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1030={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1031={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1032={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1033={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1034={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1035={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1036={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1037={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1038={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A20":start=0x020e03f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1039={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1040={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1041={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1042={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1043={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1044={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1045={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1046={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1047={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A19":start=0x020e03fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1048={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1049={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1050={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1051={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1052={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1053={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1054={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1055={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1056={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A18":start=0x020e0400:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1057={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1058={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1059={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1060={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1061={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1062={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1063={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1064={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1065={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A17":start=0x020e0404:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1066={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1067={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1068={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1069={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1070={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1071={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1072={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1073={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1074={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_A16":start=0x020e0408:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1075={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1076={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1077={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1078={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1079={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1080={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1081={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1082={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1083={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_CS0":start=0x020e040c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1084={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1085={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1086={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1087={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1088={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1089={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1090={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1091={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1092={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_CS1":start=0x020e0410:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1093={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1094={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1095={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1096={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1097={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1098={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1099={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1100={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1101={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_OE":start=0x020e0414:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1102={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1103={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1104={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1105={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1106={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1107={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1108={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1109={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1110={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_RW":start=0x020e0418:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1111={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1112={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1113={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1114={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1115={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1116={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1117={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1118={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1119={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_LBA":start=0x020e041c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1120={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1121={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1122={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1123={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1124={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1125={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1126={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1127={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1128={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_EB0":start=0x020e0420:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1129={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1130={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1131={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1132={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1133={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1134={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1135={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1136={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1137={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_EB1":start=0x020e0424:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1138={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1139={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1140={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1141={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1142={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1143={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1144={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1145={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1146={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA0":start=0x020e0428:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1147={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1148={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1149={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1150={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1151={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1152={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1153={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1154={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1155={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA1":start=0x020e042c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1156={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1157={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1158={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1159={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1160={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1161={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1162={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1163={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1164={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA2":start=0x020e0430:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1165={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1166={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1167={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1168={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1169={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1170={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1171={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1172={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1173={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA3":start=0x020e0434:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1174={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1175={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1176={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1177={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1178={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1179={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1180={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1181={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1182={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA4":start=0x020e0438:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1183={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1184={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1185={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1186={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1187={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1188={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1189={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1190={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1191={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA5":start=0x020e043c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1192={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1193={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1194={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1195={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1196={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1197={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1198={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1199={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1200={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA6":start=0x020e0440:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1201={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1202={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1203={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1204={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1205={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1206={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1207={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1208={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1209={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA7":start=0x020e0444:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1210={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1211={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1212={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1213={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1214={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1215={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1216={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1217={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1218={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA8":start=0x020e0448:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1219={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1220={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1221={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1222={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1223={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1224={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1225={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1226={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1227={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA9":start=0x020e044c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1228={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1229={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1230={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1231={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1232={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1233={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1234={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1235={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1236={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA10":start=0x020e0450:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1237={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1238={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1239={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1240={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1241={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1242={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1243={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1244={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1245={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA11":start=0x020e0454:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1246={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1247={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1248={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1249={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1250={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1251={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1252={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1253={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1254={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA12":start=0x020e0458:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1255={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1256={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1257={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1258={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1259={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1260={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1261={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1262={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1263={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA13":start=0x020e045c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1264={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1265={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1266={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1267={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1268={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1269={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1270={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1271={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1272={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA14":start=0x020e0460:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1273={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1274={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1275={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1276={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1277={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1278={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1279={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1280={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1281={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_DA15":start=0x020e0464:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1282={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1283={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1284={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1285={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1286={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1287={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1288={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1289={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1290={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT":start=0x020e0468:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1291={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1292={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1293={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1294={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1295={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1296={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1297={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1298={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1299={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK":start=0x020e046c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1300={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1301={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1302={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1303={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1304={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1305={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1306={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1307={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1308={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK":start=0x020e0470:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1309={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1310={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1311={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1312={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1313={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1314={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1315={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1316={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1317={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15":start=0x020e0474:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1318={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1319={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1320={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1321={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1322={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1323={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1324={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1325={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1326={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2":start=0x020e0478:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1327={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1328={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1329={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1330={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1331={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1332={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1333={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1334={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1335={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3":start=0x020e047c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1336={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1337={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1338={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1339={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1340={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1341={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1342={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1343={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1344={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4":start=0x020e0480:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1345={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1346={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1347={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1348={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1349={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1350={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1351={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1352={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1353={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0":start=0x020e0484:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1354={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1355={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1356={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1357={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1358={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1359={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1360={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1361={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1362={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1":start=0x020e0488:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1363={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1364={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1365={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1366={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1367={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1368={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1369={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1370={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1371={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2":start=0x020e048c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1372={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1373={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1374={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1375={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1376={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1377={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1378={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1379={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1380={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3":start=0x020e0490:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1381={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1382={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1383={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1384={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1385={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1386={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1387={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1388={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1389={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4":start=0x020e0494:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1390={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1391={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1392={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1393={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1394={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1395={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1396={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1397={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1398={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5":start=0x020e0498:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1399={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1400={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1401={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1402={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1403={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1404={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1405={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1406={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1407={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6":start=0x020e049c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1408={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1409={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1410={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1411={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1412={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1413={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1414={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1415={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1416={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7":start=0x020e04a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1417={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1418={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1419={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1420={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1421={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1422={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1423={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1424={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1425={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8":start=0x020e04a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1426={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1427={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1428={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1429={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1430={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1431={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1432={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1433={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1434={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9":start=0x020e04a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1435={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1436={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1437={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1438={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1439={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1440={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1441={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1442={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1443={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10":start=0x020e04ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1444={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1445={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1446={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1447={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1448={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1449={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1450={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1451={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1452={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11":start=0x020e04b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1453={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1454={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1455={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1456={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1457={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1458={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1459={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1460={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1461={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12":start=0x020e04b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1462={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1463={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1464={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1465={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1466={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1467={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1468={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1469={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1470={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13":start=0x020e04b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1471={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1472={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1473={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1474={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1475={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1476={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1477={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1478={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1479={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14":start=0x020e04bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1480={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1481={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1482={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1483={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1484={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1485={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1486={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1487={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1488={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15":start=0x020e04c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1489={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1490={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1491={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1492={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1493={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1494={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1495={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1496={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1497={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16":start=0x020e04c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1498={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1499={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1500={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1501={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1502={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1503={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1504={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1505={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1506={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17":start=0x020e04c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1507={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1508={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1509={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1510={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1511={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1512={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1513={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1514={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1515={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18":start=0x020e04cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1516={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1517={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1518={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1519={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1520={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1521={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1522={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1523={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1524={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19":start=0x020e04d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1525={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1526={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1527={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1528={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1529={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1530={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1531={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1532={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1533={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20":start=0x020e04d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1534={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1535={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1536={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1537={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1538={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1539={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1540={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1541={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1542={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21":start=0x020e04d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1543={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1544={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1545={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1546={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1547={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1548={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1549={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1550={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1551={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22":start=0x020e04dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1552={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1553={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1554={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1555={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1556={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1557={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1558={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1559={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1560={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23":start=0x020e04e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1561={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1562={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1563={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1564={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1565={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1566={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1567={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1568={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1569={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO":start=0x020e04e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1570={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1571={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1572={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1573={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1574={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1575={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1576={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1577={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1578={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_REF_CLK":start=0x020e04e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1579={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1580={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1581={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1582={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1583={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1584={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1585={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1586={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1587={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_RX_ER":start=0x020e04ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1588={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1589={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1590={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1591={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1592={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1593={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1594={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1595={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1596={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_CRS_DV":start=0x020e04f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1597={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1598={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1599={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1600={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1601={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1602={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1603={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1604={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1605={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_RXD1":start=0x020e04f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1606={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1607={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1608={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1609={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1610={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1611={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1612={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1613={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1614={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_RXD0":start=0x020e04f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1615={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1616={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1617={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1618={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1619={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1620={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1621={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1622={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1623={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_TX_EN":start=0x020e04fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1624={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1625={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1626={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1627={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1628={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1629={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1630={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1631={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1632={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_TXD1":start=0x020e0500:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1633={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1634={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1635={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1636={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1637={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1638={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1639={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1640={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1641={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_TXD0":start=0x020e0504:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1642={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1643={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1644={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1645={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1646={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1647={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1648={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1649={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1650={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_ENET_MDC":start=0x020e0508:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1651={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1652={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1653={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1654={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1655={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1656={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1657={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1658={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1659={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5":start=0x020e050c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1660={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1661={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1662={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1663={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1664={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1665={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1666={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1667={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1668={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5":start=0x020e0510:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1669={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1670={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1671={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1672={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1673={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1674={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1675={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1676={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1677={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4":start=0x020e0514:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1678={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1679={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1680={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1681={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1682={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1683={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1684={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1685={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1686={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4":start=0x020e0518:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1687={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1688={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1689={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1690={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1691={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1692={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1693={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1694={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1695={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3":start=0x020e051c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1696={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1697={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1698={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1699={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1700={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1701={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1702={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1703={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1704={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3":start=0x020e0520:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1705={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1706={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1707={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1708={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1709={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1710={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1711={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1712={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1713={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2":start=0x020e0524:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1714={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1715={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1716={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1717={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1718={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1719={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1720={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1721={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1722={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2":start=0x020e0528:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1723={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1724={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1725={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1726={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1727={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1728={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1729={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1730={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1731={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A0":start=0x020e052c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1732={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1733={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1734={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1735={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1736={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1737={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1738={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1739={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1740={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A1":start=0x020e0530:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1741={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1742={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1743={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1744={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1745={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1746={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1747={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1748={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1749={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A2":start=0x020e0534:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1750={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1751={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1752={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1753={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1754={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1755={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1756={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1757={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1758={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A3":start=0x020e0538:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1759={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1760={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1761={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1762={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1763={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1764={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1765={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1766={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1767={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A4":start=0x020e053c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1768={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1769={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1770={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1771={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1772={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1773={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1774={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1775={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1776={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A5":start=0x020e0540:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1777={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1778={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1779={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1780={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1781={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1782={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1783={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1784={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1785={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A6":start=0x020e0544:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1786={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1787={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1788={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1789={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1790={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1791={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1792={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1793={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1794={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A7":start=0x020e0548:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1795={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1796={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1797={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1798={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1799={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1800={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1801={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1802={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1803={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A8":start=0x020e054c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1804={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1805={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1806={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1807={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1808={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1809={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1810={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1811={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1812={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A9":start=0x020e0550:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1813={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1814={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1815={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1816={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1817={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1818={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1819={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1820={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1821={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A10":start=0x020e0554:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1822={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1823={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1824={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1825={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1826={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1827={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1828={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1829={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1830={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A11":start=0x020e0558:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1831={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1832={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1833={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1834={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1835={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1836={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1837={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1838={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1839={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A12":start=0x020e055c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1840={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1841={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1842={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1843={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1844={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1845={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1846={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1847={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1848={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A13":start=0x020e0560:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1849={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1850={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1851={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1852={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1853={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1854={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1855={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1856={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1857={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A14":start=0x020e0564:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1858={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1859={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1860={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1861={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1862={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1863={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1864={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1865={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1866={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_A15":start=0x020e0568:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1867={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1868={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1869={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1870={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1871={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1872={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1873={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1874={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1875={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS":start=0x020e056c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1876={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1877={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1878={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1879={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1880={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1881={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1882={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1883={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1884={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0":start=0x020e0570:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1885={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1886={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1887={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1888={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1889={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1890={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1891={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1892={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1893={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1":start=0x020e0574:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1894={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1895={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1896={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1897={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1898={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1899={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1900={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1901={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1902={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS":start=0x020e0578:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1903={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1904={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1905={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1906={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1907={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1908={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1909={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1910={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1911={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET":start=0x020e057c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1912={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1913={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1914={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1915={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1916={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1917={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1918={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1919={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1920={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0":start=0x020e0580:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1921={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1922={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1923={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1924={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1925={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1926={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1927={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1928={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1929={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1":start=0x020e0584:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1930={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1931={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1932={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1933={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1934={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1935={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1936={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1937={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1938={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0":start=0x020e0588:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1939={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1940={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1941={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1942={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1943={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1944={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1945={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1946={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1947={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2":start=0x020e058c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1948={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1949={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1950={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1951={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1952={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1953={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1954={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1955={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1956={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0":start=0x020e0590:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1957={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1958={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1959={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1960={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1961={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1962={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1963={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1964={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1965={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1":start=0x020e0594:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1966={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1967={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1968={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1969={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1970={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1971={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1972={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1973={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1974={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1":start=0x020e0598:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1975={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1976={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1977={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1978={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1979={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1980={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1981={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1982={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1983={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0":start=0x020e059c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1984={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1985={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1986={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1987={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1988={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1989={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1990={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1991={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P1992={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1":start=0x020e05a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1993={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1994={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1995={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1996={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1997={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1998={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P1999={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2000={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2001={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE":start=0x020e05a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2002={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2003={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2004={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2005={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2006={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2007={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2008={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2009={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2010={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0":start=0x020e05a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2011={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2012={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2013={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2014={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2015={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2016={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2017={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2018={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2019={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0":start=0x020e05ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2020={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2021={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2022={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2023={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2024={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2025={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2026={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2027={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2028={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1":start=0x020e05b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2029={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2030={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2031={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2032={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2033={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2034={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2035={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2036={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2037={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1":start=0x020e05b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2038={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2039={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2040={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2041={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2042={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2043={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2044={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2045={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2046={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6":start=0x020e05b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2047={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2048={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2049={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2050={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2051={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2052={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2053={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2054={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2055={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6":start=0x020e05bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2056={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2057={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2058={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2059={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2060={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2061={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2062={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2063={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2064={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7":start=0x020e05c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2065={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2066={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2067={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2068={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2069={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2070={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2071={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2072={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2073={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7":start=0x020e05c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2074={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2075={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2076={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2077={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2078={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2079={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2080={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2081={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2082={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL0":start=0x020e05c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2083={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2084={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2085={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2086={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2087={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2088={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2089={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2090={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2091={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0":start=0x020e05cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2092={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2093={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2094={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2095={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2096={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2097={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2098={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2099={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2100={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL1":start=0x020e05d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2101={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2102={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2103={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2104={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2105={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2106={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2107={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2108={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2109={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1":start=0x020e05d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2110={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2111={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2112={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2113={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2114={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2115={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2116={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2117={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2118={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL2":start=0x020e05d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2119={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2120={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2121={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2122={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2123={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2124={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2125={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2126={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2127={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2":start=0x020e05dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2128={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2129={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2130={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2131={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2132={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2133={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2134={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2135={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2136={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL3":start=0x020e05e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2137={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2138={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2139={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2140={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2141={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2142={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2143={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2144={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2145={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3":start=0x020e05e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2146={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2147={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2148={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2149={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2150={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2151={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2152={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2153={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2154={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_COL4":start=0x020e05e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2155={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2156={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2157={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2158={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2159={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2160={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2161={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2162={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2163={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4":start=0x020e05ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2164={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2165={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2166={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2167={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2168={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2169={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2170={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2171={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2172={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_0":start=0x020e05f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2173={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2174={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2175={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2176={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2177={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2178={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2179={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2180={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2181={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_1":start=0x020e05f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2182={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2183={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2184={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2185={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2186={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2187={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2188={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2189={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2190={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_9":start=0x020e05f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2191={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2192={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2193={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2194={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2195={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2196={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2197={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2198={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2199={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_3":start=0x020e05fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2200={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2201={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2202={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2203={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2204={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2205={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2206={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2207={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2208={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_6":start=0x020e0600:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2209={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2210={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2211={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2212={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2213={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2214={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2215={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2216={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2217={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_2":start=0x020e0604:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2218={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2219={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2220={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2221={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2222={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2223={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2224={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2225={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2226={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_4":start=0x020e0608:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2227={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2228={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2229={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2230={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2231={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2232={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2233={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2234={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2235={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_5":start=0x020e060c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2236={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2237={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2238={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2239={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2240={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2241={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2242={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2243={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2244={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_7":start=0x020e0610:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2245={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2246={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2247={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2248={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2249={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2250={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2251={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2252={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2253={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_8":start=0x020e0614:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2254={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2255={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2256={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2257={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2258={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2259={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2260={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2261={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2262={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_16":start=0x020e0618:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2263={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2264={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2265={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2266={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2267={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2268={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2269={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2270={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2271={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_17":start=0x020e061c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2272={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2273={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2274={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2275={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2276={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2277={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2278={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2279={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2280={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_18":start=0x020e0620:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2281={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2282={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2283={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2284={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2285={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2286={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2287={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2288={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2289={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_GPIO_19":start=0x020e0624:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2290={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2291={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2292={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2293={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2294={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2295={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2296={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2297={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2298={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK":start=0x020e0628:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2299={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2300={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2301={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2302={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2303={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2304={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2305={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2306={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2307={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK":start=0x020e062c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2308={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2309={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2310={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2311={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2312={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2313={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2314={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2315={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2316={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN":start=0x020e0630:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2317={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2318={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2319={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2320={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2321={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2322={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2323={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2324={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2325={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC":start=0x020e0634:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2326={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2327={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2328={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2329={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2330={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2331={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2332={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2333={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2334={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT4":start=0x020e0638:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2335={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2336={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2337={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2338={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2339={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2340={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2341={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2342={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2343={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT5":start=0x020e063c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2344={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2345={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2346={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2347={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2348={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2349={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2350={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2351={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2352={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT6":start=0x020e0640:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2353={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2354={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2355={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2356={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2357={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2358={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2359={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2360={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2361={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT7":start=0x020e0644:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2362={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2363={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2364={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2365={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2366={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2367={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2368={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2369={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2370={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8":start=0x020e0648:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2371={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2372={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2373={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2374={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2375={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2376={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2377={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2378={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2379={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9":start=0x020e064c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2380={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2381={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2382={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2383={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2384={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2385={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2386={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2387={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2388={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10":start=0x020e0650:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2389={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2390={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2391={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2392={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2393={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2394={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2395={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2396={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2397={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11":start=0x020e0654:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2398={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2399={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2400={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2401={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2402={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2403={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2404={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2405={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2406={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12":start=0x020e0658:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2407={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2408={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2409={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2410={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2411={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2412={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2413={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2414={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2415={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13":start=0x020e065c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2416={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2417={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2418={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2419={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2420={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2421={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2422={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2423={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2424={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14":start=0x020e0660:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2425={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2426={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2427={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2428={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2429={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2430={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2431={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2432={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2433={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15":start=0x020e0664:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2434={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2435={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2436={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2437={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2438={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2439={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2440={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2441={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2442={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16":start=0x020e0668:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2443={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2444={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2445={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2446={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2447={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2448={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2449={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2450={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2451={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17":start=0x020e066c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2452={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2453={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2454={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2455={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2456={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2457={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2458={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2459={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2460={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18":start=0x020e0670:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2461={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2462={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2463={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2464={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2465={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2466={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2467={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2468={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2469={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19":start=0x020e0674:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2470={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2471={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2472={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2473={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2474={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2475={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2476={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2477={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2478={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS":start=0x020e0678:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2479={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2480={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2481={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2482={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2483={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2484={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2485={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2486={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2487={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD":start=0x020e067c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2488={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2489={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2490={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2491={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2492={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2493={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2494={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2495={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2496={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB":start=0x020e0680:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2497={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2498={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2499={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2500={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2501={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2502={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2503={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2504={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2505={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI":start=0x020e0684:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2506={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2507={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2508={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2509={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2510={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2511={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2512={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2513={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2514={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK":start=0x020e0688:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2515={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2516={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2517={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2518={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2519={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2520={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2521={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2522={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2523={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO":start=0x020e068c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2524={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2525={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2526={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2527={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2528={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2529={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2530={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2531={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2532={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT7":start=0x020e0690:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2533={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2534={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2535={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2536={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2537={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2538={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2539={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2540={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2541={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT6":start=0x020e0694:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2542={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2543={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2544={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2545={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2546={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2547={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2548={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2549={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2550={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT5":start=0x020e0698:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2551={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2552={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2553={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2554={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2555={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2556={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2557={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2558={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2559={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT4":start=0x020e069c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2560={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2561={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2562={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2563={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2564={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2565={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2566={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2567={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2568={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_CMD":start=0x020e06a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2569={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2570={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2571={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2572={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2573={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2574={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2575={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2576={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2577={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_CLK":start=0x020e06a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2578={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2579={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2580={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2581={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2582={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2583={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2584={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2585={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2586={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0":start=0x020e06a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2587={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2588={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2589={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2590={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2591={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2592={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2593={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2594={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2595={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1":start=0x020e06ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2596={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2597={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2598={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2599={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2600={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2601={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2602={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2603={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2604={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2":start=0x020e06b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2605={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2606={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2607={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2608={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2609={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2610={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2611={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2612={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2613={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3":start=0x020e06b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2614={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2615={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2616={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2617={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2618={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2619={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2620={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2621={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2622={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD3_RST":start=0x020e06b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2623={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2624={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2625={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2626={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2627={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2628={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2629={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2630={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2631={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE":start=0x020e06bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2632={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2633={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2634={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2635={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2636={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2637={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2638={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2639={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2640={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE":start=0x020e06c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2641={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2642={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2643={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2644={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2645={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2646={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2647={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2648={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2649={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B":start=0x020e06c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2650={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2651={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2652={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2653={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2654={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2655={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2656={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2657={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2658={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0":start=0x020e06c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2659={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2660={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2661={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2662={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2663={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2664={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2665={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2666={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2667={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0":start=0x020e06cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2668={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2669={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2670={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2671={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2672={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2673={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2674={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2675={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2676={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1":start=0x020e06d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2677={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2678={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2679={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2680={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2681={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2682={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2683={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2684={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2685={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_CS2":start=0x020e06d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2686={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2687={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2688={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2689={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2690={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2691={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2692={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2693={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2694={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_CS3":start=0x020e06d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2695={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2696={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2697={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2698={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2699={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2700={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2701={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2702={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2703={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_CMD":start=0x020e06dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2704={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2705={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2706={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2707={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2708={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2709={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2710={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2711={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2712={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_CLK":start=0x020e06e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2713={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2714={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2715={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2716={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2717={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2718={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2719={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2720={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2721={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D0":start=0x020e06e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2722={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2723={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2724={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2725={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2726={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2727={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2728={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2729={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2730={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D1":start=0x020e06e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2731={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2732={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2733={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2734={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2735={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2736={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2737={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2738={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2739={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D2":start=0x020e06ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2740={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2741={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2742={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2743={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2744={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2745={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2746={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2747={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2748={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D3":start=0x020e06f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2749={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2750={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2751={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2752={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2753={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2754={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2755={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2756={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2757={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D4":start=0x020e06f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2758={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2759={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2760={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2761={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2762={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2763={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2764={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2765={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2766={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D5":start=0x020e06f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2767={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2768={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2769={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2770={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2771={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2772={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2773={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2774={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2775={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D6":start=0x020e06fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2776={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2777={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2778={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2779={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2780={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2781={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2782={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2783={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2784={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_NANDF_D7":start=0x020e0700:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2785={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2786={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2787={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2788={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2789={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2790={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2791={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2792={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2793={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT0":start=0x020e0704:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2794={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2795={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2796={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2797={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2798={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2799={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2800={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2801={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2802={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT1":start=0x020e0708:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2803={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2804={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2805={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2806={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2807={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2808={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2809={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2810={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2811={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT2":start=0x020e070c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2812={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2813={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2814={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2815={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2816={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2817={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2818={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2819={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2820={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT3":start=0x020e0710:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2821={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2822={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2823={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2824={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2825={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2826={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2827={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2828={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2829={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT4":start=0x020e0714:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2830={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2831={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2832={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2833={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2834={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2835={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2836={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2837={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2838={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT5":start=0x020e0718:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2839={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2840={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2841={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2842={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2843={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2844={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2845={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2846={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2847={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT6":start=0x020e071c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2848={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2849={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2850={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2851={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2852={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2853={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2854={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2855={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2856={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD4_DAT7":start=0x020e0720:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2857={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2858={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2859={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2860={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2861={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2862={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2863={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2864={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2865={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1":start=0x020e0724:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2866={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2867={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2868={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2869={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2870={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2871={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2872={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2873={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2874={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0":start=0x020e0728:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2875={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2876={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2877={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2878={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2879={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2880={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2881={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2882={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2883={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3":start=0x020e072c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2884={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2885={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2886={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2887={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2888={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2889={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2890={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2891={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2892={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD1_CMD":start=0x020e0730:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2893={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2894={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2895={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2896={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2897={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2898={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2899={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2900={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2901={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2":start=0x020e0734:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2902={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2903={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2904={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2905={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2906={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2907={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2908={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2909={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2910={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD1_CLK":start=0x020e0738:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2911={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2912={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2913={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2914={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2915={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2916={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2917={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2918={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2919={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD2_CLK":start=0x020e073c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2920={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2921={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2922={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2923={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2924={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2925={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2926={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2927={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2928={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD2_CMD":start=0x020e0740:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2929={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2930={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2931={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2932={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2933={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2934={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2935={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2936={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_P2937={\
      gui_name="IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3":start=0x020e0744:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2938={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2939={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2940={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2941={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2942={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2943={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2944={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_P2945={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2946={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B7DS":start=0x020e0748:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2947={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2948={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_ADDDS":start=0x020e074c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2949={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2950={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL":start=0x020e0750:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2951={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2952={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0":start=0x020e0754:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2953={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2954={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_DDRPKE":start=0x020e0758:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2955={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2956={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1":start=0x020e075c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2957={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2958={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2":start=0x020e0760:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2959={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2960={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3":start=0x020e0764:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2961={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2962={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_DDRPK":start=0x020e0768:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2963={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2964={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4":start=0x020e076c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2965={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2966={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_DDRHYS":start=0x020e0770:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2967={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2968={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_DDRMODE":start=0x020e0774:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2969={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2970={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5":start=0x020e0778:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2971={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2972={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6":start=0x020e077c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2973={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2974={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7":start=0x020e0780:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2975={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2976={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B0DS":start=0x020e0784:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2977={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2978={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B1DS":start=0x020e0788:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2979={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2980={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_CTLDS":start=0x020e078c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2981={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2982={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII":start=0x020e0790:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2983={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2984={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B2DS":start=0x020e0794:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2985={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2986={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE":start=0x020e0798:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2987={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2988={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B3DS":start=0x020e079c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2989={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2990={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B4DS":start=0x020e07a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2991={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2992={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B5DS":start=0x020e07a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2993={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2994={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_B6DS":start=0x020e07a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2995={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SW_PAD_CTL_G2996={\
      gui_name="IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM":start=0x020e07ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SW_PAD_CTL_G2997={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ASRC_ASRCK_C2998={\
      gui_name="IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT":start=0x020e07b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ASRC_ASRCK_C2999={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P4_IN3000={\
      gui_name="IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT":start=0x020e07b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P4_IN3001={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P4_IN3002={\
      gui_name="IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT":start=0x020e07b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P4_IN3003={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P4_IN3004={\
      gui_name="IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x020e07bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P4_IN3005={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P4_IN3006={\
      gui_name="IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT":start=0x020e07c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P4_IN3007={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P4_IN3008={\
      gui_name="IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x020e07c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P4_IN3009={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P4_IN3010={\
      gui_name="IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT":start=0x020e07c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P4_IN3011={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P5_IN3012={\
      gui_name="IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT":start=0x020e07cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P5_IN3013={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P5_IN3014={\
      gui_name="IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT":start=0x020e07d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P5_IN3015={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P5_IN3016={\
      gui_name="IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x020e07d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P5_IN3017={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P5_IN3018={\
      gui_name="IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT":start=0x020e07d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P5_IN3019={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P5_IN3020={\
      gui_name="IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x020e07dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P5_IN3021={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_AUDMUX_P5_IN3022={\
      gui_name="IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT":start=0x020e07e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_AUDMUX_P5_IN3023={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_CAN1_IPP_IND3024={\
      gui_name="IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT":start=0x020e07e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_CAN1_IPP_IND3025={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_CAN2_IPP_IND3026={\
      gui_name="IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT":start=0x020e07e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_CAN2_IPP_IND3027={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_CCM_IPP_DI1_3028={\
      gui_name="IOMUXC_CCM_IPP_DI1_CLK_SELECT_INPUT":start=0x020e07ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_CCM_IPP_DI1_3029={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_CCM_PMIC_VFU3030={\
      gui_name="IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT":start=0x020e07f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_CCM_PMIC_VFU3031={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI1_IPP_C3032={\
      gui_name="IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x020e07f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI1_IPP_C3033={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI1_IPP_I3034={\
      gui_name="IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT":start=0x020e07f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI1_IPP_I3035={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI1_IPP_I3036={\
      gui_name="IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT":start=0x020e07fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI1_IPP_I3037={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI1_IPP_I3038={\
      gui_name="IOMUXC_ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e0800:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI1_IPP_I3039={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI1_IPP_I3040={\
      gui_name="IOMUXC_ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT":start=0x020e0804:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI1_IPP_I3041={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI1_IPP_I3042={\
      gui_name="IOMUXC_ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT":start=0x020e0808:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI1_IPP_I3043={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI1_IPP_I3044={\
      gui_name="IOMUXC_ECSPI1_IPP_IND_SS_B_3_SELECT_INPUT":start=0x020e080c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI1_IPP_I3045={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI2_IPP_C3046={\
      gui_name="IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x020e0810:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI2_IPP_C3047={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI2_IPP_I3048={\
      gui_name="IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT":start=0x020e0814:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI2_IPP_I3049={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI2_IPP_I3050={\
      gui_name="IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT":start=0x020e0818:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI2_IPP_I3051={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI2_IPP_I3052={\
      gui_name="IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e081c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI2_IPP_I3053={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI2_IPP_I3054={\
      gui_name="IOMUXC_ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT":start=0x020e0820:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI2_IPP_I3055={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI4_IPP_I3056={\
      gui_name="IOMUXC_ECSPI4_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e0824:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI4_IPP_I3057={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI5_IPP_C3058={\
      gui_name="IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x020e0828:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI5_IPP_C3059={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI5_IPP_I3060={\
      gui_name="IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT":start=0x020e082c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI5_IPP_I3061={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI5_IPP_I3062={\
      gui_name="IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT":start=0x020e0830:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI5_IPP_I3063={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI5_IPP_I3064={\
      gui_name="IOMUXC_ECSPI5_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e0834:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI5_IPP_I3065={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ECSPI5_IPP_I3066={\
      gui_name="IOMUXC_ECSPI5_IPP_IND_SS_B_1_SELECT_INPUT":start=0x020e0838:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ECSPI5_IPP_I3067={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPG_CLK3068={\
      gui_name="IOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT":start=0x020e083c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPG_CLK3069={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPP_IND3070={\
      gui_name="IOMUXC_ENET_IPP_IND_MAC0_MDIO_SELECT_INPUT":start=0x020e0840:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPP_IND3071={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPP_IND3072={\
      gui_name="IOMUXC_ENET_IPP_IND_MAC0_RXCLK_SELECT_INPUT":start=0x020e0844:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPP_IND3073={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPP_IND3074={\
      gui_name="IOMUXC_ENET_IPP_IND_MAC0_RXDATA_0_SELECT_INPUT":start=0x020e0848:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPP_IND3075={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPP_IND3076={\
      gui_name="IOMUXC_ENET_IPP_IND_MAC0_RXDATA_1_SELECT_INPUT":start=0x020e084c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPP_IND3077={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPP_IND3078={\
      gui_name="IOMUXC_ENET_IPP_IND_MAC0_RXDATA_2_SELECT_INPUT":start=0x020e0850:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPP_IND3079={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPP_IND3080={\
      gui_name="IOMUXC_ENET_IPP_IND_MAC0_RXDATA_3_SELECT_INPUT":start=0x020e0854:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPP_IND3081={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ENET_IPP_IND3082={\
      gui_name="IOMUXC_ENET_IPP_IND_MAC0_RXEN_SELECT_INPUT":start=0x020e0858:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ENET_IPP_IND3083={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3084={\
      gui_name="IOMUXC_ESAI1_IPP_IND_FSR_SELECT_INPUT":start=0x020e085c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3085={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3086={\
      gui_name="IOMUXC_ESAI1_IPP_IND_FST_SELECT_INPUT":start=0x020e0860:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3087={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3088={\
      gui_name="IOMUXC_ESAI1_IPP_IND_HCKR_SELECT_INPUT":start=0x020e0864:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3089={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3090={\
      gui_name="IOMUXC_ESAI1_IPP_IND_HCKT_SELECT_INPUT":start=0x020e0868:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3091={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3092={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SCKR_SELECT_INPUT":start=0x020e086c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3093={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3094={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SCKT_SELECT_INPUT":start=0x020e0870:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3095={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3096={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SDO0_SELECT_INPUT":start=0x020e0874:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3097={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3098={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SDO1_SELECT_INPUT":start=0x020e0878:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3099={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3100={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SDO2_SDI3_SELECT_INPUT":start=0x020e087c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3101={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3102={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SDO3_SDI2_SELECT_INPUT":start=0x020e0880:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3103={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3104={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SDO4_SDI1_SELECT_INPUT":start=0x020e0884:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3105={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_ESAI1_IPP_IN3106={\
      gui_name="IOMUXC_ESAI1_IPP_IND_SDO5_SDI0_SELECT_INPUT":start=0x020e0888:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_ESAI1_IPP_IN3107={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_HDMI_TX_ICEC3108={\
      gui_name="IOMUXC_HDMI_TX_ICECIN_SELECT_INPUT":start=0x020e088c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_HDMI_TX_ICEC3109={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_HDMI_TX_II2C3110={\
      gui_name="IOMUXC_HDMI_TX_II2C_MSTH13TDDC_SCLIN_SELECT_INPUT":start=0x020e0890:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_HDMI_TX_II2C3111={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_HDMI_TX_II2C3112={\
      gui_name="IOMUXC_HDMI_TX_II2C_MSTH13TDDC_SDAIN_SELECT_INPUT":start=0x020e0894:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_HDMI_TX_II2C3113={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_I2C1_IPP_SCL3114={\
      gui_name="IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT":start=0x020e0898:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_I2C1_IPP_SCL3115={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_I2C1_IPP_SDA3116={\
      gui_name="IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT":start=0x020e089c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_I2C1_IPP_SDA3117={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_I2C2_IPP_SCL3118={\
      gui_name="IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT":start=0x020e08a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_I2C2_IPP_SCL3119={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_I2C2_IPP_SDA3120={\
      gui_name="IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT":start=0x020e08a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_I2C2_IPP_SDA3121={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_I2C3_IPP_SCL3122={\
      gui_name="IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT":start=0x020e08a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_I2C3_IPP_SCL3123={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_I2C3_IPP_SDA3124={\
      gui_name="IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT":start=0x020e08ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_I2C3_IPP_SDA3125={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3126={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_10_SELECT_INPUT":start=0x020e08b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3127={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3128={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_11_SELECT_INPUT":start=0x020e08b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3129={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3130={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_12_SELECT_INPUT":start=0x020e08b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3131={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3132={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_13_SELECT_INPUT":start=0x020e08bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3133={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3134={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_14_SELECT_INPUT":start=0x020e08c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3135={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3136={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_15_SELECT_INPUT":start=0x020e08c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3137={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3138={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_16_SELECT_INPUT":start=0x020e08c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3139={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3140={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_17_SELECT_INPUT":start=0x020e08cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3141={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3142={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_18_SELECT_INPUT":start=0x020e08d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3143={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3144={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_19_SELECT_INPUT":start=0x020e08d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3145={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3146={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_DATA_EN_SELECT_INPUT":start=0x020e08d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3147={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3148={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_HSYNC_SELECT_INPUT":start=0x020e08dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3149={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3150={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_PIX_CLK_SELECT_INPUT":start=0x020e08e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3151={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_IPU2_IPP_IND3152={\
      gui_name="IOMUXC_IPU2_IPP_IND_SENS1_VSYNC_SELECT_INPUT":start=0x020e08e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_IPU2_IPP_IND3153={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_KPP_IPP_IND_3154={\
      gui_name="IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT":start=0x020e08e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_KPP_IPP_IND_3155={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_KPP_IPP_IND_3156={\
      gui_name="IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT":start=0x020e08ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_KPP_IPP_IND_3157={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_KPP_IPP_IND_3158={\
      gui_name="IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT":start=0x020e08f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_KPP_IPP_IND_3159={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_KPP_IPP_IND_3160={\
      gui_name="IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT":start=0x020e08f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_KPP_IPP_IND_3161={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_KPP_IPP_IND_3162={\
      gui_name="IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT":start=0x020e08f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_KPP_IPP_IND_3163={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_KPP_IPP_IND_3164={\
      gui_name="IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT":start=0x020e08fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_KPP_IPP_IND_3165={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_MLB_MLB_CLK_3166={\
      gui_name="IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT":start=0x020e0900:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_MLB_MLB_CLK_3167={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_MLB_MLB_DATA3168={\
      gui_name="IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT":start=0x020e0904:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_MLB_MLB_DATA3169={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_MLB_MLB_SIG_3170={\
      gui_name="IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT":start=0x020e0908:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_MLB_MLB_SIG_3171={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SDMA_EVENTS_3172={\
      gui_name="IOMUXC_SDMA_EVENTS_14_SELECT_INPUT":start=0x020e090c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SDMA_EVENTS_3173={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SDMA_EVENTS_3174={\
      gui_name="IOMUXC_SDMA_EVENTS_15_SELECT_INPUT":start=0x020e0910:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SDMA_EVENTS_3175={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SPDIF_SPDIF_3176={\
      gui_name="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT":start=0x020e0914:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SPDIF_SPDIF_3177={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_SPDIF_TX_CLK3178={\
      gui_name="IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT":start=0x020e0918:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_SPDIF_TX_CLK3179={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART1_IPP_UA3180={\
      gui_name="IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e091c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART1_IPP_UA3181={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART1_IPP_UA3182={\
      gui_name="IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e0920:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART1_IPP_UA3183={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART2_IPP_UA3184={\
      gui_name="IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e0924:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART2_IPP_UA3185={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART2_IPP_UA3186={\
      gui_name="IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e0928:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART2_IPP_UA3187={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART3_IPP_UA3188={\
      gui_name="IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e092c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART3_IPP_UA3189={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART3_IPP_UA3190={\
      gui_name="IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e0930:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART3_IPP_UA3191={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART4_IPP_UA3192={\
      gui_name="IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e0934:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART4_IPP_UA3193={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART4_IPP_UA3194={\
      gui_name="IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e0938:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART4_IPP_UA3195={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART5_IPP_UA3196={\
      gui_name="IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e093c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART5_IPP_UA3197={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_UART5_IPP_UA3198={\
      gui_name="IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e0940:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_UART5_IPP_UA3199={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_USBOH3_IPP_I3200={\
      gui_name="IOMUXC_USBOH3_IPP_IND_OTG_OC_SELECT_INPUT":start=0x020e0944:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_USBOH3_IPP_I3201={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_USBOH3_IPP_I3202={\
      gui_name="IOMUXC_USBOH3_IPP_IND_UH1_OC_SELECT_INPUT":start=0x020e0948:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_USBOH3_IPP_I3203={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_IOMUXC_USDHC1_IPP_W3204={\
      gui_name="IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT":start=0x020e094c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_IOMUXC_USDHC1_IPP_W3205={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
  }:Register_window.IOMUXC={\
        line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR0":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX1":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX2":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX3":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX4":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX5":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX6":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX7":\
    line="B_IOMUXC_IOMUXC_GPR0_DMAREQ_MUX8":\
    line="B_IOMUXC_IOMUXC_GPR0_AUDIO_VIDE9":\
    line="B_IOMUXC_IOMUXC_GPR0_TX_CLK2_M10":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_1_M11":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_9_M12":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_2_M13":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_A_M14":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_3_M15":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_B_M16":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_0_M17":\
    line="B_IOMUXC_IOMUXC_GPR0_CLOCK_8_M18":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR1":\
    line="B_IOMUXC_IOMUXC_GPR1_ACT_CS0":\
    line="B_IOMUXC_IOMUXC_GPR1_ADDRS0":\
    line="B_IOMUXC_IOMUXC_GPR1_ACT_CS1":\
    line="B_IOMUXC_IOMUXC_GPR1_ADDRS1":\
    line="B_IOMUXC_IOMUXC_GPR1_ACT_CS2":\
    line="B_IOMUXC_IOMUXC_GPR1_ADDRS2":\
    line="B_IOMUXC_IOMUXC_GPR1_ACT_CS3":\
    line="B_IOMUXC_IOMUXC_GPR1_ADDRS3":\
    line="B_IOMUXC_IOMUXC_GPR1_GINT":\
    line="B_IOMUXC_IOMUXC_GPR1_USB_OTG_I19":\
    line="B_IOMUXC_IOMUXC_GPR1_PCIE_INT":\
    line="B_IOMUXC_IOMUXC_GPR1_USB_EXP_M20":\
    line="B_IOMUXC_IOMUXC_GPR1_PCIE_REF_21":\
    line="B_IOMUXC_IOMUXC_GPR1_IPU_VPU_MUX":\
    line="B_IOMUXC_IOMUXC_GPR1_PCIE_TEST22":\
    line="B_IOMUXC_IOMUXC_GPR1_MIPI_IPU223":\
    line="B_IOMUXC_IOMUXC_GPR1_MIPI_IPU124":\
    line="B_IOMUXC_IOMUXC_GPR1_ENET_CLK_25":\
    line="B_IOMUXC_IOMUXC_GPR1_EXC_MON":\
    line="B_IOMUXC_IOMUXC_GPR1_MIPI_DPI_26":\
    line="B_IOMUXC_IOMUXC_GPR1_MIPI_COLO27":\
    line="B_IOMUXC_IOMUXC_GPR1_PCIE_ENTE28":\
    line="B_IOMUXC_IOMUXC_GPR1_PCIE_RDY_29":\
    line="B_IOMUXC_IOMUXC_GPR1_PCIE_EXIT30":\
    line="B_IOMUXC_IOMUXC_GPR1_PCIE_REQ":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR2":\
    line="B_IOMUXC_IOMUXC_GPR2_CH0_MODE":\
    line="B_IOMUXC_IOMUXC_GPR2_CH1_MODE":\
    line="B_IOMUXC_IOMUXC_GPR2_SPLIT_MOD31":\
    line="B_IOMUXC_IOMUXC_GPR2_DATA_WIDT32":\
    line="B_IOMUXC_IOMUXC_GPR2_BIT_MAPPI33":\
    line="B_IOMUXC_IOMUXC_GPR2_DATA_WIDT34":\
    line="B_IOMUXC_IOMUXC_GPR2_BIT_MAPPI35":\
    line="B_IOMUXC_IOMUXC_GPR2_DI0_VS_PO36":\
    line="B_IOMUXC_IOMUXC_GPR2_DI1_VS_PO37":\
    line="B_IOMUXC_IOMUXC_GPR2_BGREF_RRM38":\
    line="B_IOMUXC_IOMUXC_GPR2_LVDS_CLK_39":\
    line="B_IOMUXC_IOMUXC_GPR2_COUNTER_R40":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR3":\
    line="B_IOMUXC_IOMUXC_GPR3_HDMI_MUX_41":\
    line="B_IOMUXC_IOMUXC_GPR3_MIPI_MUX_42":\
    line="B_IOMUXC_IOMUXC_GPR3_LVDS0_MUX43":\
    line="B_IOMUXC_IOMUXC_GPR3_LVDS1_MUX44":\
    line="B_IOMUXC_IOMUXC_GPR3_IPU_DIAG":\
    line="B_IOMUXC_IOMUXC_GPR3_TZASC1_BO45":\
    line="B_IOMUXC_IOMUXC_GPR3_TZASC2_BO46":\
    line="B_IOMUXC_IOMUXC_GPR3_CORE0_DBG47":\
    line="B_IOMUXC_IOMUXC_GPR3_CORE1_DBG48":\
    line="B_IOMUXC_IOMUXC_GPR3_CORE2_DBG49":\
    line="B_IOMUXC_IOMUXC_GPR3_CORE3_DBG50":\
    line="B_IOMUXC_IOMUXC_GPR3_OCRAM_STA51":\
    line="B_IOMUXC_IOMUXC_GPR3_OCRAM_CTL":\
    line="B_IOMUXC_IOMUXC_GPR3_USDHCX_RD52":\
    line="B_IOMUXC_IOMUXC_GPR3_USDHCX_WR53":\
    line="B_IOMUXC_IOMUXC_GPR3_BCH_RD_CA54":\
    line="B_IOMUXC_IOMUXC_GPR3_BCH_WR_CA55":\
    line="B_IOMUXC_IOMUXC_GPR3_GPU_DBG":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR4":\
    line="B_IOMUXC_IOMUXC_GPR4_IPU_RD_CA56":\
    line="B_IOMUXC_IOMUXC_GPR4_IPU_WR_CA57":\
    line="B_IOMUXC_IOMUXC_GPR4_VPU_P_RD_58":\
    line="B_IOMUXC_IOMUXC_GPR4_VPU_P_WR_59":\
    line="B_IOMUXC_IOMUXC_GPR4_VPU_RD_CA60":\
    line="B_IOMUXC_IOMUXC_GPR4_VPU_WR_CA61":\
    line="B_IOMUXC_IOMUXC_GPR4_SOC_VERSION":\
    line="B_IOMUXC_IOMUXC_GPR4_ENET_STOP62":\
    line="B_IOMUXC_IOMUXC_GPR4_CAN1_STOP63":\
    line="B_IOMUXC_IOMUXC_GPR4_CAN2_STOP64":\
    line="B_IOMUXC_IOMUXC_GPR4_SDMA_STOP65":\
    line="B_IOMUXC_IOMUXC_GPR4_PCIE_RD_C66":\
    line="B_IOMUXC_IOMUXC_GPR4_PCIE_WR_C67":\
    line="B_IOMUXC_IOMUXC_GPR4_PCIE_RD_C68":\
    line="B_IOMUXC_IOMUXC_GPR4_PCIE_WR_C69":\
    line="B_IOMUXC_IOMUXC_GPR4_VDOA_RD_C70":\
    line="B_IOMUXC_IOMUXC_GPR4_VDOA_WR_C71":\
    line="B_IOMUXC_IOMUXC_GPR4_VDOA_RD_C72":\
    line="B_IOMUXC_IOMUXC_GPR4_VDOA_WR_C73":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR5":\
    line="B_IOMUXC_IOMUXC_GPR5_ARM_WFI":\
    line="B_IOMUXC_IOMUXC_GPR5_ARM_WFE":\
    line="B_IOMUXC_IOMUXC_GPR5_L2_CLK_STOP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR6":\
    line="B_IOMUXC_IOMUXC_GPR6_IPU1_WR_QOS":\
    line="B_IOMUXC_IOMUXC_GPR6_IPU1_RD_QOS":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR7":\
    line="B_IOMUXC_IOMUXC_GPR7_IPU2_WR_QOS":\
    line="B_IOMUXC_IOMUXC_GPR7_IPU2_RD_QOS":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR8":\
    line="B_IOMUXC_IOMUXC_GPR8_PCIE_TX_D74":\
    line="B_IOMUXC_IOMUXC_GPR8_PCIE_TX_D75":\
    line="B_IOMUXC_IOMUXC_GPR8_PCIE_TX_D76":\
    line="B_IOMUXC_IOMUXC_GPR8_PCIE_TX_S77":\
    line="B_IOMUXC_IOMUXC_GPR8_PCIE_TX_S78":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR9":\
    line="B_IOMUXC_IOMUXC_GPR9_TZASC1_BYP":\
    line="B_IOMUXC_IOMUXC_GPR9_TZASC2_BYP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR10":\
    line="B_IOMUXC_IOMUXC_GPR10_DCIC1_MU79":\
    line="B_IOMUXC_IOMUXC_GPR10_DCIC2_MU80":\
    line="B_IOMUXC_IOMUXC_GPR10_OCRAM_TZ81":\
    line="B_IOMUXC_IOMUXC_GPR10_OCRAM_TZ82":\
    line="B_IOMUXC_IOMUXC_GPR10_SEC_ERR_83":\
    line="B_IOMUXC_IOMUXC_GPR10_DBG_CLK_EN":\
    line="B_IOMUXC_IOMUXC_GPR10_DBG_EN":\
    line="B_IOMUXC_IOMUXC_GPR10_LOCK_DCI84":\
    line="B_IOMUXC_IOMUXC_GPR10_LOCK_DCI85":\
    line="B_IOMUXC_IOMUXC_GPR10_LOCK_OCR86":\
    line="B_IOMUXC_IOMUXC_GPR10_LOCK_OCR87":\
    line="B_IOMUXC_IOMUXC_GPR10_LOCK_SEC88":\
    line="B_IOMUXC_IOMUXC_GPR10_LOCK_DBG89":\
    line="B_IOMUXC_IOMUXC_GPR10_LOCK_DBG90":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR11":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR12":\
    line="B_IOMUXC_IOMUXC_GPR12_USDHC_DB91":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_PHY":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_1":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_2":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_3":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_4":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_5":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_6":\
    line="B_IOMUXC_IOMUXC_GPR12_PCIE_CTL_7":\
    line="B_IOMUXC_IOMUXC_GPR12_ARMP_APB92":\
    line="B_IOMUXC_IOMUXC_GPR12_ARMP_ATB93":\
    line="B_IOMUXC_IOMUXC_GPR12_ARMP_AHB94":\
    line="B_IOMUXC_IOMUXC_GPR12_ARMP_IPG95":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_GPR13":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_1":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_2":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_3":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_4":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_5":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_SPEED":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_6":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_7":\
    line="B_IOMUXC_IOMUXC_GPR13_SATA_PHY_8":\
    line="B_IOMUXC_IOMUXC_GPR13_ENET_STO96":\
    line="B_IOMUXC_IOMUXC_GPR13_CAN1_STO97":\
    line="B_IOMUXC_IOMUXC_GPR13_CAN2_STO98":\
    line="B_IOMUXC_IOMUXC_GPR13_SDMA_STO99":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_OBSERVE_MUX_0":\
    line="B_IOMUXC_IOMUXC_OBSERVE_MUX_0100":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_OBSERVE_MUX_1":\
    line="B_IOMUXC_IOMUXC_OBSERVE_MUX_1101":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_OBSERVE_MUX_2":\
    line="B_IOMUXC_IOMUXC_OBSERVE_MUX_2102":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_OBSERVE_MUX_3":\
    line="B_IOMUXC_IOMUXC_OBSERVE_MUX_3103":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_OBSERVE_MUX_4":\
    line="B_IOMUXC_IOMUXC_OBSERVE_MUX_4104":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA105":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA106":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA107":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA108":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA109":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA110":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA111":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA112":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA113":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA114":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA115":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA116":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA117":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA118":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA119":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA120":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA121":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA122":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA123":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA124":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA125":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA126":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA127":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA128":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA129":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA130":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA131":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA132":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA133":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA134":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA135":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA136":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA137":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA138":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA139":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA140":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA141":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA142":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA143":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA144":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA145":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA146":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA147":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA148":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA149":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA150":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA151":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA152":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA153":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA154":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA155":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA156":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA157":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA158":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA159":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA160":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA161":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA162":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA163":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA164":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA165":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA166":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA167":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA168":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA169":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA170":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA171":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA172":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA173":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA174":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA175":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA176":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA177":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA178":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA179":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA180":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA181":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA182":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA183":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA184":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA185":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA186":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA187":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA188":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA189":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA190":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA191":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA192":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA193":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA194":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA195":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA196":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA197":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA198":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA199":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA200":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA201":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA202":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA203":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA204":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA205":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA206":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA207":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA208":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA209":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA210":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA211":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA212":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA213":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA214":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA215":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA216":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA217":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA218":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA219":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA220":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA221":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA222":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA223":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA224":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA225":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA226":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA227":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA228":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA229":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA230":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA231":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA232":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA233":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA234":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA235":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA236":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA237":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA238":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA239":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA240":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA241":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA242":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA243":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA244":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA245":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA246":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA247":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA248":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA249":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA250":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA251":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA252":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA253":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA254":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA255":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA256":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA257":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA258":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA259":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA260":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA261":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA262":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA263":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA264":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA265":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA266":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA267":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA268":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA269":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA270":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA271":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA272":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA273":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA274":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA275":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA276":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA277":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA278":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA279":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA280":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA281":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA282":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA283":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA284":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA285":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA286":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA287":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA288":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA289":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA290":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA291":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA292":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA293":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA294":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA295":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA296":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA297":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA298":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA299":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA300":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA301":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA302":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA303":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA304":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA305":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA306":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA307":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA308":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA309":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA310":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA312":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA313":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA314":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA315":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA316":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA317":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA318":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA319":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA320":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA321":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA322":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA323":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA324":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA325":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA326":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA327":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA328":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA330":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA331":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA332":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA333":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA334":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA335":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA336":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA337":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA338":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA339":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA340":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA341":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA342":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA343":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA344":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA345":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA346":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA347":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA348":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA349":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA350":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA351":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA352":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA353":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA354":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA355":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA356":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA357":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA358":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA360":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA361":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA362":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA363":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA364":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA365":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA366":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA367":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA368":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA369":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA370":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA371":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA372":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA373":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA374":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA375":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA376":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA377":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA378":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA379":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA380":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA381":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA382":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA383":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA384":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA385":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA386":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA387":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA388":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA389":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA390":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA391":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA392":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA393":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA394":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA395":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA396":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA397":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA398":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA399":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA400":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA401":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA402":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA403":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA404":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA405":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA406":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA407":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA408":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA409":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA410":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA411":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA412":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA413":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA414":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA415":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA416":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA417":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA418":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA420":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA421":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA422":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA423":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA424":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA426":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA427":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA428":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA429":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA430":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA431":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA432":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA433":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA434":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA435":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA436":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA437":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA438":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA439":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA440":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA441":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA442":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA443":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA444":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA445":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA446":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA447":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA448":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA450":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA451":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA452":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA453":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA454":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA455":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA456":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA457":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA458":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA459":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA460":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA461":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA462":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA463":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA464":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA465":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA466":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA467":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA468":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA469":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA470":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA471":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA472":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA473":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA474":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA475":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA476":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA477":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA478":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA479":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA480":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA481":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA482":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA483":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA484":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA485":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA486":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA487":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA488":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA489":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA490":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA491":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA492":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA493":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA494":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA495":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA496":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA497":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA498":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA499":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA500":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA501":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA502":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA503":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA504":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA505":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA506":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA507":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA508":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA509":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA510":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA511":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA512":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA513":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA514":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA515":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA516":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA517":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA518":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA519":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA520":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA521":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA522":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA523":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA524":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA525":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA526":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA527":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA528":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA529":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA530":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA531":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA532":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA533":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA534":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA535":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA536":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA537":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA538":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA539":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA540":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA541":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA542":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA543":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA544":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA545":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA546":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA547":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA548":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA549":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA550":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA551":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA552":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA553":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA554":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA555":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA556":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA557":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA558":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA559":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA560":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA561":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA562":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA563":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA564":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA565":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA566":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA567":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA568":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA569":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA570":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA571":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA572":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA573":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA574":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA575":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA576":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA577":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA578":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA579":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA580":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA581":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA582":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA583":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA584":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA585":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA586":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA587":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA588":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA589":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA590":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA591":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA592":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA593":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA594":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA595":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA596":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA597":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA598":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA599":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA600":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA601":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA602":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA603":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA604":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA605":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA606":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA607":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA608":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA609":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA610":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA611":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA612":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA613":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA614":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA615":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA616":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA617":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA618":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA619":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA620":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA621":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA622":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA623":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA624":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA625":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA626":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA627":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA628":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA629":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA630":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA631":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA632":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA633":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA634":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA635":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA636":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA637":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA638":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA639":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA640":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA641":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA642":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA643":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA644":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA645":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA646":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA647":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA648":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA649":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA650":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA651":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA652":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA653":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA654":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA655":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA656":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA657":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA658":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA659":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA660":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA661":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA662":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA663":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA664":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA665":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA666":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA667":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA668":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA669":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA670":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA671":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA672":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA673":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA674":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA675":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA676":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA677":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA678":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA679":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA680":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA681":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA682":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA683":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA684":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA685":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA686":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA687":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA688":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA689":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA690":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA691":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA692":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_MUX_CTL_PA693":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA694":\
    line="B_IOMUXC_IOMUXC_SW_MUX_CTL_PA695":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA696":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA697":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA698":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA699":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA700":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA701":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA702":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA703":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA704":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA705":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA706":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA707":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA708":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA709":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA710":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA711":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA712":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA713":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA714":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA715":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA716":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA717":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA718":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA719":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA720":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA721":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA722":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA723":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA724":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA725":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA726":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA727":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA728":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA729":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA730":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA731":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA732":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA733":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA734":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA735":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA736":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA737":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA738":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA739":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA740":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA741":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA742":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA743":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA744":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA745":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA746":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA747":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA748":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA749":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA750":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA751":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA752":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA753":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA754":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA755":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA756":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA757":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA758":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA759":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA760":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA761":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA762":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA763":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA764":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA765":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA766":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA767":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA768":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA769":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA770":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA771":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA772":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA773":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA774":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA775":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA776":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA777":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA778":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA779":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA780":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA781":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA782":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA783":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA784":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA785":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA786":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA787":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA788":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA789":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA790":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA791":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA792":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA793":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA794":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA795":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA796":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA797":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA798":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA799":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA800":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA801":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA802":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA803":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA804":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA805":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA806":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA807":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA808":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA809":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA810":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA811":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA812":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA813":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA814":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA815":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA816":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA817":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA818":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA819":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA820":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA821":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA822":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA823":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA824":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA825":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA826":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA827":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA828":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA829":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA830":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA831":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA832":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA833":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA834":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA835":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA836":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA837":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA838":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA839":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA840":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA841":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA842":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA843":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA844":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA845":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA846":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA847":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA848":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA849":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA850":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA851":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA852":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA853":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA854":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA855":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA856":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA857":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA858":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA859":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA860":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA861":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA862":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA863":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA864":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA865":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA866":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA867":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA868":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA869":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA870":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA871":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA872":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA873":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA874":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA875":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA876":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA877":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA878":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA879":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA880":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA881":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA882":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA883":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA884":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA885":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA886":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA887":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA888":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA889":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA890":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA891":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA892":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA893":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA894":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA895":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA896":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA897":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA898":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA899":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA900":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA901":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA902":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA903":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA904":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA905":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA906":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA907":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA908":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA909":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA910":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA911":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA912":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA913":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA914":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA915":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA916":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA917":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA918":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA919":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA920":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA921":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA922":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA923":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA924":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA925":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA926":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA927":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA928":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA929":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA930":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA931":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA932":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA933":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA934":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA935":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA936":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA937":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA938":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA939":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA940":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA941":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA942":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA943":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA944":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA945":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA946":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA947":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA948":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA949":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA950":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA951":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA952":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA953":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA954":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA955":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA956":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA957":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA958":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA959":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA960":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA961":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA962":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA963":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA964":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA965":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA966":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA967":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA968":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA969":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA970":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA971":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA972":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA973":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA974":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA975":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA976":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA977":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA978":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA979":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA980":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA981":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA982":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA983":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA984":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA985":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA986":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA987":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA988":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA989":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA990":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA991":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA992":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_PA993":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA994":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA995":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA996":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA997":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA998":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_PA999":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1000":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1001":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1002":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1003":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1004":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1005":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1006":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1007":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1008":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1009":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1010":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1011":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1012":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1013":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1014":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1015":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1016":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1017":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1018":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1019":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1020":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1021":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1022":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1023":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1024":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1025":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1026":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1027":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1028":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1029":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1030":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1031":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1032":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1033":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1034":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1035":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1036":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1037":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1038":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1039":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1040":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1041":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1042":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1043":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1044":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1045":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1046":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1047":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1048":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1049":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1050":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1051":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1052":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1053":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1054":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1055":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1056":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1057":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1058":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1059":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1060":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1061":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1062":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1063":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1064":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1065":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1066":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1067":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1068":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1069":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1070":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1071":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1072":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1073":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1074":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1075":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1076":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1077":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1078":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1079":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1080":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1081":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1082":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1083":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1084":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1085":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1086":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1087":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1088":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1089":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1090":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1091":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1092":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1093":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1094":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1095":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1096":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1097":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1098":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1099":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1100":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1101":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1102":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1103":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1104":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1105":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1106":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1107":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1108":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1109":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1110":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1111":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1112":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1113":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1114":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1115":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1116":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1117":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1118":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1119":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1120":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1121":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1122":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1123":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1124":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1125":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1126":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1127":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1128":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1129":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1130":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1131":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1132":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1133":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1134":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1135":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1136":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1137":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1138":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1139":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1140":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1141":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1142":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1143":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1144":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1145":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1146":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1147":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1148":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1149":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1150":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1151":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1152":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1153":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1154":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1155":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1156":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1157":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1158":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1159":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1160":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1161":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1162":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1163":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1164":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1165":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1166":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1167":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1168":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1169":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1170":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1171":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1172":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1173":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1174":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1175":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1176":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1177":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1178":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1179":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1180":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1181":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1182":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1183":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1184":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1185":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1186":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1187":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1188":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1189":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1190":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1191":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1192":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1193":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1194":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1195":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1196":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1197":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1198":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1199":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1200":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1201":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1202":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1203":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1204":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1205":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1206":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1207":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1208":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1209":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1210":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1211":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1212":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1213":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1214":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1215":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1216":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1217":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1218":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1219":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1220":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1221":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1222":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1223":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1224":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1225":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1226":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1227":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1228":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1229":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1230":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1231":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1232":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1233":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1234":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1235":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1236":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1237":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1238":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1239":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1240":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1241":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1242":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1243":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1244":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1245":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1246":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1247":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1248":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1249":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1250":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1251":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1252":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1253":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1254":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1255":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1256":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1257":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1258":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1259":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1260":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1261":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1262":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1263":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1264":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1265":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1266":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1267":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1268":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1269":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1270":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1271":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1272":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1273":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1274":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1275":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1276":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1277":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1278":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1279":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1280":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1281":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1282":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1283":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1284":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1285":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1286":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1287":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1288":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1289":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1290":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1291":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1292":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1293":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1294":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1295":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1296":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1297":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1298":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1299":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1300":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1301":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1302":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1303":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1304":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1305":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1306":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1307":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1308":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1309":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1310":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1311":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1312":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1313":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1314":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1315":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1316":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1317":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1318":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1319":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1320":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1321":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1322":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1323":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1324":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1325":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1326":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1327":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1328":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1329":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1330":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1331":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1332":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1333":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1334":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1335":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1336":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1337":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1338":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1339":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1340":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1341":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1342":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1343":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1344":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1345":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1346":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1347":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1348":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1349":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1350":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1351":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1352":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1353":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1354":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1355":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1356":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1357":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1358":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1359":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1360":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1361":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1362":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1363":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1364":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1365":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1366":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1367":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1368":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1369":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1370":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1371":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1372":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1373":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1374":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1375":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1376":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1377":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1378":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1379":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1380":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1381":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1382":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1383":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1384":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1385":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1386":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1387":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1388":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1389":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1390":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1391":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1392":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1393":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1394":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1395":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1396":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1397":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1398":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1399":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1400":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1401":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1402":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1403":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1404":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1405":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1406":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1407":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1408":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1409":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1410":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1411":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1412":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1413":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1414":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1415":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1416":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1417":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1418":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1419":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1420":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1421":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1422":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1423":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1424":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1425":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1426":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1427":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1428":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1429":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1430":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1431":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1432":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1433":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1434":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1435":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1436":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1437":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1438":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1439":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1440":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1441":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1442":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1443":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1444":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1445":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1446":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1447":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1448":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1449":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1450":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1451":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1452":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1453":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1454":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1455":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1456":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1457":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1458":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1459":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1460":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1461":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1462":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1463":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1464":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1465":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1466":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1467":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1468":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1469":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1470":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1471":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1472":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1473":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1474":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1475":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1476":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1477":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1478":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1479":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1480":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1481":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1482":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1483":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1484":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1485":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1486":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1487":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1488":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1489":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1490":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1491":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1492":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1493":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1494":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1495":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1496":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1497":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1498":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1499":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1500":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1501":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1502":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1503":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1504":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1505":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1506":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1507":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1508":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1509":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1510":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1511":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1512":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1513":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1514":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1515":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1516":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1517":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1518":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1519":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1520":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1521":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1522":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1523":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1524":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1525":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1526":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1527":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1528":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1529":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1530":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1531":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1532":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1533":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1534":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1535":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1536":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1537":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1538":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1539":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1540":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1541":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1542":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1543":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1544":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1545":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1546":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1547":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1548":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1549":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1550":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1551":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1552":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1553":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1554":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1555":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1556":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1557":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1558":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1559":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1560":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1561":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1562":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1563":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1564":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1565":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1566":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1567":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1568":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1569":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1570":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1571":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1572":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1573":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1574":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1575":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1576":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1577":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1578":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1579":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1580":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1581":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1582":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1583":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1584":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1585":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1586":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1587":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1588":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1589":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1590":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1591":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1592":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1593":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1594":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1595":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1596":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1597":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1598":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1599":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1600":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1601":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1602":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1603":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1604":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1605":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1606":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1607":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1608":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1609":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1610":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1611":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1612":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1613":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1614":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1615":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1616":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1617":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1618":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1619":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1620":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1621":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1622":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1623":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1624":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1625":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1626":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1627":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1628":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1629":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1630":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1631":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1632":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1633":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1634":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1635":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1636":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1637":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1638":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1639":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1640":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1641":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1642":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1643":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1644":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1645":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1646":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1647":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1648":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1649":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1650":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1651":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1652":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1653":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1654":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1655":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1656":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1657":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1658":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1659":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1660":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1661":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1662":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1663":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1664":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1665":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1666":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1667":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1668":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1669":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1670":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1671":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1672":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1673":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1674":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1675":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1676":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1677":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1678":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1679":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1680":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1681":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1682":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1683":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1684":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1685":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1686":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1687":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1688":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1689":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1690":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1691":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1692":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1693":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1694":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1695":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1696":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1697":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1698":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1699":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1700":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1701":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1702":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1703":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1704":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1705":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1706":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1707":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1708":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1709":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1710":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1711":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1712":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1713":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1714":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1715":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1716":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1717":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1718":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1719":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1720":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1721":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1722":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1723":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1724":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1725":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1726":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1727":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1728":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1729":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1730":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1731":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1732":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1733":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1734":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1735":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1736":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1737":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1738":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1739":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1740":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1741":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1742":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1743":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1744":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1745":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1746":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1747":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1748":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1749":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1750":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1751":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1752":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1753":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1754":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1755":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1756":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1757":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1758":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1759":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1760":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1761":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1762":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1763":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1764":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1765":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1766":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1767":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1768":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1769":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1770":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1771":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1772":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1773":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1774":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1775":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1776":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1777":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1778":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1779":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1780":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1781":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1782":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1783":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1784":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1785":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1786":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1787":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1788":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1789":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1790":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1791":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1792":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1793":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1794":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1795":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1796":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1797":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1798":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1799":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1800":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1801":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1802":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1803":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1804":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1805":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1806":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1807":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1808":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1809":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1810":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1811":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1812":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1813":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1814":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1815":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1816":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1817":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1818":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1819":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1820":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1821":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1822":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1823":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1824":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1825":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1826":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1827":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1828":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1829":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1830":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1831":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1832":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1833":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1834":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1835":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1836":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1837":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1838":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1839":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1840":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1841":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1842":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1843":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1844":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1845":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1846":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1847":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1848":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1849":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1850":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1851":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1852":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1853":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1854":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1855":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1856":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1857":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1858":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1859":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1860":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1861":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1862":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1863":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1864":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1865":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1866":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1867":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1868":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1869":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1870":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1871":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1872":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1873":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1874":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1875":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1876":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1877":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1878":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1879":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1880":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1881":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1882":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1883":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1884":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1885":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1886":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1887":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1888":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1889":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1890":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1891":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1892":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1893":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1894":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1895":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1896":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1897":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1898":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1899":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1900":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1901":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1902":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1903":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1904":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1905":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1906":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1907":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1908":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1909":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1910":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1911":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1912":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1913":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1914":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1915":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1916":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1917":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1918":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1919":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1920":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1921":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1922":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1923":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1924":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1925":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1926":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1927":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1928":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1929":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1930":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1931":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1932":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1933":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1934":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1935":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1936":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1937":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1938":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1939":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1940":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1941":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1942":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1943":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1944":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1945":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1946":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1947":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1948":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1949":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1950":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1951":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1952":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1953":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1954":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1955":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1956":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1957":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1958":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1959":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1960":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1961":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1962":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1963":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1964":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1965":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1966":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1967":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1968":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1969":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1970":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1971":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1972":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1973":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1974":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1975":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1976":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1977":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1978":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1979":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1980":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1981":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1982":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1983":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1984":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1985":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1986":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1987":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1988":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1989":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1990":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1991":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P1992":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1993":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1994":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1995":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1996":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1997":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1998":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P1999":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2000":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2001":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2002":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2003":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2004":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2005":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2006":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2007":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2008":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2009":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2010":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2011":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2012":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2013":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2014":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2015":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2016":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2017":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2018":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2019":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2020":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2021":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2022":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2023":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2024":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2025":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2026":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2027":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2028":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2029":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2030":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2031":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2032":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2033":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2034":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2035":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2036":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2037":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2038":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2039":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2040":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2041":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2042":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2043":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2044":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2045":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2046":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2047":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2048":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2049":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2050":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2051":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2052":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2053":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2054":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2055":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2056":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2057":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2058":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2059":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2060":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2061":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2062":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2063":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2064":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2065":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2066":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2067":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2068":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2069":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2070":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2071":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2072":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2073":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2074":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2075":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2076":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2077":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2078":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2079":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2080":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2081":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2082":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2083":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2084":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2085":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2086":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2087":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2088":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2089":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2090":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2091":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2092":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2093":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2094":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2095":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2096":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2097":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2098":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2099":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2100":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2101":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2102":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2103":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2104":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2105":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2106":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2107":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2108":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2109":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2110":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2111":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2112":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2113":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2114":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2115":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2116":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2117":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2118":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2119":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2120":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2121":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2122":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2123":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2124":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2125":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2126":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2127":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2128":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2129":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2130":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2131":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2132":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2133":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2134":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2135":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2136":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2137":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2138":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2139":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2140":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2141":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2142":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2143":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2144":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2145":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2146":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2147":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2148":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2149":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2150":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2151":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2152":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2153":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2154":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2155":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2156":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2157":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2158":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2159":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2160":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2161":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2162":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2163":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2164":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2165":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2166":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2167":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2168":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2169":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2170":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2171":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2172":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2173":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2174":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2175":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2176":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2177":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2178":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2179":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2180":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2181":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2182":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2183":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2184":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2185":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2186":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2187":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2188":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2189":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2190":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2191":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2192":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2193":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2194":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2195":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2196":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2197":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2198":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2199":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2200":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2201":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2202":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2203":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2204":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2205":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2206":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2207":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2208":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2209":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2210":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2211":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2212":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2213":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2214":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2215":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2216":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2217":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2218":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2219":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2220":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2221":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2222":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2223":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2224":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2225":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2226":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2227":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2228":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2229":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2230":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2231":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2232":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2233":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2234":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2235":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2236":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2237":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2238":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2239":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2240":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2241":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2242":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2243":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2244":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2245":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2246":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2247":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2248":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2249":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2250":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2251":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2252":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2253":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2254":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2255":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2256":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2257":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2258":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2259":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2260":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2261":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2262":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2263":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2264":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2265":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2266":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2267":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2268":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2269":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2270":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2271":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2272":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2273":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2274":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2275":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2276":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2277":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2278":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2280":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2281":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2282":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2283":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2284":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2285":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2286":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2287":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2288":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2289":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2290":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2291":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2292":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2293":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2294":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2295":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2296":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2297":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2298":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2299":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2300":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2301":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2302":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2303":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2304":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2305":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2306":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2307":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2308":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2309":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2310":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2311":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2312":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2313":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2314":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2315":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2316":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2317":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2318":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2319":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2320":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2321":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2322":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2323":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2324":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2325":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2326":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2327":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2328":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2329":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2330":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2331":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2332":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2333":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2334":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2335":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2336":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2337":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2338":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2339":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2340":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2341":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2342":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2343":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2344":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2345":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2346":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2347":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2348":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2349":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2350":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2351":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2352":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2353":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2354":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2355":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2356":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2357":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2358":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2359":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2360":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2361":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2362":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2363":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2364":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2365":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2366":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2367":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2368":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2370":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2371":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2372":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2373":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2374":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2375":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2376":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2377":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2378":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2379":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2380":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2381":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2382":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2383":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2384":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2385":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2386":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2387":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2388":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2389":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2390":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2391":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2392":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2393":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2394":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2395":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2396":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2397":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2398":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2399":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2400":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2401":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2402":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2403":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2404":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2405":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2406":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2407":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2408":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2409":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2410":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2411":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2412":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2413":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2414":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2415":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2416":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2417":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2418":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2419":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2420":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2421":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2422":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2423":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2424":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2425":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2426":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2427":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2428":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2429":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2430":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2431":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2432":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2433":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2434":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2435":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2436":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2437":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2438":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2439":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2440":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2441":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2442":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2443":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2444":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2445":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2446":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2447":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2448":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2449":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2450":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2451":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2452":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2453":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2454":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2455":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2456":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2457":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2458":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2459":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2460":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2461":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2462":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2463":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2464":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2465":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2466":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2467":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2468":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2469":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2470":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2471":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2472":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2473":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2474":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2475":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2476":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2477":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2478":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2479":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2480":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2481":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2482":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2483":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2484":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2485":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2486":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2487":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2488":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2489":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2490":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2491":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2492":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2493":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2494":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2495":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2496":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2497":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2498":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2499":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2500":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2501":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2502":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2503":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2504":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2505":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2506":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2507":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2508":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2509":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2510":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2511":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2512":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2513":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2514":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2515":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2516":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2517":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2518":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2519":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2520":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2521":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2522":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2523":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2524":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2525":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2526":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2527":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2528":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2529":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2530":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2531":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2532":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2533":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2534":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2535":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2536":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2537":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2538":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2539":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2540":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2541":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2542":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2543":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2544":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2545":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2546":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2547":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2548":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2549":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2550":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2551":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2552":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2553":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2554":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2555":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2556":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2557":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2558":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2559":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2560":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2561":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2562":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2563":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2564":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2565":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2566":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2567":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2568":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2569":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2570":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2571":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2572":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2573":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2574":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2575":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2576":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2577":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2578":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2579":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2580":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2581":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2582":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2583":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2584":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2585":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2586":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2587":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2588":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2589":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2590":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2591":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2592":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2593":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2594":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2595":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2596":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2597":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2598":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2599":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2600":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2601":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2602":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2603":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2604":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2605":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2606":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2607":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2608":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2609":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2610":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2611":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2612":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2613":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2614":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2615":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2616":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2617":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2618":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2619":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2620":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2621":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2622":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2623":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2624":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2625":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2626":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2627":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2628":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2629":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2630":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2631":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2632":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2633":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2634":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2635":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2636":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2637":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2638":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2639":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2640":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2641":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2642":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2643":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2644":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2645":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2646":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2647":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2648":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2649":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2650":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2651":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2652":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2653":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2654":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2655":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2656":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2657":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2658":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2659":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2660":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2661":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2662":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2663":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2664":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2665":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2666":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2667":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2668":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2669":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2670":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2671":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2672":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2673":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2674":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2675":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2676":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2677":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2678":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2679":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2680":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2681":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2682":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2683":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2684":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2685":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2686":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2687":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2688":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2689":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2690":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2691":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2692":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2693":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2694":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2695":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2696":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2697":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2698":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2699":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2700":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2701":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2702":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2703":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2704":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2705":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2706":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2707":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2708":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2709":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2710":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2711":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2712":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2713":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2714":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2715":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2716":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2717":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2718":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2719":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2720":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2721":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2722":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2723":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2724":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2725":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2726":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2727":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2728":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2729":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2730":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2731":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2732":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2733":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2734":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2735":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2736":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2737":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2738":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2739":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2740":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2741":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2742":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2743":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2744":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2745":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2746":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2747":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2748":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2749":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2750":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2751":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2752":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2753":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2754":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2755":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2756":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2757":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2758":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2759":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2760":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2761":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2762":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2763":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2764":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2765":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2766":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2767":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2768":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2769":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2770":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2771":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2772":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2773":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2774":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2775":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2776":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2777":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2778":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2779":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2780":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2781":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2782":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2783":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2784":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2785":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2786":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2787":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2788":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2789":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2790":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2791":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2792":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2793":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2794":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2795":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2796":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2797":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2798":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2799":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2800":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2801":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2802":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2803":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2804":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2805":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2806":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2807":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2808":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2809":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2810":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2811":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2812":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2813":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2814":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2815":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2816":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2817":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2818":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2819":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2820":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2821":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2822":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2823":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2824":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2825":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2826":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2827":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2828":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2829":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2830":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2831":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2832":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2833":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2834":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2835":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2836":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2837":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2838":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2839":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2840":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2841":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2842":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2843":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2844":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2845":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2846":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2847":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2848":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2849":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2850":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2851":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2852":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2853":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2854":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2855":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2856":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2857":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2858":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2859":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2860":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2861":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2862":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2863":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2864":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2865":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2866":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2867":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2868":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2869":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2870":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2871":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2872":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2873":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2874":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2875":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2876":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2877":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2878":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2879":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2880":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2881":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2882":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2883":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2884":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2885":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2886":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2887":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2888":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2889":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2890":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2891":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2892":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2893":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2894":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2895":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2896":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2897":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2898":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2899":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2900":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2901":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2902":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2903":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2904":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2905":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2906":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2907":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2908":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2909":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2910":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2911":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2912":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2913":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2914":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2915":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2916":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2917":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2918":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2919":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2920":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2921":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2922":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2923":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2924":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2925":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2926":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2927":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2928":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2929":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2930":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2931":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2932":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2933":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2934":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2935":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2936":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_P2937":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2938":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2939":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2940":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2941":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2942":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2943":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2944":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_P2945":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2946":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2947":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2948":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2949":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2950":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2951":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2952":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2953":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2954":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2955":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2956":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2957":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2958":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2959":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2960":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2961":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2962":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2963":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2964":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2965":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2966":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2967":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2968":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2969":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2970":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2971":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2972":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2973":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2974":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2975":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2976":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2977":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2978":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2979":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2980":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2981":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2982":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2983":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2984":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2985":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2986":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2987":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2988":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2989":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2990":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2991":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2992":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2993":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2994":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2995":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SW_PAD_CTL_G2996":\
    line="B_IOMUXC_IOMUXC_SW_PAD_CTL_G2997":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ASRC_ASRCK_C2998":\
    line="B_IOMUXC_IOMUXC_ASRC_ASRCK_C2999":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P4_IN3000":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P4_IN3001":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P4_IN3002":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P4_IN3003":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P4_IN3004":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P4_IN3005":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P4_IN3006":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P4_IN3007":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P4_IN3008":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P4_IN3009":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P4_IN3010":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P4_IN3011":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P5_IN3012":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P5_IN3013":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P5_IN3014":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P5_IN3015":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P5_IN3016":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P5_IN3017":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P5_IN3018":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P5_IN3019":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P5_IN3020":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P5_IN3021":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_AUDMUX_P5_IN3022":\
    line="B_IOMUXC_IOMUXC_AUDMUX_P5_IN3023":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_CAN1_IPP_IND3024":\
    line="B_IOMUXC_IOMUXC_CAN1_IPP_IND3025":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_CAN2_IPP_IND3026":\
    line="B_IOMUXC_IOMUXC_CAN2_IPP_IND3027":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_CCM_IPP_DI1_3028":\
    line="B_IOMUXC_IOMUXC_CCM_IPP_DI1_3029":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_CCM_PMIC_VFU3030":\
    line="B_IOMUXC_IOMUXC_CCM_PMIC_VFU3031":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI1_IPP_C3032":\
    line="B_IOMUXC_IOMUXC_ECSPI1_IPP_C3033":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI1_IPP_I3034":\
    line="B_IOMUXC_IOMUXC_ECSPI1_IPP_I3035":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI1_IPP_I3036":\
    line="B_IOMUXC_IOMUXC_ECSPI1_IPP_I3037":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI1_IPP_I3038":\
    line="B_IOMUXC_IOMUXC_ECSPI1_IPP_I3039":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI1_IPP_I3040":\
    line="B_IOMUXC_IOMUXC_ECSPI1_IPP_I3041":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI1_IPP_I3042":\
    line="B_IOMUXC_IOMUXC_ECSPI1_IPP_I3043":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI1_IPP_I3044":\
    line="B_IOMUXC_IOMUXC_ECSPI1_IPP_I3045":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI2_IPP_C3046":\
    line="B_IOMUXC_IOMUXC_ECSPI2_IPP_C3047":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI2_IPP_I3048":\
    line="B_IOMUXC_IOMUXC_ECSPI2_IPP_I3049":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI2_IPP_I3050":\
    line="B_IOMUXC_IOMUXC_ECSPI2_IPP_I3051":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI2_IPP_I3052":\
    line="B_IOMUXC_IOMUXC_ECSPI2_IPP_I3053":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI2_IPP_I3054":\
    line="B_IOMUXC_IOMUXC_ECSPI2_IPP_I3055":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI4_IPP_I3056":\
    line="B_IOMUXC_IOMUXC_ECSPI4_IPP_I3057":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI5_IPP_C3058":\
    line="B_IOMUXC_IOMUXC_ECSPI5_IPP_C3059":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI5_IPP_I3060":\
    line="B_IOMUXC_IOMUXC_ECSPI5_IPP_I3061":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI5_IPP_I3062":\
    line="B_IOMUXC_IOMUXC_ECSPI5_IPP_I3063":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI5_IPP_I3064":\
    line="B_IOMUXC_IOMUXC_ECSPI5_IPP_I3065":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ECSPI5_IPP_I3066":\
    line="B_IOMUXC_IOMUXC_ECSPI5_IPP_I3067":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPG_CLK3068":\
    line="B_IOMUXC_IOMUXC_ENET_IPG_CLK3069":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPP_IND3070":\
    line="B_IOMUXC_IOMUXC_ENET_IPP_IND3071":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPP_IND3072":\
    line="B_IOMUXC_IOMUXC_ENET_IPP_IND3073":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPP_IND3074":\
    line="B_IOMUXC_IOMUXC_ENET_IPP_IND3075":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPP_IND3076":\
    line="B_IOMUXC_IOMUXC_ENET_IPP_IND3077":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPP_IND3078":\
    line="B_IOMUXC_IOMUXC_ENET_IPP_IND3079":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPP_IND3080":\
    line="B_IOMUXC_IOMUXC_ENET_IPP_IND3081":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ENET_IPP_IND3082":\
    line="B_IOMUXC_IOMUXC_ENET_IPP_IND3083":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3084":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3085":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3086":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3087":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3088":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3089":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3090":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3091":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3092":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3093":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3094":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3095":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3096":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3097":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3098":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3099":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3100":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3101":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3102":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3103":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3104":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3105":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_ESAI1_IPP_IN3106":\
    line="B_IOMUXC_IOMUXC_ESAI1_IPP_IN3107":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_HDMI_TX_ICEC3108":\
    line="B_IOMUXC_IOMUXC_HDMI_TX_ICEC3109":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_HDMI_TX_II2C3110":\
    line="B_IOMUXC_IOMUXC_HDMI_TX_II2C3111":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_HDMI_TX_II2C3112":\
    line="B_IOMUXC_IOMUXC_HDMI_TX_II2C3113":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_I2C1_IPP_SCL3114":\
    line="B_IOMUXC_IOMUXC_I2C1_IPP_SCL3115":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_I2C1_IPP_SDA3116":\
    line="B_IOMUXC_IOMUXC_I2C1_IPP_SDA3117":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_I2C2_IPP_SCL3118":\
    line="B_IOMUXC_IOMUXC_I2C2_IPP_SCL3119":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_I2C2_IPP_SDA3120":\
    line="B_IOMUXC_IOMUXC_I2C2_IPP_SDA3121":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_I2C3_IPP_SCL3122":\
    line="B_IOMUXC_IOMUXC_I2C3_IPP_SCL3123":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_I2C3_IPP_SDA3124":\
    line="B_IOMUXC_IOMUXC_I2C3_IPP_SDA3125":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3126":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3127":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3128":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3129":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3130":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3131":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3132":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3133":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3134":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3135":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3136":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3137":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3138":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3139":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3140":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3141":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3142":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3143":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3144":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3145":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3146":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3147":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3148":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3149":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3150":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3151":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_IPU2_IPP_IND3152":\
    line="B_IOMUXC_IOMUXC_IPU2_IPP_IND3153":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_KPP_IPP_IND_3154":\
    line="B_IOMUXC_IOMUXC_KPP_IPP_IND_3155":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_KPP_IPP_IND_3156":\
    line="B_IOMUXC_IOMUXC_KPP_IPP_IND_3157":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_KPP_IPP_IND_3158":\
    line="B_IOMUXC_IOMUXC_KPP_IPP_IND_3159":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_KPP_IPP_IND_3160":\
    line="B_IOMUXC_IOMUXC_KPP_IPP_IND_3161":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_KPP_IPP_IND_3162":\
    line="B_IOMUXC_IOMUXC_KPP_IPP_IND_3163":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_KPP_IPP_IND_3164":\
    line="B_IOMUXC_IOMUXC_KPP_IPP_IND_3165":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_MLB_MLB_CLK_3166":\
    line="B_IOMUXC_IOMUXC_MLB_MLB_CLK_3167":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_MLB_MLB_DATA3168":\
    line="B_IOMUXC_IOMUXC_MLB_MLB_DATA3169":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_MLB_MLB_SIG_3170":\
    line="B_IOMUXC_IOMUXC_MLB_MLB_SIG_3171":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SDMA_EVENTS_3172":\
    line="B_IOMUXC_IOMUXC_SDMA_EVENTS_3173":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SDMA_EVENTS_3174":\
    line="B_IOMUXC_IOMUXC_SDMA_EVENTS_3175":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SPDIF_SPDIF_3176":\
    line="B_IOMUXC_IOMUXC_SPDIF_SPDIF_3177":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_SPDIF_TX_CLK3178":\
    line="B_IOMUXC_IOMUXC_SPDIF_TX_CLK3179":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART1_IPP_UA3180":\
    line="B_IOMUXC_IOMUXC_UART1_IPP_UA3181":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART1_IPP_UA3182":\
    line="B_IOMUXC_IOMUXC_UART1_IPP_UA3183":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART2_IPP_UA3184":\
    line="B_IOMUXC_IOMUXC_UART2_IPP_UA3185":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART2_IPP_UA3186":\
    line="B_IOMUXC_IOMUXC_UART2_IPP_UA3187":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART3_IPP_UA3188":\
    line="B_IOMUXC_IOMUXC_UART3_IPP_UA3189":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART3_IPP_UA3190":\
    line="B_IOMUXC_IOMUXC_UART3_IPP_UA3191":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART4_IPP_UA3192":\
    line="B_IOMUXC_IOMUXC_UART4_IPP_UA3193":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART4_IPP_UA3194":\
    line="B_IOMUXC_IOMUXC_UART4_IPP_UA3195":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART5_IPP_UA3196":\
    line="B_IOMUXC_IOMUXC_UART5_IPP_UA3197":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_UART5_IPP_UA3198":\
    line="B_IOMUXC_IOMUXC_UART5_IPP_UA3199":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_USBOH3_IPP_I3200":\
    line="B_IOMUXC_IOMUXC_USBOH3_IPP_I3201":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_USBOH3_IPP_I3202":\
    line="B_IOMUXC_IOMUXC_USBOH3_IPP_I3203":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IOMUXC_USDHC1_IPP_W3204":\
    line="B_IOMUXC_IOMUXC_USDHC1_IPP_W3205":\
    line="$$":\
  }:ARM_config={}\
}
