

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Tue Jan  7 13:57:34 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-------+-------+-------+-------+---------+
        |                                   |                        |    Latency    |    Interval   | Pipeline|
        |              Instance             |         Module         |  min  |  max  |  min  |  max  |   Type  |
        +-----------------------------------+------------------------+-------+-------+-------+-------+---------+
        |grp_depthwise_conv2d_fix_2_fu_423  |depthwise_conv2d_fix_2  |  15689|  62729|  15689|  62729|   none  |
        |grp_depthwise_conv2d_fix_1_fu_447  |depthwise_conv2d_fix_1  |   1966|   7846|   1966|   7846|   none  |
        |grp_depthwise_conv2d_fix_fu_471    |depthwise_conv2d_fix    |   3926|   3926|   3926|   3926|   none  |
        |grp_pointwise_conv2d_fix_1_fu_479  |pointwise_conv2d_fix_1  |  25281|  25281|  25281|  25281|   none  |
        |grp_pointwise_conv2d_fix_3_fu_485  |pointwise_conv2d_fix_3  |  25345|  25345|  25345|  25345|   none  |
        |grp_pointwise_conv2d_fix_2_fu_491  |pointwise_conv2d_fix_2  |   3265|   3265|   3265|   3265|   none  |
        |grp_pointwise_conv2d_fix_4_fu_497  |pointwise_conv2d_fix_4  |  12567|  12567|  12567|  12567|   none  |
        |grp_padding2d_fix16_fu_503         |padding2d_fix16         |     96|  14946|     96|  14946|   none  |
        |grp_max_pooling2d_fix16_fu_521     |max_pooling2d_fix16     |   1580|  12556|   1580|  12556|   none  |
        |grp_pointwise_conv2d_fix_fu_542    |pointwise_conv2d_fix    |  75297|  75297|  75297|  75297|   none  |
        |grp_up_sampling2d_fix16_fu_548     |up_sampling2d_fix16     |   1572|  12548|   1572|  12548|   none  |
        +-----------------------------------+------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     ?|     ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 3  |   785|   785|         3|          1|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    273|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     47|    7784|  10646|    -|
|Memory           |       39|      -|     136|     64|    0|
|Multiplexer      |        -|      -|       -|   1687|    -|
|Register         |        -|      -|     285|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       39|     47|    8205|  12670|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       13|     21|       7|     23|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |grp_depthwise_conv2d_fix_fu_471    |depthwise_conv2d_fix    |        0|      9|   572|  1154|    0|
    |grp_depthwise_conv2d_fix_1_fu_447  |depthwise_conv2d_fix_1  |        0|     10|   557|  1216|    0|
    |grp_depthwise_conv2d_fix_2_fu_423  |depthwise_conv2d_fix_2  |        0|     10|   640|  1418|    0|
    |grp_max_pooling2d_fix16_fu_521     |max_pooling2d_fix16     |        0|      1|   911|  1196|    0|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|    68|   104|    0|
    |grp_padding2d_fix16_fu_503         |padding2d_fix16         |        0|      0|   394|   873|    0|
    |grp_pointwise_conv2d_fix_fu_542    |pointwise_conv2d_fix    |        0|      2|   298|   541|    0|
    |grp_pointwise_conv2d_fix_1_fu_479  |pointwise_conv2d_fix_1  |        0|      3|  1106|   973|    0|
    |grp_pointwise_conv2d_fix_2_fu_491  |pointwise_conv2d_fix_2  |        0|      3|  1045|   957|    0|
    |grp_pointwise_conv2d_fix_3_fu_485  |pointwise_conv2d_fix_3  |        0|      3|  1068|   969|    0|
    |grp_pointwise_conv2d_fix_4_fu_497  |pointwise_conv2d_fix_4  |        0|      3|   983|   775|    0|
    |grp_up_sampling2d_fix16_fu_548     |up_sampling2d_fix16     |        0|      3|   142|   470|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |Total                              |                        |        0|     47|  7784| 10646|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |MemBank_A_U              |network_MemBank_A              |       16|   0|   0|    0|  14400|   16|     1|       230400|
    |MemBank_B_U              |network_MemBank_B              |       16|   0|   0|    0|  14400|   16|     1|       230400|
    |MemBank_Out_U            |network_MemBank_Out            |        1|   0|   0|    0|    784|   16|     1|        12544|
    |SeparableConv2D_1_b_s_U  |network_SeparableConv2D_1_b_s  |        0|  32|   4|    0|     16|   16|     1|          256|
    |SeparableConv2D_4_b_s_U  |network_SeparableConv2D_1_b_s  |        0|  32|   4|    0|     16|   16|     1|          256|
    |SeparableConv2D_1_w_s_U  |network_SeparableConv2D_1_w_s  |        1|   0|   0|    0|    144|   16|     1|         2304|
    |SeparableConv2D_2_b_s_U  |network_SeparableConv2D_2_b_s  |        0|  32|   2|    0|      8|   16|     1|          128|
    |SeparableConv2D_3_b_s_U  |network_SeparableConv2D_2_b_s  |        0|  32|   2|    0|      8|   16|     1|          128|
    |SeparableConv2D_2_w_s_U  |network_SeparableConv2D_2_w_s  |        1|   0|   0|    0|     72|   16|     1|         1152|
    |SeparableConv2D_3_w_s_U  |network_SeparableConv2D_3_w_s  |        1|   0|   0|    0|     72|   16|     1|         1152|
    |SeparableConv2D_4_w_s_U  |network_SeparableConv2D_4_w_s  |        1|   0|   0|    0|    144|   16|     1|         2304|
    |sig_buffer_keep_V_U      |network_sig_buffer_keep_V      |        1|   0|   0|    0|    784|    2|     1|         1568|
    |sig_buffer_strb_V_U      |network_sig_buffer_keep_V      |        1|   0|   0|    0|    784|    2|     1|         1568|
    |sig_buffer_user_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    |sig_buffer_last_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    |sig_buffer_id_V_U        |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    |sig_buffer_dest_V_U      |network_sig_buffer_user_V      |        0|   2|  13|    0|    784|    1|     1|          784|
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                    |                               |       39| 136|  64|    0|  34768|  184|    17|       487296|
    +-------------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_627_p2                        |     +    |      0|  0|  14|          10|           1|
    |i_4_fu_644_p2                        |     +    |      0|  0|  14|          10|           1|
    |i_fu_615_p2                          |     +    |      0|  0|  39|          32|           1|
    |ap_block_state44_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state45_io                  |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln173_fu_621_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln197_fu_638_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |input_data_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state47                     |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 273|         135|          70|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |MemBank_A_address0                               |   56|         13|   14|        182|
    |MemBank_A_ce0                                    |   56|         13|    1|         13|
    |MemBank_A_d0                                     |   38|          7|   16|        112|
    |MemBank_A_we0                                    |   38|          7|    1|          7|
    |MemBank_B_address0                               |   56|         13|   14|        182|
    |MemBank_B_address1                               |   33|          6|   14|         84|
    |MemBank_B_ce0                                    |   56|         13|    1|         13|
    |MemBank_B_ce1                                    |   33|          6|    1|          6|
    |MemBank_B_d0                                     |   38|          7|   16|        112|
    |MemBank_B_we0                                    |   38|          7|    1|          7|
    |MemBank_B_we1                                    |    9|          2|    1|          2|
    |MemBank_Out_address0                             |   15|          3|   10|         30|
    |SeparableConv2D_1_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_s_ce1                        |    9|          2|    1|          2|
    |SeparableConv2D_2_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_s_ce1                        |    9|          2|    1|          2|
    |SeparableConv2D_3_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_s_ce1                        |    9|          2|    1|          2|
    |SeparableConv2D_4_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce1                        |    9|          2|    1|          2|
    |ap_NS_fsm                                        |  201|         46|    1|         46|
    |ap_enable_reg_pp0_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                          |    9|          2|    1|          2|
    |grp_depthwise_conv2d_fix_1_fu_447_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_447_input_height   |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_447_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_447_kernel_q0      |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_447_kernel_q1      |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_447_output_height  |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_1_fu_447_output_width   |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_2_fu_423_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_423_input_height   |   15|          3|    7|         21|
    |grp_depthwise_conv2d_fix_2_fu_423_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_423_kernel_q0      |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_423_kernel_q1      |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_423_output_height  |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_423_output_width   |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_521_input_height      |   15|          3|    7|         21|
    |grp_max_pooling2d_fix16_fu_521_input_width       |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_521_output_depth      |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_521_output_height     |   15|          3|    5|         15|
    |grp_max_pooling2d_fix16_fu_521_output_width      |   15|          3|    5|         15|
    |grp_padding2d_fix16_fu_503_input_depth           |   21|          4|    7|         28|
    |grp_padding2d_fix16_fu_503_input_height          |   21|          4|    6|         24|
    |grp_padding2d_fix16_fu_503_input_width           |   21|          4|    6|         24|
    |grp_up_sampling2d_fix16_fu_548_input_height      |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_548_input_width       |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_548_output_depth      |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_548_output_height     |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_548_output_width      |   15|          3|    6|         18|
    |i_0_reg_390                                      |    9|          2|   32|         64|
    |i_1_reg_401                                      |    9|          2|   10|         20|
    |i_2_reg_412                                      |    9|          2|   10|         20|
    |input_data_TDATA_blk_n                           |    9|          2|    1|          2|
    |input_data_data_V_0_data_out                     |    9|          2|   16|         32|
    |input_data_data_V_0_state                        |   15|          3|    2|          6|
    |input_data_dest_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_dest_V_0_state                        |   15|          3|    2|          6|
    |input_data_id_V_0_data_out                       |    9|          2|    1|          2|
    |input_data_id_V_0_state                          |   15|          3|    2|          6|
    |input_data_keep_V_0_data_out                     |    9|          2|    2|          4|
    |input_data_keep_V_0_state                        |   15|          3|    2|          6|
    |input_data_last_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_last_V_0_state                        |   15|          3|    2|          6|
    |input_data_strb_V_0_data_out                     |    9|          2|    2|          4|
    |input_data_strb_V_0_state                        |   15|          3|    2|          6|
    |input_data_user_V_0_data_out                     |    9|          2|    1|          2|
    |input_data_user_V_0_state                        |   15|          3|    2|          6|
    |output_data_TDATA_blk_n                          |    9|          2|    1|          2|
    |output_data_data_V_1_data_out                    |    9|          2|   16|         32|
    |output_data_data_V_1_state                       |   15|          3|    2|          6|
    |output_data_dest_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_dest_V_1_state                       |   15|          3|    2|          6|
    |output_data_id_V_1_data_out                      |    9|          2|    1|          2|
    |output_data_id_V_1_state                         |   15|          3|    2|          6|
    |output_data_keep_V_1_data_out                    |    9|          2|    2|          4|
    |output_data_keep_V_1_state                       |   15|          3|    2|          6|
    |output_data_last_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_last_V_1_state                       |   15|          3|    2|          6|
    |output_data_strb_V_1_data_out                    |    9|          2|    2|          4|
    |output_data_strb_V_1_state                       |   15|          3|    2|          6|
    |output_data_user_V_1_data_out                    |    9|          2|    1|          2|
    |output_data_user_V_1_state                       |   15|          3|    2|          6|
    |sig_buffer_dest_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_id_V_address0                         |   15|          3|   10|         30|
    |sig_buffer_keep_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_last_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_strb_V_address0                       |   15|          3|   10|         30|
    |sig_buffer_user_V_address0                       |   15|          3|   10|         30|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 1687|        353|  514|       1968|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  45|   0|   45|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_471_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_521_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_503_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_542_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_548_ap_start_reg     |   1|   0|    1|          0|
    |i_0_reg_390                                     |  32|   0|   32|          0|
    |i_1_reg_401                                     |  10|   0|   10|          0|
    |i_2_reg_412                                     |  10|   0|   10|          0|
    |i_3_reg_673                                     |  10|   0|   10|          0|
    |icmp_ln197_reg_688                              |   1|   0|    1|          0|
    |icmp_ln197_reg_688_pp0_iter1_reg                |   1|   0|    1|          0|
    |input_data_data_V_0_payload_A                   |  16|   0|   16|          0|
    |input_data_data_V_0_payload_B                   |  16|   0|   16|          0|
    |input_data_data_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_data_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_data_V_0_state                       |   2|   0|    2|          0|
    |input_data_dest_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_dest_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_dest_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_dest_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_dest_V_0_state                       |   2|   0|    2|          0|
    |input_data_id_V_0_payload_A                     |   1|   0|    1|          0|
    |input_data_id_V_0_payload_B                     |   1|   0|    1|          0|
    |input_data_id_V_0_sel_rd                        |   1|   0|    1|          0|
    |input_data_id_V_0_sel_wr                        |   1|   0|    1|          0|
    |input_data_id_V_0_state                         |   2|   0|    2|          0|
    |input_data_keep_V_0_payload_A                   |   2|   0|    2|          0|
    |input_data_keep_V_0_payload_B                   |   2|   0|    2|          0|
    |input_data_keep_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_keep_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_keep_V_0_state                       |   2|   0|    2|          0|
    |input_data_last_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_last_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_last_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_last_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_last_V_0_state                       |   2|   0|    2|          0|
    |input_data_strb_V_0_payload_A                   |   2|   0|    2|          0|
    |input_data_strb_V_0_payload_B                   |   2|   0|    2|          0|
    |input_data_strb_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_strb_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_strb_V_0_state                       |   2|   0|    2|          0|
    |input_data_user_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_user_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_user_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_user_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_user_V_0_state                       |   2|   0|    2|          0|
    |output_data_data_V_1_payload_A                  |  16|   0|   16|          0|
    |output_data_data_V_1_payload_B                  |  16|   0|   16|          0|
    |output_data_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_data_V_1_state                      |   2|   0|    2|          0|
    |output_data_dest_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_dest_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_dest_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_dest_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_dest_V_1_state                      |   2|   0|    2|          0|
    |output_data_id_V_1_payload_A                    |   1|   0|    1|          0|
    |output_data_id_V_1_payload_B                    |   1|   0|    1|          0|
    |output_data_id_V_1_sel_rd                       |   1|   0|    1|          0|
    |output_data_id_V_1_sel_wr                       |   1|   0|    1|          0|
    |output_data_id_V_1_state                        |   2|   0|    2|          0|
    |output_data_keep_V_1_payload_A                  |   2|   0|    2|          0|
    |output_data_keep_V_1_payload_B                  |   2|   0|    2|          0|
    |output_data_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_keep_V_1_state                      |   2|   0|    2|          0|
    |output_data_last_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_last_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_last_V_1_state                      |   2|   0|    2|          0|
    |output_data_strb_V_1_payload_A                  |   2|   0|    2|          0|
    |output_data_strb_V_1_payload_B                  |   2|   0|    2|          0|
    |output_data_strb_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_strb_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_strb_V_1_state                      |   2|   0|    2|          0|
    |output_data_user_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_user_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_user_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_user_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_user_V_1_state                      |   2|   0|    2|          0|
    |zext_ln176_reg_678                              |  10|   0|   64|         54|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 285|   0|  339|         54|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |       network      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       network      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       network      | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

