{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698780657290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780657303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:30:57 2023 " "Processing started: Tue Oct 31 15:30:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780657303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780657303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplexador -c Multiplexador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplexador -c Multiplexador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780657303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698780657964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698780657965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-main " "Found design unit 1: mux4-main" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673684 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780673684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-main " "Found design unit 1: mux_2-main" {  } { { "mux_2.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673688 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780673688 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "s0 mux4.vhd(36) " "VHDL Association List error at mux4.vhd(36): formal \"s0\" does not exist" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 36 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1698780673690 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "s mux4.vhd(35) " "VHDL error at mux4.vhd(35): formal port or parameter \"s\" must have actual or default value" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 35 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1698780673690 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "s mux4.vhd(19) " "HDL error at mux4.vhd(19): see declaration for object \"s\"" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780673690 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780673956 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 15:31:13 2023 " "Processing ended: Tue Oct 31 15:31:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780673956 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780673956 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780673956 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780673956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698780657290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698780657303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:30:57 2023 " "Processing started: Tue Oct 31 15:30:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698780657303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780657303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplexador -c Multiplexador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplexador -c Multiplexador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780657303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698780657964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698780657965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-main " "Found design unit 1: mux4-main" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673684 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780673684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-main " "Found design unit 1: mux_2-main" {  } { { "mux_2.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673688 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698780673688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780673688 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "s0 mux4.vhd(36) " "VHDL Association List error at mux4.vhd(36): formal \"s0\" does not exist" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 36 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1698780673690 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "s mux4.vhd(35) " "VHDL error at mux4.vhd(35): formal port or parameter \"s\" must have actual or default value" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 35 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1698780673690 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "s mux4.vhd(19) " "HDL error at mux4.vhd(19): see declaration for object \"s\"" {  } { { "mux4.vhd" "" { Text "C:/Users/victo/OneDrive/Documentos/Hugo/Faculdade/3° Semestre/Aoc/Aoc Programas/Aoc/Multiplexador/mux4.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698780673690 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698780673956 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 15:31:13 2023 " "Processing ended: Tue Oct 31 15:31:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698780673956 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698780673956 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698780673956 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698780673956 ""}
