<root><simulation><result_generated_time />2023-05-17 20:27:54<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 30, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [960, 1, 1], 'O': [960, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 30)], [('OX', 32)]], [], [], []]<I />[[], [[('OY', 30)], [('OX', 32)]], [], []]<O />[[], [[('OY', 30)], [('OX', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 7, 'OX': 7, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12)], [('FX', 3), ('FY', 3), ('C', 4), ('C', 64)], []]<I />[[('K', 2), ('K', 12), ('FX', 3), ('FY', 3), ('C', 4)], [('C', 64)], []]<O />[[('K', 2), ('K', 12), ('FX', 3), ('FY', 3), ('C', 4), ('C', 64)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [1.0, 2304, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 442368, 442368], 'I': [288, 903168, 903168], 'O': [192, 9408, 9408], 'O_partial': [192, 0, 0], 'O_final': [0, 9408, 9408]}<actual_mem_utilization_individual />{'W': [0.38, 0.02, 0.0], 'I': [0.56, 0.7, 0.0], 'O': [0.38, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.73, 0.0], 'I': [0.56, 0.73, 0.0], 'O': [0.38, 0.73, 0.0]}<effective_mem_size_bit />{'W': [96, 147456, 442368], 'I': [72, 14112, 903168], 'O': [192, 9408, 9408], 'O_partial': [192, 0, 0], 'O_final': [0, 9408, 9408]}<total_unit_count />{'W': [960, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<duplicate_unit_count />{'W': [960.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[55296, 55296], [55296, 55296], [55296, 0]]<I />[[112896, 112896], [2211840, 112896], [112896, 0]]<O />[[(2708328, 2709504), (1176, 0)], [(0, 23040), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(2708328, 2709504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1176, 0)], [(0, 23040), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6912, 6912], [1152, 1152], [216, 0]]<I />[[14112, 14112], [46080, 2352], [441, 0]]<O />[[(338541, 338688), (147, 0)], [(0, 480), (24, 0)], [(0, 5), (0, 0)]]<O_partial />[([338541, 338688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [147, 0]), ([0, 480], [24, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />50374656</mac_count></basic_info><energy><total_energy />8446850.6<mem_energy_breakdown><W />[4.8, 171.2, 287.7]<I />[9.9, 3802.3, 587.3]<O />[237.3, 35.4, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />2518732.8<total />8441708.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0275<utilization_without_data_loading />0.051<utilization_spatial />0.051<utilization_temporal_with_data_loading />0.5393<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />102531<latency_cycle_without_data_loading />55296<ideal_computing_cycle />55296<data_loading><load_cycle_total />47235<load_cycle_individual />{'W': [3, 1152, 0], 'I': [720, 46080, 0]}<load_cycle_combined />{'W': 1152, 'I': 46080}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-55295], [-48363, -55272], [-55296, -55296]], 'I': [[-55295], [-54180, -9072], [-55296, -55296]], 'O': [[-55296], [-55293, -54816], [-54816, -55206]]}<mem_stall_cycle_shared />{'W': [[-55295], [-48363, 0], [0, 0]], 'I': [[-55295], [-54180, 0], [0, 0]], 'O': [[-55296], [-55293, -54816], [-54816, -55206]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 442368, 442368], 'I': [288, 903168, 903168], 'O': [192, 9408, 9408], 'O_partial': [192, 0, 0], 'O_final': [0, 9408, 9408]}<data_size_each_level_total />{'W': [192, 442368, 442368], 'I': [276480, 903168, 903168], 'O': [184320, 9408, 9408]}<loop_cycles_each_level />{'W': [24, 55296, 55296], 'I': [864, 55296, 55296], 'O': [55296, 55296, 55296]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [2304, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.3], [320.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 0.0], [3.3, 3.3], [3.3, 3.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.3], [320.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 8.0], [7680.0, 3.3], [3.3, 3.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.3], [320.0, 320.0], [320.0, 0]], 'O': [[8.0, 0.0], [3.3, 3.3], [3.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [331.3, 331.3], [328.0, 3.3]], 'I': [[8.0, 0.3], [331.3, 331.3], [328.0, 3.3]], 'O': [[8.0, 0.0], [331.3, 331.3], [328.0, 3.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 55296], [24, 24, 2304], [55296, 55296, 1]], 'I': [[1, 1, 55296], [864, 864, 64], [55296, 55296, 1]], 'O': [[1, 1, 55296], [55296, 55296, 1], [55296, 55296, 1]]}<trans_time_real />{'W': [[0, 1, 55296], [[3, 24, 2304], [0, 24, 2304]], [[1152, 55296, 1], [216, 55296, 1]]], 'I': [[0, 1, 55296], [[4, 864, 64], [720, 864, 64]], [[46080, 55296, 1], [8640, 55296, 1]]], 'O': [[0, 1, 55296], [[3, 55296, 1], [480, 55296, 1]], [[480, 55296, 1], [90, 55296, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -24], [-54144, -55080]], 'I': [[-1], [-860, -144], [-9216, -46656]], 'O': [[-1], [-55293, -54816], [-54816, -55206]]}<single_stall_count />{'W': [55295, 2303, 0], 'I': [55295, 63, 0], 'O': [55296, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [480, 0]}, 1: {'W': [6909, 0], 'I': [45360, 0], 'O': [480, 480]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-55296, -55296], [-54816, -55296]], 1: [[-3027, -55296], [-54816, -54816]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />139.6<mem_area />114.9<mem_area_percentage />82.3 %</area></results><elapsed_time_second />4</simulation></root>