Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: DK.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DK.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DK"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : DK
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/ipcore_dir/mario1.vhd" in Library work.
Architecture mario1_a of Entity mario1 is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/ipcore_dir/sprites.vhd" in Library work.
Architecture sprites_a of Entity sprites is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Freq_Pixe.vhd" in Library work.
Architecture behavioral of Entity freq_pixe is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/contador.vhd" in Library work.
Architecture behavioral of Entity contador is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/comparador.vhd" in Library work.
Architecture behavioral of Entity comparador is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Gen_color.vhd" in Library work.
Architecture behavioral of Entity gen_color is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/VGA_driver.vhd" in Library work.
Architecture behavioral of Entity vga_driver is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" in Library work.
Architecture behavioral of Entity stage is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" in Library work.
Architecture behavioral of Entity mario is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/control_m.vhd" in Library work.
Architecture behavioral of Entity control_m is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/control_b.vhd" in Library work.
Architecture behavioral of Entity control_b is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/barril.vhd" in Library work.
Architecture behavioral of Entity barril is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/ipcore_dir/barril_mem.vhd" in Library work.
Architecture barril_mem_a of Entity barril_mem is up to date.
Compiling vhdl file "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/DK.vhd" in Library work.
Architecture behavioral of Entity dk is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DK> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_driver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stage> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mario> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_m> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <barril> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Freq_Pixe> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <behavioral>) with generics.
	Nbit = 10

Analyzing hierarchy for entity <comparador> in library <work> (architecture <behavioral>) with generics.
	End_Of_Line = 799
	End_Of_Pulse = 751
	End_Of_Screen = 639
	Nbit = 10
	Start_Of_Pulse = 655

Analyzing hierarchy for entity <comparador> in library <work> (architecture <behavioral>) with generics.
	End_Of_Line = 520
	End_Of_Pulse = 491
	End_Of_Screen = 479
	Nbit = 10
	Start_Of_Pulse = 489

Analyzing hierarchy for entity <Gen_color> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DK> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/DK.vhd" line 373: Instantiating black box module <barril_mem>.
Entity <DK> analyzed. Unit <DK> generated.

Analyzing Entity <VGA_driver> in library <work> (Architecture <behavioral>).
Entity <VGA_driver> analyzed. Unit <VGA_driver> generated.

Analyzing Entity <Freq_Pixe> in library <work> (Architecture <behavioral>).
Entity <Freq_Pixe> analyzed. Unit <Freq_Pixe> generated.

Analyzing generic Entity <contador> in library <work> (Architecture <behavioral>).
	Nbit = 10
Entity <contador> analyzed. Unit <contador> generated.

Analyzing generic Entity <comparador.1> in library <work> (Architecture <behavioral>).
	End_Of_Line = 799
	End_Of_Pulse = 751
	End_Of_Screen = 639
	Nbit = 10
	Start_Of_Pulse = 655
Entity <comparador.1> analyzed. Unit <comparador.1> generated.

Analyzing generic Entity <comparador.2> in library <work> (Architecture <behavioral>).
	End_Of_Line = 520
	End_Of_Pulse = 491
	End_Of_Screen = 479
	Nbit = 10
	Start_Of_Pulse = 489
Entity <comparador.2> analyzed. Unit <comparador.2> generated.

Analyzing Entity <Gen_color> in library <work> (Architecture <behavioral>).
Entity <Gen_color> analyzed. Unit <Gen_color> generated.

Analyzing Entity <stage> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 38: Instantiating black box module <sprites>.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 95: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 114: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 128: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 142: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 270: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 280: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd" line 290: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
Entity <stage> analyzed. Unit <stage> generated.

Analyzing Entity <Mario> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 59: Instantiating black box module <mario1>.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 99: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 101: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 105: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 107: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 112: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 114: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 118: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 120: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 125: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd" line 127: Width mismatch. <pixel> has a width of 12 bits but assigned expression is 20-bit wide.
Entity <Mario> analyzed. Unit <Mario> generated.

Analyzing Entity <control_m> in library <work> (Architecture <behavioral>).
Entity <control_m> analyzed. Unit <control_m> generated.

Analyzing Entity <control_b> in library <work> (Architecture <behavioral>).
Entity <control_b> analyzed. Unit <control_b> generated.

Analyzing Entity <barril> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/barril.vhd" line 85: Width mismatch. <aux_pixel> has a width of 8 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/barril.vhd" line 87: Width mismatch. <aux_pixel> has a width of 8 bits but assigned expression is 20-bit wide.
Entity <barril> analyzed. Unit <barril> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_m>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/control_m.vhd".
    Found 8-bit register for signal <RGB_outh>.
    Found 8-bit register for signal <RGB_outs>.
    Found 1-bit register for signal <aux_e>.
    Found 1-bit register for signal <aux_p>.
    Found 1-bit register for signal <escaleraint>.
    Found 1-bit register for signal <sobreplatMint>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <control_m> synthesized.


Synthesizing Unit <control_b>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/control_b.vhd".
    Found 8-bit register for signal <RGB_outh>.
    Found 8-bit register for signal <RGB_outs>.
    Found 1-bit register for signal <aux_b>.
    Found 1-bit register for signal <aux_muerte>.
    Found 1-bit register for signal <derecha_int>.
    Found 1-bit register for signal <izquierda_int>.
    Found 1-bit register for signal <muerte_int>.
    Found 1-bit register for signal <sobreplatBint>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <control_b> synthesized.


Synthesizing Unit <barril>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/barril.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | apagado                                        |
    | Power Up State     | apagado                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <aux_direccion>.
    Found 10-bit adder for signal <aux_pixel$add0000> created at line 79.
    Found 10-bit adder for signal <aux_pixel$add0001> created at line 79.
    Found 8-bit addsub for signal <aux_pixel$addsub0000>.
    Found 8-bit adder for signal <aux_pixel$addsub0001> created at line 87.
    Found 8-bit subtractor for signal <aux_pixel$addsub0002> created at line 85.
    Found 10-bit comparator greatequal for signal <aux_pixel$cmp_ge0000> created at line 79.
    Found 10-bit comparator greatequal for signal <aux_pixel$cmp_ge0001> created at line 79.
    Found 10-bit comparator lessequal for signal <aux_pixel$cmp_le0000> created at line 79.
    Found 10-bit comparator lessequal for signal <aux_pixel$cmp_le0001> created at line 79.
    Found 10-bit subtractor for signal <aux_pixel$sub0000> created at line 85.
    Found 10-bit subtractor for signal <aux_pixel$sub0001> created at line 87.
    Found 1-bit register for signal <aux_s>.
    Found 10-bit comparator greater for signal <estado$cmp_gt0000> created at line 148.
    Found 4-bit adder for signal <p_Q_int$addsub0000> created at line 195.
    Found 1-bit xor2 for signal <p_siguiente$xor0000> created at line 204.
    Found 4-bit adder for signal <p_vy$addsub0000> created at line 182.
    Found 4-bit comparator less for signal <p_vy$cmp_lt0000> created at line 181.
    Found 10-bit register for signal <posx>.
    Found 10-bit addsub for signal <posx$share0000> created at line 159.
    Found 10-bit register for signal <posy>.
    Found 10-bit addsub for signal <posy$addsub0000>.
    Found 4-bit register for signal <Q_int>.
    Found 10-bit comparator equal for signal <RGB_bh$cmp_eq0000> created at line 107.
    Found 10-bit comparator equal for signal <RGB_bh$cmp_eq0001> created at line 107.
    Found 10-bit comparator equal for signal <RGB_bh$cmp_eq0002> created at line 107.
    Found 1-bit register for signal <siguiente>.
    Found 4-bit register for signal <vy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <barril> synthesized.


Synthesizing Unit <Freq_Pixe>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Freq_Pixe.vhd".
    Found 1-bit register for signal <clk_pixel_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Freq_Pixe> synthesized.


Synthesizing Unit <contador>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/contador.vhd".
    Found 10-bit up counter for signal <Q_int>.
    Summary:
	inferred   1 Counter(s).
Unit <contador> synthesized.


Synthesizing Unit <comparador_1>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/comparador.vhd".
    Found 1-bit register for signal <O1_int>.
    Found 1-bit register for signal <O2_int>.
    Found 1-bit register for signal <O3_int>.
    Found 10-bit comparator greater for signal <p_O1_int$cmp_gt0000> created at line 45.
    Found 10-bit comparator greater for signal <p_O2_int$cmp_gt0000> created at line 51.
    Found 10-bit comparator less for signal <p_O2_int$cmp_lt0000> created at line 51.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <comparador_1> synthesized.


Synthesizing Unit <comparador_2>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/comparador.vhd".
    Found 1-bit register for signal <O1_int>.
    Found 1-bit register for signal <O2_int>.
    Found 1-bit register for signal <O3_int>.
    Found 10-bit comparator greater for signal <p_O1_int$cmp_gt0000> created at line 45.
    Found 10-bit comparator greater for signal <p_O2_int$cmp_gt0000> created at line 51.
    Found 10-bit comparator less for signal <p_O2_int$cmp_lt0000> created at line 51.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <comparador_2> synthesized.


Synthesizing Unit <Gen_color>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Gen_color.vhd".
Unit <Gen_color> synthesized.


Synthesizing Unit <VGA_driver>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/VGA_driver.vhd".
Unit <VGA_driver> synthesized.


Synthesizing Unit <stage>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/stage.vhd".
    Found 1-bit register for signal <aux>.
    Found 10-bit subtractor for signal <pixel$addsub0000> created at line 95.
    Found 12-bit adder for signal <pixel$addsub0001> created at line 95.
    Found 12-bit adder for signal <pixel$addsub0002> created at line 95.
    Found 10-bit subtractor for signal <pixel$addsub0003> created at line 142.
    Found 10-bit subtractor for signal <pixel$mux0009> created at line 288.
    Found 12-bit adder for signal <pixel$share0000> created at line 288.
    Found 12-bit adder for signal <pixel$share0001> created at line 288.
    Found 10-bit subtractor for signal <pixel$sub0000> created at line 95.
    Found 10-bit subtractor for signal <pixel$sub0001> created at line 114.
    Found 10-bit subtractor for signal <pixel$sub0002> created at line 142.
    Found 10-bit subtractor for signal <pixel$sub0003> created at line 270.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0000> created at line 249.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0001> created at line 249.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0002> created at line 229.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0003> created at line 242.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0004> created at line 88.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0005> created at line 88.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0006> created at line 84.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0007> created at line 79.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0008> created at line 75.
    Found 10-bit comparator greater for signal <RGB_sh$cmp_gt0009> created at line 71.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0000> created at line 249.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0001> created at line 249.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0002> created at line 229.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0003> created at line 242.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0004> created at line 88.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0005> created at line 88.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0006> created at line 84.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0007> created at line 79.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0008> created at line 75.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0009> created at line 75.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0010> created at line 71.
    Found 10-bit comparator less for signal <RGB_sh$cmp_lt0011> created at line 103.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0000> created at line 303.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0001> created at line 303.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0002> created at line 288.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0003> created at line 288.
    Found 2-bit comparator greater for signal <RGB_ss$cmp_gt0004> created at line 288.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0005> created at line 278.
    Found 2-bit comparator greater for signal <RGB_ss$cmp_gt0006> created at line 278.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0007> created at line 268.
    Found 2-bit comparator greater for signal <RGB_ss$cmp_gt0008> created at line 268.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0009> created at line 230.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0010> created at line 230.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0011> created at line 230.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0012> created at line 230.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0013> created at line 230.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0014> created at line 230.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0015> created at line 93.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0016> created at line 93.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0017> created at line 160.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0018> created at line 160.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0019> created at line 162.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0020> created at line 162.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0021> created at line 162.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0022> created at line 162.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0023> created at line 162.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0024> created at line 162.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0025> created at line 162.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0026> created at line 177.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0027> created at line 177.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0028> created at line 179.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0029> created at line 179.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0030> created at line 179.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0031> created at line 179.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0032> created at line 179.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0033> created at line 179.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0034> created at line 179.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0035> created at line 110.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0036> created at line 140.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0037> created at line 126.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0038> created at line 112.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0039> created at line 196.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0040> created at line 211.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0041> created at line 213.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0042> created at line 213.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0043> created at line 213.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0044> created at line 213.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0045> created at line 213.
    Found 10-bit comparator greater for signal <RGB_ss$cmp_gt0046> created at line 213.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0000> created at line 303.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0001> created at line 303.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0002> created at line 288.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0003> created at line 288.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0004> created at line 278.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0005> created at line 268.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0006> created at line 230.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0007> created at line 230.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0008> created at line 230.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0009> created at line 230.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0010> created at line 230.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0011> created at line 230.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0012> created at line 93.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0013> created at line 93.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0014> created at line 160.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0015> created at line 162.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0016> created at line 162.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0017> created at line 162.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0018> created at line 162.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0019> created at line 162.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0020> created at line 162.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0021> created at line 162.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0022> created at line 177.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0023> created at line 177.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0024> created at line 179.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0025> created at line 179.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0026> created at line 179.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0027> created at line 179.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0028> created at line 179.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0029> created at line 179.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0030> created at line 179.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0031> created at line 110.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0032> created at line 140.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0033> created at line 126.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0034> created at line 112.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0035> created at line 196.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0036> created at line 211.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0037> created at line 213.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0038> created at line 213.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0039> created at line 213.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0040> created at line 213.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0041> created at line 213.
    Found 10-bit comparator less for signal <RGB_ss$cmp_lt0042> created at line 213.
    Found 2-bit down counter for signal <VIDAS>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred 112 Comparator(s).
Unit <stage> synthesized.


Synthesizing Unit <Mario>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/Mario.vhd".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <aux_s>.
    Found 1-bit register for signal <goingUp>.
    Found 1-bit register for signal <jumping>.
    Found 1-bit register for signal <orientacion>.
    Found 3-bit adder for signal <p_Q_int$addsub0000> created at line 278.
    Found 5-bit comparator greater for signal <p_vy$cmp_gt0000> created at line 261.
    Found 5-bit comparator less for signal <p_vy$cmp_lt0000> created at line 252.
    Found 5-bit addsub for signal <p_vy$share0000> created at line 248.
    Found 10-bit adder for signal <pixel$add0000> created at line 94.
    Found 10-bit adder for signal <pixel$add0001> created at line 94.
    Found 10-bit adder for signal <pixel$add0002> created at line 94.
    Found 12-bit adder for signal <pixel$addsub0000> created at line 112.
    Found 12-bit adder for signal <pixel$addsub0001> created at line 114.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 94.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 94.
    Found 10-bit comparator lessequal for signal <pixel$cmp_le0000> created at line 94.
    Found 10-bit comparator lessequal for signal <pixel$cmp_le0001> created at line 94.
    Found 12-bit adder for signal <pixel$share0000> created at line 97.
    Found 12-bit adder for signal <pixel$share0001> created at line 97.
    Found 10-bit subtractor for signal <pixel$sub0000> created at line 99.
    Found 12-bit subtractor for signal <pixel$sub0002> created at line 114.
    Found 10-bit subtractor for signal <pixel$sub0003> created at line 101.
    Found 10-bit register for signal <posx>.
    Found 10-bit addsub for signal <posx$addsub0000>.
    Found 10-bit comparator greatequal for signal <posx$cmp_ge0000> created at line 215.
    Found 10-bit comparator greater for signal <posx$cmp_gt0000> created at line 214.
    Found 10-bit comparator lessequal for signal <posx$cmp_le0000> created at line 214.
    Found 10-bit register for signal <posy>.
    Found 10-bit addsub for signal <posy$addsub0000>.
    Found 3-bit register for signal <Q_int>.
    Found 10-bit comparator equal for signal <RGB_mh$cmp_eq0000> created at line 152.
    Found 10-bit comparator equal for signal <RGB_mh$cmp_eq0001> created at line 152.
    Found 10-bit comparator equal for signal <RGB_mh$cmp_eq0002> created at line 152.
    Found 1-bit register for signal <sobreplatM_int>.
    Found 5-bit register for signal <vy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
	inferred  14 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <Mario> synthesized.


Synthesizing Unit <DK>.
    Related source file is "C:/Users/Alvaro/Documents/universidad/Asignaturas/Tercero/Sistemas electronicos/Donkey_Kong/DK.vhd".
WARNING:Xst:646 - Signal <s_empieza5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <DK> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 80
 10-bit adder                                          : 13
 10-bit addsub                                         : 12
 10-bit subtractor                                     : 19
 12-bit adder                                          : 8
 12-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 10
 5-bit addsub                                          : 1
 8-bit adder                                           : 5
 8-bit addsub                                          : 5
 8-bit subtractor                                      : 5
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit down counter                                    : 1
# Registers                                            : 98
 1-bit register                                        : 62
 10-bit register                                       : 12
 3-bit register                                        : 1
 4-bit register                                        : 10
 5-bit register                                        : 1
 8-bit register                                        : 12
# Comparators                                          : 175
 10-bit comparator equal                               : 18
 10-bit comparator greatequal                          : 13
 10-bit comparator greater                             : 64
 10-bit comparator less                                : 57
 10-bit comparator lessequal                           : 13
 2-bit comparator greater                              : 3
 4-bit comparator less                                 : 5
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Fontanero_1/estado/FSM> on signal <estado[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 reposo    | 00
 posupdate | 01
 velupdate | 10
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <barril_1/estado/FSM> on signal <estado[1:4]> with one-hot encoding.
Optimizing FSM <barril_2/estado/FSM> on signal <estado[1:4]> with one-hot encoding.
Optimizing FSM <barril_3/estado/FSM> on signal <estado[1:4]> with one-hot encoding.
Optimizing FSM <barril_4/estado/FSM> on signal <estado[1:4]> with one-hot encoding.
Optimizing FSM <barril_5/estado/FSM> on signal <estado[1:4]> with one-hot encoding.
-----------------------
 State     | Encoding
-----------------------
 apagado   | 0001
 reposo    | 0010
 posupdate | 0100
 velupdate | 1000
-----------------------
Reading core <ipcore_dir/barril_mem.ngc>.
Reading core <ipcore_dir/sprites.ngc>.
Reading core <ipcore_dir/mario1.ngc>.
Loading core <barril_mem> for timing and area information for instance <memoria_barril>.
Loading core <sprites> for timing and area information for instance <stages_1>.
Loading core <mario1> for timing and area information for instance <mario1_1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 80
 10-bit adder                                          : 13
 10-bit addsub                                         : 12
 10-bit subtractor                                     : 4
 12-bit adder                                          : 8
 12-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 10
 4-bit subtractor                                      : 5
 5-bit addsub                                          : 1
 7-bit subtractor                                      : 4
 8-bit adder                                           : 5
 8-bit addsub                                          : 5
 8-bit subtractor                                      : 11
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit down counter                                    : 1
# Registers                                            : 326
 Flip-Flops                                            : 326
# Comparators                                          : 175
 10-bit comparator equal                               : 18
 10-bit comparator greatequal                          : 13
 10-bit comparator greater                             : 64
 10-bit comparator less                                : 57
 10-bit comparator lessequal                           : 13
 2-bit comparator greater                              : 3
 4-bit comparator less                                 : 5
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: addra<11>, stage/pixel<11>, stage/pixel_mux0000<11>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel<10>, stage/pixel_mux0000<10>, addra<10>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel<9>, stage/pixel_mux0000<9>, addra<9>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel_mux0000<8>, addra<8>, stage/pixel<8>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel_mux0000<7>, addra<7>, stage/pixel<7>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel<6>, addra<6>, stage/pixel_mux0000<6>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel<5>, stage/pixel_mux0000<5>, addra<5>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: addra<4>, stage/pixel_mux0000<4>, stage/pixel<4>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel<3>, addra<3>, stage/pixel_mux0000<3>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: stage/pixel_mux0000<2>, addra<2>, stage/pixel<2>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: addra<1>, stage/pixel_mux0000<1>, stage/pixel<1>.
WARNING:Xst:2170 - Unit stages_1 : the following signal(s) form a combinatorial loop: addra<0>, stage/pixel_mux0000<0>, stage/pixel<0>.

Optimizing unit <DK> ...

Optimizing unit <control_m> ...

Optimizing unit <control_b> ...

Optimizing unit <comparador_1> ...

Optimizing unit <comparador_2> ...

Optimizing unit <stage> ...

Optimizing unit <barril> ...

Optimizing unit <Mario> ...
WARNING:Xst:2677 - Node <barril_5/aux_direccion> of sequential type is unconnected in block <DK>.
WARNING:Xst:2677 - Node <barril_5/siguiente> of sequential type is unconnected in block <DK>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <control_m1/RGB_outh_4> in Unit <DK> is equivalent to the following FF/Latch, which will be removed : <control_m1/RGB_outh_2> 
INFO:Xst:2261 - The FF/Latch <control_b1/RGB_outh_4> in Unit <DK> is equivalent to the following FF/Latch, which will be removed : <control_b1/RGB_outh_2> 
INFO:Xst:2261 - The FF/Latch <control_b2/RGB_outh_4> in Unit <DK> is equivalent to the following FF/Latch, which will be removed : <control_b2/RGB_outh_2> 
INFO:Xst:2261 - The FF/Latch <control_b3/RGB_outh_4> in Unit <DK> is equivalent to the following FF/Latch, which will be removed : <control_b3/RGB_outh_2> 
INFO:Xst:2261 - The FF/Latch <control_b4/RGB_outh_4> in Unit <DK> is equivalent to the following FF/Latch, which will be removed : <control_b4/RGB_outh_2> 
INFO:Xst:2261 - The FF/Latch <control_b5/RGB_outh_4> in Unit <DK> is equivalent to the following FF/Latch, which will be removed : <control_b5/RGB_outh_2> 
Found area constraint ratio of 100 (+ 5) on block DK, actual ratio is 110.
Optimizing block <DK> to meet ratio 100 (+ 5) of 960 slices :
Area constraint is met for block <DK>, final ratio is 101.

Final Macro Processing ...

Processing Unit <DK> :
	Found 5-bit shift register for signal <control_b5/RGB_outs_1>.
	Found 5-bit shift register for signal <control_b5/RGB_outs_0>.
Unit <DK> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 352
 Flip-Flops                                            : 352
# Shift Registers                                      : 2
 5-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DK.ngr
Top Level Output File Name         : DK
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 3122
#      GND                         : 4
#      INV                         : 71
#      LUT1                        : 80
#      LUT2                        : 534
#      LUT2_D                      : 7
#      LUT2_L                      : 3
#      LUT3                        : 292
#      LUT3_D                      : 18
#      LUT3_L                      : 7
#      LUT4                        : 735
#      LUT4_D                      : 39
#      LUT4_L                      : 45
#      MULT_AND                    : 12
#      MUXCY                       : 743
#      MUXF5                       : 64
#      VCC                         : 4
#      XORCY                       : 464
# FlipFlops/Latches                : 369
#      FD                          : 2
#      FDC                         : 236
#      FDCE                        : 65
#      FDP                         : 42
#      FDPE                        : 15
#      FDRE                        : 9
# RAMS                             : 3
#      RAMB16_S36_S36              : 1
#      RAMB16_S4_S4                : 2
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 6
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      964  out of    960   100% (*) 
 Number of Slice Flip Flops:            369  out of   1920    19%  
 Number of 4 input LUTs:               1833  out of   1920    95%  
    Number used as logic:              1831
    Number used as Shift registers:       2
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     83    20%  
 Number of BRAMs:                         3  out of      4    75%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                    | 374   |
Stage_1/stages_1/N1                | NONE(Stage_1/stages_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram)    | 1     |
Fontanero_1/mario1_1/N1            | NONE(Fontanero_1/mario1_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram)| 1     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 358   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 16.115ns (Maximum Frequency: 62.052MHz)
   Minimum input arrival time before clock: 8.073ns
   Maximum output required time after clock: 6.591ns
   Maximum combinational path delay: 7.061ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.115ns (frequency: 62.052MHz)
  Total number of paths / destination ports: 323121 / 490
-------------------------------------------------------------------------
Delay:               16.115ns (Levels of Logic = 22)
  Source:            VGA/contv/Q_int_9 (FF)
  Destination:       Stage_1/stages_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: VGA/contv/Q_int_9 to Stage_1/stages_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            37   0.514   1.226  VGA/contv/Q_int_9 (VGA/contv/Q_int_9)
     LUT2_D:I0->LO         1   0.612   0.103  Stage_1/RGB_sh_and000341 (N486)
     LUT4:I3->O            1   0.612   0.357  Stage_1/RGB_ss_and0002449 (Stage_1/RGB_ss_and0002449)
     MUXF5:S->O            4   0.641   0.529  Stage_1/RGB_ss_and0002452 (Stage_1/N208)
     LUT3_D:I2->O         18   0.612   0.977  Stage_1/RGB_ss_and000183 (Stage_1/RGB_ss_and0001)
     LUT4:I1->O            1   0.612   0.426  Stage_1/pixel_mux0011<6>1 (Stage_1/pixel_mux0011<6>)
     LUT2:I1->O            1   0.612   0.000  Stage_1/Msub_pixel_mux0009_lut<3> (Stage_1/Msub_pixel_mux0009_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Stage_1/Msub_pixel_mux0009_cy<3> (Stage_1/Msub_pixel_mux0009_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Stage_1/Msub_pixel_mux0009_cy<4> (Stage_1/Msub_pixel_mux0009_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Stage_1/Msub_pixel_mux0009_cy<5> (Stage_1/Msub_pixel_mux0009_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Stage_1/Msub_pixel_mux0009_cy<6> (Stage_1/Msub_pixel_mux0009_cy<6>)
     XORCY:CI->O           1   0.699   0.426  Stage_1/Msub_pixel_mux0009_xor<7> (Stage_1/pixel_mux0009<7>)
     LUT2:I1->O            1   0.612   0.000  Stage_1/Madd_pixel_share0001_lut<7> (Stage_1/Madd_pixel_share0001_lut<7>)
     MUXCY:S->O            1   0.404   0.000  Stage_1/Madd_pixel_share0001_cy<7> (Stage_1/Madd_pixel_share0001_cy<7>)
     XORCY:CI->O           1   0.699   0.360  Stage_1/Madd_pixel_share0001_xor<8> (Stage_1/pixel_share0001<8>)
     LUT4:I3->O            1   0.612   0.387  Stage_1/pixel_mux0008<8>1 (Stage_1/pixel_mux0008<8>)
     LUT3:I2->O            1   0.612   0.000  Stage_1/Madd_pixel_share0000_lut<8> (Stage_1/Madd_pixel_share0000_lut<8>)
     MUXCY:S->O            1   0.404   0.000  Stage_1/Madd_pixel_share0000_cy<8> (Stage_1/Madd_pixel_share0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Stage_1/Madd_pixel_share0000_cy<9> (Stage_1/Madd_pixel_share0000_cy<9>)
     MUXCY:CI->O           0   0.052   0.000  Stage_1/Madd_pixel_share0000_cy<10> (Stage_1/Madd_pixel_share0000_cy<10>)
     XORCY:CI->O           1   0.699   0.387  Stage_1/Madd_pixel_share0000_xor<11> (Stage_1/pixel_share0000<11>)
     LUT3:I2->O            2   0.612   0.380  Stage_1/pixel<11>15 (Stage_1/pixel<11>)
     begin scope: 'Stage_1/stages_1'
     RAMB16_S4_S4:ADDRA11        0.328          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                     16.115ns (10.558ns logic, 5.558ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 238 / 58
-------------------------------------------------------------------------
Offset:              8.073ns (Levels of Logic = 7)
  Source:            UB (PAD)
  Destination:       Fontanero_1/mario1_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination Clock: clk rising

  Data Path: UB to Fontanero_1/mario1_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.886  UB_IBUF (UB_IBUF)
     LUT2:I1->O            9   0.612   0.849  Fontanero_1/pixel<11>11 (Fontanero_1/N01)
     LUT4:I0->O            3   0.612   0.520  Fontanero_1/pixel<11>35 (Fontanero_1/N80)
     LUT2:I1->O            5   0.612   0.541  Fontanero_1/pixel<11>321 (Fontanero_1/N36)
     LUT4:I3->O            1   0.612   0.426  Fontanero_1/pixel<5>_SW0 (N122)
     LUT4:I1->O            1   0.612   0.357  Fontanero_1/pixel<5> (Fontanero_1/pixel<5>)
     begin scope: 'Fontanero_1/mario1_1'
     RAMB16_S4_S4:ADDRA5        0.328          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                      8.073ns (4.494ns logic, 3.579ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50 / 10
-------------------------------------------------------------------------
Offset:              6.591ns (Levels of Logic = 3)
  Source:            VGA/compv/O1_int (FF)
  Destination:       RGB<7> (PAD)
  Source Clock:      clk rising

  Data Path: VGA/compv/O1_int to RGB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  VGA/compv/O1_int (VGA/compv/O1_int)
     LUT3:I0->O            8   0.612   0.795  VGA/gen_color_1/RGB_out<0>11 (N2)
     LUT4:I0->O            1   0.612   0.357  VGA/gen_color_1/RGB_out<7>1 (RGB_7_OBUF)
     OBUF:I->O                 3.169          RGB_7_OBUF (RGB<7>)
    ----------------------------------------
    Total                      6.591ns (4.907ns logic, 1.684ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               7.061ns (Levels of Logic = 4)
  Source:            sw0 (PAD)
  Destination:       RGB<7> (PAD)

  Data Path: sw0 to RGB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.410  sw0_IBUF (sw0_IBUF)
     LUT3:I2->O            8   0.612   0.795  VGA/gen_color_1/RGB_out<0>11 (N2)
     LUT4:I0->O            1   0.612   0.357  VGA/gen_color_1/RGB_out<7>1 (RGB_7_OBUF)
     OBUF:I->O                 3.169          RGB_7_OBUF (RGB<7>)
    ----------------------------------------
    Total                      7.061ns (5.499ns logic, 1.562ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.60 secs
 
--> 

Total memory usage is 4563164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    8 (   0 filtered)

