# Synchronous FIFO â€“ RTL + Formal Verification
Full design + proofs + documentation by Manish Ranjan.
