0.7
2020.2
Nov 18 2020
09:47:47
D:/Git/spline/DAQ_Z30/DAQ_Z30.sim/sim_1/behav/xsim/glbl.v,1734688622,verilog,,,,glbl,,xilinx_vip,,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.sim/tb_test.v,1734710134,verilog,,,,tb_test,,xilinx_vip,E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1734720464,verilog,,D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v,,blk_mem_gen_0,,xilinx_vip,E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1734720495,verilog,,D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,xilinx_vip,E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v,1734720108,verilog,,D:/Git/spline/DAQ_Z30/DAQ_Z30.sim/tb_test.v,,test,,xilinx_vip,E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
