

================================================================
== Vitis HLS Report for 'dct_Pipeline_Col_DCT_Loop'
================================================================
* Date:           Wed Jul 23 16:04:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       47|       47|  0.470 us|  0.470 us|   36|   36|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_1d_fu_34  |dct_1d  |       16|       16|  0.160 us|  0.160 us|    4|    4|      yes|
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop  |       45|       45|        18|          4|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   28|    1708|   1173|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    106|    -|
|Register         |        -|    -|      86|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|    1794|   1339|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+----+------+------+-----+
    |     Instance     | Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------+--------+---------+----+------+------+-----+
    |grp_dct_1d_fu_34  |dct_1d  |        0|  28|  1708|  1173|    0|
    +------------------+--------+---------+----+------+------+-----+
    |Total             |        |        0|  28|  1708|  1173|    0|
    +------------------+--------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_57_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln51_fu_51_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    4|          8|
    |i_1_fu_30                         |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 106|         23|   16|         35|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |grp_dct_1d_fu_34_ap_start_reg     |   1|   0|    1|          0|
    |i_1_fu_30                         |   4|   0|    4|          0|
    |icmp_ln51_reg_79                  |   1|   0|    1|          0|
    |trunc_ln51_reg_83                 |   3|   0|    3|          0|
    |icmp_ln51_reg_79                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  86|  32|   23|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop|  return value|
|col_inbuf_address0   |  out|    6|   ap_memory|                  col_inbuf|         array|
|col_inbuf_ce0        |  out|    1|   ap_memory|                  col_inbuf|         array|
|col_inbuf_q0         |   in|   16|   ap_memory|                  col_inbuf|         array|
|col_inbuf_address1   |  out|    6|   ap_memory|                  col_inbuf|         array|
|col_inbuf_ce1        |  out|    1|   ap_memory|                  col_inbuf|         array|
|col_inbuf_q1         |   in|   16|   ap_memory|                  col_inbuf|         array|
|col_outbuf_address0  |  out|    6|   ap_memory|                 col_outbuf|         array|
|col_outbuf_ce0       |  out|    1|   ap_memory|                 col_outbuf|         array|
|col_outbuf_we0       |  out|    1|   ap_memory|                 col_outbuf|         array|
|col_outbuf_d0        |  out|   16|   ap_memory|                 col_outbuf|         array|
|col_outbuf_address1  |  out|    6|   ap_memory|                 col_outbuf|         array|
|col_outbuf_ce1       |  out|    1|   ap_memory|                 col_outbuf|         array|
|col_outbuf_we1       |  out|    1|   ap_memory|                 col_outbuf|         array|
|col_outbuf_d1        |  out|   16|   ap_memory|                 col_outbuf|         array|
+---------------------+-----+-----+------------+---------------------------+--------------+

