<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-06-08, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="5">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="6">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="7">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="8">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_125&quot; = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50%;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y63.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y62.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="13" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD&lt;0&gt;/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0/SR" locationPin="OLOGIC_X2Y64.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X92Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.184</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.781</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X92Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X92Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X92Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="E2M/delayCtrl0_MapLib_replicate12/REFCLK" logResource="E2M/delayCtrl0_MapLib_replicate12/REFCLK" locationPin="IDELAYCTRL_X2Y1.REFCLK" clockNet="clk_200"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_USER_INTERFACE&quot; = PERIOD &quot;clk_user_interface&quot; 5888 ps HIGH 50%;" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKA" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" locationPin="RAMB18_X7Y44.RDCLK" clockNet="clk_user_interface"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKA" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" locationPin="RAMB18_X4Y21.CLKARDCLK" clockNet="clk_user_interface"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tdspper_MREG_PREG_PATDET" slack="3.439" period="5.888" constraintValue="5.888" deviceLimit="2.449" freqLimit="408.330" physResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U29/fmul_v6_u/blk00000005/CLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U29/fmul_v6_u/blk00000005/CLK" locationPin="DSP48_X7Y78.CLK" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_clk_o&quot; = PERIOD &quot;sysACE_clk_o&quot; 30.200 ns HIGH 50%;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" locationPin="RAMB18_X3Y10.WRCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" locationPin="RAMB18_X3Y6.RDCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Trpw" slack="29.368" period="30.200" constraintValue="15.100" deviceLimit="0.416" physResource="E2M/EC/sysACE_MPADD&lt;5&gt;/SR" logResource="E2M/EC/sysACE_MPADD_2/SR" locationPin="SLICE_X55Y22.SR" clockNet="E2M/EC/sysACEreset"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_WE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.328</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathFromToDelay"><twSlack>19.112</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>4.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X79Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>4.328</twTotDel><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="36"><twSlack>1.939</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X79Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.161</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>1.259</twLogDel><twRouteDel>0.680</twRouteDel><twTotDel>1.939</twTotDel><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="37" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_OE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.566</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathFromToDelay"><twSlack>18.874</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.566</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X77Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.579</twLogDel><twRouteDel>1.987</twRouteDel><twTotDel>4.566</twTotDel><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="40"><twSlack>2.034</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X77Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.163</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>0.773</twRouteDel><twTotDel>2.034</twTotDel><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="41" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_MPDATAIN&quot; = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.16ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>6</twErrCntSetup><twErrCntEndPt>6</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>6</twPathErrCnt><twMaxDel>3.316</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathFromToDelay"><twSlack>-0.156</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;1&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.316</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;1&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AJ17.PAD</twSrcSite><twPathDel><twSite>AJ17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>sysACE_MPDATA&lt;1&gt;</twComp><twBEL>sysACE_MPDATA&lt;1&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B1/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>3.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathFromToDelay"><twSlack>-0.073</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;7&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.233</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;7&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AN15.PAD</twSrcSite><twPathDel><twSite>AN15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>sysACE_MPDATA&lt;7&gt;</twComp><twBEL>sysACE_MPDATA&lt;7&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B7/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.780</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>3.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathFromToDelay"><twSlack>-0.061</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;0&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;0&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AM15.PAD</twSrcSite><twPathDel><twSite>AM15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>sysACE_MPDATA&lt;0&gt;</twComp><twBEL>sysACE_MPDATA&lt;0&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B0/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>1.776</twRouteDel><twTotDel>3.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X54Y27.D3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="48"><twSlack>0.513</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/sysACEToFifoWrite</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/sysACEToFifoWrite</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y10.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACE_state[2]_GND_20_o_Select_819_o1</twBEL><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twLogDel>0.187</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI12), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>0.615</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AC20.PAD</twSrcSite><twPathDel><twSite>AC20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>sysACE_MPDATA&lt;12&gt;</twComp><twBEL>sysACE_MPDATA&lt;12&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B12/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.104</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>0.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI10), 1 path
</twPathRptBanner><twRacePath anchorID="50"><twSlack>0.656</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AD20.PAD</twSrcSite><twPathDel><twSite>AD20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.553</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_ref_gtx&quot; = PERIOD &quot;emac_single_clk_ref_gtx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_phy_rx&quot; = PERIOD &quot;emac_single_clk_phy_rx&quot; 7.5 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>1833</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>380</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.339</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8 (SLICE_X145Y36.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.161</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twDest><twTotPathDel>3.318</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.551</twRouteDel><twTotDel>3.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.325</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twDest><twTotPathDel>3.154</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.387</twRouteDel><twTotDel>3.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.517</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twDest><twTotPathDel>2.962</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X145Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9 (SLICE_X145Y36.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.161</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twDest><twTotPathDel>3.318</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.551</twRouteDel><twTotDel>3.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.325</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twDest><twTotPathDel>3.154</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.387</twRouteDel><twTotDel>3.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.517</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twDest><twTotPathDel>2.962</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X145Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10 (SLICE_X145Y36.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.161</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twDest><twTotPathDel>3.318</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.551</twRouteDel><twTotDel>3.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.325</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twDest><twTotPathDel>3.154</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.387</twRouteDel><twTotDel>3.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.517</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twDest><twTotPathDel>2.962</twTotPathDel><twClkSkew dest = "1.597" src = "1.583">-0.014</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X145Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/_n0330_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (SLICE_X146Y47.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twDest><twTotPathDel>0.072</twTotPathDel><twClkSkew dest = "0.064" src = "0.053">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X147Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0_rstpot</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>0.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_4 (SLICE_X144Y35.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.105</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_4</twDest><twTotPathDel>0.117</twTotPathDel><twClkSkew dest = "0.065" src = "0.053">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X145Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.108</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_4</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.108</twRouteDel><twTotDel>0.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_6 (SLICE_X144Y35.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.105</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_6</twDest><twTotPathDel>0.117</twTotPathDel><twClkSkew dest = "0.065" src = "0.053">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X145Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.108</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_6</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.108</twRouteDel><twTotDel>0.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" locationPin="RAMB36_X8Y5.CLKARDCLKL" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X146Y53.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X146Y53.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr&quot; = FROM &quot;tx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="83" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd&quot; = FROM &quot;tx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="84" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_meta_protect&quot; = FROM &quot;tx_metastable&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>159</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.670</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X147Y70.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>3.330</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twTotPathDel>1.670</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y70.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.601</twLogDel><twRouteDel>1.069</twRouteDel><twTotDel>1.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X142Y50.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>3.503</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y48.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y50.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>1.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>3.514</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;5&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y50.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>1.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>3.585</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y48.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y50.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>1.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X142Y50.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>3.543</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y48.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y50.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.921</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>1.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>3.554</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;5&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y50.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>1.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>3.625</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.375</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y48.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y50.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.925</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>1.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X143Y52.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="99"><twSlack>0.109</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X143Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT13</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X142Y53.A5), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.111</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT111</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X142Y55.C5), 1 path
</twPathRptBanner><twRacePath anchorID="101"><twSlack>0.112</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y55.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT91</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.073</twRouteDel><twTotDel>0.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="102" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr&quot; = FROM &quot;tx_addr_rd&quot; TO &quot;tx_addr_wr&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.423</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X143Y52.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>8.577</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>1.297</twTotPathDel><twClkSkew dest = "0.965" src = "1.027">0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y52.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT51</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.843</twRouteDel><twTotDel>1.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X142Y53.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>8.626</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>1.251</twTotPathDel><twClkSkew dest = "0.965" src = "1.024">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT21</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>0.884</twRouteDel><twTotDel>1.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X142Y53.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>8.640</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>1.237</twTotPathDel><twClkSkew dest = "0.965" src = "1.024">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT111</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>0.870</twRouteDel><twTotDel>1.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X142Y55.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="109"><twSlack>0.156</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twClkSkew dest = "0.472" src = "0.440">0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT71</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X142Y55.C6), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.156</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.472" src = "0.440">0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT91</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X142Y53.B6), 1 path
</twPathRptBanner><twRacePath anchorID="111"><twSlack>0.196</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twClkSkew dest = "0.474" src = "0.438">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT121</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="112" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd&quot; = FROM &quot;rx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr&quot; = FROM &quot;rx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_phy_rx&quot;  8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.164</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (SLICE_X144Y24.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>6.836</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twDest><twTotPathDel>1.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y26.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT91</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.714</twRouteDel><twTotDel>1.164</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4 (SLICE_X144Y24.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>6.936</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twDest><twTotPathDel>1.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT71</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.614</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X144Y24.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>6.970</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twTotPathDel>1.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT13</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>1.030</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X144Y24.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="120"><twSlack>0.116</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.099</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT61</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twLogDel>-0.001</twLogDel><twRouteDel>0.117</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-0.9</twPctLog><twPctRoute>100.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X145Y25.B5), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>0.127</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.080</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT41</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.109</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X145Y25.A4), 1 path
</twPathRptBanner><twRacePath anchorID="122"><twSlack>0.164</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y25.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.082</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT121</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_meta_protect&quot; = FROM &quot;rx_metastable&quot; 5 ns;" ScopeName="">TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.018</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X145Y28.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>3.982</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>0.966</twTotPathDel><twClkSkew dest = "0.089" src = "0.106">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X145Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y28.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>0.510</twRouteDel><twTotDel>0.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X144Y26.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>3.997</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>0.952</twTotPathDel><twClkSkew dest = "0.088" src = "0.104">0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y24.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X146Y26.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>4.028</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2</twDest><twTotPathDel>0.882</twTotPathDel><twClkSkew dest = "0.972" src = "1.027">0.055</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.486</twRouteDel><twTotDel>0.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X144Y26.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="130"><twSlack>0.113</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twDest><twClkSkew dest = "0.058" src = "0.047">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X146Y26.AX), 1 path
</twPathRptBanner><twRacePath anchorID="131"><twSlack>0.133</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0</twDest><twClkSkew dest = "0.478" src = "0.441">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X146Y26.BX), 1 path
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.142</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.478" src = "0.441">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X145Y25.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.040</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="133" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunClearTogUS&quot; TO &quot;userRunClearTogCS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.093</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X71Y112.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>4.907</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>3.093</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X74Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.686</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>2.686</twRouteDel><twTotDel>3.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X73Y73.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>7.194</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X74Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y73.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>0.396</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X73Y73.C4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="138"><twSlack>0.189</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X74Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y73.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X71Y112.B2), 1 path
</twPathRptBanner><twRacePath anchorID="139"><twSlack>1.339</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X74Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>1.298</twRouteDel><twTotDel>1.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>3.1</twPctLog><twPctRoute>96.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="140" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG&quot; = FROM &quot;hard_reset&quot; TO FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>8935</twItemCnt><twErrCntSetup>44</twErrCntSetup><twErrCntEndPt>44</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3071</twEndPtCnt><twPathErrCnt>44</twPathErrCnt><twMaxDel>8.788</twMaxDel></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_1 (SLICE_X83Y33.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>-0.788</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_1</twDest><twTotPathDel>8.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X3Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">4.801</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT476</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_1</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>7.749</twRouteDel><twTotDel>8.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathFromToDelay"><twSlack>2.584</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_1</twDest><twTotPathDel>5.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT476</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_1</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.873</twRouteDel><twTotDel>5.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathFromToDelay"><twSlack>3.238</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_1</twDest><twTotPathDel>4.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y36.B1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.050</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N136</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT476</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_1</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.219</twRouteDel><twTotDel>4.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_3 (SLICE_X79Y36.D2), 5 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathFromToDelay"><twSlack>-0.661</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_3</twDest><twTotPathDel>8.661</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X3Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">4.801</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.436</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT456</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_3</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>7.622</twRouteDel><twTotDel>8.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>2.711</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_3</twDest><twTotPathDel>5.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.436</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT456</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_3</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.746</twRouteDel><twTotDel>5.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>3.365</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_3</twDest><twTotPathDel>4.635</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y36.B1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.050</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N136</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.436</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT456</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_3</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.092</twRouteDel><twTotDel>4.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_7 (SLICE_X78Y35.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathFromToDelay"><twSlack>-0.660</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>8.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X3Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">4.801</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>7.621</twRouteDel><twTotDel>8.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathFromToDelay"><twSlack>2.712</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>5.288</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.745</twRouteDel><twTotDel>5.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>3.366</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>4.634</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y36.B1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.050</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N136</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>4.091</twRouteDel><twTotDel>4.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame (SLICE_X124Y27.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="159"><twSlack>0.067</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mxor_rd_store_frame_delay_PWR_20_o_equal_58_o_xo&lt;0&gt;1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.045</twRouteDel><twTotDel>0.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo (SLICE_X127Y25.C6), 1 path
</twPathRptBanner><twRacePath anchorID="160"><twSlack>0.107</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X126Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X126Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames[8]_GND_18_o_not_equal_54_o</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.048</twRouteDel><twTotDel>0.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame (SLICE_X142Y59.D5), 1 path
</twPathRptBanner><twRacePath anchorID="161"><twSlack>0.109</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mxor_wr_retran_frame_delay_PWR_16_o_equal_123_o_xo&lt;0&gt;1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="162" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG2&quot; = FROM &quot;hard_reset&quot; TO RAMS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>545</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>387</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.382</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y12.WEAU3), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>0.618</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/n0092</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X8Y12.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.307</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X8Y12.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>6.462</twRouteDel><twTotDel>7.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y12.WEAL3), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>0.622</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.378</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/n0092</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X8Y12.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.303</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X8Y12.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>6.458</twRouteDel><twTotDel>7.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y12.WEAU0), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathFromToDelay"><twSlack>0.752</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.248</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X125Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/n0092</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X8Y12.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.173</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X8Y12.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>6.328</twRouteDel><twTotDel>7.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIBDI1), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="169"><twSlack>0.089</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X55Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;5&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>-112.4</twPctLog><twPctRoute>212.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIBDI5), 1 path
</twPathRptBanner><twRacePath anchorID="170"><twSlack>0.096</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X55Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;5&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>-104.2</twPctLog><twPctRoute>204.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.WREN), 1 path
</twPathRptBanner><twRacePath anchorID="171"><twSlack>0.108</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X54Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WREN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckc_WREN</twDelType><twDelInfo twEdge="twRising">-0.206</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>-0.091</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>-84.3</twPctLog><twPctRoute>184.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="172" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG3&quot; = FROM &quot;hard_reset&quot; TO CPUS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.221</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathFromToDelay"><twSlack>0.779</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>7.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X103Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">5.844</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACGTXCLK</twSite><twDelType>Tmacrec_RESET</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>5.844</twRouteDel><twTotDel>7.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathFromToDelay"><twSlack>0.779</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>7.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X103Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>99</twFanCnt><twDelInfo twEdge="twRising">5.844</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacrec_RESET</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>5.844</twRouteDel><twTotDel>7.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>2.545</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>5.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y50.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.945</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.945</twRouteDel><twTotDel>5.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathFromToDelay"><twSlack>2.592</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_2</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>5.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_2</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y51.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.898</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.898</twRouteDel><twTotDel>5.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="181"><twSlack>1.646</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.688</twRouteDel><twTotDel>1.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD5), 1 path
</twPathRptBanner><twRacePath anchorID="182"><twSlack>1.693</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;5&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.735</twRouteDel><twTotDel>1.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.5</twPctLog><twPctRoute>102.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD4), 1 path
</twPathRptBanner><twRacePath anchorID="183"><twSlack>1.745</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y53.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>1.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.4</twPctLog><twPctRoute>102.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="184" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twConstName><twItemCnt>133489</twItemCnt><twErrCntSetup>64</twErrCntSetup><twErrCntEndPt>64</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5199</twEndPtCnt><twPathErrCnt>3420</twPathErrCnt><twMinPer>18.240</twMinPer></twConstHead><twPathRptBanner iPaths="1395" iCriticalPaths="103" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_1 (SLICE_X121Y33.D3), 1395 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.560</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_1</twDest><twTotPathDel>4.187</twTotPathDel><twClkSkew dest = "3.235" src = "3.424">0.189</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y38.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT88</twBEL><twBEL>E2M/EC/tx_header_buffer_len_1</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>2.764</twRouteDel><twTotDel>4.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.549</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_1</twDest><twTotPathDel>4.176</twTotPathDel><twClkSkew dest = "3.235" src = "3.424">0.189</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;11&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT88</twBEL><twBEL>E2M/EC/tx_header_buffer_len_1</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>2.771</twRouteDel><twTotDel>4.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.545</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_1</twDest><twTotPathDel>4.172</twTotPathDel><twClkSkew dest = "3.235" src = "3.424">0.189</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y37.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT88</twBEL><twBEL>E2M/EC/tx_header_buffer_len_1</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>2.767</twRouteDel><twTotDel>4.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1429" iCriticalPaths="123" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X123Y36.D5), 1429 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.542</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twTotPathDel>4.167</twTotPathDel><twClkSkew dest = "3.233" src = "3.424">0.191</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y38.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT142</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT143</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT142</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT147</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>2.744</twRouteDel><twTotDel>4.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.531</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twTotPathDel>4.156</twTotPathDel><twClkSkew dest = "3.233" src = "3.424">0.191</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;11&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT142</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT143</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT142</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT147</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>2.751</twRouteDel><twTotDel>4.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.527</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twTotPathDel>4.152</twTotPathDel><twClkSkew dest = "3.233" src = "3.424">0.191</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y37.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT142</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT143</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT142</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT147</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>2.747</twRouteDel><twTotDel>4.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1421" iCriticalPaths="117" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X123Y36.C6), 1421 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.443</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>4.068</twTotPathDel><twClkSkew dest = "3.233" src = "3.424">0.191</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y38.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT132</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT133</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT132</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT137</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>1.426</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>4.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.432</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew dest = "3.233" src = "3.424">0.191</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;11&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT132</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT133</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT132</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT137</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>2.649</twRouteDel><twTotDel>4.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.428</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>4.053</twTotPathDel><twClkSkew dest = "3.233" src = "3.424">0.191</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X130Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X130Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_lut&lt;0&gt;_INV_0</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y37.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;3&gt;</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT132</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT133</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT132</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT137</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>2.645</twRouteDel><twTotDel>4.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y4.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew dest = "0.587" src = "0.427">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X116Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y4.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y4.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-50.9</twPctLog><twPctRoute>150.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y4.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew dest = "0.587" src = "0.427">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X116Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y4.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y4.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-50.9</twPctLog><twPctRoute>150.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y5.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.055</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_1</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.221</twTotPathDel><twClkSkew dest = "0.593" src = "0.427">-0.166</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_1</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X116Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y5.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y5.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-37.6</twPctLog><twPctRoute>137.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y63.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="211" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y62.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="212" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD&lt;0&gt;/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0/SR" locationPin="OLOGIC_X2Y64.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/></twPinLimitRpt></twConst><twConst anchorID="213" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;</twConstName><twItemCnt>5006518</twItemCnt><twErrCntSetup>29730</twErrCntSetup><twErrCntEndPt>29741</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">11</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>122421</twEndPtCnt><twPathErrCnt>568083</twPathErrCnt><twMinPer>12.949</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="18" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005 (DSP48_X2Y52.A0), 19 paths
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.949</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10692_0</twSrc><twDest BELType="DSP">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twDest><twTotPathDel>12.884</twTotPathDel><twClkSkew dest = "1.526" src = "1.529">0.003</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10692_0</twSrc><twDest BELType='DSP'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X28Y114.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10692&lt;8&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10692_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">6.678</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10692&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10121_p0&lt;28&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10105_p0&lt;0&gt;3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/N134</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_11051&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10105_p0&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y52.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/grp_fu_10105_p0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y52.CLK</twSite><twDelType>Tdspdck_A_MREG_MULT</twDelType><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twBEL></twPathDel><twLogDel>2.520</twLogDel><twRouteDel>10.364</twRouteDel><twTotDel>12.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.800</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10310_0</twSrc><twDest BELType="DSP">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twDest><twTotPathDel>9.665</twTotPathDel><twClkSkew dest = "1.044" src = "1.117">0.073</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10310_0</twSrc><twDest BELType='DSP'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X71Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X71Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10310&lt;3&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10310_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.120</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_10310&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10121_p0&lt;28&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10105_p0&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10105_p0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10121_p0&lt;28&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10105_p0&lt;0&gt;3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/N134</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_11051&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10105_p0&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y52.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/grp_fu_10105_p0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y52.CLK</twSite><twDelType>Tdspdck_A_MREG_MULT</twDelType><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twBEL></twPathDel><twLogDel>2.460</twLogDel><twRouteDel>7.205</twRouteDel><twTotDel>9.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.142</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twSrc><twDest BELType="DSP">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twDest><twTotPathDel>8.980</twTotPathDel><twClkSkew dest = "1.526" src = "1.626">0.100</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twSrc><twDest BELType='DSP'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X65Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_FSM_FFd81</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">2.638</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_reg_ppiten_pp9_it8</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10065_p0&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>512</twFanCnt><twDelInfo twEdge="twRising">2.294</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10065_p0&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/reg_11051&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/ap_CS_fsm_grp_fu_10105_p0&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y52.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/grp_fu_10105_p0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y52.CLK</twSite><twDelType>Tdspdck_A_MREG_MULT</twDelType><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U26/fmul_v6_u/blk00000005</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>6.588</twRouteDel><twTotDel>8.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="18" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y12.DIADI9), 21 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.125</twSlack><twSrc BELType="RAM">tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>12.083</twTotPathDel><twClkSkew dest = "1.719" src = "1.699">-0.020</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X7Y16.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X7Y16.DOADO4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux25</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux331</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux33</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/datain[31]_Q_d0[15][31]_mux_50_OUT&lt;26&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux333</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.058</twDelInfo><twComp>tm/dut_ParallelDecomposition/data_to&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/dot_V_R_reg_9975&lt;31&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/Mmux_datain[31]_Q_d0[1][31]_mux_8_OUT191</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y12.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/datain[31]_Q_d0[1][31]_mux_8_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y12.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>3.112</twLogDel><twRouteDel>8.971</twRouteDel><twTotDel>12.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.694</twSlack><twSrc BELType="RAM">tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>11.660</twTotPathDel><twClkSkew dest = "1.719" src = "1.691">-0.028</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X7Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X7Y18.DOADO4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y90.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux25</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux331</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux33</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/datain[31]_Q_d0[15][31]_mux_50_OUT&lt;26&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux333</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.058</twDelInfo><twComp>tm/dut_ParallelDecomposition/data_to&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/dot_V_R_reg_9975&lt;31&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/Mmux_datain[31]_Q_d0[1][31]_mux_8_OUT191</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y12.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/datain[31]_Q_d0[1][31]_mux_8_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y12.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>3.112</twLogDel><twRouteDel>8.548</twRouteDel><twTotDel>11.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.665</twSlack><twSrc BELType="RAM">tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>11.625</twTotPathDel><twClkSkew dest = "1.719" src = "1.697">-0.022</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X7Y17.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X7Y17.DOADO4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux25</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux331</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux33</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/datain[31]_Q_d0[15][31]_mux_50_OUT&lt;26&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux333</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.058</twDelInfo><twComp>tm/dut_ParallelDecomposition/data_to&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/dot_V_R_reg_9975&lt;31&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/Mmux_datain[31]_Q_d0[1][31]_mux_8_OUT191</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y12.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/datain[31]_Q_d0[1][31]_mux_8_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y12.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/MEM[1].Q_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>3.112</twLogDel><twRouteDel>8.513</twRouteDel><twTotDel>11.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="7" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20 (SLICE_X107Y143.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.056</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twDest><twTotPathDel>11.817</twTotPathDel><twClkSkew dest = "1.503" src = "1.680">0.177</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X119Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X119Y160.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_FSM_FFd81</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y203.B6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">4.598</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_FSM_FFd80</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10712&lt;9&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm__n43283_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y160.D6</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">4.028</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm__n43283_inv21</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/tmp_104_neg_6_reg_25892&lt;7&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1263_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.947</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1263_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869&lt;7&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y143.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/GND_39_o_GND_39_o_OR_1198_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y143.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869&lt;23&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twBEL></twPathDel><twLogDel>0.859</twLogDel><twRouteDel>10.958</twRouteDel><twTotDel>11.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.175</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_reg_ppiten_pp3_it1</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twDest><twTotPathDel>9.897</twTotPathDel><twClkSkew dest = "1.503" src = "1.719">0.216</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_reg_ppiten_pp3_it1</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X109Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X109Y162.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_reg_ppiten_pp3_it1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_reg_ppiten_pp3_it1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y203.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_reg_ppiten_pp3_it1</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10712&lt;9&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm__n43283_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y160.D6</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">4.028</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm__n43283_inv21</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/tmp_104_neg_6_reg_25892&lt;7&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1263_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.947</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1263_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869&lt;7&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y143.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/GND_39_o_GND_39_o_OR_1198_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y143.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869&lt;23&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twBEL></twPathDel><twLogDel>0.859</twLogDel><twRouteDel>9.038</twRouteDel><twTotDel>9.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.012</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/exitcond4_reg_25077_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.503" src = "1.732">0.229</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/exitcond4_reg_25077_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X95Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X95Y177.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/exitcond4_reg_25077_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/exitcond4_reg_25077_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/exitcond4_reg_25077_0</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10712&lt;9&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm__n43283_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y160.D6</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">4.028</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm__n43283_inv21</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/tmp_104_neg_6_reg_25892&lt;7&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1263_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.947</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1263_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869&lt;7&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/ap_CS_fsm_GND_39_o_GND_39_o_OR_1198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y143.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/GND_39_o_GND_39_o_OR_1198_o</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y143.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869&lt;23&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/reg_10869_20</twBEL></twPathDel><twLogDel>0.859</twLogDel><twRouteDel>8.862</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X5Y23.DIBDI14), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.048</twSlack><twSrc BELType="FF">tm/id_write_30</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.096</twTotPathDel><twClkSkew dest = "0.587" src = "0.443">-0.144</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/id_write_30</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X111Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/id_write&lt;31&gt;</twComp><twBEL>tm/id_write_30</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y23.DIBDI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>tm/id_write&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y23.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>-104.2</twPctLog><twPctRoute>204.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X5Y23.DIBDI10), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.046</twSlack><twSrc BELType="FF">tm/id_write_26</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.096</twTotPathDel><twClkSkew dest = "0.587" src = "0.445">-0.142</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/id_write_26</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X111Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/id_write&lt;27&gt;</twComp><twBEL>tm/id_write_26</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y23.DIBDI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>tm/id_write&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y23.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>tm/dut_ParallelDecomposition/idx_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>-104.2</twPctLog><twPctRoute>204.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X5Y15.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.038</twSlack><twSrc BELType="FF">tm/dinaD_19</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.105</twTotPathDel><twClkSkew dest = "0.598" src = "0.455">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/dinaD_19</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X111Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/dinaD&lt;19&gt;</twComp><twBEL>tm/dinaD_19</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y15.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>tm/dinaD&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y15.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twComp><twBEL>tm/dut_ParallelDecomposition/D_main/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>-95.2</twPctLog><twPctRoute>195.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="238"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="239" type="MINPERIOD" name="Trper_CLKA" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" locationPin="RAMB18_X7Y44.RDCLK" clockNet="clk_user_interface"/><twPinLimit anchorID="240" type="MINPERIOD" name="Trper_CLKA" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/selected_U/omp_selected_ram_U/Mram_ram/CLKARDCLK" locationPin="RAMB18_X4Y21.CLKARDCLK" clockNet="clk_user_interface"/><twPinLimit anchorID="241" type="MINPERIOD" name="Tdspper_MREG_PREG_PATDET" slack="3.551" period="6.000" constraintValue="6.000" deviceLimit="2.449" freqLimit="408.330" physResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U29/fmul_v6_u/blk00000005/CLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fmul_32ns_32ns_32_5_max_dsp_U29/fmul_v6_u/blk00000005/CLK" locationPin="DSP48_X7Y78.CLK" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="242"><twConstRollup name="TS_CLK_200" fullName="TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="4.761" actualRollup="11.400" errors="0" errorRollup="29805" items="1" itemsRollup="5140007"/><twConstRollup name="TS_clk_125_eth_i" fullName="TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="18.240" actualRollup="N/A" errors="64" errorRollup="0" items="133489" itemsRollup="0"/><twConstRollup name="TS_clk_user_interface_i" fullName="TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;" type="child" depth="1" requirement="6.000" prefType="period" actual="12.949" actualRollup="N/A" errors="29741" errorRollup="0" items="5006518" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="243">4</twUnmetConstCnt><twDataSheet anchorID="244" twNameLen="17"><twSUH2ClkList anchorID="245" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.333</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.221</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.369</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.358</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.358</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.247</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.349</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.833</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.613</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.659</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.867</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.869</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.951</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.714</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.588</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.873</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="246" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "4.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.608" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "4.049" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="247" twDestWidth="8"><twDest>CLK_200N</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>12.949</twRiseRise><twRiseFall>2.248</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>12.949</twRiseRise><twRiseFall>2.248</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="248" twDestWidth="8"><twDest>CLK_200P</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>12.949</twRiseRise><twRiseFall>2.248</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>12.949</twRiseRise><twRiseFall>2.248</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="249" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>5.597</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>5.597</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>5.455</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="250" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>5.685</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>5.685</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>4.047</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="251"><twErrCnt>29855</twErrCnt><twScore>39105708</twScore><twSetupScore>39105458</twSetupScore><twHoldScore>250</twHoldScore><twConstCov><twPathCnt>5151551</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>258480</twConnCnt></twConstCov><twStats anchorID="252"><twMinPer>18.240</twMinPer><twFootnote number="1" /><twMaxFreq>54.825</twMaxFreq><twMaxFromToDel>8.788</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Apr 01 13:33:50 2014 </twTimestamp></twFoot><twClientInfo anchorID="253"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1745 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
