# Verilog-SPI-Master
A master interface for the SPI protocol, implemented in Verilog. Uses the Vivado Clocking Wizard to generate a common 100 MHz clock for serial clock matching with slaves.
