** Name: SymmetricalOpAmp94

.MACRO SymmetricalOpAmp94 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 out2FirstStage out2FirstStage sourceNmos sourceNmos nmos4 L=2e-6 W=8e-6
mDiodeTransistorPmos2 ibias ibias sourcePmos sourcePmos pmos4 L=2e-6 W=10e-6
mDiodeTransistorPmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=75e-6
mDiodeTransistorPmos4 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage pmos4 L=1e-6 W=14e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=2e-6 W=40e-6
mNormalTransistorNmos6 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner nmos4 L=2e-6 W=32e-6
mNormalTransistorNmos7 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=2e-6 W=32e-6
mNormalTransistorNmos8 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=2e-6 W=40e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourceNmos sourceNmos nmos4 L=6e-6 W=132e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=6e-6 W=133e-6
mNormalTransistorNmos11 SecondStageYinnerTransconductance out1FirstStage sourceNmos sourceNmos nmos4 L=6e-6 W=172e-6
mNormalTransistorNmos12 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=6e-6 W=172e-6
mNormalTransistorPmos13 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=7e-6 W=77e-6
mNormalTransistorPmos14 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=45e-6
mNormalTransistorPmos15 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=7e-6 W=77e-6
mNormalTransistorPmos16 out2FirstStage ibias sourcePmos sourcePmos pmos4 L=2e-6 W=41e-6
mNormalTransistorPmos17 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=2e-6 W=83e-6
mNormalTransistorPmos18 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=75e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp94

** Expected Performance Values: 
** Gain: 88 dB
** Power consumption: 1.27801 mW
** Area: 5513 (mu_m)^2
** Transit frequency: 3.77501 MHz
** Transit frequency with error factor: 3.77487 MHz
** Slew rate: 10.9011 V/mu_s
** Phase margin: 70.4739Â°
** CMRR: 142 dB
** negPSRR: 43 dB
** posPSRR: 54 dB
** VoutMax: 3.97001 V
** VoutMin: 0.350001 V
** VcmMax: 3.64001 V
** VcmMin: -0.409999 V


** Expected Currents: 
** NormalTransistorPmos: -41.7749 muA
** NormalTransistorNmos: 42.2841 muA
** NormalTransistorNmos: 42.2831 muA
** NormalTransistorNmos: 42.2841 muA
** NormalTransistorNmos: 42.2831 muA
** NormalTransistorPmos: -84.5689 muA
** NormalTransistorPmos: -42.2849 muA
** NormalTransistorPmos: -42.2849 muA
** NormalTransistorNmos: 54.5991 muA
** NormalTransistorNmos: 54.6001 muA
** NormalTransistorPmos: -54.5999 muA
** NormalTransistorPmos: -54.6009 muA
** DiodeTransistorPmos: -54.6019 muA
** DiodeTransistorPmos: -54.6029 muA
** NormalTransistorNmos: 54.6011 muA
** NormalTransistorNmos: 54.6001 muA
** DiodeTransistorNmos: 41.7741 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.10001  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 4.23401  V
** inSourceTransconductanceComplementarySecondStage: 0.555001  V
** innerComplementarySecondStage: 3.20101  V
** out: 2.5  V
** out1FirstStage: 0.555001  V
** out2FirstStage: 0.755001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 0.192001  V
** innerTransistorStack2Load1: 0.192001  V
** sourceTransconductance: 3.52601  V
** innerStageBias: 4.02501  V
** innerTransconductance: 0.150001  V
** inner: 0.150001  V


.END