
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000781                       # Number of seconds simulated
sim_ticks                                   781495500                       # Number of ticks simulated
final_tick                               2255220846500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               36692460                       # Simulator instruction rate (inst/s)
host_op_rate                                 36692362                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              292653135                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728976                       # Number of bytes of host memory used
host_seconds                                     2.67                       # Real time elapsed on the host
sim_insts                                    97982352                       # Number of instructions simulated
sim_ops                                      97982352                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       311936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             487936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       311936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        311936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    399152650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    225209230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             624361881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    399152650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399152650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79601226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79601226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79601226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    399152650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    225209230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            703963107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        972                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 484608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     781451500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.925861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.363947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.006376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1376     47.89%     47.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          831     28.92%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          283      9.85%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          138      4.80%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      2.51%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      1.46%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      1.08%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.73%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           79      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.089286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    121.013598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.842192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.79%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      5.36%      7.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6     10.71%     17.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      7.14%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            5      8.93%     33.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8     14.29%     48.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9     16.07%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      8.93%     73.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            6     10.71%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      3.57%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      3.57%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.79%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.79%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.821429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.785391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.129878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     62.50%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.57%     66.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     23.21%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6     10.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     93352750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               235327750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37860000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12328.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31078.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       620.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    624.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5202                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     432                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90898.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9646560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5263500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26130000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3641760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            482418360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             44157000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              622113180                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.722764                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     71108500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     682162000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12073320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6587625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32674200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2462400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            502454430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             26581500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              633689475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            813.585414                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     41426000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     711472750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                698640500     89.49%     89.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1493500      0.19%     89.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80524500     10.31%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            780658500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          539492000     69.11%     69.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            241159500     30.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18289                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.851769                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    29.053837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   482.946163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1179205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1179205                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132152                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58740                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2219                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2219                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       190892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           190892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       190892                       # number of overall hits
system.cpu.dcache.overall_hits::total          190892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26847                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67502                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          391                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94349                       # number of overall misses
system.cpu.dcache.overall_misses::total         94349                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    740023749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    740023749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1055962047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1055962047                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1795985796                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1795985796                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1795985796                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1795985796                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       158999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285241                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285241                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285241                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168850                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534703                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.149808                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.149808                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.330769                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330769                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.330769                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330769                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27564.485753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27564.485753                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15643.418669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15643.418669                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26416.879795                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26416.879795                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19035.557303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19035.557303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19035.557303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19035.557303                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41655                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4223                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.863841                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13144                       # number of writebacks
system.cpu.dcache.writebacks::total             13144                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17872                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58402                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76274                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76274                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8975                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9100                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18075                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    262751251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    262751251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    144372057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    144372057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5005250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5005250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    407123308                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    407123308                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    407123308                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    407123308                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085057                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085057                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063367                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29275.905404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29275.905404                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15865.061209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15865.061209                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22546.171171                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22546.171171                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22524.111093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22524.111093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22524.111093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22524.111093                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10237                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.893294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360804                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.245091                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.374945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.518349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.049560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333738                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333738                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149599                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149599                       # number of overall hits
system.cpu.icache.overall_hits::total          149599                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12148                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12148                       # number of overall misses
system.cpu.icache.overall_misses::total         12148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    565544738                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    565544738                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    565544738                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    565544738                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    565544738                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    565544738                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161747                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161747                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075105                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075105                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075105                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075105                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46554.555318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46554.555318                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46554.555318                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46554.555318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46554.555318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46554.555318                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2148                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                53                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.528302                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1902                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1902                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1902                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1902                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1902                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1902                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10246                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10246                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    457964008                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    457964008                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    457964008                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    457964008                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    457964008                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    457964008                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063346                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063346                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063346                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063346                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44696.858091                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44696.858091                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44696.858091                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44696.858091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44696.858091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44696.858091                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7742                       # number of replacements
system.l2.tags.tagsinuse                 16227.710080                       # Cycle average of tags in use
system.l2.tags.total_refs                       16542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7742                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.136657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9823.184999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        984.291948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4068.265482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   919.716330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   432.251321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.060076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.248307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          753                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979431                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    683592                       # Number of tag accesses
system.l2.tags.data_accesses                   683592                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5358                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6999                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12357                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13144                       # number of Writeback hits
system.l2.Writeback_hits::total                 13144                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8540                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5358                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15539                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20897                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5358                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15539                       # number of overall hits
system.l2.overall_hits::total                   20897                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4875                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2195                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7070                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 556                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4875                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2751                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7626                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4875                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2751                       # number of overall misses
system.l2.overall_misses::total                  7626                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    391317250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    183697000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       575014250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     43833250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43833250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    391317250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    227530250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        618847500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    391317250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    227530250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       618847500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19427                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13144                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13144                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9096                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10233                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28523                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10233                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28523                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.476400                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.238743                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.363926                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061126                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.476400                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.150410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267363                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.476400                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.150410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267363                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80270.205128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83688.838269                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81331.577086                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78836.780576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78836.780576                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80270.205128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82708.197019                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81149.685287                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80270.205128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82708.197019                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81149.685287                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  972                       # number of writebacks
system.l2.writebacks::total                       972                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4875                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7070                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            556                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7626                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    330209750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    156256000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    486465750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     36928250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36928250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    330209750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    193184250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    523394000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    330209750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    193184250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    523394000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.476400                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.238743                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.363926                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061126                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.476400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.150410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267363                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.476400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.150410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267363                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67735.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71187.243736                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68807.036775                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 66417.715827                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66417.715827                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67735.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70223.282443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68632.835038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67735.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70223.282443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68632.835038                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7070                       # Transaction distribution
system.membus.trans_dist::ReadResp               7067                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               972                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
system.membus.trans_dist::ReadExResp              556                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       550080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       550088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  550088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8604                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14629000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40778996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          240047                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       200479                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11002                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       170247                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81168                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.676611                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13943                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          443                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181537                       # DTB read hits
system.switch_cpus.dtb.read_misses               3130                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59835                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136611                       # DTB write hits
system.switch_cpus.dtb.write_misses              1266                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25415                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318148                       # DTB hits
system.switch_cpus.dtb.data_misses               4396                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85250                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58141                       # ITB hits
system.switch_cpus.itb.fetch_misses              1003                       # ITB misses
system.switch_cpus.itb.fetch_acv                   20                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59144                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1562991                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       385364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1253260                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              240047                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95111                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                697025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31754                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          424                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        24700                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161747                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1123456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.115540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.453696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           889549     79.18%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14869      1.32%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27908      2.48%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17862      1.59%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45388      4.04%     88.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10260      0.91%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18330      1.63%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8163      0.73%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91127      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1123456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.153582                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.801834                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           293916                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        630483                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            151012                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33486                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14558                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11213                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1355                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1066889                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4295                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14558                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           311807                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          115532                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       385894                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165916                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        129748                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1013241                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           660                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19402                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8888                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67305                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       676754                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1299225                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1296010                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2798                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493767                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           182985                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31890                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3567                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218926                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147109                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        38057                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21380                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             926176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            871863                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1527                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       226178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       129007                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18427                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1123456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.776054                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.449701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       770915     68.62%     68.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134555     11.98%     80.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71028      6.32%     86.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61313      5.46%     92.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45211      4.02%     96.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20835      1.85%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13051      1.16%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4396      0.39%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2152      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1123456                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1333      4.48%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15939     53.53%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12503     41.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515777     59.16%     59.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          744      0.09%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1243      0.14%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194177     22.27%     81.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139901     16.05%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         871863                       # Type of FU issued
system.switch_cpus.iq.rate                   0.557817                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29775                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034151                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2889803                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1176042                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8680                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4462                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4102                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         896648                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4530                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7480                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51389                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1012                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18304                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16427                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14558                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           65259                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         17115                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       973057                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4337                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189753                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147109                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21819                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         15612                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1012                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13662                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858828                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185845                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13034                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19716                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324146                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117478                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138301                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.549477                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838752                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831260                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            401174                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            533201                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.531839                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.752388                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       221623                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12464                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1084808                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.683839                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.669224                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       815870     75.21%     75.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124164     11.45%     86.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50783      4.68%     91.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19399      1.79%     93.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22464      2.07%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7662      0.71%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10511      0.97%     96.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4965      0.46%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28990      2.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1084808                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741834                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741834                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267169                       # Number of memory references committed
system.switch_cpus.commit.loads                138364                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98738                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712610                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433496     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142552     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129151     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741834                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28990                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2002062                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1965986                       # The number of ROB writes
system.switch_cpus.timesIdled                    6195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  439535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727158                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.149452                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.149452                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.465235                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.465235                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142374                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573123                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2686                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25394                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19440                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19437                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9096                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       654784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2011720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2666504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              13                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41688    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41688                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33988500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16339741                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27887003                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.079010                       # Number of seconds simulated
sim_ticks                                 79010210500                       # Number of ticks simulated
final_tick                               2334950599000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 521529                       # Simulator instruction rate (inst/s)
host_op_rate                                   521529                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              234093013                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732048                       # Number of bytes of host memory used
host_seconds                                   337.52                       # Real time elapsed on the host
sim_insts                                   176024413                       # Number of instructions simulated
sim_ops                                     176024413                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1571520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    138614464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          140185984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1571520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1571520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    116348096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116348096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        24555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2165851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2190406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1817939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1817939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     19890087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1754386719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1774276807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     19890087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19890087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1472570384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1472570384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1472570384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     19890087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1754386719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3246847191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2190406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1995347                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2190406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1995347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              140174656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               119529984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               140185984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            127702208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                127698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          185                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            138457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            134123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            133034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            134295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            133766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            134756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            136405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           141370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           142121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           140592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           140789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            116566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            118762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            118113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            117831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            117626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            116531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            116594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            115975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           115760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           116467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           115678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           115067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           114975                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1557                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   79010227500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2190406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1995347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  659927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  648756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  470764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  410595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 128276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 115613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 118377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 170214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 111805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 114202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 107122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       469703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    552.914229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   358.714404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.473409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85763     18.26%     18.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        71846     15.30%     33.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49128     10.46%     44.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22048      4.69%     48.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25903      5.51%     54.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14989      3.19%     57.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25626      5.46%     62.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22299      4.75%     67.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152101     32.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       469703                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       114266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.168152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.932536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         113566     99.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          495      0.43%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          170      0.15%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        114266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       114266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.209250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.382515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        113837     99.62%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           215      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63           108      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            42      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            13      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            8      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        114266                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  66084881900                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            107151675650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10951145000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30172.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48922.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1774.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1512.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1774.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1616.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1993601                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1594579                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      18875.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1723407840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                940351500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8411106600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6105119040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           5258510400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          47728088730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6439306500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            76605890610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            951.506766                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9942362872                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2638480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   66431255128                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1867267080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1018846125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8779461600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6007582080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           5258510400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          48231434070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5997775500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            77160876855                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            958.400141                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   9278023622                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2638480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   67098361378                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      363                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      87092                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    29285     47.82%     47.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     48.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      80      0.13%     48.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   31751     51.85%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                61241                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     27992     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       80      0.14%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    27992     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56189                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              73246346500     92.70%     92.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82264000      0.10%     92.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                63473000      0.08%     92.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5619192500      7.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          79011276000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.955848                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.881610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.917506                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.54%      1.54% # number of syscalls executed
system.cpu.kern.syscall::3                          4      6.15%      7.69% # number of syscalls executed
system.cpu.kern.syscall::4                          3      4.62%     12.31% # number of syscalls executed
system.cpu.kern.syscall::6                          1      1.54%     13.85% # number of syscalls executed
system.cpu.kern.syscall::17                         4      6.15%     20.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.54%     21.54% # number of syscalls executed
system.cpu.kern.syscall::45                         1      1.54%     23.08% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.54%     24.62% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.54%     26.15% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.54%     27.69% # number of syscalls executed
system.cpu.kern.syscall::71                        43     66.15%     93.85% # number of syscalls executed
system.cpu.kern.syscall::73                         1      1.54%     95.38% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.54%     96.92% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.54%     98.46% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     65                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   127      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.22% # number of callpals executed
system.cpu.kern.callpal::swpipl                 53058     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                     802      1.29%     86.87% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     86.87% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     86.87% # number of callpals executed
system.cpu.kern.callpal::rti                     7978     12.84%     99.71% # number of callpals executed
system.cpu.kern.callpal::callsys                   88      0.14%     99.85% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.86% # number of callpals executed
system.cpu.kern.callpal::rdunique                  88      0.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  62155                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              8096                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6512                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   9                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                6515                      
system.cpu.kern.mode_good::user                  6512                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch_good::kernel     0.804718                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.891428                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        44138469000     55.86%     55.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          32906125500     41.65%     97.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1966681500      2.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      127                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2407068                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14514658                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2407068                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.030016                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         130896052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        130896052                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      4896989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4896989                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      9814602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9814602                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        95782                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95782                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       108233                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108233                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14711591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14711591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14711591                       # number of overall hits
system.cpu.dcache.overall_hits::total        14711591                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3681117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3681117                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     13509670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13509670                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        15848                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        15848                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17190787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17190787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17190787                       # number of overall misses
system.cpu.dcache.overall_misses::total      17190787                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 269436965609                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 269436965609                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1127621292847                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1127621292847                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    236605499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    236605499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        85501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        85501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1397058258456                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1397058258456                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1397058258456                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1397058258456                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      8578106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8578106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     23324272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23324272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       111630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       111630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       108238                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108238                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     31902378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31902378                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     31902378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31902378                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.429129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.429129                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.579211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.579211                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.141969                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.141969                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000046                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000046                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.538856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.538856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.538856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.538856                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 73194.349870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73194.349870                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 83467.715558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83467.715558                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14929.675606                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14929.675606                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 17100.200000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 17100.200000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 81267.847624                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81267.847624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 81267.847624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81267.847624                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     89025517                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1330212                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.925811                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1834173                       # number of writebacks
system.cpu.dcache.writebacks::total           1834173                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3055124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3055124                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     11737542                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11737542                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         6820                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6820                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     14792666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14792666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     14792666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14792666                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       625993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       625993                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1772128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1772128                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         9028                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         9028                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2398121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2398121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2398121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2398121                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2256                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2256                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  48563137635                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48563137635                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 172845488412                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 172845488412                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    133604001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    133604001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        77999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        77999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 221408626047                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 221408626047                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 221408626047                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 221408626047                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    265661000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    265661000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    379859500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    379859500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    645520500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    645520500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.072976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.075978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.080874                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080874                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000046                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.075171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075171                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.075171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075171                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77577.764664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77577.764664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 97535.555226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97535.555226                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 14798.848139                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14798.848139                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 15599.800000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 15599.800000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 92325.877655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92325.877655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 92325.877655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92325.877655                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175353.795380                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175353.795380                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168377.437943                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168377.437943                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171180.190931                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 171180.190931                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            221137                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.041091                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11112893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            221137                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.253431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   510.041091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.996174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23186973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23186973                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11254397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11254397                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11254397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11254397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11254397                       # number of overall hits
system.cpu.icache.overall_hits::total        11254397                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       228485                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        228485                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       228485                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         228485                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       228485                       # number of overall misses
system.cpu.icache.overall_misses::total        228485                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   4977808922                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4977808922                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   4977808922                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4977808922                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   4977808922                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4977808922                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11482882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11482882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11482882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11482882                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11482882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11482882                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.019898                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019898                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.019898                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019898                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.019898                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019898                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21786.151922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21786.151922                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21786.151922                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21786.151922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21786.151922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21786.151922                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2463                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.095238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7276                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7276                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7276                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7276                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7276                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       221209                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       221209                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       221209                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       221209                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       221209                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       221209                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4395778795                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4395778795                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4395778795                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4395778795                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4395778795                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4395778795                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.019264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.019264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019264                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.019264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019264                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 19871.609180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19871.609180                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 19871.609180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19871.609180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 19871.609180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19871.609180                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179664                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2256                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          886                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7705                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11364793                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               761000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          1033333061                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178215158                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               177780                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       177408                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       177408                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          372                       # number of demand (read+write) misses
system.iocache.demand_misses::total               372                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          372                       # number of overall misses
system.iocache.overall_misses::total              372                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     45111883                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     45111883                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  40831385020                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  40831385020                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     45111883                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     45111883                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     45111883                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     45111883                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          372                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             372                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          372                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            372                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121268.502688                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121268.502688                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 230155.263686                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 230155.263686                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121268.502688                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121268.502688                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121268.502688                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121268.502688                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        432531                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                66543                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.500023                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          372                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          372                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     25645881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25645881                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  31601855338                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  31601855338                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     25645881                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     25645881                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     25645881                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     25645881                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68940.540323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68940.540323                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 178130.948649                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 178130.948649                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68940.540323                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68940.540323                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68940.540323                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68940.540323                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2186964                       # number of replacements
system.l2.tags.tagsinuse                 15935.760161                       # Cycle average of tags in use
system.l2.tags.total_refs                      702333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2186964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.321145                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11914.607459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         26.345534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        138.345681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   355.708522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3500.752965                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.727210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.008444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.021711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.213669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995911                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75361889                       # Number of tag accesses
system.l2.tags.data_accesses                 75361889                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       196467                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       110161                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  306628                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1834173                       # number of Writeback hits
system.l2.Writeback_hits::total               1834173                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       130910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130910                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        196467                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        241071                       # number of demand (read+write) hits
system.l2.demand_hits::total                   437538                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       196467                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       241071                       # number of overall hits
system.l2.overall_hits::total                  437538                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        24555                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       524853                       # number of ReadReq misses
system.l2.ReadReq_misses::total                549408                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1641145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1641145                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        24555                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2165998                       # number of demand (read+write) misses
system.l2.demand_misses::total                2190553                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        24555                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2165998                       # number of overall misses
system.l2.overall_misses::total               2190553                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2107502924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  46831232874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     48938735798                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        61998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        61998                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 169549393252                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169549393252                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2107502924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 216380626126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     218488129050                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2107502924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 216380626126                       # number of overall miss cycles
system.l2.overall_miss_latency::total    218488129050                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       221022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       635014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              856036                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1834173                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1834173                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1772055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1772055                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       221022                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2407069                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2628091                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       221022                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2407069                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2628091                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.111098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.826522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.641805                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.675000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.675000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.926125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.926125                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.111098                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.899849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833515                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.111098                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.899849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833515                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85827.852739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 89227.331984                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89075.397151                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1148.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1148.111111                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data        30999                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        30999                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103311.647205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103311.647205                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85827.852739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 99898.811599                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99741.083210                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85827.852739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 99898.811599                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99741.083210                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1640531                       # number of writebacks
system.l2.writebacks::total                   1640531                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        24555                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       524853                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           549408                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            54                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1641145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1641145                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        24555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2165998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2190553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        24555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2165998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2190553                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1515                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2256                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2256                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3771                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3771                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1798855576                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  40308256626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  42107112202                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1041548                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1041548                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 149312300748                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 149312300748                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1798855576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 189620557374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191419412950                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1798855576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 189620557374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 191419412950                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    244451000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    244451000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    350531000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    350531000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    594982000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    594982000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.111098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.826522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.641805                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.675000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.675000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.926125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.926125                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.111098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.899849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.111098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.899849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833515                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73258.219344                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76799.135426                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76640.879277                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 19287.925926                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19287.925926                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 90980.565854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90980.565854                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73258.219344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 87544.197813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87384.059162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73258.219344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 87544.197813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87384.059162                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 161353.795380                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 161353.795380                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155377.216312                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155377.216312                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 157778.308141                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 157778.308141                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              551295                       # Transaction distribution
system.membus.trans_dist::ReadResp             551295                       # Transaction distribution
system.membus.trans_dist::WriteReq               2256                       # Transaction distribution
system.membus.trans_dist::WriteResp              2256                       # Transaction distribution
system.membus.trans_dist::Writeback           1817939                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       177408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             185                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1641015                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1641015                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6021730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6029274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6561870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22708224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22708224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    245180032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    245187737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               267895961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              388                       # Total snoops (count)
system.membus.snoop_fanout::samples           4191655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4191655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4191655                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7067496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12676426482                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              16.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          181485842                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy        11460145501                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9459584                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      8201016                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        78201                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      7263324                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6594452                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.791103                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          506573                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5230                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             11671362                       # DTB read hits
system.switch_cpus.dtb.read_misses             104307                       # DTB read misses
system.switch_cpus.dtb.read_acv                    25                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          5674013                       # DTB read accesses
system.switch_cpus.dtb.write_hits            23593286                       # DTB write hits
system.switch_cpus.dtb.write_misses            362933                       # DTB write misses
system.switch_cpus.dtb.write_acv                   61                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        13761644                       # DTB write accesses
system.switch_cpus.dtb.data_hits             35264648                       # DTB hits
system.switch_cpus.dtb.data_misses             467240                       # DTB misses
system.switch_cpus.dtb.data_acv                    86                       # DTB access violations
system.switch_cpus.dtb.data_accesses         19435657                       # DTB accesses
system.switch_cpus.itb.fetch_hits             4102314                       # ITB hits
system.switch_cpus.itb.fetch_misses             64438                       # ITB misses
system.switch_cpus.itb.fetch_acv                   74                       # ITB acv
system.switch_cpus.itb.fetch_accesses         4166752                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                153650122                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     16617712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               94019801                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             9459584                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      7101025                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             128683819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          438202                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 62                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        44513                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4766574                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        72040                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          11482884                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         55494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    150403893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.625115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.897843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        132844236     88.32%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           486271      0.32%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1515868      1.01%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1814993      1.21%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          5680902      3.78%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           446542      0.30%     94.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           246877      0.16%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           326397      0.22%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7041807      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    150403893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.061566                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.611908                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          9965074                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     126424610                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          10031753                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3768791                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         213665                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       375379                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5622                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       91134969                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         17939                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         213665                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         11690072                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        77519876                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     12242354                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          12005525                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      36732401                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       90290578                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        291271                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1996059                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         124414                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       33626194                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     48296822                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     118761625                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    118752791                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          818                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      44927616                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          3369202                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       829111                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       130051                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          23764004                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      9234553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     24289876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       791182                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1175020                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           81386210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       852035                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          83206489                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        99095                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4912550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      3001563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       515732                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    150403893                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.553220                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.462565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    123821760     82.33%     82.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8391673      5.58%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3716573      2.47%     90.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4552056      3.03%     93.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2389902      1.59%     94.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3283732      2.18%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2446078      1.63%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1346186      0.90%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       455933      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    150403893                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          518383     17.30%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            130      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         770542     25.71%     43.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1708156     56.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           48      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      46629137     56.04%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        63834      0.08%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3498      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           52      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           22      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11945596     14.36%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     24006210     28.85%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       558091      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       83206489                       # Type of FU issued
system.switch_cpus.iq.rate                   0.541532                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2997211                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036021                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    319903360                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     87173406                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79667028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9817                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         8107                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4779                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       86198641                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5011                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       222761                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       712985                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        30870                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       847132                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         5818                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3491194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         213665                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        12336827                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      58811634                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     89705932                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        17737                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       9234553                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     24289876                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       685868                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         178421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      58626650                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        30870                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        31629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       147494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       179123                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      83036977                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      11778595                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       169512                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               7467687                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             35735436                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          8026599                       # Number of branches executed
system.switch_cpus.iew.exec_stores           23956841                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.540429                       # Inst execution rate
system.switch_cpus.iew.wb_sent               80190134                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              79671807                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          30968647                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          41260912                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.518527                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.750557                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      4581503                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       336303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       159857                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    149696387                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.563540                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.716878                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    128374196     85.76%     85.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6184978      4.13%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2656480      1.77%     91.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1843447      1.23%     92.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2805352      1.87%     94.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1026305      0.69%     95.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       643013      0.43%     95.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2180371      1.46%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3982245      2.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    149696387                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     84359847                       # Number of instructions committed
system.switch_cpus.commit.committedOps       84359847                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               31964311                       # Number of memory references committed
system.switch_cpus.commit.loads               8521567                       # Number of loads committed
system.switch_cpus.commit.membars              138088                       # Number of memory barriers committed
system.switch_cpus.commit.branches            7721052                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4517                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          76884895                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       400339                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      7034205      8.34%      8.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     44590405     52.86%     61.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        60267      0.07%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3262      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           50      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv           22      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      8659655     10.27%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     23453889     27.80%     99.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       558091      0.66%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     84359847                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       3982245                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            234331067                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           178598053                       # The number of ROB writes
system.switch_cpus.timesIdled                  105937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3246229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              4370299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            77325689                       # Number of Instructions Simulated
system.switch_cpus.committedOps              77325689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.987051                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.987051                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.503258                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.503258                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        118761599                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46848693                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               803                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              745                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          912246                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         507295                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             858110                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            857858                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2256                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2256                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1834173                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       178266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              80                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1772055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1772055                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       442231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6656144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7098375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14145408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    271454873                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              285600281                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          178946                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4644945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.038459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4466307     96.15%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 178638      3.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4644945                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4068455997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           181500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         336582703                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3886647910                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.690316                       # Number of seconds simulated
sim_ticks                                690315964000                       # Number of ticks simulated
final_tick                               3025266563000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 547658                       # Simulator instruction rate (inst/s)
host_op_rate                                   547658                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              120681110                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742288                       # Number of bytes of host memory used
host_seconds                                  5720.17                       # Real time elapsed on the host
sim_insts                                  3132692486                       # Number of instructions simulated
sim_ops                                    3132692486                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     14905088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     82713664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           97618752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     14905088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14905088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     55172992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55172992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       232892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1292401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1525293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        862078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             862078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     21591690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    119820008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141411697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     21591690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21591690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79924259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79924259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79924259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     21591690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    119820008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            221335956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1525294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     862078                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1525294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   862078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               96558464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1060352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55143744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                97618816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55172992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  16568                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   450                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          168                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            104333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             94420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             86814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             94404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             92998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             86049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            91401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           104887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            88239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            96929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             53435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             51158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             51808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            50365                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  690315968000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1525294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               862078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1069561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  218596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  131976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   87829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  51293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       657530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.715070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.568596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.672655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       311080     47.31%     47.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       162215     24.67%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60407      9.19%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29624      4.51%     85.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20747      3.16%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13403      2.04%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11164      1.70%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7631      1.16%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41259      6.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       657530                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.790885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.044635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34212     67.56%     67.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13573     26.80%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2082      4.11%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          512      1.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          188      0.37%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           55      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.013961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.937319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.019714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         29970     59.18%     59.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         19438     38.38%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           693      1.37%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           176      0.35%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            94      0.19%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            57      0.11%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            43      0.08%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            32      0.06%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            26      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            18      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            16      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            17      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            12      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            14      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50642                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  24137018750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             52425631250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7543630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15998.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34748.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       139.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1160438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  552383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     289153.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4177587960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2279437875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             14362709400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             8835492960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          50346422880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         253264916835                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         240331854750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           573598422660                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            744.137237                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 387691352500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   23051080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  279570822750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4384074240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2392104000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14595812400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8860615920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          50346422880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         248255308530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         244726248000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           573560585970                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.088150                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 395763504750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   23051080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  271500131500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     226359                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    28279     42.78%     42.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     707      1.07%     43.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   37121     56.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                66107                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28279     49.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      707      1.23%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28279     49.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 57265                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             681069983000     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               491090500      0.07%     98.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8754139000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         690315212500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.761806                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.866247                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         96      9.92%      9.92% # number of syscalls executed
system.cpu.kern.syscall::17                        93      9.61%     19.52% # number of syscalls executed
system.cpu.kern.syscall::71                        97     10.02%     29.55% # number of syscalls executed
system.cpu.kern.syscall::73                        98     10.12%     39.67% # number of syscalls executed
system.cpu.kern.syscall::74                       153     15.81%     55.48% # number of syscalls executed
system.cpu.kern.syscall::75                       431     44.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    968                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2108      1.67%      1.67% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.00%      1.68% # number of callpals executed
system.cpu.kern.callpal::swpipl                 57262     45.49%     47.17% # number of callpals executed
system.cpu.kern.callpal::rdps                    2000      1.59%     48.76% # number of callpals executed
system.cpu.kern.callpal::rti                     8138      6.47%     55.23% # number of callpals executed
system.cpu.kern.callpal::callsys                 2875      2.28%     57.51% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.00%     57.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               53474     42.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 125867                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             10246                       # number of protection mode switches
system.cpu.kern.mode_switch::user                8114                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                8114                      
system.cpu.kern.mode_good::user                  8114                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.791919                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.883878                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28345301500      4.11%      4.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         661969911000     95.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2108                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          14816695                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           795521944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14816695                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.690917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3414214963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3414214963                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    583927682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       583927682                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    210822668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      210822668                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       212682                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       212682                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       231110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       231110                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    794750350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        794750350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    794750350                       # number of overall hits
system.cpu.dcache.overall_hits::total       794750350                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     25171045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25171045                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     29456149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     29456149                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        28218                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        28218                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           13                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     54627194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       54627194                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     54627194                       # number of overall misses
system.cpu.dcache.overall_misses::total      54627194                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 670914043591                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 670914043591                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 632916883337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 632916883337                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    929984995                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    929984995                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       169000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       169000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1303830926928                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1303830926928                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1303830926928                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1303830926928                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    609098727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    609098727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    240278817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    240278817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       240900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       240900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       231123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       231123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    849377544                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    849377544                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    849377544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    849377544                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.041325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041325                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.122592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.122592                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.117136                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117136                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000056                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000056                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.064314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.064314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064314                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26654.199045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26654.199045                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 21486.749111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21486.749111                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 32957.154830                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32957.154830                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23867.799743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23867.799743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23867.799743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23867.799743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19624415                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     18160031                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            889610                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          173075                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.059571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.925789                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     13770392                       # number of writebacks
system.cpu.dcache.writebacks::total          13770392                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     14193405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14193405                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     25635998                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     25635998                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         9031                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         9031                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     39829403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39829403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     39829403                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39829403                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     10977640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10977640                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3820151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3820151                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        19187                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        19187                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     14797791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14797791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     14797791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14797791                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          707                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          707                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 180027259623                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 180027259623                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  86608932023                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  86608932023                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    441771755                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    441771755                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       149500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       149500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 266636191646                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 266636191646                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 266636191646                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 266636191646                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    158189500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    158189500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    158189500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    158189500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.018023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.079647                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079647                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017422                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017422                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017422                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017422                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16399.450121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16399.450121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22671.599113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22671.599113                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23024.535102                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23024.535102                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18018.648300                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18018.648300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18018.648300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18018.648300                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223747.524752                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223747.524752                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223747.524752                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223747.524752                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1453336                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.625495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           375839471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1453336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            258.604666                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   510.625495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.997315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         756163236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        756163236                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    375763453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       375763453                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    375763453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        375763453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    375763453                       # number of overall hits
system.cpu.icache.overall_hits::total       375763453                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1591303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1591303                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1591303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1591303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1591303                       # number of overall misses
system.cpu.icache.overall_misses::total       1591303                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  39353368424                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39353368424                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  39353368424                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39353368424                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  39353368424                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39353368424                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    377354756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    377354756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    377354756                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    377354756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    377354756                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    377354756                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 24730.279792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24730.279792                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 24730.279792                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24730.279792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 24730.279792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24730.279792                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        10833                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               334                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.434132                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       137579                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       137579                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       137579                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       137579                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       137579                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       137579                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1453724                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1453724                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1453724                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1453724                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1453724                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1453724                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  33721605783                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33721605783                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  33721605783                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33721605783                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  33721605783                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33721605783                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003852                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003852                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003852                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003852                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003852                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003852                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23196.704315                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23196.704315                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23196.704315                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23196.704315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23196.704315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23196.704315                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 707                       # Transaction distribution
system.iobus.trans_dist::WriteResp                707                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     5656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1414000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              707000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1586264                       # number of replacements
system.l2.tags.tagsinuse                 16291.852548                       # Cycle average of tags in use
system.l2.tags.total_refs                    24453002                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1586264                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.415468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9886.313212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   974.809829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  5430.729507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.603413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.059498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.331465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994376                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 486058048                       # Number of tag accesses
system.l2.tags.data_accesses                486058048                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      1220442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     10222079                       # number of ReadReq hits
system.l2.ReadReq_hits::total                11442521                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         13770392                       # number of Writeback hits
system.l2.Writeback_hits::total              13770392                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          167                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  167                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      3302156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3302156                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       1220442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      13524235                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14744677                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1220442                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     13524235                       # number of overall hits
system.l2.overall_hits::total                14744677                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       232893                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       774559                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1007452                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                109                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       517908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              517908                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       232893                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1292467                       # number of demand (read+write) misses
system.l2.demand_misses::total                1525360                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       232893                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1292467                       # number of overall misses
system.l2.overall_misses::total               1525360                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  19418727750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  61789494250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     81208222000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  47919484956                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47919484956                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  19418727750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 109708979206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     129127706956                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  19418727750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 109708979206                       # number of overall miss cycles
system.l2.overall_miss_latency::total    129127706956                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1453335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     10996638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            12449973                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     13770392                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          13770392                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              276                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3820064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3820064                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1453335                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     14816702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16270037                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1453335                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     14816702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16270037                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.160247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.070436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.080920                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.394928                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.394928                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.135576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.135576                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.160247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.087230                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093753                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.160247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.087230                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093753                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83380.469787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 79773.773528                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80607.534652                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   573.376147                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   573.376147                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92525.091244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92525.091244                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83380.469787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84883.389058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84653.922324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83380.469787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84883.389058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84653.922324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               862078                       # number of writebacks
system.l2.writebacks::total                    862078                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       232893                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       774559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1007452                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           109                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       517908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         517908                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       232893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1292467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1525360                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       232893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1292467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1525360                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          707                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          707                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          707                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          707                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  16491440250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  52096526250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  68587966500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1959090                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1959090                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  41516985544                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41516985544                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  16491440250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  93613511794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110104952044                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  16491440250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  93613511794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110104952044                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    148998500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    148998500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    148998500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    148998500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.160247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.070436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.080920                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.394928                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.394928                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.135576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.135576                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.160247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.087230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.093753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.160247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.087230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093753                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70811.231982                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 67259.597074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68080.629648                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17973.302752                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17973.302752                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80162.858160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80162.858160                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70811.231982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72430.098249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72182.928649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70811.231982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72430.098249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72182.928649                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210747.524752                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210747.524752                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210747.524752                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210747.524752                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1007452                       # Transaction distribution
system.membus.trans_dist::ReadResp            1007444                       # Transaction distribution
system.membus.trans_dist::WriteReq                707                       # Transaction distribution
system.membus.trans_dist::WriteResp               707                       # Transaction distribution
system.membus.trans_dist::Writeback            862078                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              168                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             168                       # Transaction distribution
system.membus.trans_dist::ReadExReq            517849                       # Transaction distribution
system.membus.trans_dist::ReadExResp           517849                       # Transaction distribution
system.membus.trans_dist::BadAddressError            7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3913001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3914429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3914429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    152791744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    152797400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               152797400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2388254                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2388254    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2388254                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1565000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6289293500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8082051866                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       334491551                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    309262087                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     14424658                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    141647641                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       133980212                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.586970                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1633057                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        13519                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            706785785                       # DTB read hits
system.switch_cpus.dtb.read_misses             227055                       # DTB read misses
system.switch_cpus.dtb.read_acv                  3555                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        703375408                       # DTB read accesses
system.switch_cpus.dtb.write_hits           256613899                       # DTB write hits
system.switch_cpus.dtb.write_misses            280557                       # DTB write misses
system.switch_cpus.dtb.write_acv                 2385                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       250127140                       # DTB write accesses
system.switch_cpus.dtb.data_hits            963399684                       # DTB hits
system.switch_cpus.dtb.data_misses             507612                       # DTB misses
system.switch_cpus.dtb.data_acv                  5940                       # DTB access violations
system.switch_cpus.dtb.data_accesses        953502548                       # DTB accesses
system.switch_cpus.itb.fetch_hits           373689146                       # ITB hits
system.switch_cpus.itb.fetch_misses            140316                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3063                       # ITB acv
system.switch_cpus.itb.fetch_accesses       373829462                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1380631928                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    415376488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4015755922                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           334491551                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    135613269                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             914540545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30186400                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               3037                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        36068                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      7919344                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1225                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         377354761                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5866548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              11                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1352969907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.968104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.580553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        737796708     54.53%     54.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         18089554      1.34%     55.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         38281591      2.83%     58.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         21324126      1.58%     60.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         80586059      5.96%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23072649      1.71%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18969668      1.40%     69.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13191097      0.97%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        401658455     29.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1352969907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.242274                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.908636                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        269695299                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     522869648                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         452906261                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      92453098                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15045601                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22216792                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         48592                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3893261107                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        139823                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15045601                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        309586906                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       161193073                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     33111387                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         504175701                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     329857239                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3833661122                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        201863                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       62483566                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      219311661                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       29198451                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2999482286                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5315595595                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   5315355309                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       214821                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2485143787                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        514338498                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2265555                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       290287                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         419658972                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    737576505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    268615008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    131419648                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     26248731                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3501205381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      2309115                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3325770501                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       982180                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    546846424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    306530957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1670950                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1352969907                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.458126                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.279223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    424375455     31.37%     31.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    146946725     10.86%     42.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    173203772     12.80%     55.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156591746     11.57%     66.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    154775589     11.44%     78.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    124843795      9.23%     87.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    106150708      7.85%     95.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     46241521      3.42%     98.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19840596      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1352969907                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        25111765     50.24%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1077      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22678043     45.37%     95.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2192353      4.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        31624      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2346712956     70.56%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1345777      0.04%     70.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     70.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1237470      0.04%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        48004      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        15812      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    716294268     21.54%     92.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    258707963      7.78%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      1376627      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3325770501                       # Type of FU issued
system.switch_cpus.iq.rate                   2.408876                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            49983238                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015029                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   8052458022                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4048904796                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3283590863                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      3018305                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1837649                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1413986                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3374203534                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1518581                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     95829666                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    106566264                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        82299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       392301                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     28096223                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        28795                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2249802                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15045601                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       125282151                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      20618958                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3738345443                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2052590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     737576505                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    268615008                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2003787                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         921246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      19388240                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       392301                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7056579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      9010721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     16067300                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3303574820                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     707114332                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22195681                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             234830947                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            964023377                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        267939306                       # Number of branches executed
system.switch_cpus.iew.exec_stores          256909045                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.392799                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3291392507                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3285004849                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2375115388                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3097608918                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.379349                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.766758                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    578517909                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       638165                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     14603418                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1272102611                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.483055                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.101880                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    547970716     43.08%     43.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    182368067     14.34%     57.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    121987892      9.59%     67.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54209780      4.26%     71.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51826686      4.07%     75.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31828316      2.50%     77.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18831593      1.48%     79.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14346865      1.13%     80.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    248732696     19.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1272102611                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3158700696                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3158700696                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              871529027                       # Number of memory references committed
system.switch_cpus.commit.loads             631010242                       # Number of loads committed
system.switch_cpus.commit.membars              257088                       # Number of memory barriers committed
system.switch_cpus.commit.branches          225381274                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1166501                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2942595327                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1245279                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    202064247      6.40%      6.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2081157959     65.89%     72.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1336689      0.04%     72.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       907434      0.03%     72.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        48004      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        15812      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    631267330     19.99%     92.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    240526595      7.61%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      1376626      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3158700696                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     248732696                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           4759281269                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7555946392                       # The number of ROB writes
system.switch_cpus.timesIdled                  795789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                27662021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2956668073                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2956668073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.466955                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.466955                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.141532                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.141532                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4877441621                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2759854132                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            212980                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           211475                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3072909                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1156668                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           12450362                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          12450355                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               707                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              707                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         13770392                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             276                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3820064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3820064                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2907059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43405788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46312847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     93013440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1829579224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1922592664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             389                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         30041814                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               30041814    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30041814                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28791652500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2226242964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22446829201                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040250                       # Number of seconds simulated
sim_ticks                                 40250225000                       # Number of ticks simulated
final_tick                               3065516788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18547020                       # Simulator instruction rate (inst/s)
host_op_rate                                 18547020                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              234115736                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745360                       # Number of bytes of host memory used
host_seconds                                   171.92                       # Real time elapsed on the host
sim_insts                                  3188686459                       # Number of instructions simulated
sim_ops                                    3188686459                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      2144192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     24262272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26406464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2144192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2144192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11770432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11770432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        33503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       379098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              412601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        183913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             183913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     53271553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    602785997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             656057550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     53271553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53271553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       292431458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            292431458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       292431458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     53271553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    602785997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            948489008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      412600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185833                       # Number of write requests accepted
system.mem_ctrls.readBursts                    412600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               26377728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11810880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26406400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11893312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    448                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1291                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          110                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10837                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   40250218500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                412600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               185833                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  183308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   63118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.833095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.298108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.918151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        82462     48.98%     48.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42697     25.36%     74.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12930      7.68%     82.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6413      3.81%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4176      2.48%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3009      1.79%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3082      1.83%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2733      1.62%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10851      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168353                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.561469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.180858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            134      1.19%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          4874     43.23%     44.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4743     42.07%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           926      8.21%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           242      2.15%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           128      1.14%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           70      0.62%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           47      0.42%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           41      0.36%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           21      0.19%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           14      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            6      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.283467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.930469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         11261     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             7      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11274                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8197744050                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             15925594050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2060760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19890.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38640.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       655.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       293.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    656.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   327057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101281                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67259.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4790341080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2613777375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             15901064400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9444723120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          52975169520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         276258802050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         244310055750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           606293933295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            747.523040                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   6440706250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1343940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   32462480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5043729600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2752035000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             16271743800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             9447030000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          52975169520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         272052267030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         247999998750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           606541973700                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            747.828858                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5268778250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1343940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   33633624750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       20                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     137530                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    33403     49.49%     49.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      14      0.02%     49.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      42      0.06%     49.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   34030     50.42%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                67489                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     33401     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       14      0.02%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       42      0.06%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    33401     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 66858                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              36749786500     91.30%     91.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                12380500      0.03%     91.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                26545500      0.07%     91.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3460905500      8.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          40249618000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999940                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.981516                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.990650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.01%      0.01% # number of syscalls executed
system.cpu.kern.syscall::3                          2      0.02%      0.03% # number of syscalls executed
system.cpu.kern.syscall::4                      11372     99.77%     99.80% # number of syscalls executed
system.cpu.kern.syscall::6                          4      0.04%     99.83% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.01%     99.84% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.01%     99.85% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.01%     99.86% # number of syscalls executed
system.cpu.kern.syscall::45                         4      0.04%     99.89% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.01%     99.90% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.01%     99.91% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.01%     99.92% # number of syscalls executed
system.cpu.kern.syscall::71                         5      0.04%     99.96% # number of syscalls executed
system.cpu.kern.syscall::74                         3      0.03%     99.99% # number of syscalls executed
system.cpu.kern.syscall::124                        1      0.01%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                  11398                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   137      0.12%      0.12% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      0.13% # number of callpals executed
system.cpu.kern.callpal::swpipl                 55786     48.97%     49.09% # number of callpals executed
system.cpu.kern.callpal::rdps                    6229      5.47%     54.56% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     54.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     54.56% # number of callpals executed
system.cpu.kern.callpal::rti                    11647     10.22%     64.78% # number of callpals executed
system.cpu.kern.callpal::callsys                11414     10.02%     74.80% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.01%     74.81% # number of callpals executed
system.cpu.kern.callpal::rdunique               28700     25.19%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 113930                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             11779                       # number of protection mode switches
system.cpu.kern.mode_switch::user               11603                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               11605                      
system.cpu.kern.mode_good::user                 11603                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.985228                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.992432                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31685589000     78.72%     78.72% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           8252067000     20.50%     99.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            311962000      0.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      137                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            633187                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15200416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            633699                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.986808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72809259                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72809259                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      8989959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8989959                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      5576356                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5576356                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       275476                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       275476                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       267421                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       267421                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14566315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14566315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14566315                       # number of overall hits
system.cpu.dcache.overall_hits::total        14566315                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1521602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1521602                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1403371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1403371                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         9800                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         9800                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           33                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      2924973                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2924973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      2924973                       # number of overall misses
system.cpu.dcache.overall_misses::total       2924973                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  88298410169                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  88298410169                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  94412189003                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  94412189003                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    350707749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    350707749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       615009                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       615009                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 182710599172                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 182710599172                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 182710599172                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 182710599172                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10511561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10511561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6979727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6979727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       285276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       285276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       267454                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       267454                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17491288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17491288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17491288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17491288                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.144755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144755                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.201064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.201064                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.034353                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.034353                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000123                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000123                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.167225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.167225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.167225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.167225                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 58029.898863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58029.898863                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 67275.288575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67275.288575                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 35786.505000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35786.505000                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 18636.636364                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 18636.636364                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62465.738717                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62465.738717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62465.738717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62465.738717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9562171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       156431                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            121174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1195                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.912729                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   130.904603                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       294511                       # number of writebacks
system.cpu.dcache.writebacks::total            294511                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1093623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1093623                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1204619                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1204619                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         3188                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         3188                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2298242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2298242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2298242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2298242                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       427979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       427979                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       198752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       198752                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         6612                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6612                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           33                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       626731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       626731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       626731                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       626731                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          280                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          280                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          644                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          644                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  21467675851                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21467675851                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  15653203730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15653203730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    157364252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    157364252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       565491                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       565491                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  37120879581                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37120879581                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  37120879581                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37120879581                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     78058000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     78058000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     56332500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     56332500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    134390500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    134390500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.040715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.028476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.023178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000123                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.035831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.035831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035831                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50160.582297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50160.582297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 78757.465233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78757.465233                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23799.796128                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23799.796128                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 17136.090909                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 17136.090909                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 59229.365678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59229.365678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 59229.365678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59229.365678                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 214445.054945                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 214445.054945                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 201187.500000                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 201187.500000                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 208680.900621                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 208680.900621                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            968086                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.862920                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7084696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            968598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.314382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   506.862920                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.989967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17014259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17014259                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      6984873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6984873                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      6984873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6984873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      6984873                       # number of overall hits
system.cpu.icache.overall_hits::total         6984873                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1038143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1038143                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1038143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1038143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1038143                       # number of overall misses
system.cpu.icache.overall_misses::total       1038143                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  15842873925                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15842873925                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  15842873925                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15842873925                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  15842873925                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15842873925                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      8023016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8023016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      8023016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8023016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      8023016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8023016                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.129396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.129396                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.129396                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.129396                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.129396                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.129396                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15260.781920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15260.781920                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15260.781920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15260.781920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15260.781920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15260.781920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3034                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                64                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.406250                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        69917                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        69917                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        69917                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        69917                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        69917                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        69917                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       968226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       968226                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       968226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       968226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       968226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       968226                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  13620416392                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13620416392                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  13620416392                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13620416392                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  13620416392                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13620416392                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.120681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.120681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.120681                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.120681                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.120681                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.120681                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14067.393761                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14067.393761                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14067.393761                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14067.393761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14067.393761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14067.393761                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  371                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 371                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2200                       # Transaction distribution
system.iobus.trans_dist::WriteResp                280                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1250                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   124186                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               122000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              234000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11125501                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1008000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1937002                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1927                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1943                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17343                       # Number of tag accesses
system.iocache.tags.data_accesses               17343                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       838994                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       838994                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    408497505                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    408497505                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       838994                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       838994                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       838994                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       838994                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119856.285714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119856.285714                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 212759.117188                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 212759.117188                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119856.285714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119856.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119856.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119856.285714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3469                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  525                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.607619                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            7                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            7                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            7                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       468994                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       468994                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    308653509                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    308653509                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       468994                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       468994                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       468994                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       468994                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66999.142857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66999.142857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 160757.035938                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 160757.035938                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66999.142857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66999.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66999.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66999.142857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    413857                       # number of replacements
system.l2.tags.tagsinuse                 16249.391184                       # Cycle average of tags in use
system.l2.tags.total_refs                     1465397                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    430033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.407638                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6071.071809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   908.787093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9269.532282                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.370549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.055468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.565767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991784                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30947291                       # Number of tag accesses
system.l2.tags.data_accesses                 30947291                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       934533                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       222846                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1157379                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           294511                       # number of Writeback hits
system.l2.Writeback_hits::total                294511                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   34                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        31225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31225                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        934533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        254071                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1188604                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       934533                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       254071                       # number of overall hits
system.l2.overall_hits::total                 1188604                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        33502                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       211718                       # number of ReadReq misses
system.l2.ReadReq_misses::total                245220                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       167421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167421                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        33502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       379139                       # number of demand (read+write) misses
system.l2.demand_misses::total                 412641                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        33502                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       379139                       # number of overall misses
system.l2.overall_misses::total                412641                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2829766210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  18810916330                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21640682540                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       124996                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62998                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  15104333498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15104333498                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2829766210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  33915249828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36745016038                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2829766210                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  33915249828                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36745016038                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       968035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       434564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1402599                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       294511                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            294511                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              133                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       198646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            198646                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       968035                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       633210                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1601245                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       968035                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       633210                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1601245                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.034608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.487196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.174833                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.744361                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.744361                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.272727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.272727                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.842811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842811                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.034608                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.598757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257700                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.034608                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.598757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257700                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84465.590413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88848.923238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88250.071528                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1262.585859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1262.585859                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data  6999.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6999.777778                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90217.675787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90217.675787                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84465.590413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89453.339878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89048.388401                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84465.590413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89453.339878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89048.388401                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               181993                       # number of writebacks
system.l2.writebacks::total                    181993                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        33502                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       211718                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           245220                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       167421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167421                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        33502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       379139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            412641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        33502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       379139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           412641                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          364                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          364                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          280                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          280                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          644                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          644                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   2407689790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  16172938170                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  18580627960                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1769089                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1769089                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       159009                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       159009                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  13032380502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13032380502                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   2407689790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  29205318672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31613008462                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   2407689790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  29205318672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31613008462                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     72962000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     72962000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     52692500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     52692500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    125654500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    125654500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.034608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.487196                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.174833                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.744361                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.744361                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.272727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.842811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842811                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.034608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.598757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257700                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.034608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.598757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257700                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71867.046445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76389.056056                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75771.258299                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17869.585859                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17869.585859                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77841.970255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77841.970255                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71867.046445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77030.636975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76611.409099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71867.046445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77030.636975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76611.409099                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 200445.054945                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 200445.054945                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 188187.500000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 188187.500000                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 195115.683230                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 195115.683230                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              245591                       # Transaction distribution
system.membus.trans_dist::ReadResp             245569                       # Transaction distribution
system.membus.trans_dist::WriteReq                280                       # Transaction distribution
system.membus.trans_dist::WriteResp               280                       # Transaction distribution
system.membus.trans_dist::Writeback            183913                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              101                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             110                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167419                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167419                       # Transaction distribution
system.membus.trans_dist::BadAddressError           23                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1007430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1008764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1014531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1250                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38054016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38055266                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38301026                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               23                       # Total snoops (count)
system.membus.snoop_fanout::samples            599234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  599234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              599234                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1076500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1465450238                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               29000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1959998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2181808940                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        12548610                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      9612708                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       294333                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      8410060                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         5039508                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.922379                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1201203                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        29864                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             12020600                       # DTB read hits
system.switch_cpus.dtb.read_misses              74735                       # DTB read misses
system.switch_cpus.dtb.read_acv                    59                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3133976                       # DTB read accesses
system.switch_cpus.dtb.write_hits             7537097                       # DTB write hits
system.switch_cpus.dtb.write_misses              2845                       # DTB write misses
system.switch_cpus.dtb.write_acv                   59                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          611174                       # DTB write accesses
system.switch_cpus.dtb.data_hits             19557697                       # DTB hits
system.switch_cpus.dtb.data_misses              77580                       # DTB misses
system.switch_cpus.dtb.data_acv                   118                       # DTB access violations
system.switch_cpus.dtb.data_accesses          3745150                       # DTB accesses
system.switch_cpus.itb.fetch_hits             1916481                       # ITB hits
system.switch_cpus.itb.fetch_misses             77416                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3373                       # ITB acv
system.switch_cpus.itb.fetch_accesses         1993897                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 79936994                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     28511624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               72655585                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            12548610                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6240711                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              40324671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1043896                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1067                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         4264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4912731                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         2536                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           8023016                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        247510                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     74278944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.978145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.311359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         60547625     81.51%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           857539      1.15%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1226618      1.65%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1983402      2.67%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2417283      3.25%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           699942      0.94%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           661947      0.89%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           822624      1.11%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5061964      6.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     74278944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.156981                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.908911                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         22399838                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      40051118                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          10140002                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1220287                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         467699                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       941829                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         54377                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       67655649                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        132288                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         467699                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         23192726                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        14036501                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     19473106                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          10555530                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       6553382                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       65951514                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         61398                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         859722                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         295324                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3937613                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     46989099                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      84967668                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     84887173                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        62668                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      40951445                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6037651                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1259405                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       313366                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           8564922                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     12398581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7747471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3102631                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2236319                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           61883033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1984491                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          60978562                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        25530                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      7873553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      3469239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1043358                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     74278944                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.820940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.653543                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     52803220     71.09%     71.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7502877     10.10%     81.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4113994      5.54%     86.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2786068      3.75%     90.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2933451      3.95%     94.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1546549      2.08%     96.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1186457      1.60%     98.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       946422      1.27%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       459906      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     74278944                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          735246     30.63%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1037371     43.22%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        627708     26.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        12345      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      39850991     65.35%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        62864      0.10%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        33426      0.05%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        17781      0.03%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         6171      0.01%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12763337     20.93%     86.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7571268     12.42%     98.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       660376      1.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       60978562                       # Type of FU issued
system.switch_cpus.iq.rate                   0.762833                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2400328                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039363                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    198468331                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     71720286                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     59793366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       193594                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        96961                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        96433                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       63269484                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           97061                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       937940                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1801008                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        10635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        77115                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       488362                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3920                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       401647                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         467699                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        12257304                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        632268                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     64819827                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       146467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      12398581                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7747471                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1419129                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         106734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        512000                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        77115                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       109733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       295036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       404769                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      60632992                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12135404                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       345569                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                952303                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19675937                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          8703134                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7540533                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.758510                       # Inst execution rate
system.switch_cpus.iew.wb_sent               60079020                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              59889799                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          30648769                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          43393862                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.749213                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.706293                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      7981251                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       941133                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       377614                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     72977418                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.775875                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.936477                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     56059312     76.82%     76.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7035706      9.64%     86.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2409996      3.30%     89.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1522236      2.09%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1106323      1.52%     93.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       544336      0.75%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       449948      0.62%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       444212      0.61%     95.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3405349      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     72977418                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     56621342                       # Number of instructions committed
system.switch_cpus.commit.committedOps       56621342                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               17856682                       # Number of memory references committed
system.switch_cpus.commit.loads              10597573                       # Number of loads committed
system.switch_cpus.commit.membars              527601                       # Number of memory barriers committed
system.switch_cpus.commit.branches            8044104                       # Number of branches committed
system.switch_cpus.commit.fp_insts              96161                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          54854123                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       923971                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       639713      1.13%      1.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     36809607     65.01%     66.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        61189      0.11%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        33407      0.06%     66.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     66.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        17780      0.03%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         6171      0.01%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     11125174     19.65%     86.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      7267923     12.84%     98.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       660376      1.17%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     56621342                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       3405349                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            133867803                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           130523174                       # The number of ROB writes
system.switch_cpus.timesIdled                  461211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 5658050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles               563456                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            55993973                       # Number of Instructions Simulated
system.switch_cpus.committedOps              55993973                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.427600                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.427600                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.700476                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.700476                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         80596156                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        44021597                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             62539                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            62247                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1292668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         938534                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            1403161                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1403138                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               280                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              280                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           294511                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1921                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             133                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            33                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           198646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          198646                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           23                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1936262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1562557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3498819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     61954304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     59374306                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              121328610                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2125                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1898685                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031850                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1896757     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1928      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1898685                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1243029500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1459157108                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1009709996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
