#pragma once

#include <stdint.h>


#define RNG_REG 0x50060800UL
#define HASH_REG 0x50060400UL
#define CRYP_REG 0x50060000UL
#define DCMI_REG 0x50050000UL
#define USB_OTG_FS_REG 0x50000000UL
#define USB_OTG_HS_REG 0x40040000UL
#define DMA2D_REG 0x4002B000UL 
#define ETHERNET_MAC_REG 0x40028000UL
#define DMA2_REG 0x40026400UL 
#define DMA1_REG 0x40026000UL
#define BKPSRAM_REG 0x40024000UL
#define FLASH_REG 0x40023C00UL
#define RCC_REG 0x40023800UL
#define CRC_REG 0x40023000UL
#define GPIOK_REG 0x40022800UL
#define GPIOJ_REG 0x40022400UL
#define GPIOI_REG 0x40022000UL
#define GPIOH_REG 0x40021C00UL
#define GPIOG_REG 0x40021800UL
#define GPIOF_REG 0x40021400UL
#define GPIOE_REG 0x40021000UL
#define GPIOD_REG 0x40020C00UL
#define GPIOC_REG 0x40020800UL
#define GPIOB_REG 0x40020400UL
#define GPIOA_REG 0x40020000UL
#define SAI1_REG 0x40015800UL
#define SPI6_REG 0x40015400UL
#define SPI5_REG 0x40015000UL
#define TIM11_REG 0x40014800UL
#define TIM10_REG 0x40014400UL
#define TIM9_REG 0x40014000UL
#define EXTI_REG 0x40013C00UL
#define SYSCFG_REG 0x40013800UL
#define SPI4_REG 0x40013400UL
#define SPI1_REG 0x40013000UL
#define SDIO_REG 0x40012C00UL
#define ADC1_REG 0x40012000UL
#define ADC2_REG ADC1_REG + 0x100
#define ADC3_REG ADC1_REG + 0x200 
#define USART6_REG 0x40011400UL
#define USART1_REG 0x40011000UL
#define TIM8_REG 0x40010400UL
#define TIM1_REG 0x40010000UL
#define UART8_REG 0x40007C00UL
#define UART7_REG 0x40007800UL
#define DAC_REG 0x40007400UL
#define PWR_REG 0x40007000UL
#define CAN2_REG 0x40006800UL
#define CAN1_REG 0x40006400UL
#define I2C3_REG 0x40005C00UL
#define I2C2_REG 0x40005800UL
#define I2C1_REG 0x40005400UL
#define UART5_REG 0x40005000UL
#define UART4_REG 0x40004C00UL
#define USART3_REG 0x40004800UL
#define USART2_REG 0x40004400UL
#define I2S3ext_REG 0x40004000UL
#define SPI3_REG 0x40003C00UL //I2S
#define SPI2_REG 0x40003800UL //I2S
#define I2S2ext_REG 0x40003400UL
#define IWDG_REG 0x40003000UL
#define WWDG_REG 0x40002C00UL
#define RTC_REG 0x40002800UL
#define TIM14_REG 0x40002000UL
#define TIM13_REG 0x40001C00UL
#define TIM12_REG 0x40001800UL
#define TIM7_REG 0x40001400UL
#define TIM6_REG 0x40001000UL
#define TIM5_REG 0x40000C00UL
#define TIM4_REG 0x40000800UL
#define TIM3_REG 0x40000400UL
#define TIM2_REG 0x40000000UL
#define SRAM1_REG 0x20000000UL
#define SRAM2_REG 0x2001C000UL
#define RCC_REG 0x40023800UL
#define SYSTICK_REG 0xE000E010UL
#define NVIC_REG 0xE000E004UL // from Cortex m4 manual

#define SCB_REG 0xE000ED00UL