Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri May 31 20:03:56 2019
| Host             : LAPTOP-8P9O5NTA running 64-bit major release  (build 9200)
| Command          : report_power -file ddu_power_routed.rpt -pb ddu_power_summary_routed.pb -rpx ddu_power_routed.rpx
| Design           : ddu
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 9.689        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 9.505        |
| Device Static (W)        | 0.184        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 40.8         |
| Junction Temperature (C) | 69.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.144 |     3003 |       --- |             --- |
|   LUT as Logic           |     0.960 |      988 |     63400 |            1.56 |
|   LUT as Distributed RAM |     0.088 |      256 |     19000 |            1.35 |
|   CARRY4                 |     0.063 |       21 |     15850 |            0.13 |
|   Register               |     0.019 |     1295 |    126800 |            1.02 |
|   F7/F8 Muxes            |     0.008 |      389 |     63400 |            0.61 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |        8 |       --- |             --- |
| Signals                  |     1.615 |     2052 |       --- |             --- |
| I/O                      |     6.747 |       40 |       210 |           19.05 |
| Static Power             |     0.184 |          |           |                 |
| Total                    |     9.689 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.875 |       2.790 |      0.085 |
| Vccaux    |       1.800 |     0.273 |       0.246 |      0.027 |
| Vcco33    |       3.300 |     1.905 |       1.901 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| ddu                                 |     9.505 |
|   cpu                               |     2.240 |
|     MEM                             |     0.170 |
|       U0                            |     0.170 |
|         synth_options.dist_mem_inst |     0.170 |
|           gen_dp_ram.dpram_inst     |     0.170 |
|             ram_reg_0_127_0_0       |     0.013 |
|             ram_reg_0_127_10_10     |    <0.001 |
|             ram_reg_0_127_11_11     |    <0.001 |
|             ram_reg_0_127_12_12     |    <0.001 |
|             ram_reg_0_127_13_13     |    <0.001 |
|             ram_reg_0_127_14_14     |    <0.001 |
|             ram_reg_0_127_15_15     |    <0.001 |
|             ram_reg_0_127_16_16     |    <0.001 |
|             ram_reg_0_127_17_17     |    <0.001 |
|             ram_reg_0_127_18_18     |    <0.001 |
|             ram_reg_0_127_19_19     |    <0.001 |
|             ram_reg_0_127_1_1       |     0.014 |
|             ram_reg_0_127_20_20     |    <0.001 |
|             ram_reg_0_127_21_21     |    <0.001 |
|             ram_reg_0_127_22_22     |    <0.001 |
|             ram_reg_0_127_23_23     |    <0.001 |
|             ram_reg_0_127_24_24     |    <0.001 |
|             ram_reg_0_127_25_25     |    <0.001 |
|             ram_reg_0_127_26_26     |    <0.001 |
|             ram_reg_0_127_27_27     |    <0.001 |
|             ram_reg_0_127_28_28     |    <0.001 |
|             ram_reg_0_127_29_29     |    <0.001 |
|             ram_reg_0_127_2_2       |     0.013 |
|             ram_reg_0_127_30_30     |    <0.001 |
|             ram_reg_0_127_31_31     |    <0.001 |
|             ram_reg_0_127_3_3       |     0.014 |
|             ram_reg_0_127_4_4       |     0.013 |
|             ram_reg_0_127_5_5       |    <0.001 |
|             ram_reg_0_127_6_6       |    <0.001 |
|             ram_reg_0_127_7_7       |    <0.001 |
|             ram_reg_0_127_8_8       |    <0.001 |
|             ram_reg_0_127_9_9       |    <0.001 |
|             ram_reg_128_255_0_0     |     0.009 |
|             ram_reg_128_255_10_10   |    <0.001 |
|             ram_reg_128_255_11_11   |    <0.001 |
|             ram_reg_128_255_12_12   |    <0.001 |
|             ram_reg_128_255_13_13   |    <0.001 |
|             ram_reg_128_255_14_14   |    <0.001 |
|             ram_reg_128_255_15_15   |    <0.001 |
|             ram_reg_128_255_16_16   |    <0.001 |
|             ram_reg_128_255_17_17   |    <0.001 |
|             ram_reg_128_255_18_18   |    <0.001 |
|             ram_reg_128_255_19_19   |    <0.001 |
|             ram_reg_128_255_1_1     |     0.010 |
|             ram_reg_128_255_20_20   |    <0.001 |
|             ram_reg_128_255_21_21   |    <0.001 |
|             ram_reg_128_255_22_22   |    <0.001 |
|             ram_reg_128_255_23_23   |    <0.001 |
|             ram_reg_128_255_24_24   |    <0.001 |
|             ram_reg_128_255_25_25   |    <0.001 |
|             ram_reg_128_255_26_26   |    <0.001 |
|             ram_reg_128_255_27_27   |    <0.001 |
|             ram_reg_128_255_28_28   |    <0.001 |
|             ram_reg_128_255_29_29   |    <0.001 |
|             ram_reg_128_255_2_2     |     0.008 |
|             ram_reg_128_255_30_30   |    <0.001 |
|             ram_reg_128_255_31_31   |    <0.001 |
|             ram_reg_128_255_3_3     |     0.010 |
|             ram_reg_128_255_4_4     |     0.009 |
|             ram_reg_128_255_5_5     |    <0.001 |
|             ram_reg_128_255_6_6     |    <0.001 |
|             ram_reg_128_255_7_7     |    <0.001 |
|             ram_reg_128_255_8_8     |    <0.001 |
|             ram_reg_128_255_9_9     |    <0.001 |
|     alu                             |     0.187 |
|     control                         |     1.740 |
|     regfile                         |     0.003 |
|   seg_ctrl                          |     0.027 |
+-------------------------------------+-----------+


