C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\synlog\report\stack00_stack0_premap.xml  -top_level_module  topStack00  -oedif  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\stack00_stack0.edi  -conchk_prepass  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\stack00_stack0_cck.rpt   -freq 1.000   C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\synwork\stack00_stack0_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\synwork\stack00_stack0_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\syntmp\stack00_stack0.plg  -osyn  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\synwork\stack00_stack0_prem.srd  -prjdir  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\  -prjname  proj_1  -log  C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\stack00\stack0\synlog\stack00_stack0_premap.srr  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\stack0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\stack00_stack0_premap.xml -top_level_module topStack00 -oedif ..\stack00_stack0.edi -conchk_prepass ..\stack00_stack0_cck.rpt -freq 1.000 ..\synwork\stack00_stack0_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\stack00_stack0_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam stack00_stack0.plg -osyn ..\synwork\stack00_stack0_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\stack00_stack0_premap.srr -jobname "premap"
rc:1 success:1 runtime:3
file:..\stack00_stack0.edi|io:o|time:1539620257|size:157606|exec:0|csum:
file:..\stack00_stack0_cck.rpt|io:o|time:1539699306|size:3014|exec:0|csum:
file:..\synwork\stack00_stack0_mult.srs|io:i|time:1539699303|size:4872|exec:0|csum:F90F03030EBB375268204B6BAD637A12
file:..\synwork\stack00_stack0_prem.srd|io:o|time:1539699306|size:19197|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501914216|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501914216|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:stack00_stack0.plg|io:o|time:1539699305|size:0|exec:0|csum:
file:..\synwork\stack00_stack0_prem.srd|io:o|time:1539699306|size:19197|exec:0|csum:
file:..\synlog\stack00_stack0_premap.srr|io:o|time:1539699307|size:4214|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501917114|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
