TimeQuest Timing Analyzer report for skeleton
Fri Apr 26 18:48:24 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'clock'
 11. Slow Model Hold: 'clock'
 12. Slow Model Recovery: 'reset'
 13. Slow Model Recovery: 'clock'
 14. Slow Model Recovery: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Removal: 'clock'
 16. Slow Model Removal: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'
 17. Slow Model Removal: 'reset'
 18. Slow Model Minimum Pulse Width: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'
 19. Slow Model Minimum Pulse Width: 'clock'
 20. Slow Model Minimum Pulse Width: 'reset'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clock'
 31. Fast Model Hold: 'clock'
 32. Fast Model Recovery: 'reset'
 33. Fast Model Recovery: 'clock'
 34. Fast Model Recovery: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Removal: 'clock'
 36. Fast Model Removal: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'
 37. Fast Model Removal: 'reset'
 38. Fast Model Minimum Pulse Width: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'
 39. Fast Model Minimum Pulse Width: 'clock'
 40. Fast Model Minimum Pulse Width: 'reset'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Multicorner Timing Analysis Summary
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; skeleton                                                       ;
; Device Family      ; Cyclone II                                                     ;
; Device Name        ; EP2C35F672C7                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Unavailable                                                    ;
+--------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------+
; clock                                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                           ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 } ;
; reset                                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { reset }                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.05 MHz ; 9.05 MHz        ; clock      ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -54.765 ; -22992.053    ;
+-------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -20.982 ; -2855.615     ;
+-------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; reset                                                                                                           ; -2.174 ; -6.615        ;
; clock                                                                                                           ; -0.907 ; -0.907        ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.983  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                           ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock                                                                                                           ; -24.032 ; -3455.800     ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -21.018 ; -268.400      ;
; reset                                                                                                           ; 2.099   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -9.192 ; -3896.714     ;
; clock                                                                                                           ; -2.064 ; -5020.873     ;
; reset                                                                                                           ; -1.631 ; -6.519        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                 ;
+---------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -54.765 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.805     ; 54.498     ;
; -54.692 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.015     ; 55.215     ;
; -54.659 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.805     ; 54.392     ;
; -54.586 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.015     ; 55.109     ;
; -54.551 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.805     ; 54.284     ;
; -54.478 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.015     ; 55.001     ;
; -54.457 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.335      ; 55.330     ;
; -54.454 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.335      ; 55.327     ;
; -54.450 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 0.355      ; 55.343     ;
; -54.396 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.805     ; 54.129     ;
; -54.351 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.335      ; 55.224     ;
; -54.348 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.335      ; 55.221     ;
; -54.347 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 54.797     ;
; -54.344 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.088     ; 54.794     ;
; -54.344 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 0.355      ; 55.237     ;
; -54.323 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.015     ; 54.846     ;
; -54.249 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.828     ;
; -54.246 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.825     ;
; -54.243 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.335      ; 55.116     ;
; -54.241 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 54.691     ;
; -54.240 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.335      ; 55.113     ;
; -54.238 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.088     ; 54.688     ;
; -54.236 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.104     ; 54.670     ;
; -54.236 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 0.355      ; 55.129     ;
; -54.217 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 55.079     ;
; -54.215 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 55.077     ;
; -54.168 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.336      ; 55.042     ;
; -54.163 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; 0.686      ; 55.387     ;
; -54.143 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.722     ;
; -54.141 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.104     ; 54.575     ;
; -54.140 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.719     ;
; -54.133 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 54.583     ;
; -54.130 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.088     ; 54.580     ;
; -54.111 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 54.973     ;
; -54.109 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 54.971     ;
; -54.088 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.335      ; 54.961     ;
; -54.085 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.335      ; 54.958     ;
; -54.081 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 0.355      ; 54.974     ;
; -54.068 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; 0.686      ; 55.292     ;
; -54.062 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.336      ; 54.936     ;
; -54.035 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.614     ;
; -54.032 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.611     ;
; -54.021 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.334     ;
; -54.019 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.332     ;
; -54.017 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.330     ;
; -54.003 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 54.865     ;
; -54.001 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 54.863     ;
; -53.982 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -1.167     ; 53.353     ;
; -53.978 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 54.428     ;
; -53.975 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.088     ; 54.425     ;
; -53.954 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.336      ; 54.828     ;
; -53.928 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 1.036      ; 55.502     ;
; -53.925 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 1.036      ; 55.499     ;
; -53.921 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 1.056      ; 55.515     ;
; -53.915 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.228     ;
; -53.913 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.226     ;
; -53.911 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.224     ;
; -53.909 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.377     ; 54.070     ;
; -53.880 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.459     ;
; -53.877 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.041      ; 54.456     ;
; -53.848 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 54.710     ;
; -53.846 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.324      ; 54.708     ;
; -53.833 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 1.036      ; 55.407     ;
; -53.830 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 1.036      ; 55.404     ;
; -53.826 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 1.056      ; 55.420     ;
; -53.818 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; 0.613      ; 54.969     ;
; -53.815 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; 0.613      ; 54.966     ;
; -53.807 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.120     ;
; -53.805 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.118     ;
; -53.803 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 55.116     ;
; -53.799 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.336      ; 54.673     ;
; -53.723 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; 0.613      ; 54.874     ;
; -53.720 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.742      ; 55.000     ;
; -53.720 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; 0.613      ; 54.871     ;
; -53.717 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.742      ; 54.997     ;
; -53.688 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 1.025      ; 55.251     ;
; -53.686 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 1.025      ; 55.249     ;
; -53.674 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; -0.027     ; 54.185     ;
; -53.671 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; -0.027     ; 54.182     ;
; -53.667 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; -0.007     ; 54.198     ;
; -53.652 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 54.965     ;
; -53.650 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 54.963     ;
; -53.648 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.775      ; 54.961     ;
; -53.639 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 1.037      ; 55.214     ;
; -53.625 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.742      ; 54.905     ;
; -53.622 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.742      ; 54.902     ;
; -53.593 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 1.025      ; 55.156     ;
; -53.591 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 1.025      ; 55.154     ;
; -53.564 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.450     ; 53.652     ;
; -53.561 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.450     ; 53.649     ;
; -53.544 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 1.037      ; 55.119     ;
; -53.492 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 1.476      ; 55.506     ;
; -53.490 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 1.476      ; 55.504     ;
; -53.488 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 1.476      ; 55.502     ;
; -53.466 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; -0.321     ; 53.683     ;
; -53.463 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; -0.321     ; 53.680     ;
; -53.434 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; -0.038     ; 53.934     ;
; -53.432 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; -0.038     ; 53.932     ;
; -53.397 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 1.476      ; 55.411     ;
; -53.395 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 1.476      ; 55.409     ;
+---------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                ;
+---------+---------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -20.982 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 2.212      ;
; -20.975 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 2.219      ;
; -20.973 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 2.221      ;
; -20.882 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:31:d|output               ; clock        ; clock       ; -0.500       ; 23.369     ; 2.273      ;
; -20.877 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:29:d|output               ; clock        ; clock       ; -0.500       ; 23.369     ; 2.278      ;
; -20.654 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 2.540      ;
; -20.635 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 2.559      ;
; -20.625 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 2.569      ;
; -19.745 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:28:d|output               ; clock        ; clock       ; -0.500       ; 23.330     ; 3.371      ;
; -19.741 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 3.453      ;
; -19.624 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 3.570      ;
; -19.064 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 4.130      ;
; -18.932 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:30:d|output               ; clock        ; clock       ; -0.500       ; 23.369     ; 4.223      ;
; -18.877 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output               ; clock        ; clock       ; -0.500       ; 21.505     ; 2.414      ;
; -18.877 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:24:d|output               ; clock        ; clock       ; -0.500       ; 21.505     ; 2.414      ;
; -18.342 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; clock        ; clock       ; -0.500       ; 23.408     ; 4.852      ;
; -18.281 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 22.747     ; 4.252      ;
; -18.229 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 22.601     ; 4.158      ;
; -18.223 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 22.789     ; 4.352      ;
; -18.223 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 22.789     ; 4.352      ;
; -18.223 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 22.789     ; 4.352      ;
; -18.218 ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; clock        ; clock       ; -0.500       ; 21.828     ; 3.396      ;
; -18.077 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:16:d|output               ; clock        ; clock       ; -0.500       ; 19.481     ; 1.190      ;
; -17.940 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:2:d|output                ; clock        ; clock       ; -0.500       ; 19.927     ; 1.773      ;
; -17.939 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:0:d|output                ; clock        ; clock       ; -0.500       ; 19.927     ; 1.774      ;
; -17.934 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:6:d|output                ; clock        ; clock       ; -0.500       ; 19.927     ; 1.779      ;
; -17.925 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output               ; clock        ; clock       ; -0.500       ; 21.535     ; 3.396      ;
; -17.871 ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 22.384     ; 4.299      ;
; -17.809 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 22.370     ; 4.347      ;
; -17.803 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 22.558     ; 4.541      ;
; -17.803 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 22.558     ; 4.541      ;
; -17.803 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 22.558     ; 4.541      ;
; -17.794 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 22.793     ; 4.785      ;
; -17.742 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:4:d|output                ; clock        ; clock       ; -0.500       ; 19.927     ; 1.971      ;
; -17.735 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:14:d|output               ; clock        ; clock       ; -0.500       ; 19.481     ; 1.532      ;
; -17.698 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:27:d|output               ; clock        ; clock       ; -0.500       ; 19.927     ; 2.015      ;
; -17.607 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:22:d|output               ; clock        ; clock       ; -0.500       ; 21.505     ; 3.684      ;
; -17.534 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert7|output      ; clock        ; clock       ; -0.500       ; 22.831     ; 5.083      ;
; -17.530 ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 22.430     ; 4.686      ;
; -17.515 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:11:d|output               ; clock        ; clock       ; -0.500       ; 19.757     ; 2.028      ;
; -17.509 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:18:d|output               ; clock        ; clock       ; -0.500       ; 19.757     ; 2.034      ;
; -17.508 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output               ; clock        ; clock       ; -0.500       ; 19.757     ; 2.035      ;
; -17.303 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:17:d|output               ; clock        ; clock       ; -0.500       ; 19.379     ; 1.862      ;
; -17.236 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert8|output      ; clock        ; clock       ; -0.500       ; 22.652     ; 5.202      ;
; -17.216 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 22.370     ; 4.940      ;
; -17.210 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 22.558     ; 5.134      ;
; -17.210 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 22.558     ; 5.134      ;
; -17.210 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 22.558     ; 5.134      ;
; -17.205 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert14|output     ; clock        ; clock       ; -0.500       ; 22.788     ; 5.369      ;
; -17.177 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 22.515     ; 5.124      ;
; -17.171 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 22.703     ; 5.318      ;
; -17.171 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 22.703     ; 5.318      ;
; -17.171 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 22.703     ; 5.318      ;
; -17.143 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; -0.500       ; 22.680     ; 5.323      ;
; -17.143 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; -0.500       ; 22.680     ; 5.323      ;
; -17.143 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; -0.500       ; 22.680     ; 5.323      ;
; -17.051 ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; reg_32:PClatch_FD|dflipflop:\G1:11:d|output               ; clock        ; clock       ; -0.500       ; 18.177     ; 0.912      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.026 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; reset        ; clock       ; -0.500       ; 20.814     ; 3.574      ;
; -17.011 ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 22.399     ; 5.174      ;
; -16.969 ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 22.747     ; 5.564      ;
; -16.917 ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; reg_32:PClatch_FD|dflipflop:\G1:4:d|output                ; clock        ; clock       ; -0.500       ; 19.081     ; 1.950      ;
; -16.901 ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; reg_32:PClatch_FD|dflipflop:\G1:2:d|output                ; clock        ; clock       ; -0.500       ; 19.210     ; 2.095      ;
; -16.831 ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 22.463     ; 5.418      ;
; -16.814 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert3|output      ; clock        ; clock       ; -0.500       ; 22.797     ; 5.769      ;
; -16.802 ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output   ; led_ctrl:output_control|assert_signal:assert14|output     ; clock        ; clock       ; -0.500       ; 22.425     ; 5.409      ;
; -16.723 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; -0.500       ; 22.449     ; 5.512      ;
; -16.723 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; -0.500       ; 22.449     ; 5.512      ;
; -16.723 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; -0.500       ; 22.449     ; 5.512      ;
; -16.717 ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output               ; clock        ; clock       ; -0.500       ; 18.177     ; 1.246      ;
; -16.663 ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; reg_32:PClatch_FD|dflipflop:\G1:18:d|output               ; clock        ; clock       ; -0.500       ; 18.177     ; 1.300      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; clock        ; clock       ; 0.000        ; 22.898     ; 6.550      ;
; -16.634 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert9|output      ; clock        ; clock       ; -0.500       ; 22.792     ; 5.944      ;
; -16.625 ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 22.417     ; 5.578      ;
; -16.624 ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output   ; led_ctrl:output_control|assert_signal:assert9|output      ; clock        ; clock       ; -0.500       ; 22.429     ; 5.591      ;
; -16.615 ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 22.353     ; 5.524      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
; -16.606 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; -0.500       ; 20.583     ; 3.763      ;
+---------+---------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'reset'                                                                                                                        ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.174 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goright ; clock        ; reset       ; 0.500        ; 0.436      ; 3.148      ;
; -1.689 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goleft  ; clock        ; reset       ; 0.500        ; 0.581      ; 2.808      ;
; -1.405 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|godown  ; clock        ; reset       ; 0.500        ; 0.350      ; 2.293      ;
; -1.347 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goup    ; clock        ; reset       ; 0.500        ; 0.581      ; 2.466      ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                     ;
+--------+-----------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.907 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|check[0]                                             ; clock        ; clock       ; 1.000        ; 0.000      ; 1.945      ;
; 0.534  ; reset                             ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.166      ; 3.170      ;
; 0.534  ; reset                             ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.166      ; 3.170      ;
; 0.542  ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.173      ; 3.169      ;
; 0.542  ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.173      ; 3.169      ;
; 0.542  ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.173      ; 3.169      ;
; 0.543  ; reset                             ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.174      ; 3.169      ;
; 0.543  ; reset                             ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.174      ; 3.169      ;
; 0.551  ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.181      ; 3.168      ;
; 0.551  ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:25:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.181      ; 3.168      ;
; 0.551  ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.181      ; 3.168      ;
; 0.552  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.182      ; 3.168      ;
; 0.552  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:25:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.182      ; 3.168      ;
; 0.552  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.182      ; 3.168      ;
; 0.552  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.182      ; 3.168      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:30:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:30:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.587  ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.216      ; 3.167      ;
; 0.607  ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.236      ; 3.167      ;
; 0.607  ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.236      ; 3.167      ;
; 0.607  ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.236      ; 3.167      ;
; 0.607  ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.236      ; 3.167      ;
; 0.608  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.237      ; 3.167      ;
; 0.608  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.237      ; 3.167      ;
; 0.608  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.237      ; 3.167      ;
; 0.608  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:8:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.237      ; 3.167      ;
; 0.608  ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.237      ; 3.167      ;
; 0.623  ; reset                             ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.243      ; 3.158      ;
; 0.623  ; reset                             ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.243      ; 3.158      ;
; 0.623  ; reset                             ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.243      ; 3.158      ;
; 0.624  ; reset                             ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.244      ; 3.158      ;
; 0.624  ; reset                             ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.244      ; 3.158      ;
; 0.624  ; reset                             ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:25:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.244      ; 3.158      ;
; 0.686  ; reset                             ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.315      ; 3.167      ;
; 0.686  ; reset                             ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.315      ; 3.167      ;
; 0.687  ; reset                             ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:7:dffcomp|output   ; reset        ; clock       ; 0.500        ; 3.316      ; 3.167      ;
; 0.687  ; reset                             ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; reset        ; clock       ; 0.500        ; 3.316      ; 3.167      ;
; 0.864  ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.500      ; 3.174      ;
; 0.864  ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.500      ; 3.174      ;
; 0.868  ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.509      ; 3.179      ;
; 0.868  ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.509      ; 3.179      ;
; 0.868  ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.509      ; 3.179      ;
; 0.868  ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.509      ; 3.179      ;
; 0.868  ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.509      ; 3.179      ;
; 0.869  ; reset                             ; regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.500      ; 3.169      ;
; 0.869  ; reset                             ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.512      ; 3.181      ;
; 0.869  ; reset                             ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.512      ; 3.181      ;
; 0.869  ; reset                             ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.512      ; 3.181      ;
; 0.870  ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.511      ; 3.179      ;
; 0.870  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.513      ; 3.181      ;
; 0.870  ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.511      ; 3.179      ;
; 0.870  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.513      ; 3.181      ;
; 0.870  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.513      ; 3.181      ;
; 0.870  ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.511      ; 3.179      ;
; 0.870  ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.511      ; 3.179      ;
; 0.877  ; reset                             ; dflipflop:set_at_fall|output                                                  ; reset        ; clock       ; 0.500        ; 3.500      ; 3.161      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.884  ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:18:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.524      ; 3.178      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.527      ; 3.179      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:17:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.527      ; 3.179      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:18:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.527      ; 3.179      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.526      ; 3.178      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.526      ; 3.178      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:22:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.526      ; 3.178      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:19:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.526      ; 3.178      ;
; 0.886  ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:20:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.526      ; 3.178      ;
; 0.887  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.528      ; 3.179      ;
; 0.887  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:18:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.528      ; 3.179      ;
; 0.894  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:27:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.529      ; 3.173      ;
; 0.894  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:25:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.529      ; 3.173      ;
; 0.894  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.529      ; 3.173      ;
; 0.894  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; reset        ; clock       ; 0.500        ; 3.529      ; 3.173      ;
; 0.894  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.529      ; 3.173      ;
; 0.894  ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.529      ; 3.173      ;
; 0.897  ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:27:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.532      ; 3.173      ;
; 0.897  ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:25:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.532      ; 3.173      ;
; 0.897  ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.532      ; 3.173      ;
; 0.897  ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.532      ; 3.173      ;
; 0.897  ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; reset        ; clock       ; 0.500        ; 3.532      ; 3.173      ;
; 0.898  ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.532      ; 3.172      ;
; 0.898  ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.532      ; 3.172      ;
; 0.898  ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.532      ; 3.172      ;
; 0.898  ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.532      ; 3.172      ;
; 0.898  ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:18:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.532      ; 3.172      ;
; 0.899  ; reset                             ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.539      ; 3.178      ;
; 0.899  ; reset                             ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:17:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.539      ; 3.178      ;
; 0.899  ; reset                             ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.533      ; 3.172      ;
; 0.899  ; reset                             ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 3.539      ; 3.178      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                               ;
+--------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 9.983  ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 12.599     ; 3.154      ;
; 10.093 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 12.712     ; 3.157      ;
; 10.483 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 12.599     ; 3.154      ;
; 10.593 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 12.712     ; 3.157      ;
; 10.634 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.254     ; 3.158      ;
; 10.675 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.291     ; 3.154      ;
; 10.792 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.437     ; 3.183      ;
; 10.988 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.632     ; 3.182      ;
; 11.019 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.635     ; 3.154      ;
; 11.060 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.694     ; 3.172      ;
; 11.063 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.708     ; 3.183      ;
; 11.066 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.695     ; 3.167      ;
; 11.134 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.254     ; 3.158      ;
; 11.175 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.291     ; 3.154      ;
; 11.251 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 13.895     ; 3.182      ;
; 11.292 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.437     ; 3.183      ;
; 11.488 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.632     ; 3.182      ;
; 11.508 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 14.124     ; 3.154      ;
; 11.519 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.635     ; 3.154      ;
; 11.560 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.694     ; 3.172      ;
; 11.563 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.708     ; 3.183      ;
; 11.566 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.695     ; 3.167      ;
; 11.751 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 13.895     ; 3.182      ;
; 11.832 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 14.470     ; 3.176      ;
; 11.846 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 14.480     ; 3.172      ;
; 12.008 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 14.124     ; 3.154      ;
; 12.036 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 14.652     ; 3.154      ;
; 12.212 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 14.849     ; 3.175      ;
; 12.332 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 14.470     ; 3.176      ;
; 12.346 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 14.480     ; 3.172      ;
; 12.376 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 14.992     ; 3.154      ;
; 12.536 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 14.652     ; 3.154      ;
; 12.699 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 15.344     ; 3.183      ;
; 12.712 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 14.849     ; 3.175      ;
; 12.876 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 14.992     ; 3.154      ;
; 12.911 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 15.531     ; 3.158      ;
; 13.039 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 15.673     ; 3.172      ;
; 13.199 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 15.344     ; 3.183      ;
; 13.227 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 15.856     ; 3.167      ;
; 13.315 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 15.934     ; 3.157      ;
; 13.319 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 15.964     ; 3.183      ;
; 13.411 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 15.531     ; 3.158      ;
; 13.534 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 16.178     ; 3.182      ;
; 13.539 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 15.673     ; 3.172      ;
; 13.671 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 16.315     ; 3.182      ;
; 13.727 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 15.856     ; 3.167      ;
; 13.815 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 15.934     ; 3.157      ;
; 13.819 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 15.964     ; 3.183      ;
; 14.034 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 16.178     ; 3.182      ;
; 14.171 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 16.315     ; 3.182      ;
; 14.529 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 17.163     ; 3.172      ;
; 14.896 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 17.533     ; 3.175      ;
; 15.029 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 17.163     ; 3.172      ;
; 15.114 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 17.752     ; 3.176      ;
; 15.396 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 17.533     ; 3.175      ;
; 15.614 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 17.752     ; 3.176      ;
+--------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                           ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.032 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; reset        ; clock       ; 0.000        ; 26.908     ; 3.162      ;
; -24.003 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:29:d|output               ; reset        ; clock       ; 0.000        ; 26.869     ; 3.152      ;
; -24.003 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:30:d|output               ; reset        ; clock       ; 0.000        ; 26.869     ; 3.152      ;
; -24.003 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:31:d|output               ; reset        ; clock       ; 0.000        ; 26.869     ; 3.152      ;
; -23.991 ; reset     ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; 0.000        ; 26.867     ; 3.162      ;
; -23.991 ; reset     ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; 0.000        ; 26.867     ; 3.162      ;
; -23.991 ; reset     ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; 0.000        ; 26.867     ; 3.162      ;
; -23.951 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:28:d|output               ; reset        ; clock       ; 0.000        ; 26.830     ; 3.165      ;
; -23.887 ; reset     ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; 0.000        ; 26.758     ; 3.157      ;
; -23.887 ; reset     ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; 0.000        ; 26.758     ; 3.157      ;
; -23.887 ; reset     ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; 0.000        ; 26.758     ; 3.157      ;
; -23.805 ; reset     ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; 0.000        ; 26.679     ; 3.160      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.532 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; reset        ; clock       ; -0.500       ; 26.908     ; 3.162      ;
; -23.503 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:29:d|output               ; reset        ; clock       ; -0.500       ; 26.869     ; 3.152      ;
; -23.503 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:30:d|output               ; reset        ; clock       ; -0.500       ; 26.869     ; 3.152      ;
; -23.503 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:31:d|output               ; reset        ; clock       ; -0.500       ; 26.869     ; 3.152      ;
; -23.491 ; reset     ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 26.867     ; 3.162      ;
; -23.491 ; reset     ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 26.867     ; 3.162      ;
; -23.491 ; reset     ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 26.867     ; 3.162      ;
; -23.451 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:28:d|output               ; reset        ; clock       ; -0.500       ; 26.830     ; 3.165      ;
; -23.387 ; reset     ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; -0.500       ; 26.758     ; 3.157      ;
; -23.387 ; reset     ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; -0.500       ; 26.758     ; 3.157      ;
; -23.387 ; reset     ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; -0.500       ; 26.758     ; 3.157      ;
; -23.305 ; reset     ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 26.679     ; 3.160      ;
; -22.165 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output               ; reset        ; clock       ; 0.000        ; 25.035     ; 3.156      ;
; -22.127 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:22:d|output               ; reset        ; clock       ; 0.000        ; 25.005     ; 3.164      ;
; -22.127 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output               ; reset        ; clock       ; 0.000        ; 25.005     ; 3.164      ;
; -22.127 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:24:d|output               ; reset        ; clock       ; 0.000        ; 25.005     ; 3.164      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -22.017 ; reset     ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; reset        ; clock       ; 0.000        ; 24.892     ; 3.161      ;
; -21.665 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output               ; reset        ; clock       ; -0.500       ; 25.035     ; 3.156      ;
; -21.627 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:22:d|output               ; reset        ; clock       ; -0.500       ; 25.005     ; 3.164      ;
; -21.627 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output               ; reset        ; clock       ; -0.500       ; 25.005     ; 3.164      ;
; -21.627 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:24:d|output               ; reset        ; clock       ; -0.500       ; 25.005     ; 3.164      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.517 ; reset     ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; reset        ; clock       ; -0.500       ; 24.892     ; 3.161      ;
; -21.311 ; reset     ; reg_32:branch_latch|dflipflop:\G1:19:d|output             ; reset        ; clock       ; 0.000        ; 24.188     ; 3.163      ;
; -21.311 ; reset     ; reg_32:branch_latch|dflipflop:\G1:20:d|output             ; reset        ; clock       ; 0.000        ; 24.188     ; 3.163      ;
; -21.311 ; reset     ; reg_32:branch_latch|dflipflop:\G1:21:d|output             ; reset        ; clock       ; 0.000        ; 24.188     ; 3.163      ;
; -21.015 ; reset     ; reg_32:branch_latch|dflipflop:\G1:14:d|output             ; reset        ; clock       ; 0.000        ; 23.882     ; 3.153      ;
; -21.015 ; reset     ; reg_32:branch_latch|dflipflop:\G1:15:d|output             ; reset        ; clock       ; 0.000        ; 23.882     ; 3.153      ;
; -20.811 ; reset     ; reg_32:branch_latch|dflipflop:\G1:19:d|output             ; reset        ; clock       ; -0.500       ; 24.188     ; 3.163      ;
; -20.811 ; reset     ; reg_32:branch_latch|dflipflop:\G1:20:d|output             ; reset        ; clock       ; -0.500       ; 24.188     ; 3.163      ;
; -20.811 ; reset     ; reg_32:branch_latch|dflipflop:\G1:21:d|output             ; reset        ; clock       ; -0.500       ; 24.188     ; 3.163      ;
; -20.676 ; reset     ; reg_32:branch_latch|dflipflop:\G1:12:d|output             ; reset        ; clock       ; 0.000        ; 23.545     ; 3.155      ;
; -20.676 ; reset     ; reg_32:branch_latch|dflipflop:\G1:16:d|output             ; reset        ; clock       ; 0.000        ; 23.545     ; 3.155      ;
; -20.676 ; reset     ; reg_32:branch_latch|dflipflop:\G1:17:d|output             ; reset        ; clock       ; 0.000        ; 23.545     ; 3.155      ;
; -20.676 ; reset     ; reg_32:branch_latch|dflipflop:\G1:18:d|output             ; reset        ; clock       ; 0.000        ; 23.545     ; 3.155      ;
; -20.552 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:0:d|output                ; reset        ; clock       ; 0.000        ; 23.427     ; 3.161      ;
; -20.552 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:2:d|output                ; reset        ; clock       ; 0.000        ; 23.427     ; 3.161      ;
; -20.552 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:4:d|output                ; reset        ; clock       ; 0.000        ; 23.427     ; 3.161      ;
; -20.552 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:6:d|output                ; reset        ; clock       ; 0.000        ; 23.427     ; 3.161      ;
; -20.552 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:26:d|output               ; reset        ; clock       ; 0.000        ; 23.427     ; 3.161      ;
; -20.552 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:27:d|output               ; reset        ; clock       ; 0.000        ; 23.427     ; 3.161      ;
; -20.515 ; reset     ; reg_32:branch_latch|dflipflop:\G1:14:d|output             ; reset        ; clock       ; -0.500       ; 23.882     ; 3.153      ;
; -20.515 ; reset     ; reg_32:branch_latch|dflipflop:\G1:15:d|output             ; reset        ; clock       ; -0.500       ; 23.882     ; 3.153      ;
; -20.376 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:11:d|output               ; reset        ; clock       ; 0.000        ; 23.257     ; 3.167      ;
; -20.376 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:18:d|output               ; reset        ; clock       ; 0.000        ; 23.257     ; 3.167      ;
; -20.376 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output               ; reset        ; clock       ; 0.000        ; 23.257     ; 3.167      ;
; -20.376 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:21:d|output               ; reset        ; clock       ; 0.000        ; 23.257     ; 3.167      ;
; -20.376 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:25:d|output               ; reset        ; clock       ; 0.000        ; 23.257     ; 3.167      ;
; -20.176 ; reset     ; reg_32:branch_latch|dflipflop:\G1:12:d|output             ; reset        ; clock       ; -0.500       ; 23.545     ; 3.155      ;
; -20.176 ; reset     ; reg_32:branch_latch|dflipflop:\G1:16:d|output             ; reset        ; clock       ; -0.500       ; 23.545     ; 3.155      ;
; -20.176 ; reset     ; reg_32:branch_latch|dflipflop:\G1:17:d|output             ; reset        ; clock       ; -0.500       ; 23.545     ; 3.155      ;
; -20.176 ; reset     ; reg_32:branch_latch|dflipflop:\G1:18:d|output             ; reset        ; clock       ; -0.500       ; 23.545     ; 3.155      ;
; -20.106 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:12:d|output               ; reset        ; clock       ; 0.000        ; 22.981     ; 3.161      ;
; -20.106 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:13:d|output               ; reset        ; clock       ; 0.000        ; 22.981     ; 3.161      ;
; -20.106 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:14:d|output               ; reset        ; clock       ; 0.000        ; 22.981     ; 3.161      ;
+---------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                 ;
+---------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -21.018 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 23.908     ; 3.176      ;
; -20.621 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 23.507     ; 3.172      ;
; -20.518 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 23.908     ; 3.176      ;
; -20.121 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 23.507     ; 3.172      ;
; -19.963 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.852     ; 3.175      ;
; -19.946 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.843     ; 3.183      ;
; -19.874 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.760     ; 3.172      ;
; -19.864 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.754     ; 3.176      ;
; -19.849 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.745     ; 3.182      ;
; -19.763 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.659     ; 3.182      ;
; -19.636 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.522     ; 3.172      ;
; -19.463 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.852     ; 3.175      ;
; -19.446 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.843     ; 3.183      ;
; -19.407 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.278     ; 3.157      ;
; -19.374 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.760     ; 3.172      ;
; -19.364 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.754     ; 3.176      ;
; -19.349 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.745     ; 3.182      ;
; -19.264 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.160     ; 3.182      ;
; -19.263 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.659     ; 3.182      ;
; -19.154 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 22.026     ; 3.158      ;
; -19.136 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.522     ; 3.172      ;
; -18.907 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.278     ; 3.157      ;
; -18.819 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.708     ; 3.175      ;
; -18.778 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.674     ; 3.182      ;
; -18.764 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.160     ; 3.182      ;
; -18.755 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.627     ; 3.158      ;
; -18.654 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 22.026     ; 3.158      ;
; -18.622 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.519     ; 3.183      ;
; -18.422 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.293     ; 3.157      ;
; -18.412 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.293     ; 3.167      ;
; -18.375 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.272     ; 3.183      ;
; -18.319 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.708     ; 3.175      ;
; -18.290 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.158     ; 3.154      ;
; -18.278 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.674     ; 3.182      ;
; -18.255 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.627     ; 3.158      ;
; -18.142 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 21.039     ; 3.183      ;
; -18.122 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.519     ; 3.183      ;
; -17.922 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.293     ; 3.157      ;
; -17.912 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.293     ; 3.167      ;
; -17.875 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.272     ; 3.183      ;
; -17.790 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.158     ; 3.154      ;
; -17.642 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 21.039     ; 3.183      ;
; -17.484 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 20.352     ; 3.154      ;
; -17.390 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 20.276     ; 3.172      ;
; -16.984 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 20.352     ; 3.154      ;
; -16.890 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 20.276     ; 3.172      ;
; -16.527 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 19.408     ; 3.167      ;
; -16.494 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 19.362     ; 3.154      ;
; -16.027 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 19.408     ; 3.167      ;
; -16.019 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.887     ; 3.154      ;
; -15.997 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.865     ; 3.154      ;
; -15.994 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 19.362     ; 3.154      ;
; -15.519 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.887     ; 3.154      ;
; -15.497 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.865     ; 3.154      ;
; -15.251 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 18.119     ; 3.154      ;
; -14.751 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 18.119     ; 3.154      ;
+---------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'reset'                                                                                                                        ;
+-------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 2.099 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goup    ; clock        ; reset       ; -0.500       ; 0.581      ; 2.466      ;
; 2.157 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|godown  ; clock        ; reset       ; -0.500       ; 0.350      ; 2.293      ;
; 2.441 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goleft  ; clock        ; reset       ; -0.500       ; 0.581      ; 2.808      ;
; 2.926 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goright ; clock        ; reset       ; -0.500       ; 0.436      ; 3.148      ;
+-------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------+
; -9.192 ; -8.081       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
; -9.192 ; -8.081       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
; -8.984 ; -7.873       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -8.984 ; -7.873       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -8.895 ; -7.784       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert10|set[0] ;
; -8.895 ; -7.784       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert10|set[0] ;
; -8.876 ; -7.765       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -8.876 ; -7.765       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -8.693 ; -7.582       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert7|set[0]  ;
; -8.693 ; -7.582       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert7|set[0]  ;
; -8.653 ; -7.542       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -8.653 ; -7.542       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -8.653 ; -7.542       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert4|set[0]  ;
; -8.653 ; -7.542       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert4|set[0]  ;
; -8.478 ; -7.367       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert14|set[0] ;
; -8.478 ; -7.367       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert14|set[0] ;
; -8.209 ; -7.098       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert12|set[0] ;
; -8.209 ; -7.098       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert12|set[0] ;
; -8.081 ; -8.081       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert3|set[0]|clk                     ;
; -8.081 ; -8.081       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert3|set[0]|clk                     ;
; -8.081 ; -8.081       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~21|combout                        ;
; -8.081 ; -8.081       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~21|combout                        ;
; -8.081 ; -8.081       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|combout                        ;
; -8.081 ; -8.081       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|combout                        ;
; -8.081 ; -8.081       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|datad                          ;
; -8.081 ; -8.081       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|datad                          ;
; -7.942 ; -6.831       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -7.942 ; -6.831       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -7.873 ; -7.873       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert13|set[0]|clk                    ;
; -7.873 ; -7.873       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert13|set[0]|clk                    ;
; -7.873 ; -7.873       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|combout                        ;
; -7.873 ; -7.873       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|combout                        ;
; -7.839 ; -7.839       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~36|combout                        ;
; -7.839 ; -7.839       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~36|combout                        ;
; -7.839 ; -7.839       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|dataa                          ;
; -7.839 ; -7.839       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|dataa                          ;
; -7.784 ; -7.784       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert10|set[0]|clk                    ;
; -7.784 ; -7.784       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert10|set[0]|clk                    ;
; -7.784 ; -7.784       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~33|combout                        ;
; -7.784 ; -7.784       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~33|combout                        ;
; -7.784 ; -7.784       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|combout                        ;
; -7.784 ; -7.784       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|combout                        ;
; -7.784 ; -7.784       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|datad                          ;
; -7.784 ; -7.784       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|datad                          ;
; -7.765 ; -7.765       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert6|set[0]|clk                     ;
; -7.765 ; -7.765       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert6|set[0]|clk                     ;
; -7.765 ; -7.765       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~58|combout                        ;
; -7.765 ; -7.765       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~58|combout                        ;
; -7.698 ; -6.587       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -7.698 ; -6.587       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -7.582 ; -7.582       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert7|set[0]|clk                     ;
; -7.582 ; -7.582       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert7|set[0]|clk                     ;
; -7.582 ; -7.582       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|combout                        ;
; -7.582 ; -7.582       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|combout                        ;
; -7.582 ; -7.582       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|datac                          ;
; -7.582 ; -7.582       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|datac                          ;
; -7.582 ; -7.582       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|led_r7~0|combout                       ;
; -7.582 ; -7.582       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|led_r7~0|combout                       ;
; -7.542 ; -7.542       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert11|set[0]|clk                    ;
; -7.542 ; -7.542       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert11|set[0]|clk                    ;
; -7.542 ; -7.542       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert4|set[0]|clk                     ;
; -7.542 ; -7.542       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert4|set[0]|clk                     ;
; -7.542 ; -7.542       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~22|combout                        ;
; -7.542 ; -7.542       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~22|combout                        ;
; -7.542 ; -7.542       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|combout                        ;
; -7.542 ; -7.542       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|combout                        ;
; -7.542 ; -7.542       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|datad                          ;
; -7.542 ; -7.542       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|datad                          ;
; -7.542 ; -7.542       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|combout                        ;
; -7.542 ; -7.542       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|combout                        ;
; -7.542 ; -7.542       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|datad                          ;
; -7.542 ; -7.542       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|datad                          ;
; -7.490 ; -6.379       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -7.490 ; -6.379       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -7.470 ; -6.359       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert5|set[0]  ;
; -7.470 ; -6.359       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert5|set[0]  ;
; -7.367 ; -7.367       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|assert14|set[0]|clk                    ;
; -7.367 ; -7.367       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|assert14|set[0]|clk                    ;
; -7.367 ; -7.367       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|comb~54|combout                        ;
; -7.367 ; -7.367       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|comb~54|combout                        ;
; -7.328 ; -6.217       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert1|set[0]  ;
; -7.328 ; -6.217       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert1|set[0]  ;
; -7.326 ; -7.326       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~28|combout                        ;
; -7.326 ; -7.326       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~28|combout                        ;
; -7.326 ; -7.326       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~58|datac                          ;
; -7.326 ; -7.326       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~58|datac                          ;
; -7.193 ; -6.082       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -7.193 ; -6.082       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -7.178 ; -6.067       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -7.178 ; -6.067       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -7.106 ; -5.995       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -7.106 ; -5.995       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -7.098 ; -7.098       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|assert12|set[0]|clk                    ;
; -7.098 ; -7.098       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|assert12|set[0]|clk                    ;
; -7.098 ; -7.098       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|comb~53|combout                        ;
; -7.098 ; -7.098       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|comb~53|combout                        ;
; -6.955 ; -5.844       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -6.955 ; -5.844       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -6.955 ; -5.844       ; 1.111          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
; -6.955 ; -5.844       ; 1.111          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'reset'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; reset ; Rise       ; reset                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|godown  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|godown  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|goleft  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|goleft  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|goright ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|goright ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|goup    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|goup    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb~7|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb~7|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb~7|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb~7|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb~8|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb~8|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb~8|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb~8|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb~9|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb~9|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb~9|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb~9|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|godown|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|godown|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|goleft|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|goleft|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|goright|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|goright|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|goup|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|goup|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; reset|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; reset|combout                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; keyboard_in[*]  ; clock      ; 4.836 ; 4.836 ; Rise       ; clock           ;
;  keyboard_in[0] ; clock      ; 4.590 ; 4.590 ; Rise       ; clock           ;
;  keyboard_in[1] ; clock      ; 4.836 ; 4.836 ; Rise       ; clock           ;
;  keyboard_in[2] ; clock      ; 4.656 ; 4.656 ; Rise       ; clock           ;
;  keyboard_in[3] ; clock      ; 4.356 ; 4.356 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; keyboard_in[*]  ; clock      ; -4.108 ; -4.108 ; Rise       ; clock           ;
;  keyboard_in[0] ; clock      ; -4.342 ; -4.342 ; Rise       ; clock           ;
;  keyboard_in[1] ; clock      ; -4.588 ; -4.588 ; Rise       ; clock           ;
;  keyboard_in[2] ; clock      ; -4.408 ; -4.408 ; Rise       ; clock           ;
;  keyboard_in[3] ; clock      ; -4.108 ; -4.108 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pc_out_d[*]   ; clock      ; 38.760 ; 38.760 ; Rise       ; clock           ;
;  pc_out_d[0]  ; clock      ; 22.908 ; 22.908 ; Rise       ; clock           ;
;  pc_out_d[1]  ; clock      ; 22.715 ; 22.715 ; Rise       ; clock           ;
;  pc_out_d[2]  ; clock      ; 24.063 ; 24.063 ; Rise       ; clock           ;
;  pc_out_d[3]  ; clock      ; 23.127 ; 23.127 ; Rise       ; clock           ;
;  pc_out_d[4]  ; clock      ; 27.892 ; 27.892 ; Rise       ; clock           ;
;  pc_out_d[5]  ; clock      ; 28.472 ; 28.472 ; Rise       ; clock           ;
;  pc_out_d[6]  ; clock      ; 30.565 ; 30.565 ; Rise       ; clock           ;
;  pc_out_d[7]  ; clock      ; 29.932 ; 29.932 ; Rise       ; clock           ;
;  pc_out_d[8]  ; clock      ; 28.366 ; 28.366 ; Rise       ; clock           ;
;  pc_out_d[9]  ; clock      ; 29.130 ; 29.130 ; Rise       ; clock           ;
;  pc_out_d[10] ; clock      ; 28.190 ; 28.190 ; Rise       ; clock           ;
;  pc_out_d[11] ; clock      ; 28.061 ; 28.061 ; Rise       ; clock           ;
;  pc_out_d[12] ; clock      ; 27.783 ; 27.783 ; Rise       ; clock           ;
;  pc_out_d[13] ; clock      ; 27.671 ; 27.671 ; Rise       ; clock           ;
;  pc_out_d[14] ; clock      ; 28.592 ; 28.592 ; Rise       ; clock           ;
;  pc_out_d[15] ; clock      ; 28.682 ; 28.682 ; Rise       ; clock           ;
;  pc_out_d[16] ; clock      ; 29.308 ; 29.308 ; Rise       ; clock           ;
;  pc_out_d[17] ; clock      ; 29.156 ; 29.156 ; Rise       ; clock           ;
;  pc_out_d[18] ; clock      ; 36.057 ; 36.057 ; Rise       ; clock           ;
;  pc_out_d[19] ; clock      ; 35.934 ; 35.934 ; Rise       ; clock           ;
;  pc_out_d[20] ; clock      ; 32.853 ; 32.853 ; Rise       ; clock           ;
;  pc_out_d[21] ; clock      ; 34.335 ; 34.335 ; Rise       ; clock           ;
;  pc_out_d[22] ; clock      ; 32.841 ; 32.841 ; Rise       ; clock           ;
;  pc_out_d[23] ; clock      ; 36.883 ; 36.883 ; Rise       ; clock           ;
;  pc_out_d[24] ; clock      ; 35.494 ; 35.494 ; Rise       ; clock           ;
;  pc_out_d[25] ; clock      ; 35.918 ; 35.918 ; Rise       ; clock           ;
;  pc_out_d[26] ; clock      ; 35.553 ; 35.553 ; Rise       ; clock           ;
;  pc_out_d[27] ; clock      ; 36.923 ; 36.923 ; Rise       ; clock           ;
;  pc_out_d[28] ; clock      ; 35.965 ; 35.965 ; Rise       ; clock           ;
;  pc_out_d[29] ; clock      ; 36.075 ; 36.075 ; Rise       ; clock           ;
;  pc_out_d[30] ; clock      ; 37.431 ; 37.431 ; Rise       ; clock           ;
;  pc_out_d[31] ; clock      ; 38.760 ; 38.760 ; Rise       ; clock           ;
; led_14[*]     ; clock      ; 32.091 ; 32.091 ; Fall       ; clock           ;
;  led_14[1]    ; clock      ; 30.991 ; 30.991 ; Fall       ; clock           ;
;  led_14[2]    ; clock      ; 30.733 ; 30.733 ; Fall       ; clock           ;
;  led_14[3]    ; clock      ; 30.803 ; 30.803 ; Fall       ; clock           ;
;  led_14[4]    ; clock      ; 31.028 ; 31.028 ; Fall       ; clock           ;
;  led_14[5]    ; clock      ; 32.091 ; 32.091 ; Fall       ; clock           ;
;  led_14[6]    ; clock      ; 31.128 ; 31.128 ; Fall       ; clock           ;
;  led_14[7]    ; clock      ; 30.784 ; 30.784 ; Fall       ; clock           ;
;  led_14[8]    ; clock      ; 30.919 ; 30.919 ; Fall       ; clock           ;
;  led_14[9]    ; clock      ; 31.087 ; 31.087 ; Fall       ; clock           ;
;  led_14[10]   ; clock      ; 30.471 ; 30.471 ; Fall       ; clock           ;
;  led_14[11]   ; clock      ; 30.437 ; 30.437 ; Fall       ; clock           ;
;  led_14[12]   ; clock      ; 30.604 ; 30.604 ; Fall       ; clock           ;
;  led_14[13]   ; clock      ; 31.476 ; 31.476 ; Fall       ; clock           ;
;  led_14[14]   ; clock      ; 31.828 ; 31.828 ; Fall       ; clock           ;
; pc_out_d[*]   ; clock      ; 22.687 ; 22.687 ; Fall       ; clock           ;
;  pc_out_d[0]  ; clock      ; 11.994 ; 11.994 ; Fall       ; clock           ;
;  pc_out_d[1]  ; clock      ; 12.124 ; 12.124 ; Fall       ; clock           ;
;  pc_out_d[2]  ; clock      ; 12.679 ; 12.679 ; Fall       ; clock           ;
;  pc_out_d[3]  ; clock      ; 11.245 ; 11.245 ; Fall       ; clock           ;
;  pc_out_d[4]  ; clock      ; 13.518 ; 13.518 ; Fall       ; clock           ;
;  pc_out_d[5]  ; clock      ; 12.747 ; 12.747 ; Fall       ; clock           ;
;  pc_out_d[6]  ; clock      ; 13.743 ; 13.743 ; Fall       ; clock           ;
;  pc_out_d[7]  ; clock      ; 12.961 ; 12.961 ; Fall       ; clock           ;
;  pc_out_d[8]  ; clock      ; 13.036 ; 13.036 ; Fall       ; clock           ;
;  pc_out_d[9]  ; clock      ; 12.440 ; 12.440 ; Fall       ; clock           ;
;  pc_out_d[10] ; clock      ; 12.437 ; 12.437 ; Fall       ; clock           ;
;  pc_out_d[11] ; clock      ; 11.293 ; 11.293 ; Fall       ; clock           ;
;  pc_out_d[12] ; clock      ; 19.034 ; 19.034 ; Fall       ; clock           ;
;  pc_out_d[13] ; clock      ; 20.500 ; 20.500 ; Fall       ; clock           ;
;  pc_out_d[14] ; clock      ; 18.912 ; 18.912 ; Fall       ; clock           ;
;  pc_out_d[15] ; clock      ; 11.064 ; 11.064 ; Fall       ; clock           ;
;  pc_out_d[16] ; clock      ; 19.012 ; 19.012 ; Fall       ; clock           ;
;  pc_out_d[17] ; clock      ; 18.967 ; 18.967 ; Fall       ; clock           ;
;  pc_out_d[18] ; clock      ; 12.545 ; 12.545 ; Fall       ; clock           ;
;  pc_out_d[19] ; clock      ; 11.897 ; 11.897 ; Fall       ; clock           ;
;  pc_out_d[20] ; clock      ; 21.985 ; 21.985 ; Fall       ; clock           ;
;  pc_out_d[21] ; clock      ; 21.115 ; 21.115 ; Fall       ; clock           ;
;  pc_out_d[22] ; clock      ; 21.518 ; 21.518 ; Fall       ; clock           ;
;  pc_out_d[23] ; clock      ; 21.731 ; 21.731 ; Fall       ; clock           ;
;  pc_out_d[24] ; clock      ; 21.009 ; 21.009 ; Fall       ; clock           ;
;  pc_out_d[25] ; clock      ; 20.524 ; 20.524 ; Fall       ; clock           ;
;  pc_out_d[26] ; clock      ; 22.367 ; 22.367 ; Fall       ; clock           ;
;  pc_out_d[27] ; clock      ; 22.588 ; 22.588 ; Fall       ; clock           ;
;  pc_out_d[28] ; clock      ; 22.687 ; 22.687 ; Fall       ; clock           ;
;  pc_out_d[29] ; clock      ; 18.874 ; 18.874 ; Fall       ; clock           ;
;  pc_out_d[30] ; clock      ; 19.807 ; 19.807 ; Fall       ; clock           ;
;  pc_out_d[31] ; clock      ; 18.894 ; 18.894 ; Fall       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pc_out_d[*]   ; clock      ; 22.132 ; 22.132 ; Rise       ; clock           ;
;  pc_out_d[0]  ; clock      ; 22.908 ; 22.908 ; Rise       ; clock           ;
;  pc_out_d[1]  ; clock      ; 22.132 ; 22.132 ; Rise       ; clock           ;
;  pc_out_d[2]  ; clock      ; 23.495 ; 23.495 ; Rise       ; clock           ;
;  pc_out_d[3]  ; clock      ; 22.754 ; 22.754 ; Rise       ; clock           ;
;  pc_out_d[4]  ; clock      ; 25.841 ; 25.841 ; Rise       ; clock           ;
;  pc_out_d[5]  ; clock      ; 26.181 ; 26.181 ; Rise       ; clock           ;
;  pc_out_d[6]  ; clock      ; 27.293 ; 27.293 ; Rise       ; clock           ;
;  pc_out_d[7]  ; clock      ; 26.424 ; 26.424 ; Rise       ; clock           ;
;  pc_out_d[8]  ; clock      ; 26.635 ; 26.635 ; Rise       ; clock           ;
;  pc_out_d[9]  ; clock      ; 25.622 ; 25.622 ; Rise       ; clock           ;
;  pc_out_d[10] ; clock      ; 26.459 ; 26.459 ; Rise       ; clock           ;
;  pc_out_d[11] ; clock      ; 26.147 ; 26.147 ; Rise       ; clock           ;
;  pc_out_d[12] ; clock      ; 26.052 ; 26.052 ; Rise       ; clock           ;
;  pc_out_d[13] ; clock      ; 25.826 ; 25.826 ; Rise       ; clock           ;
;  pc_out_d[14] ; clock      ; 25.582 ; 25.582 ; Rise       ; clock           ;
;  pc_out_d[15] ; clock      ; 25.206 ; 25.206 ; Rise       ; clock           ;
;  pc_out_d[16] ; clock      ; 26.297 ; 26.297 ; Rise       ; clock           ;
;  pc_out_d[17] ; clock      ; 25.683 ; 25.683 ; Rise       ; clock           ;
;  pc_out_d[18] ; clock      ; 27.207 ; 27.207 ; Rise       ; clock           ;
;  pc_out_d[19] ; clock      ; 26.699 ; 26.699 ; Rise       ; clock           ;
;  pc_out_d[20] ; clock      ; 26.793 ; 26.793 ; Rise       ; clock           ;
;  pc_out_d[21] ; clock      ; 28.275 ; 28.275 ; Rise       ; clock           ;
;  pc_out_d[22] ; clock      ; 26.781 ; 26.781 ; Rise       ; clock           ;
;  pc_out_d[23] ; clock      ; 30.823 ; 30.823 ; Rise       ; clock           ;
;  pc_out_d[24] ; clock      ; 29.434 ; 29.434 ; Rise       ; clock           ;
;  pc_out_d[25] ; clock      ; 29.858 ; 29.858 ; Rise       ; clock           ;
;  pc_out_d[26] ; clock      ; 29.493 ; 29.493 ; Rise       ; clock           ;
;  pc_out_d[27] ; clock      ; 30.863 ; 30.863 ; Rise       ; clock           ;
;  pc_out_d[28] ; clock      ; 29.905 ; 29.905 ; Rise       ; clock           ;
;  pc_out_d[29] ; clock      ; 25.806 ; 25.806 ; Rise       ; clock           ;
;  pc_out_d[30] ; clock      ; 26.223 ; 26.223 ; Rise       ; clock           ;
;  pc_out_d[31] ; clock      ; 27.552 ; 27.552 ; Rise       ; clock           ;
; led_14[*]     ; clock      ; 30.437 ; 30.437 ; Fall       ; clock           ;
;  led_14[1]    ; clock      ; 30.991 ; 30.991 ; Fall       ; clock           ;
;  led_14[2]    ; clock      ; 30.733 ; 30.733 ; Fall       ; clock           ;
;  led_14[3]    ; clock      ; 30.803 ; 30.803 ; Fall       ; clock           ;
;  led_14[4]    ; clock      ; 31.028 ; 31.028 ; Fall       ; clock           ;
;  led_14[5]    ; clock      ; 32.091 ; 32.091 ; Fall       ; clock           ;
;  led_14[6]    ; clock      ; 31.128 ; 31.128 ; Fall       ; clock           ;
;  led_14[7]    ; clock      ; 30.784 ; 30.784 ; Fall       ; clock           ;
;  led_14[8]    ; clock      ; 30.919 ; 30.919 ; Fall       ; clock           ;
;  led_14[9]    ; clock      ; 31.087 ; 31.087 ; Fall       ; clock           ;
;  led_14[10]   ; clock      ; 30.471 ; 30.471 ; Fall       ; clock           ;
;  led_14[11]   ; clock      ; 30.437 ; 30.437 ; Fall       ; clock           ;
;  led_14[12]   ; clock      ; 30.604 ; 30.604 ; Fall       ; clock           ;
;  led_14[13]   ; clock      ; 31.476 ; 31.476 ; Fall       ; clock           ;
;  led_14[14]   ; clock      ; 31.828 ; 31.828 ; Fall       ; clock           ;
; pc_out_d[*]   ; clock      ; 9.446  ; 9.446  ; Fall       ; clock           ;
;  pc_out_d[0]  ; clock      ; 10.516 ; 10.516 ; Fall       ; clock           ;
;  pc_out_d[1]  ; clock      ; 11.640 ; 11.640 ; Fall       ; clock           ;
;  pc_out_d[2]  ; clock      ; 11.162 ; 11.162 ; Fall       ; clock           ;
;  pc_out_d[3]  ; clock      ; 10.907 ; 10.907 ; Fall       ; clock           ;
;  pc_out_d[4]  ; clock      ; 12.693 ; 12.693 ; Fall       ; clock           ;
;  pc_out_d[5]  ; clock      ; 11.613 ; 11.613 ; Fall       ; clock           ;
;  pc_out_d[6]  ; clock      ; 12.234 ; 12.234 ; Fall       ; clock           ;
;  pc_out_d[7]  ; clock      ; 12.334 ; 12.334 ; Fall       ; clock           ;
;  pc_out_d[8]  ; clock      ; 12.793 ; 12.793 ; Fall       ; clock           ;
;  pc_out_d[9]  ; clock      ; 11.352 ; 11.352 ; Fall       ; clock           ;
;  pc_out_d[10] ; clock      ; 11.570 ; 11.570 ; Fall       ; clock           ;
;  pc_out_d[11] ; clock      ; 10.829 ; 10.829 ; Fall       ; clock           ;
;  pc_out_d[12] ; clock      ; 10.310 ; 10.310 ; Fall       ; clock           ;
;  pc_out_d[13] ; clock      ; 10.798 ; 10.798 ; Fall       ; clock           ;
;  pc_out_d[14] ; clock      ; 9.690  ; 9.690  ; Fall       ; clock           ;
;  pc_out_d[15] ; clock      ; 10.164 ; 10.164 ; Fall       ; clock           ;
;  pc_out_d[16] ; clock      ; 9.446  ; 9.446  ; Fall       ; clock           ;
;  pc_out_d[17] ; clock      ; 10.308 ; 10.308 ; Fall       ; clock           ;
;  pc_out_d[18] ; clock      ; 11.250 ; 11.250 ; Fall       ; clock           ;
;  pc_out_d[19] ; clock      ; 11.106 ; 11.106 ; Fall       ; clock           ;
;  pc_out_d[20] ; clock      ; 10.073 ; 10.073 ; Fall       ; clock           ;
;  pc_out_d[21] ; clock      ; 11.355 ; 11.355 ; Fall       ; clock           ;
;  pc_out_d[22] ; clock      ; 10.136 ; 10.136 ; Fall       ; clock           ;
;  pc_out_d[23] ; clock      ; 12.026 ; 12.026 ; Fall       ; clock           ;
;  pc_out_d[24] ; clock      ; 10.918 ; 10.918 ; Fall       ; clock           ;
;  pc_out_d[25] ; clock      ; 10.429 ; 10.429 ; Fall       ; clock           ;
;  pc_out_d[26] ; clock      ; 11.275 ; 11.275 ; Fall       ; clock           ;
;  pc_out_d[27] ; clock      ; 11.370 ; 11.370 ; Fall       ; clock           ;
;  pc_out_d[28] ; clock      ; 10.391 ; 10.391 ; Fall       ; clock           ;
;  pc_out_d[29] ; clock      ; 10.512 ; 10.512 ; Fall       ; clock           ;
;  pc_out_d[30] ; clock      ; 10.525 ; 10.525 ; Fall       ; clock           ;
;  pc_out_d[31] ; clock      ; 10.933 ; 10.933 ; Fall       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -20.062 ; -8414.455     ;
+-------+---------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.787 ; -1021.133     ;
+-------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; reset                                                                                                           ; -0.700 ; -2.039        ;
; clock                                                                                                           ; 0.121  ; 0.000         ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.306  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -9.132 ; -1155.526     ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -8.082 ; -103.711      ;
; reset                                                                                                           ; 1.284  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -3.633 ; -1139.956     ;
; clock                                                                                                           ; -2.000 ; -4360.086     ;
; reset                                                                                                           ; -1.380 ; -5.380        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                 ;
+---------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -20.062 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.430     ; 20.164     ;
; -20.047 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.430     ; 20.149     ;
; -19.950 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 20.394     ;
; -19.944 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; -0.033     ; 20.443     ;
; -19.936 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.430     ; 20.038     ;
; -19.935 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 20.379     ;
; -19.929 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.430     ; 20.031     ;
; -19.929 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; -0.033     ; 20.428     ;
; -19.908 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.043      ; 20.483     ;
; -19.904 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.043      ; 20.479     ;
; -19.893 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.043      ; 20.468     ;
; -19.889 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.043      ; 20.464     ;
; -19.824 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 20.268     ;
; -19.818 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; -0.033     ; 20.317     ;
; -19.817 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 20.261     ;
; -19.811 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; -0.033     ; 20.310     ;
; -19.807 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.096     ; 20.243     ;
; -19.805 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.096     ; 20.241     ;
; -19.792 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.096     ; 20.228     ;
; -19.790 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.096     ; 20.226     ;
; -19.782 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.043      ; 20.357     ;
; -19.781 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.260     ;
; -19.778 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.257     ;
; -19.778 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.043      ; 20.353     ;
; -19.775 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.043      ; 20.350     ;
; -19.771 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.043      ; 20.346     ;
; -19.767 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.351     ;
; -19.766 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.245     ;
; -19.764 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.348     ;
; -19.763 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.242     ;
; -19.760 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.068     ; 20.224     ;
; -19.760 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.564     ; 19.728     ;
; -19.752 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.336     ;
; -19.749 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.333     ;
; -19.742 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.068     ; 20.206     ;
; -19.731 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.063      ; 20.326     ;
; -19.716 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.063      ; 20.311     ;
; -19.681 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.096     ; 20.117     ;
; -19.679 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.096     ; 20.115     ;
; -19.674 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.096     ; 20.110     ;
; -19.672 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.096     ; 20.108     ;
; -19.655 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.134     ;
; -19.652 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.131     ;
; -19.648 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; 0.274      ; 20.454     ;
; -19.648 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.127     ;
; -19.648 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.222     ; 19.958     ;
; -19.646 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.491     ;
; -19.645 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; -0.053     ; 20.124     ;
; -19.644 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.489     ;
; -19.642 ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.487     ;
; -19.642 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 0.329      ; 20.503     ;
; -19.642 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; -0.167     ; 20.007     ;
; -19.641 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.225     ;
; -19.638 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.222     ;
; -19.634 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.218     ;
; -19.631 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.052      ; 20.215     ;
; -19.631 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.476     ;
; -19.630 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; 0.274      ; 20.436     ;
; -19.629 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.474     ;
; -19.627 ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.472     ;
; -19.624 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; 0.329      ; 20.485     ;
; -19.606 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.405      ; 20.543     ;
; -19.606 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; -0.091     ; 20.047     ;
; -19.605 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.063      ; 20.200     ;
; -19.602 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.405      ; 20.539     ;
; -19.602 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; -0.091     ; 20.043     ;
; -19.598 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.063      ; 20.193     ;
; -19.588 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock        ; clock       ; 0.500        ; 0.405      ; 20.525     ;
; -19.584 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock        ; clock       ; 0.500        ; 0.405      ; 20.521     ;
; -19.520 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.365     ;
; -19.518 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.363     ;
; -19.517 ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.430     ; 19.619     ;
; -19.516 ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.361     ;
; -19.513 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.358     ;
; -19.511 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.356     ;
; -19.509 ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.500        ; 0.313      ; 20.354     ;
; -19.505 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; 0.266      ; 20.303     ;
; -19.505 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; -0.230     ; 19.807     ;
; -19.503 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; 0.266      ; 20.301     ;
; -19.503 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; -0.230     ; 19.805     ;
; -19.487 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock        ; clock       ; 0.500        ; 0.266      ; 20.285     ;
; -19.485 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock        ; clock       ; 0.500        ; 0.266      ; 20.283     ;
; -19.479 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.309      ; 20.320     ;
; -19.479 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; -0.187     ; 19.824     ;
; -19.476 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.309      ; 20.317     ;
; -19.476 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; -0.187     ; 19.821     ;
; -19.471 ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output ; dflipflop:set_at_fall|output                ; clock        ; clock       ; 0.500        ; -0.505     ; 19.498     ;
; -19.465 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.414      ; 20.411     ;
; -19.465 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; -0.082     ; 19.915     ;
; -19.462 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.414      ; 20.408     ;
; -19.462 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; -0.082     ; 19.912     ;
; -19.461 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock        ; clock       ; 0.500        ; 0.309      ; 20.302     ;
; -19.458 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock        ; clock       ; 0.500        ; 0.309      ; 20.299     ;
; -19.447 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock        ; clock       ; 0.500        ; 0.414      ; 20.393     ;
; -19.444 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock        ; clock       ; 0.500        ; 0.414      ; 20.390     ;
; -19.429 ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.425      ; 20.386     ;
; -19.429 ; reg_32:IRlatch_MW|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; -0.071     ; 19.890     ;
; -19.411 ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock        ; clock       ; 0.500        ; 0.425      ; 20.368     ;
; -19.405 ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock        ; clock       ; 0.500        ; -0.088     ; 19.849     ;
; -19.399 ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock        ; clock       ; 0.500        ; -0.033     ; 19.898     ;
+---------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                               ;
+--------+---------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.787 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 0.926      ;
; -7.782 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 0.931      ;
; -7.781 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 0.932      ;
; -7.766 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:31:d|output               ; clock        ; clock       ; -0.500       ; 9.038      ; 0.924      ;
; -7.763 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:29:d|output               ; clock        ; clock       ; -0.500       ; 9.038      ; 0.927      ;
; -7.669 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 1.044      ;
; -7.663 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 1.050      ;
; -7.662 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 1.051      ;
; -7.319 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 1.394      ;
; -7.306 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:28:d|output               ; clock        ; clock       ; -0.500       ; 9.037      ; 1.383      ;
; -7.263 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 1.450      ;
; -7.064 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 1.649      ;
; -6.987 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:30:d|output               ; clock        ; clock       ; -0.500       ; 9.038      ; 1.703      ;
; -6.976 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:24:d|output               ; clock        ; clock       ; -0.500       ; 8.319      ; 0.995      ;
; -6.973 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output               ; clock        ; clock       ; -0.500       ; 8.319      ; 0.998      ;
; -6.751 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 8.837      ; 1.738      ;
; -6.751 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 8.837      ; 1.738      ;
; -6.751 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 8.837      ; 1.738      ;
; -6.736 ; dflipflop:set_at_fall|output                ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; clock        ; clock       ; -0.500       ; 9.061      ; 1.977      ;
; -6.715 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 8.740      ; 1.677      ;
; -6.696 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 8.764      ; 1.720      ;
; -6.657 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:16:d|output               ; clock        ; clock       ; -0.500       ; 7.509      ; 0.504      ;
; -6.631 ; reg_32:PC_set_val|dflipflop:\G1:18:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; clock        ; clock       ; -0.500       ; 8.318      ; 1.339      ;
; -6.577 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 8.753      ; 1.828      ;
; -6.577 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 8.753      ; 1.828      ;
; -6.577 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 8.753      ; 1.828      ;
; -6.557 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output               ; clock        ; clock       ; -0.500       ; 8.291      ; 1.386      ;
; -6.543 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:14:d|output               ; clock        ; clock       ; -0.500       ; 7.509      ; 0.618      ;
; -6.541 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 8.656      ; 1.767      ;
; -6.535 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:0:d|output                ; clock        ; clock       ; -0.500       ; 7.637      ; 0.754      ;
; -6.535 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:2:d|output                ; clock        ; clock       ; -0.500       ; 7.637      ; 0.754      ;
; -6.535 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 8.792      ; 1.909      ;
; -6.534 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:6:d|output                ; clock        ; clock       ; -0.500       ; 7.637      ; 0.755      ;
; -6.501 ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 8.547      ; 1.698      ;
; -6.494 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert7|output      ; clock        ; clock       ; -0.500       ; 8.817      ; 1.975      ;
; -6.489 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:22:d|output               ; clock        ; clock       ; -0.500       ; 8.319      ; 1.482      ;
; -6.466 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:4:d|output                ; clock        ; clock       ; -0.500       ; 7.637      ; 0.823      ;
; -6.461 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:11:d|output               ; clock        ; clock       ; -0.500       ; 7.640      ; 0.831      ;
; -6.457 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:18:d|output               ; clock        ; clock       ; -0.500       ; 7.640      ; 0.835      ;
; -6.457 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output               ; clock        ; clock       ; -0.500       ; 7.640      ; 0.835      ;
; -6.456 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:27:d|output               ; clock        ; clock       ; -0.500       ; 7.637      ; 0.833      ;
; -6.386 ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 8.575      ; 1.841      ;
; -6.374 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 8.753      ; 2.031      ;
; -6.374 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 8.753      ; 2.031      ;
; -6.374 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 8.753      ; 2.031      ;
; -6.356 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert8|output      ; clock        ; clock       ; -0.500       ; 8.707      ; 2.003      ;
; -6.340 ; dflipflop:set_at_fall|output                ; reg_32:PClatch_FD|dflipflop:\G1:17:d|output               ; clock        ; clock       ; -0.500       ; 7.440      ; 0.752      ;
; -6.338 ; input_ctrl:input_control|goup               ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 8.656      ; 1.970      ;
; -6.327 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert14|output     ; clock        ; clock       ; -0.500       ; 8.789      ; 2.114      ;
; -6.314 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; -0.500       ; 8.779      ; 2.117      ;
; -6.314 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; -0.500       ; 8.779      ; 2.117      ;
; -6.314 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; -0.500       ; 8.779      ; 2.117      ;
; -6.273 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 8.792      ; 2.171      ;
; -6.273 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 8.792      ; 2.171      ;
; -6.273 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 8.792      ; 2.171      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.259 ; input_ctrl:input_control|godown             ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; reset        ; clock       ; -0.500       ; 8.059      ; 1.452      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.251 ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; clock        ; clock       ; 0.000        ; 8.814      ; 2.715      ;
; -6.237 ; input_ctrl:input_control|goright            ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 8.695      ; 2.110      ;
; -6.229 ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert1|output      ; clock        ; clock       ; -0.500       ; 8.764      ; 2.187      ;
; -6.173 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert3|output      ; clock        ; clock       ; -0.500       ; 8.794      ; 2.273      ;
; -6.156 ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 8.545      ; 2.041      ;
; -6.151 ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; reg_32:PClatch_FD|dflipflop:\G1:11:d|output               ; clock        ; clock       ; -0.500       ; 6.897      ; 0.398      ;
; -6.140 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; -0.500       ; 8.695      ; 2.207      ;
; -6.140 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; -0.500       ; 8.695      ; 2.207      ;
; -6.140 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; -0.500       ; 8.695      ; 2.207      ;
; -6.135 ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; reg_32:PClatch_FD|dflipflop:\G1:2:d|output                ; clock        ; clock       ; -0.500       ; 7.303      ; 0.820      ;
; -6.118 ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; reg_32:PClatch_FD|dflipflop:\G1:4:d|output                ; clock        ; clock       ; -0.500       ; 7.260      ; 0.794      ;
; -6.113 ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 8.576      ; 2.115      ;
; -6.099 ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output   ; led_ctrl:output_control|assert_signal:assert14|output     ; clock        ; clock       ; -0.500       ; 8.572      ; 2.125      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.085 ; input_ctrl:input_control|goleft             ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; reset        ; clock       ; -0.500       ; 7.975      ; 1.542      ;
; -6.068 ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 8.792      ; 2.376      ;
; -6.053 ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output   ; led_ctrl:output_control|assert_signal:assert2|output      ; clock        ; clock       ; -0.500       ; 8.663      ; 2.262      ;
; -6.043 ; reg_32:PC_set_val|dflipflop:\G1:19:d|output ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output               ; clock        ; clock       ; -0.500       ; 6.897      ; 0.506      ;
; -6.030 ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert9|output      ; clock        ; clock       ; -0.500       ; 8.787      ; 2.409      ;
; -6.027 ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output   ; led_ctrl:output_control|assert_signal:assert7|output      ; clock        ; clock       ; -0.500       ; 8.817      ; 2.442      ;
+--------+---------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'reset'                                                                                                                        ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.700 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goright ; clock        ; reset       ; 0.500        ; 0.130      ; 1.362      ;
; -0.520 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goleft  ; clock        ; reset       ; 0.500        ; 0.169      ; 1.221      ;
; -0.415 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|godown  ; clock        ; reset       ; 0.500        ; 0.085      ; 1.032      ;
; -0.404 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goup    ; clock        ; reset       ; 0.500        ; 0.169      ; 1.105      ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                    ;
+-------+-----------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.121 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|check[0]                                             ; clock        ; clock       ; 1.000        ; 0.000      ; 0.911      ;
; 0.305 ; reset                             ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.553      ; 1.780      ;
; 0.305 ; reset                             ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.553      ; 1.780      ;
; 0.308 ; reset                             ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.555      ; 1.779      ;
; 0.308 ; reset                             ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.555      ; 1.779      ;
; 0.309 ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.556      ; 1.779      ;
; 0.309 ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.556      ; 1.779      ;
; 0.309 ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.556      ; 1.779      ;
; 0.314 ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.559      ; 1.777      ;
; 0.314 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.559      ; 1.777      ;
; 0.314 ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:25:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.559      ; 1.777      ;
; 0.314 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:25:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.559      ; 1.777      ;
; 0.314 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.559      ; 1.777      ;
; 0.314 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.559      ; 1.777      ;
; 0.314 ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.559      ; 1.777      ;
; 0.340 ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:30:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.584      ; 1.776      ;
; 0.340 ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.584      ; 1.776      ;
; 0.340 ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.584      ; 1.776      ;
; 0.340 ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.584      ; 1.776      ;
; 0.340 ; reset                             ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.584      ; 1.776      ;
; 0.341 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:30:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.585      ; 1.776      ;
; 0.341 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.585      ; 1.776      ;
; 0.341 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.585      ; 1.776      ;
; 0.341 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.585      ; 1.776      ;
; 0.355 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.602      ; 1.779      ;
; 0.355 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.602      ; 1.779      ;
; 0.355 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.602      ; 1.779      ;
; 0.355 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:8:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.602      ; 1.779      ;
; 0.355 ; reset                             ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.602      ; 1.779      ;
; 0.356 ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.603      ; 1.779      ;
; 0.356 ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.603      ; 1.779      ;
; 0.356 ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.603      ; 1.779      ;
; 0.356 ; reset                             ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.603      ; 1.779      ;
; 0.371 ; reset                             ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.607      ; 1.768      ;
; 0.371 ; reset                             ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.607      ; 1.768      ;
; 0.371 ; reset                             ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.607      ; 1.768      ;
; 0.371 ; reset                             ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.607      ; 1.768      ;
; 0.371 ; reset                             ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:25:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.607      ; 1.768      ;
; 0.371 ; reset                             ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.607      ; 1.768      ;
; 0.397 ; reset                             ; regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.645      ; 1.780      ;
; 0.406 ; reset                             ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.653      ; 1.779      ;
; 0.406 ; reset                             ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.653      ; 1.779      ;
; 0.407 ; reset                             ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:7:dffcomp|output   ; reset        ; clock       ; 0.500        ; 1.654      ; 1.779      ;
; 0.407 ; reset                             ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; reset        ; clock       ; 0.500        ; 1.654      ; 1.779      ;
; 0.426 ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.677      ; 1.783      ;
; 0.426 ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.677      ; 1.783      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.431 ; reset                             ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.686      ; 1.787      ;
; 0.435 ; reset                             ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.694      ; 1.791      ;
; 0.435 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.694      ; 1.791      ;
; 0.435 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.694      ; 1.791      ;
; 0.435 ; reset                             ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.694      ; 1.791      ;
; 0.435 ; reset                             ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.694      ; 1.791      ;
; 0.435 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:27:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.694      ; 1.791      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:27:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:25:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:27:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:25:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.692      ; 1.782      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.696      ; 1.786      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.696      ; 1.786      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:22:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.696      ; 1.786      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:19:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.696      ; 1.786      ;
; 0.442 ; reset                             ; regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:20:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.696      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.699      ; 1.788      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.699      ; 1.788      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:18:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.699      ; 1.788      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:17:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.699      ; 1.788      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:18:dffcomp|output  ; reset        ; clock       ; 0.500        ; 1.699      ; 1.788      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.443 ; reset                             ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:18:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.697      ; 1.786      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:19:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:18:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:13:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:16:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
; 0.449 ; reset                             ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; reset        ; clock       ; 0.500        ; 1.698      ; 1.781      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                              ;
+-------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.306 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.542      ; 1.768      ;
; 4.334 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.573      ; 1.771      ;
; 4.533 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.772      ; 1.771      ;
; 4.567 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.803      ; 1.768      ;
; 4.607 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.868      ; 1.793      ;
; 4.670 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 1.793      ;
; 4.671 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.906      ; 1.767      ;
; 4.705 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.967      ; 1.794      ;
; 4.715 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.966      ; 1.783      ;
; 4.726 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.973      ; 1.779      ;
; 4.796 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.053      ; 1.789      ;
; 4.806 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.542      ; 1.768      ;
; 4.834 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.573      ; 1.771      ;
; 4.938 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.173      ; 1.767      ;
; 4.996 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.248      ; 1.784      ;
; 5.002 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.257      ; 1.787      ;
; 5.033 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.772      ; 1.771      ;
; 5.067 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.803      ; 1.768      ;
; 5.107 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.868      ; 1.793      ;
; 5.122 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.358      ; 1.768      ;
; 5.170 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.931      ; 1.793      ;
; 5.171 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.906      ; 1.767      ;
; 5.194 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.447      ; 1.785      ;
; 5.205 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.967      ; 1.794      ;
; 5.215 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.966      ; 1.783      ;
; 5.226 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.973      ; 1.779      ;
; 5.268 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.504      ; 1.768      ;
; 5.296 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.053      ; 1.789      ;
; 5.296 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.557      ; 1.793      ;
; 5.428 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.667      ; 1.771      ;
; 5.438 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.173      ; 1.767      ;
; 5.465 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.716      ; 1.783      ;
; 5.496 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.248      ; 1.784      ;
; 5.502 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.257      ; 1.787      ;
; 5.568 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.830      ; 1.794      ;
; 5.571 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.818      ; 1.779      ;
; 5.572 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.811      ; 1.771      ;
; 5.622 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.358      ; 1.768      ;
; 5.645 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.902      ; 1.789      ;
; 5.694 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.447      ; 1.785      ;
; 5.723 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.984      ; 1.793      ;
; 5.768 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.504      ; 1.768      ;
; 5.796 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.557      ; 1.793      ;
; 5.928 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.667      ; 1.771      ;
; 5.965 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.716      ; 1.783      ;
; 6.049 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.301      ; 1.784      ;
; 6.068 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.830      ; 1.794      ;
; 6.071 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.818      ; 1.779      ;
; 6.072 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.811      ; 1.771      ;
; 6.145 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.902      ; 1.789      ;
; 6.190 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.445      ; 1.787      ;
; 6.223 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.984      ; 1.793      ;
; 6.279 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.532      ; 1.785      ;
; 6.549 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.301      ; 1.784      ;
; 6.690 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.445      ; 1.787      ;
; 6.779 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.532      ; 1.785      ;
+-------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                          ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.132 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; reset        ; clock       ; 0.000        ; 10.752     ; 1.772      ;
; -9.117 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:29:d|output               ; reset        ; clock       ; 0.000        ; 10.729     ; 1.764      ;
; -9.117 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:30:d|output               ; reset        ; clock       ; 0.000        ; 10.729     ; 1.764      ;
; -9.117 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:31:d|output               ; reset        ; clock       ; 0.000        ; 10.729     ; 1.764      ;
; -9.105 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:28:d|output               ; reset        ; clock       ; 0.000        ; 10.728     ; 1.775      ;
; -9.103 ; reset     ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; 0.000        ; 10.726     ; 1.775      ;
; -9.103 ; reset     ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; 0.000        ; 10.726     ; 1.775      ;
; -9.103 ; reset     ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; 0.000        ; 10.726     ; 1.775      ;
; -9.051 ; reset     ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; 0.000        ; 10.668     ; 1.769      ;
; -9.051 ; reset     ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; 0.000        ; 10.668     ; 1.769      ;
; -9.051 ; reset     ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; 0.000        ; 10.668     ; 1.769      ;
; -9.010 ; reset     ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; 0.000        ; 10.629     ; 1.771      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.632 ; reset     ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d|output ; reset        ; clock       ; -0.500       ; 10.752     ; 1.772      ;
; -8.617 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:29:d|output               ; reset        ; clock       ; -0.500       ; 10.729     ; 1.764      ;
; -8.617 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:30:d|output               ; reset        ; clock       ; -0.500       ; 10.729     ; 1.764      ;
; -8.617 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:31:d|output               ; reset        ; clock       ; -0.500       ; 10.729     ; 1.764      ;
; -8.605 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:28:d|output               ; reset        ; clock       ; -0.500       ; 10.728     ; 1.775      ;
; -8.603 ; reset     ; reg_32:branch_latch|dflipflop:\G1:25:d|output             ; reset        ; clock       ; -0.500       ; 10.726     ; 1.775      ;
; -8.603 ; reset     ; reg_32:branch_latch|dflipflop:\G1:26:d|output             ; reset        ; clock       ; -0.500       ; 10.726     ; 1.775      ;
; -8.603 ; reset     ; reg_32:branch_latch|dflipflop:\G1:27:d|output             ; reset        ; clock       ; -0.500       ; 10.726     ; 1.775      ;
; -8.551 ; reset     ; reg_32:branch_latch|dflipflop:\G1:28:d|output             ; reset        ; clock       ; -0.500       ; 10.668     ; 1.769      ;
; -8.551 ; reset     ; reg_32:branch_latch|dflipflop:\G1:29:d|output             ; reset        ; clock       ; -0.500       ; 10.668     ; 1.769      ;
; -8.551 ; reset     ; reg_32:branch_latch|dflipflop:\G1:30:d|output             ; reset        ; clock       ; -0.500       ; 10.668     ; 1.769      ;
; -8.510 ; reset     ; reg_32:branch_latch|dflipflop:\G1:13:d|output             ; reset        ; clock       ; -0.500       ; 10.629     ; 1.771      ;
; -8.388 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:22:d|output               ; reset        ; clock       ; 0.000        ; 10.010     ; 1.774      ;
; -8.388 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output               ; reset        ; clock       ; 0.000        ; 10.010     ; 1.774      ;
; -8.388 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:24:d|output               ; reset        ; clock       ; 0.000        ; 10.010     ; 1.774      ;
; -8.366 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output               ; reset        ; clock       ; 0.000        ; 9.982      ; 1.768      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.328 ; reset     ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; reset        ; clock       ; 0.000        ; 9.948      ; 1.772      ;
; -8.067 ; reset     ; reg_32:branch_latch|dflipflop:\G1:19:d|output             ; reset        ; clock       ; 0.000        ; 9.688      ; 1.773      ;
; -8.067 ; reset     ; reg_32:branch_latch|dflipflop:\G1:20:d|output             ; reset        ; clock       ; 0.000        ; 9.688      ; 1.773      ;
; -8.067 ; reset     ; reg_32:branch_latch|dflipflop:\G1:21:d|output             ; reset        ; clock       ; 0.000        ; 9.688      ; 1.773      ;
; -7.925 ; reset     ; reg_32:branch_latch|dflipflop:\G1:14:d|output             ; reset        ; clock       ; 0.000        ; 9.538      ; 1.765      ;
; -7.925 ; reset     ; reg_32:branch_latch|dflipflop:\G1:15:d|output             ; reset        ; clock       ; 0.000        ; 9.538      ; 1.765      ;
; -7.888 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:22:d|output               ; reset        ; clock       ; -0.500       ; 10.010     ; 1.774      ;
; -7.888 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output               ; reset        ; clock       ; -0.500       ; 10.010     ; 1.774      ;
; -7.888 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:24:d|output               ; reset        ; clock       ; -0.500       ; 10.010     ; 1.774      ;
; -7.866 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output               ; reset        ; clock       ; -0.500       ; 9.982      ; 1.768      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:0:d|output              ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:1:d|output              ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:2:d|output              ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:3:d|output              ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:10:d|output             ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:11:d|output             ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:22:d|output             ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:23:d|output             ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.828 ; reset     ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; reset        ; clock       ; -0.500       ; 9.948      ; 1.772      ;
; -7.787 ; reset     ; reg_32:branch_latch|dflipflop:\G1:12:d|output             ; reset        ; clock       ; 0.000        ; 9.404      ; 1.769      ;
; -7.787 ; reset     ; reg_32:branch_latch|dflipflop:\G1:16:d|output             ; reset        ; clock       ; 0.000        ; 9.404      ; 1.769      ;
; -7.787 ; reset     ; reg_32:branch_latch|dflipflop:\G1:17:d|output             ; reset        ; clock       ; 0.000        ; 9.404      ; 1.769      ;
; -7.787 ; reset     ; reg_32:branch_latch|dflipflop:\G1:18:d|output             ; reset        ; clock       ; 0.000        ; 9.404      ; 1.769      ;
; -7.706 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:0:d|output                ; reset        ; clock       ; 0.000        ; 9.328      ; 1.774      ;
; -7.706 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:2:d|output                ; reset        ; clock       ; 0.000        ; 9.328      ; 1.774      ;
; -7.706 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:4:d|output                ; reset        ; clock       ; 0.000        ; 9.328      ; 1.774      ;
; -7.706 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:6:d|output                ; reset        ; clock       ; 0.000        ; 9.328      ; 1.774      ;
; -7.706 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:26:d|output               ; reset        ; clock       ; 0.000        ; 9.328      ; 1.774      ;
; -7.706 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:27:d|output               ; reset        ; clock       ; 0.000        ; 9.328      ; 1.774      ;
; -7.704 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:11:d|output               ; reset        ; clock       ; 0.000        ; 9.331      ; 1.779      ;
; -7.704 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:18:d|output               ; reset        ; clock       ; 0.000        ; 9.331      ; 1.779      ;
; -7.704 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output               ; reset        ; clock       ; 0.000        ; 9.331      ; 1.779      ;
; -7.704 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:21:d|output               ; reset        ; clock       ; 0.000        ; 9.331      ; 1.779      ;
; -7.704 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:25:d|output               ; reset        ; clock       ; 0.000        ; 9.331      ; 1.779      ;
; -7.579 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:12:d|output               ; reset        ; clock       ; 0.000        ; 9.200      ; 1.773      ;
; -7.579 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:13:d|output               ; reset        ; clock       ; 0.000        ; 9.200      ; 1.773      ;
; -7.579 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:14:d|output               ; reset        ; clock       ; 0.000        ; 9.200      ; 1.773      ;
; -7.579 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:15:d|output               ; reset        ; clock       ; 0.000        ; 9.200      ; 1.773      ;
; -7.579 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:16:d|output               ; reset        ; clock       ; 0.000        ; 9.200      ; 1.773      ;
; -7.567 ; reset     ; reg_32:branch_latch|dflipflop:\G1:19:d|output             ; reset        ; clock       ; -0.500       ; 9.688      ; 1.773      ;
; -7.567 ; reset     ; reg_32:branch_latch|dflipflop:\G1:20:d|output             ; reset        ; clock       ; -0.500       ; 9.688      ; 1.773      ;
; -7.567 ; reset     ; reg_32:branch_latch|dflipflop:\G1:21:d|output             ; reset        ; clock       ; -0.500       ; 9.688      ; 1.773      ;
; -7.510 ; reset     ; reg_32:PClatch_FD|dflipflop:\G1:17:d|output               ; reset        ; clock       ; 0.000        ; 9.131      ; 1.773      ;
; -7.472 ; reset     ; reg_32:branch_latch|dflipflop:\G1:7:d|output              ; reset        ; clock       ; 0.000        ; 9.096      ; 1.776      ;
; -7.472 ; reset     ; reg_32:branch_latch|dflipflop:\G1:8:d|output              ; reset        ; clock       ; 0.000        ; 9.096      ; 1.776      ;
; -7.472 ; reset     ; reg_32:branch_latch|dflipflop:\G1:9:d|output              ; reset        ; clock       ; 0.000        ; 9.096      ; 1.776      ;
+--------+-----------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                ;
+--------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -8.082 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.717      ; 1.787      ;
; -7.952 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.584      ; 1.784      ;
; -7.762 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.395      ; 1.785      ;
; -7.666 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.308      ; 1.794      ;
; -7.659 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.296      ; 1.789      ;
; -7.646 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.277      ; 1.783      ;
; -7.643 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.278      ; 1.787      ;
; -7.626 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.267      ; 1.793      ;
; -7.600 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.232      ; 1.784      ;
; -7.582 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.717      ; 1.787      ;
; -7.475 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.094      ; 1.771      ;
; -7.452 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.584      ; 1.784      ;
; -7.426 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.063      ; 1.789      ;
; -7.365 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.984      ; 1.771      ;
; -7.333 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.966      ; 1.785      ;
; -7.274 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.915      ; 1.793      ;
; -7.262 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.395      ; 1.785      ;
; -7.215 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.834      ; 1.771      ;
; -7.207 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.848      ; 1.793      ;
; -7.167 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.794      ; 1.779      ;
; -7.166 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.308      ; 1.794      ;
; -7.159 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.296      ; 1.789      ;
; -7.146 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.277      ; 1.783      ;
; -7.143 ; reset     ; led_ctrl:output_control|assert_signal:assert10|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.278      ; 1.787      ;
; -7.127 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.768      ; 1.793      ;
; -7.126 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.267      ; 1.793      ;
; -7.100 ; reset     ; led_ctrl:output_control|assert_signal:assert11|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.232      ; 1.784      ;
; -7.087 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.706      ; 1.771      ;
; -7.080 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.696      ; 1.768      ;
; -7.014 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.656      ; 1.794      ;
; -6.975 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.094      ; 1.771      ;
; -6.926 ; reset     ; led_ctrl:output_control|assert_signal:assert6|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.063      ; 1.789      ;
; -6.865 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.984      ; 1.771      ;
; -6.833 ; reset     ; led_ctrl:output_control|assert_signal:assert5|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.966      ; 1.785      ;
; -6.794 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.425      ; 1.783      ;
; -6.774 ; reset     ; led_ctrl:output_control|assert_signal:assert4|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.915      ; 1.793      ;
; -6.754 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.369      ; 1.767      ;
; -6.715 ; reset     ; led_ctrl:output_control|assert_signal:assert13|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.834      ; 1.771      ;
; -6.707 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.848      ; 1.793      ;
; -6.667 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.794      ; 1.779      ;
; -6.627 ; reset     ; led_ctrl:output_control|assert_signal:assert7|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.768      ; 1.793      ;
; -6.587 ; reset     ; led_ctrl:output_control|assert_signal:assert3|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.706      ; 1.771      ;
; -6.580 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.696      ; 1.768      ;
; -6.514 ; reset     ; led_ctrl:output_control|assert_signal:assert8|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.656      ; 1.794      ;
; -6.508 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.135      ; 1.779      ;
; -6.429 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.045      ; 1.768      ;
; -6.294 ; reset     ; led_ctrl:output_control|assert_signal:assert9|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.425      ; 1.783      ;
; -6.270 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.886      ; 1.768      ;
; -6.254 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.369      ; 1.767      ;
; -6.202 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.817      ; 1.767      ;
; -6.008 ; reset     ; led_ctrl:output_control|assert_signal:assert12|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.135      ; 1.779      ;
; -5.986 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.602      ; 1.768      ;
; -5.929 ; reset     ; led_ctrl:output_control|assert_signal:assert14|set[0] ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.045      ; 1.768      ;
; -5.770 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.886      ; 1.768      ;
; -5.702 ; reset     ; led_ctrl:output_control|assert_signal:assert1|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.817      ; 1.767      ;
; -5.486 ; reset     ; led_ctrl:output_control|assert_signal:assert2|set[0]  ; reset        ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.602      ; 1.768      ;
+--------+-----------+-------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'reset'                                                                                                                        ;
+-------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.284 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goup    ; clock        ; reset       ; -0.500       ; 0.169      ; 1.105      ;
; 1.295 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|godown  ; clock        ; reset       ; -0.500       ; 0.085      ; 1.032      ;
; 1.400 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goleft  ; clock        ; reset       ; -0.500       ; 0.169      ; 1.221      ;
; 1.580 ; input_ctrl:input_control|check[0] ; input_ctrl:input_control|goright ; clock        ; reset       ; -0.500       ; 0.130      ; 1.362      ;
+-------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------+
; -3.633 ; -2.633       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
; -3.633 ; -2.633       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
; -3.562 ; -2.562       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -3.562 ; -2.562       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -3.521 ; -2.521       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert10|set[0] ;
; -3.521 ; -2.521       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert10|set[0] ;
; -3.510 ; -2.510       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -3.510 ; -2.510       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -3.484 ; -2.484       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -3.484 ; -2.484       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -3.484 ; -2.484       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert4|set[0]  ;
; -3.484 ; -2.484       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert4|set[0]  ;
; -3.480 ; -2.480       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert7|set[0]  ;
; -3.480 ; -2.480       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert7|set[0]  ;
; -3.393 ; -2.393       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert14|set[0] ;
; -3.393 ; -2.393       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert14|set[0] ;
; -3.321 ; -2.321       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert12|set[0] ;
; -3.321 ; -2.321       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert12|set[0] ;
; -3.189 ; -2.189       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -3.189 ; -2.189       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -3.061 ; -2.061       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -3.061 ; -2.061       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -3.019 ; -2.019       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert5|set[0]  ;
; -3.019 ; -2.019       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert5|set[0]  ;
; -2.978 ; -1.978       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -2.978 ; -1.978       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert8|set[0]  ;
; -2.963 ; -1.963       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert1|set[0]  ;
; -2.963 ; -1.963       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert1|set[0]  ;
; -2.959 ; -1.959       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -2.959 ; -1.959       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; led_ctrl:output_control|assert_signal:assert9|set[0]  ;
; -2.894 ; -1.894       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -2.894 ; -1.894       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert6|set[0]  ;
; -2.817 ; -1.817       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -2.817 ; -1.817       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert13|set[0] ;
; -2.783 ; -1.783       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -2.783 ; -1.783       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert11|set[0] ;
; -2.783 ; -1.783       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
; -2.783 ; -1.783       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert3|set[0]  ;
; -2.783 ; -1.783       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert4|set[0]  ;
; -2.783 ; -1.783       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert4|set[0]  ;
; -2.772 ; -1.772       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert10|set[0] ;
; -2.772 ; -1.772       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert10|set[0] ;
; -2.711 ; -1.711       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert7|set[0]  ;
; -2.711 ; -1.711       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert7|set[0]  ;
; -2.633 ; -2.633       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert3|set[0]|clk                     ;
; -2.633 ; -2.633       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert3|set[0]|clk                     ;
; -2.633 ; -2.633       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~21|combout                        ;
; -2.633 ; -2.633       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~21|combout                        ;
; -2.633 ; -2.633       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|combout                        ;
; -2.633 ; -2.633       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|combout                        ;
; -2.633 ; -2.633       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|datad                          ;
; -2.633 ; -2.633       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~55|datad                          ;
; -2.562 ; -2.562       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert13|set[0]|clk                    ;
; -2.562 ; -2.562       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert13|set[0]|clk                    ;
; -2.562 ; -2.562       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|combout                        ;
; -2.562 ; -2.562       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|combout                        ;
; -2.560 ; -1.560       ; 1.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert2|set[0]  ;
; -2.560 ; -1.560       ; 1.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; led_ctrl:output_control|assert_signal:assert2|set[0]  ;
; -2.559 ; -2.559       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~36|combout                        ;
; -2.559 ; -2.559       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~36|combout                        ;
; -2.559 ; -2.559       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|dataa                          ;
; -2.559 ; -2.559       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~60|dataa                          ;
; -2.521 ; -2.521       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert10|set[0]|clk                    ;
; -2.521 ; -2.521       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert10|set[0]|clk                    ;
; -2.521 ; -2.521       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~33|combout                        ;
; -2.521 ; -2.521       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~33|combout                        ;
; -2.521 ; -2.521       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|combout                        ;
; -2.521 ; -2.521       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|combout                        ;
; -2.521 ; -2.521       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|datad                          ;
; -2.521 ; -2.521       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~59|datad                          ;
; -2.510 ; -2.510       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert6|set[0]|clk                     ;
; -2.510 ; -2.510       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert6|set[0]|clk                     ;
; -2.510 ; -2.510       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~58|combout                        ;
; -2.510 ; -2.510       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~58|combout                        ;
; -2.484 ; -2.484       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert11|set[0]|clk                    ;
; -2.484 ; -2.484       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert11|set[0]|clk                    ;
; -2.484 ; -2.484       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert4|set[0]|clk                     ;
; -2.484 ; -2.484       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert4|set[0]|clk                     ;
; -2.484 ; -2.484       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~22|combout                        ;
; -2.484 ; -2.484       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~22|combout                        ;
; -2.484 ; -2.484       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|combout                        ;
; -2.484 ; -2.484       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|combout                        ;
; -2.484 ; -2.484       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|datad                          ;
; -2.484 ; -2.484       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~56|datad                          ;
; -2.484 ; -2.484       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|combout                        ;
; -2.484 ; -2.484       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|combout                        ;
; -2.484 ; -2.484       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|datad                          ;
; -2.484 ; -2.484       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~61|datad                          ;
; -2.480 ; -2.480       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert7|set[0]|clk                     ;
; -2.480 ; -2.480       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|assert7|set[0]|clk                     ;
; -2.480 ; -2.480       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|combout                        ;
; -2.480 ; -2.480       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|combout                        ;
; -2.480 ; -2.480       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|datac                          ;
; -2.480 ; -2.480       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|comb~50|datac                          ;
; -2.480 ; -2.480       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|led_r7~0|combout                       ;
; -2.480 ; -2.480       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; output_control|led_r7~0|combout                       ;
; -2.393 ; -2.393       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|assert14|set[0]|clk                    ;
; -2.393 ; -2.393       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|assert14|set[0]|clk                    ;
; -2.393 ; -2.393       ; 0.000          ; High Pulse Width ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|comb~54|combout                        ;
; -2.393 ; -2.393       ; 0.000          ; Low Pulse Width  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; output_control|comb~54|combout                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'reset'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; reset ; Rise       ; reset                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|godown  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|godown  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|goleft  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|goleft  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|goright ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|goright ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Fall       ; input_ctrl:input_control|goup    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Fall       ; input_ctrl:input_control|goup    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb~7|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb~7|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb~7|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb~7|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb~8|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb~8|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb~8|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb~8|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; comb~9|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; comb~9|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; comb~9|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; comb~9|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|godown|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|godown|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|goleft|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|goleft|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|goright|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|goright|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Fall       ; input_control|goup|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Fall       ; input_control|goup|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; reset|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; reset|combout                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; keyboard_in[*]  ; clock      ; 2.537 ; 2.537 ; Rise       ; clock           ;
;  keyboard_in[0] ; clock      ; 2.493 ; 2.493 ; Rise       ; clock           ;
;  keyboard_in[1] ; clock      ; 2.537 ; 2.537 ; Rise       ; clock           ;
;  keyboard_in[2] ; clock      ; 2.471 ; 2.471 ; Rise       ; clock           ;
;  keyboard_in[3] ; clock      ; 2.317 ; 2.317 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; keyboard_in[*]  ; clock      ; -2.197 ; -2.197 ; Rise       ; clock           ;
;  keyboard_in[0] ; clock      ; -2.373 ; -2.373 ; Rise       ; clock           ;
;  keyboard_in[1] ; clock      ; -2.417 ; -2.417 ; Rise       ; clock           ;
;  keyboard_in[2] ; clock      ; -2.351 ; -2.351 ; Rise       ; clock           ;
;  keyboard_in[3] ; clock      ; -2.197 ; -2.197 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pc_out_d[*]   ; clock      ; 15.709 ; 15.709 ; Rise       ; clock           ;
;  pc_out_d[0]  ; clock      ; 9.720  ; 9.720  ; Rise       ; clock           ;
;  pc_out_d[1]  ; clock      ; 9.687  ; 9.687  ; Rise       ; clock           ;
;  pc_out_d[2]  ; clock      ; 10.185 ; 10.185 ; Rise       ; clock           ;
;  pc_out_d[3]  ; clock      ; 9.728  ; 9.728  ; Rise       ; clock           ;
;  pc_out_d[4]  ; clock      ; 11.674 ; 11.674 ; Rise       ; clock           ;
;  pc_out_d[5]  ; clock      ; 11.831 ; 11.831 ; Rise       ; clock           ;
;  pc_out_d[6]  ; clock      ; 12.601 ; 12.601 ; Rise       ; clock           ;
;  pc_out_d[7]  ; clock      ; 12.379 ; 12.379 ; Rise       ; clock           ;
;  pc_out_d[8]  ; clock      ; 11.865 ; 11.865 ; Rise       ; clock           ;
;  pc_out_d[9]  ; clock      ; 11.932 ; 11.932 ; Rise       ; clock           ;
;  pc_out_d[10] ; clock      ; 11.669 ; 11.669 ; Rise       ; clock           ;
;  pc_out_d[11] ; clock      ; 11.447 ; 11.447 ; Rise       ; clock           ;
;  pc_out_d[12] ; clock      ; 11.439 ; 11.439 ; Rise       ; clock           ;
;  pc_out_d[13] ; clock      ; 11.393 ; 11.393 ; Rise       ; clock           ;
;  pc_out_d[14] ; clock      ; 11.751 ; 11.751 ; Rise       ; clock           ;
;  pc_out_d[15] ; clock      ; 11.746 ; 11.746 ; Rise       ; clock           ;
;  pc_out_d[16] ; clock      ; 12.022 ; 12.022 ; Rise       ; clock           ;
;  pc_out_d[17] ; clock      ; 11.848 ; 11.848 ; Rise       ; clock           ;
;  pc_out_d[18] ; clock      ; 14.724 ; 14.724 ; Rise       ; clock           ;
;  pc_out_d[19] ; clock      ; 14.664 ; 14.664 ; Rise       ; clock           ;
;  pc_out_d[20] ; clock      ; 13.396 ; 13.396 ; Rise       ; clock           ;
;  pc_out_d[21] ; clock      ; 14.140 ; 14.140 ; Rise       ; clock           ;
;  pc_out_d[22] ; clock      ; 13.396 ; 13.396 ; Rise       ; clock           ;
;  pc_out_d[23] ; clock      ; 15.112 ; 15.112 ; Rise       ; clock           ;
;  pc_out_d[24] ; clock      ; 14.492 ; 14.492 ; Rise       ; clock           ;
;  pc_out_d[25] ; clock      ; 14.557 ; 14.557 ; Rise       ; clock           ;
;  pc_out_d[26] ; clock      ; 14.596 ; 14.596 ; Rise       ; clock           ;
;  pc_out_d[27] ; clock      ; 15.045 ; 15.045 ; Rise       ; clock           ;
;  pc_out_d[28] ; clock      ; 14.548 ; 14.548 ; Rise       ; clock           ;
;  pc_out_d[29] ; clock      ; 14.730 ; 14.730 ; Rise       ; clock           ;
;  pc_out_d[30] ; clock      ; 15.125 ; 15.125 ; Rise       ; clock           ;
;  pc_out_d[31] ; clock      ; 15.709 ; 15.709 ; Rise       ; clock           ;
; led_14[*]     ; clock      ; 13.139 ; 13.139 ; Fall       ; clock           ;
;  led_14[1]    ; clock      ; 12.699 ; 12.699 ; Fall       ; clock           ;
;  led_14[2]    ; clock      ; 12.592 ; 12.592 ; Fall       ; clock           ;
;  led_14[3]    ; clock      ; 12.641 ; 12.641 ; Fall       ; clock           ;
;  led_14[4]    ; clock      ; 12.692 ; 12.692 ; Fall       ; clock           ;
;  led_14[5]    ; clock      ; 13.139 ; 13.139 ; Fall       ; clock           ;
;  led_14[6]    ; clock      ; 12.760 ; 12.760 ; Fall       ; clock           ;
;  led_14[7]    ; clock      ; 12.632 ; 12.632 ; Fall       ; clock           ;
;  led_14[8]    ; clock      ; 12.630 ; 12.630 ; Fall       ; clock           ;
;  led_14[9]    ; clock      ; 12.727 ; 12.727 ; Fall       ; clock           ;
;  led_14[10]   ; clock      ; 12.512 ; 12.512 ; Fall       ; clock           ;
;  led_14[11]   ; clock      ; 12.460 ; 12.460 ; Fall       ; clock           ;
;  led_14[12]   ; clock      ; 12.543 ; 12.543 ; Fall       ; clock           ;
;  led_14[13]   ; clock      ; 12.921 ; 12.921 ; Fall       ; clock           ;
;  led_14[14]   ; clock      ; 13.049 ; 13.049 ; Fall       ; clock           ;
; pc_out_d[*]   ; clock      ; 9.527  ; 9.527  ; Fall       ; clock           ;
;  pc_out_d[0]  ; clock      ; 5.529  ; 5.529  ; Fall       ; clock           ;
;  pc_out_d[1]  ; clock      ; 5.596  ; 5.596  ; Fall       ; clock           ;
;  pc_out_d[2]  ; clock      ; 5.734  ; 5.734  ; Fall       ; clock           ;
;  pc_out_d[3]  ; clock      ; 5.172  ; 5.172  ; Fall       ; clock           ;
;  pc_out_d[4]  ; clock      ; 6.226  ; 6.226  ; Fall       ; clock           ;
;  pc_out_d[5]  ; clock      ; 5.816  ; 5.816  ; Fall       ; clock           ;
;  pc_out_d[6]  ; clock      ; 6.240  ; 6.240  ; Fall       ; clock           ;
;  pc_out_d[7]  ; clock      ; 5.860  ; 5.860  ; Fall       ; clock           ;
;  pc_out_d[8]  ; clock      ; 6.000  ; 6.000  ; Fall       ; clock           ;
;  pc_out_d[9]  ; clock      ; 5.615  ; 5.615  ; Fall       ; clock           ;
;  pc_out_d[10] ; clock      ; 5.662  ; 5.662  ; Fall       ; clock           ;
;  pc_out_d[11] ; clock      ; 5.191  ; 5.191  ; Fall       ; clock           ;
;  pc_out_d[12] ; clock      ; 8.204  ; 8.204  ; Fall       ; clock           ;
;  pc_out_d[13] ; clock      ; 8.621  ; 8.621  ; Fall       ; clock           ;
;  pc_out_d[14] ; clock      ; 8.089  ; 8.089  ; Fall       ; clock           ;
;  pc_out_d[15] ; clock      ; 5.091  ; 5.091  ; Fall       ; clock           ;
;  pc_out_d[16] ; clock      ; 8.159  ; 8.159  ; Fall       ; clock           ;
;  pc_out_d[17] ; clock      ; 8.040  ; 8.040  ; Fall       ; clock           ;
;  pc_out_d[18] ; clock      ; 5.674  ; 5.674  ; Fall       ; clock           ;
;  pc_out_d[19] ; clock      ; 5.532  ; 5.532  ; Fall       ; clock           ;
;  pc_out_d[20] ; clock      ; 9.199  ; 9.199  ; Fall       ; clock           ;
;  pc_out_d[21] ; clock      ; 8.961  ; 8.961  ; Fall       ; clock           ;
;  pc_out_d[22] ; clock      ; 9.129  ; 9.129  ; Fall       ; clock           ;
;  pc_out_d[23] ; clock      ; 9.206  ; 9.206  ; Fall       ; clock           ;
;  pc_out_d[24] ; clock      ; 8.851  ; 8.851  ; Fall       ; clock           ;
;  pc_out_d[25] ; clock      ; 8.558  ; 8.558  ; Fall       ; clock           ;
;  pc_out_d[26] ; clock      ; 9.439  ; 9.439  ; Fall       ; clock           ;
;  pc_out_d[27] ; clock      ; 9.527  ; 9.527  ; Fall       ; clock           ;
;  pc_out_d[28] ; clock      ; 9.498  ; 9.498  ; Fall       ; clock           ;
;  pc_out_d[29] ; clock      ; 8.076  ; 8.076  ; Fall       ; clock           ;
;  pc_out_d[30] ; clock      ; 8.334  ; 8.334  ; Fall       ; clock           ;
;  pc_out_d[31] ; clock      ; 8.083  ; 8.083  ; Fall       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pc_out_d[*]   ; clock      ; 9.521  ; 9.521  ; Rise       ; clock           ;
;  pc_out_d[0]  ; clock      ; 9.720  ; 9.720  ; Rise       ; clock           ;
;  pc_out_d[1]  ; clock      ; 9.521  ; 9.521  ; Rise       ; clock           ;
;  pc_out_d[2]  ; clock      ; 10.021 ; 10.021 ; Rise       ; clock           ;
;  pc_out_d[3]  ; clock      ; 9.609  ; 9.609  ; Rise       ; clock           ;
;  pc_out_d[4]  ; clock      ; 10.979 ; 10.979 ; Rise       ; clock           ;
;  pc_out_d[5]  ; clock      ; 10.941 ; 10.941 ; Rise       ; clock           ;
;  pc_out_d[6]  ; clock      ; 11.466 ; 11.466 ; Rise       ; clock           ;
;  pc_out_d[7]  ; clock      ; 11.162 ; 11.162 ; Rise       ; clock           ;
;  pc_out_d[8]  ; clock      ; 11.264 ; 11.264 ; Rise       ; clock           ;
;  pc_out_d[9]  ; clock      ; 10.715 ; 10.715 ; Rise       ; clock           ;
;  pc_out_d[10] ; clock      ; 11.068 ; 11.068 ; Rise       ; clock           ;
;  pc_out_d[11] ; clock      ; 10.713 ; 10.713 ; Rise       ; clock           ;
;  pc_out_d[12] ; clock      ; 10.798 ; 10.798 ; Rise       ; clock           ;
;  pc_out_d[13] ; clock      ; 10.671 ; 10.671 ; Rise       ; clock           ;
;  pc_out_d[14] ; clock      ; 10.561 ; 10.561 ; Rise       ; clock           ;
;  pc_out_d[15] ; clock      ; 10.454 ; 10.454 ; Rise       ; clock           ;
;  pc_out_d[16] ; clock      ; 10.833 ; 10.833 ; Rise       ; clock           ;
;  pc_out_d[17] ; clock      ; 10.558 ; 10.558 ; Rise       ; clock           ;
;  pc_out_d[18] ; clock      ; 11.259 ; 11.259 ; Rise       ; clock           ;
;  pc_out_d[19] ; clock      ; 11.070 ; 11.070 ; Rise       ; clock           ;
;  pc_out_d[20] ; clock      ; 10.931 ; 10.931 ; Rise       ; clock           ;
;  pc_out_d[21] ; clock      ; 11.675 ; 11.675 ; Rise       ; clock           ;
;  pc_out_d[22] ; clock      ; 10.931 ; 10.931 ; Rise       ; clock           ;
;  pc_out_d[23] ; clock      ; 12.647 ; 12.647 ; Rise       ; clock           ;
;  pc_out_d[24] ; clock      ; 12.027 ; 12.027 ; Rise       ; clock           ;
;  pc_out_d[25] ; clock      ; 12.092 ; 12.092 ; Rise       ; clock           ;
;  pc_out_d[26] ; clock      ; 12.131 ; 12.131 ; Rise       ; clock           ;
;  pc_out_d[27] ; clock      ; 12.580 ; 12.580 ; Rise       ; clock           ;
;  pc_out_d[28] ; clock      ; 12.083 ; 12.083 ; Rise       ; clock           ;
;  pc_out_d[29] ; clock      ; 10.667 ; 10.667 ; Rise       ; clock           ;
;  pc_out_d[30] ; clock      ; 10.738 ; 10.738 ; Rise       ; clock           ;
;  pc_out_d[31] ; clock      ; 11.322 ; 11.322 ; Rise       ; clock           ;
; led_14[*]     ; clock      ; 12.460 ; 12.460 ; Fall       ; clock           ;
;  led_14[1]    ; clock      ; 12.699 ; 12.699 ; Fall       ; clock           ;
;  led_14[2]    ; clock      ; 12.592 ; 12.592 ; Fall       ; clock           ;
;  led_14[3]    ; clock      ; 12.641 ; 12.641 ; Fall       ; clock           ;
;  led_14[4]    ; clock      ; 12.692 ; 12.692 ; Fall       ; clock           ;
;  led_14[5]    ; clock      ; 13.139 ; 13.139 ; Fall       ; clock           ;
;  led_14[6]    ; clock      ; 12.760 ; 12.760 ; Fall       ; clock           ;
;  led_14[7]    ; clock      ; 12.632 ; 12.632 ; Fall       ; clock           ;
;  led_14[8]    ; clock      ; 12.630 ; 12.630 ; Fall       ; clock           ;
;  led_14[9]    ; clock      ; 12.727 ; 12.727 ; Fall       ; clock           ;
;  led_14[10]   ; clock      ; 12.512 ; 12.512 ; Fall       ; clock           ;
;  led_14[11]   ; clock      ; 12.460 ; 12.460 ; Fall       ; clock           ;
;  led_14[12]   ; clock      ; 12.543 ; 12.543 ; Fall       ; clock           ;
;  led_14[13]   ; clock      ; 12.921 ; 12.921 ; Fall       ; clock           ;
;  led_14[14]   ; clock      ; 13.049 ; 13.049 ; Fall       ; clock           ;
; pc_out_d[*]   ; clock      ; 4.445  ; 4.445  ; Fall       ; clock           ;
;  pc_out_d[0]  ; clock      ; 4.933  ; 4.933  ; Fall       ; clock           ;
;  pc_out_d[1]  ; clock      ; 5.361  ; 5.361  ; Fall       ; clock           ;
;  pc_out_d[2]  ; clock      ; 5.221  ; 5.221  ; Fall       ; clock           ;
;  pc_out_d[3]  ; clock      ; 4.999  ; 4.999  ; Fall       ; clock           ;
;  pc_out_d[4]  ; clock      ; 5.878  ; 5.878  ; Fall       ; clock           ;
;  pc_out_d[5]  ; clock      ; 5.362  ; 5.362  ; Fall       ; clock           ;
;  pc_out_d[6]  ; clock      ; 5.658  ; 5.658  ; Fall       ; clock           ;
;  pc_out_d[7]  ; clock      ; 5.664  ; 5.664  ; Fall       ; clock           ;
;  pc_out_d[8]  ; clock      ; 5.895  ; 5.895  ; Fall       ; clock           ;
;  pc_out_d[9]  ; clock      ; 5.209  ; 5.209  ; Fall       ; clock           ;
;  pc_out_d[10] ; clock      ; 5.340  ; 5.340  ; Fall       ; clock           ;
;  pc_out_d[11] ; clock      ; 4.881  ; 4.881  ; Fall       ; clock           ;
;  pc_out_d[12] ; clock      ; 4.790  ; 4.790  ; Fall       ; clock           ;
;  pc_out_d[13] ; clock      ; 4.953  ; 4.953  ; Fall       ; clock           ;
;  pc_out_d[14] ; clock      ; 4.498  ; 4.498  ; Fall       ; clock           ;
;  pc_out_d[15] ; clock      ; 4.707  ; 4.707  ; Fall       ; clock           ;
;  pc_out_d[16] ; clock      ; 4.445  ; 4.445  ; Fall       ; clock           ;
;  pc_out_d[17] ; clock      ; 4.658  ; 4.658  ; Fall       ; clock           ;
;  pc_out_d[18] ; clock      ; 5.174  ; 5.174  ; Fall       ; clock           ;
;  pc_out_d[19] ; clock      ; 5.118  ; 5.118  ; Fall       ; clock           ;
;  pc_out_d[20] ; clock      ; 4.587  ; 4.587  ; Fall       ; clock           ;
;  pc_out_d[21] ; clock      ; 5.236  ; 5.236  ; Fall       ; clock           ;
;  pc_out_d[22] ; clock      ; 4.618  ; 4.618  ; Fall       ; clock           ;
;  pc_out_d[23] ; clock      ; 5.498  ; 5.498  ; Fall       ; clock           ;
;  pc_out_d[24] ; clock      ; 5.015  ; 5.015  ; Fall       ; clock           ;
;  pc_out_d[25] ; clock      ; 4.717  ; 4.717  ; Fall       ; clock           ;
;  pc_out_d[26] ; clock      ; 5.228  ; 5.228  ; Fall       ; clock           ;
;  pc_out_d[27] ; clock      ; 5.176  ; 5.176  ; Fall       ; clock           ;
;  pc_out_d[28] ; clock      ; 4.724  ; 4.724  ; Fall       ; clock           ;
;  pc_out_d[29] ; clock      ; 4.853  ; 4.853  ; Fall       ; clock           ;
;  pc_out_d[30] ; clock      ; 4.767  ; 4.767  ; Fall       ; clock           ;
;  pc_out_d[31] ; clock      ; 4.997  ; 4.997  ; Fall       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+------------+-----------+----------+-----------+---------------------+
; Clock                                                                                                            ; Setup      ; Hold      ; Recovery ; Removal   ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------+------------+-----------+----------+-----------+---------------------+
; Worst-case Slack                                                                                                 ; -54.765    ; -20.982   ; -2.174   ; -24.032   ; -9.192              ;
;  clock                                                                                                           ; -54.765    ; -20.982   ; -0.907   ; -24.032   ; -2.064              ;
;  dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; N/A        ; N/A       ; 4.306    ; -21.018   ; -9.192              ;
;  reset                                                                                                           ; N/A        ; N/A       ; -2.174   ; 1.284     ; -1.631              ;
; Design-wide TNS                                                                                                  ; -22992.053 ; -2855.615 ; -7.522   ; -3724.2   ; -8924.106           ;
;  clock                                                                                                           ; -22992.053 ; -2855.615 ; -0.907   ; -3455.800 ; -5020.873           ;
;  dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; N/A        ; N/A       ; 0.000    ; -268.400  ; -3896.714           ;
;  reset                                                                                                           ; N/A        ; N/A       ; -6.615   ; 0.000     ; -6.519              ;
+------------------------------------------------------------------------------------------------------------------+------------+-----------+----------+-----------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; keyboard_in[*]  ; clock      ; 4.836 ; 4.836 ; Rise       ; clock           ;
;  keyboard_in[0] ; clock      ; 4.590 ; 4.590 ; Rise       ; clock           ;
;  keyboard_in[1] ; clock      ; 4.836 ; 4.836 ; Rise       ; clock           ;
;  keyboard_in[2] ; clock      ; 4.656 ; 4.656 ; Rise       ; clock           ;
;  keyboard_in[3] ; clock      ; 4.356 ; 4.356 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; keyboard_in[*]  ; clock      ; -2.197 ; -2.197 ; Rise       ; clock           ;
;  keyboard_in[0] ; clock      ; -2.373 ; -2.373 ; Rise       ; clock           ;
;  keyboard_in[1] ; clock      ; -2.417 ; -2.417 ; Rise       ; clock           ;
;  keyboard_in[2] ; clock      ; -2.351 ; -2.351 ; Rise       ; clock           ;
;  keyboard_in[3] ; clock      ; -2.197 ; -2.197 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pc_out_d[*]   ; clock      ; 38.760 ; 38.760 ; Rise       ; clock           ;
;  pc_out_d[0]  ; clock      ; 22.908 ; 22.908 ; Rise       ; clock           ;
;  pc_out_d[1]  ; clock      ; 22.715 ; 22.715 ; Rise       ; clock           ;
;  pc_out_d[2]  ; clock      ; 24.063 ; 24.063 ; Rise       ; clock           ;
;  pc_out_d[3]  ; clock      ; 23.127 ; 23.127 ; Rise       ; clock           ;
;  pc_out_d[4]  ; clock      ; 27.892 ; 27.892 ; Rise       ; clock           ;
;  pc_out_d[5]  ; clock      ; 28.472 ; 28.472 ; Rise       ; clock           ;
;  pc_out_d[6]  ; clock      ; 30.565 ; 30.565 ; Rise       ; clock           ;
;  pc_out_d[7]  ; clock      ; 29.932 ; 29.932 ; Rise       ; clock           ;
;  pc_out_d[8]  ; clock      ; 28.366 ; 28.366 ; Rise       ; clock           ;
;  pc_out_d[9]  ; clock      ; 29.130 ; 29.130 ; Rise       ; clock           ;
;  pc_out_d[10] ; clock      ; 28.190 ; 28.190 ; Rise       ; clock           ;
;  pc_out_d[11] ; clock      ; 28.061 ; 28.061 ; Rise       ; clock           ;
;  pc_out_d[12] ; clock      ; 27.783 ; 27.783 ; Rise       ; clock           ;
;  pc_out_d[13] ; clock      ; 27.671 ; 27.671 ; Rise       ; clock           ;
;  pc_out_d[14] ; clock      ; 28.592 ; 28.592 ; Rise       ; clock           ;
;  pc_out_d[15] ; clock      ; 28.682 ; 28.682 ; Rise       ; clock           ;
;  pc_out_d[16] ; clock      ; 29.308 ; 29.308 ; Rise       ; clock           ;
;  pc_out_d[17] ; clock      ; 29.156 ; 29.156 ; Rise       ; clock           ;
;  pc_out_d[18] ; clock      ; 36.057 ; 36.057 ; Rise       ; clock           ;
;  pc_out_d[19] ; clock      ; 35.934 ; 35.934 ; Rise       ; clock           ;
;  pc_out_d[20] ; clock      ; 32.853 ; 32.853 ; Rise       ; clock           ;
;  pc_out_d[21] ; clock      ; 34.335 ; 34.335 ; Rise       ; clock           ;
;  pc_out_d[22] ; clock      ; 32.841 ; 32.841 ; Rise       ; clock           ;
;  pc_out_d[23] ; clock      ; 36.883 ; 36.883 ; Rise       ; clock           ;
;  pc_out_d[24] ; clock      ; 35.494 ; 35.494 ; Rise       ; clock           ;
;  pc_out_d[25] ; clock      ; 35.918 ; 35.918 ; Rise       ; clock           ;
;  pc_out_d[26] ; clock      ; 35.553 ; 35.553 ; Rise       ; clock           ;
;  pc_out_d[27] ; clock      ; 36.923 ; 36.923 ; Rise       ; clock           ;
;  pc_out_d[28] ; clock      ; 35.965 ; 35.965 ; Rise       ; clock           ;
;  pc_out_d[29] ; clock      ; 36.075 ; 36.075 ; Rise       ; clock           ;
;  pc_out_d[30] ; clock      ; 37.431 ; 37.431 ; Rise       ; clock           ;
;  pc_out_d[31] ; clock      ; 38.760 ; 38.760 ; Rise       ; clock           ;
; led_14[*]     ; clock      ; 32.091 ; 32.091 ; Fall       ; clock           ;
;  led_14[1]    ; clock      ; 30.991 ; 30.991 ; Fall       ; clock           ;
;  led_14[2]    ; clock      ; 30.733 ; 30.733 ; Fall       ; clock           ;
;  led_14[3]    ; clock      ; 30.803 ; 30.803 ; Fall       ; clock           ;
;  led_14[4]    ; clock      ; 31.028 ; 31.028 ; Fall       ; clock           ;
;  led_14[5]    ; clock      ; 32.091 ; 32.091 ; Fall       ; clock           ;
;  led_14[6]    ; clock      ; 31.128 ; 31.128 ; Fall       ; clock           ;
;  led_14[7]    ; clock      ; 30.784 ; 30.784 ; Fall       ; clock           ;
;  led_14[8]    ; clock      ; 30.919 ; 30.919 ; Fall       ; clock           ;
;  led_14[9]    ; clock      ; 31.087 ; 31.087 ; Fall       ; clock           ;
;  led_14[10]   ; clock      ; 30.471 ; 30.471 ; Fall       ; clock           ;
;  led_14[11]   ; clock      ; 30.437 ; 30.437 ; Fall       ; clock           ;
;  led_14[12]   ; clock      ; 30.604 ; 30.604 ; Fall       ; clock           ;
;  led_14[13]   ; clock      ; 31.476 ; 31.476 ; Fall       ; clock           ;
;  led_14[14]   ; clock      ; 31.828 ; 31.828 ; Fall       ; clock           ;
; pc_out_d[*]   ; clock      ; 22.687 ; 22.687 ; Fall       ; clock           ;
;  pc_out_d[0]  ; clock      ; 11.994 ; 11.994 ; Fall       ; clock           ;
;  pc_out_d[1]  ; clock      ; 12.124 ; 12.124 ; Fall       ; clock           ;
;  pc_out_d[2]  ; clock      ; 12.679 ; 12.679 ; Fall       ; clock           ;
;  pc_out_d[3]  ; clock      ; 11.245 ; 11.245 ; Fall       ; clock           ;
;  pc_out_d[4]  ; clock      ; 13.518 ; 13.518 ; Fall       ; clock           ;
;  pc_out_d[5]  ; clock      ; 12.747 ; 12.747 ; Fall       ; clock           ;
;  pc_out_d[6]  ; clock      ; 13.743 ; 13.743 ; Fall       ; clock           ;
;  pc_out_d[7]  ; clock      ; 12.961 ; 12.961 ; Fall       ; clock           ;
;  pc_out_d[8]  ; clock      ; 13.036 ; 13.036 ; Fall       ; clock           ;
;  pc_out_d[9]  ; clock      ; 12.440 ; 12.440 ; Fall       ; clock           ;
;  pc_out_d[10] ; clock      ; 12.437 ; 12.437 ; Fall       ; clock           ;
;  pc_out_d[11] ; clock      ; 11.293 ; 11.293 ; Fall       ; clock           ;
;  pc_out_d[12] ; clock      ; 19.034 ; 19.034 ; Fall       ; clock           ;
;  pc_out_d[13] ; clock      ; 20.500 ; 20.500 ; Fall       ; clock           ;
;  pc_out_d[14] ; clock      ; 18.912 ; 18.912 ; Fall       ; clock           ;
;  pc_out_d[15] ; clock      ; 11.064 ; 11.064 ; Fall       ; clock           ;
;  pc_out_d[16] ; clock      ; 19.012 ; 19.012 ; Fall       ; clock           ;
;  pc_out_d[17] ; clock      ; 18.967 ; 18.967 ; Fall       ; clock           ;
;  pc_out_d[18] ; clock      ; 12.545 ; 12.545 ; Fall       ; clock           ;
;  pc_out_d[19] ; clock      ; 11.897 ; 11.897 ; Fall       ; clock           ;
;  pc_out_d[20] ; clock      ; 21.985 ; 21.985 ; Fall       ; clock           ;
;  pc_out_d[21] ; clock      ; 21.115 ; 21.115 ; Fall       ; clock           ;
;  pc_out_d[22] ; clock      ; 21.518 ; 21.518 ; Fall       ; clock           ;
;  pc_out_d[23] ; clock      ; 21.731 ; 21.731 ; Fall       ; clock           ;
;  pc_out_d[24] ; clock      ; 21.009 ; 21.009 ; Fall       ; clock           ;
;  pc_out_d[25] ; clock      ; 20.524 ; 20.524 ; Fall       ; clock           ;
;  pc_out_d[26] ; clock      ; 22.367 ; 22.367 ; Fall       ; clock           ;
;  pc_out_d[27] ; clock      ; 22.588 ; 22.588 ; Fall       ; clock           ;
;  pc_out_d[28] ; clock      ; 22.687 ; 22.687 ; Fall       ; clock           ;
;  pc_out_d[29] ; clock      ; 18.874 ; 18.874 ; Fall       ; clock           ;
;  pc_out_d[30] ; clock      ; 19.807 ; 19.807 ; Fall       ; clock           ;
;  pc_out_d[31] ; clock      ; 18.894 ; 18.894 ; Fall       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; pc_out_d[*]   ; clock      ; 9.521  ; 9.521  ; Rise       ; clock           ;
;  pc_out_d[0]  ; clock      ; 9.720  ; 9.720  ; Rise       ; clock           ;
;  pc_out_d[1]  ; clock      ; 9.521  ; 9.521  ; Rise       ; clock           ;
;  pc_out_d[2]  ; clock      ; 10.021 ; 10.021 ; Rise       ; clock           ;
;  pc_out_d[3]  ; clock      ; 9.609  ; 9.609  ; Rise       ; clock           ;
;  pc_out_d[4]  ; clock      ; 10.979 ; 10.979 ; Rise       ; clock           ;
;  pc_out_d[5]  ; clock      ; 10.941 ; 10.941 ; Rise       ; clock           ;
;  pc_out_d[6]  ; clock      ; 11.466 ; 11.466 ; Rise       ; clock           ;
;  pc_out_d[7]  ; clock      ; 11.162 ; 11.162 ; Rise       ; clock           ;
;  pc_out_d[8]  ; clock      ; 11.264 ; 11.264 ; Rise       ; clock           ;
;  pc_out_d[9]  ; clock      ; 10.715 ; 10.715 ; Rise       ; clock           ;
;  pc_out_d[10] ; clock      ; 11.068 ; 11.068 ; Rise       ; clock           ;
;  pc_out_d[11] ; clock      ; 10.713 ; 10.713 ; Rise       ; clock           ;
;  pc_out_d[12] ; clock      ; 10.798 ; 10.798 ; Rise       ; clock           ;
;  pc_out_d[13] ; clock      ; 10.671 ; 10.671 ; Rise       ; clock           ;
;  pc_out_d[14] ; clock      ; 10.561 ; 10.561 ; Rise       ; clock           ;
;  pc_out_d[15] ; clock      ; 10.454 ; 10.454 ; Rise       ; clock           ;
;  pc_out_d[16] ; clock      ; 10.833 ; 10.833 ; Rise       ; clock           ;
;  pc_out_d[17] ; clock      ; 10.558 ; 10.558 ; Rise       ; clock           ;
;  pc_out_d[18] ; clock      ; 11.259 ; 11.259 ; Rise       ; clock           ;
;  pc_out_d[19] ; clock      ; 11.070 ; 11.070 ; Rise       ; clock           ;
;  pc_out_d[20] ; clock      ; 10.931 ; 10.931 ; Rise       ; clock           ;
;  pc_out_d[21] ; clock      ; 11.675 ; 11.675 ; Rise       ; clock           ;
;  pc_out_d[22] ; clock      ; 10.931 ; 10.931 ; Rise       ; clock           ;
;  pc_out_d[23] ; clock      ; 12.647 ; 12.647 ; Rise       ; clock           ;
;  pc_out_d[24] ; clock      ; 12.027 ; 12.027 ; Rise       ; clock           ;
;  pc_out_d[25] ; clock      ; 12.092 ; 12.092 ; Rise       ; clock           ;
;  pc_out_d[26] ; clock      ; 12.131 ; 12.131 ; Rise       ; clock           ;
;  pc_out_d[27] ; clock      ; 12.580 ; 12.580 ; Rise       ; clock           ;
;  pc_out_d[28] ; clock      ; 12.083 ; 12.083 ; Rise       ; clock           ;
;  pc_out_d[29] ; clock      ; 10.667 ; 10.667 ; Rise       ; clock           ;
;  pc_out_d[30] ; clock      ; 10.738 ; 10.738 ; Rise       ; clock           ;
;  pc_out_d[31] ; clock      ; 11.322 ; 11.322 ; Rise       ; clock           ;
; led_14[*]     ; clock      ; 12.460 ; 12.460 ; Fall       ; clock           ;
;  led_14[1]    ; clock      ; 12.699 ; 12.699 ; Fall       ; clock           ;
;  led_14[2]    ; clock      ; 12.592 ; 12.592 ; Fall       ; clock           ;
;  led_14[3]    ; clock      ; 12.641 ; 12.641 ; Fall       ; clock           ;
;  led_14[4]    ; clock      ; 12.692 ; 12.692 ; Fall       ; clock           ;
;  led_14[5]    ; clock      ; 13.139 ; 13.139 ; Fall       ; clock           ;
;  led_14[6]    ; clock      ; 12.760 ; 12.760 ; Fall       ; clock           ;
;  led_14[7]    ; clock      ; 12.632 ; 12.632 ; Fall       ; clock           ;
;  led_14[8]    ; clock      ; 12.630 ; 12.630 ; Fall       ; clock           ;
;  led_14[9]    ; clock      ; 12.727 ; 12.727 ; Fall       ; clock           ;
;  led_14[10]   ; clock      ; 12.512 ; 12.512 ; Fall       ; clock           ;
;  led_14[11]   ; clock      ; 12.460 ; 12.460 ; Fall       ; clock           ;
;  led_14[12]   ; clock      ; 12.543 ; 12.543 ; Fall       ; clock           ;
;  led_14[13]   ; clock      ; 12.921 ; 12.921 ; Fall       ; clock           ;
;  led_14[14]   ; clock      ; 13.049 ; 13.049 ; Fall       ; clock           ;
; pc_out_d[*]   ; clock      ; 4.445  ; 4.445  ; Fall       ; clock           ;
;  pc_out_d[0]  ; clock      ; 4.933  ; 4.933  ; Fall       ; clock           ;
;  pc_out_d[1]  ; clock      ; 5.361  ; 5.361  ; Fall       ; clock           ;
;  pc_out_d[2]  ; clock      ; 5.221  ; 5.221  ; Fall       ; clock           ;
;  pc_out_d[3]  ; clock      ; 4.999  ; 4.999  ; Fall       ; clock           ;
;  pc_out_d[4]  ; clock      ; 5.878  ; 5.878  ; Fall       ; clock           ;
;  pc_out_d[5]  ; clock      ; 5.362  ; 5.362  ; Fall       ; clock           ;
;  pc_out_d[6]  ; clock      ; 5.658  ; 5.658  ; Fall       ; clock           ;
;  pc_out_d[7]  ; clock      ; 5.664  ; 5.664  ; Fall       ; clock           ;
;  pc_out_d[8]  ; clock      ; 5.895  ; 5.895  ; Fall       ; clock           ;
;  pc_out_d[9]  ; clock      ; 5.209  ; 5.209  ; Fall       ; clock           ;
;  pc_out_d[10] ; clock      ; 5.340  ; 5.340  ; Fall       ; clock           ;
;  pc_out_d[11] ; clock      ; 4.881  ; 4.881  ; Fall       ; clock           ;
;  pc_out_d[12] ; clock      ; 4.790  ; 4.790  ; Fall       ; clock           ;
;  pc_out_d[13] ; clock      ; 4.953  ; 4.953  ; Fall       ; clock           ;
;  pc_out_d[14] ; clock      ; 4.498  ; 4.498  ; Fall       ; clock           ;
;  pc_out_d[15] ; clock      ; 4.707  ; 4.707  ; Fall       ; clock           ;
;  pc_out_d[16] ; clock      ; 4.445  ; 4.445  ; Fall       ; clock           ;
;  pc_out_d[17] ; clock      ; 4.658  ; 4.658  ; Fall       ; clock           ;
;  pc_out_d[18] ; clock      ; 5.174  ; 5.174  ; Fall       ; clock           ;
;  pc_out_d[19] ; clock      ; 5.118  ; 5.118  ; Fall       ; clock           ;
;  pc_out_d[20] ; clock      ; 4.587  ; 4.587  ; Fall       ; clock           ;
;  pc_out_d[21] ; clock      ; 5.236  ; 5.236  ; Fall       ; clock           ;
;  pc_out_d[22] ; clock      ; 4.618  ; 4.618  ; Fall       ; clock           ;
;  pc_out_d[23] ; clock      ; 5.498  ; 5.498  ; Fall       ; clock           ;
;  pc_out_d[24] ; clock      ; 5.015  ; 5.015  ; Fall       ; clock           ;
;  pc_out_d[25] ; clock      ; 4.717  ; 4.717  ; Fall       ; clock           ;
;  pc_out_d[26] ; clock      ; 5.228  ; 5.228  ; Fall       ; clock           ;
;  pc_out_d[27] ; clock      ; 5.176  ; 5.176  ; Fall       ; clock           ;
;  pc_out_d[28] ; clock      ; 4.724  ; 4.724  ; Fall       ; clock           ;
;  pc_out_d[29] ; clock      ; 4.853  ; 4.853  ; Fall       ; clock           ;
;  pc_out_d[30] ; clock      ; 4.767  ; 4.767  ; Fall       ; clock           ;
;  pc_out_d[31] ; clock      ; 4.997  ; 4.997  ; Fall       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+----------+--------------+----------+--------------+--------------+
; From Clock                                                                                                      ; To Clock ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths     ;
+-----------------------------------------------------------------------------------------------------------------+----------+--------------+----------+--------------+--------------+
; clock                                                                                                           ; clock    ; > 2147483647 ; 943      ; > 2147483647 ; 14           ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ; 2637         ; 2637     ; > 2147483647 ; > 2147483647 ;
; reset                                                                                                           ; clock    ; 0            ; 124      ; 0            ; 132          ;
+-----------------------------------------------------------------------------------------------------------------+----------+--------------+----------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+----------+--------------+----------+--------------+--------------+
; From Clock                                                                                                      ; To Clock ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths     ;
+-----------------------------------------------------------------------------------------------------------------+----------+--------------+----------+--------------+--------------+
; clock                                                                                                           ; clock    ; > 2147483647 ; 943      ; > 2147483647 ; 14           ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ; 2637         ; 2637     ; > 2147483647 ; > 2147483647 ;
; reset                                                                                                           ; clock    ; 0            ; 124      ; 0            ; 132          ;
+-----------------------------------------------------------------------------------------------------------------+----------+--------------+----------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                      ; To Clock                                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                           ; clock                                                                                                           ; 1        ; 0        ; 0        ; 0        ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                           ; 0        ; 0        ; 14       ; 14       ;
; reset                                                                                                           ; clock                                                                                                           ; 1298     ; 1298     ; 33       ; 33       ;
; reset                                                                                                           ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 28       ; 28       ; 28       ; 28       ;
; clock                                                                                                           ; reset                                                                                                           ; 0        ; 0        ; 4        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                      ; To Clock                                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                           ; clock                                                                                                           ; 1        ; 0        ; 0        ; 0        ;
; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                           ; 0        ; 0        ; 14       ; 14       ;
; reset                                                                                                           ; clock                                                                                                           ; 1298     ; 1298     ; 33       ; 33       ;
; reset                                                                                                           ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 ; 28       ; 28       ; 28       ; 28       ;
; clock                                                                                                           ; reset                                                                                                           ; 0        ; 0        ; 4        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 605   ; 605  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 26 18:48:14 2013
Info: Command: quartus_sta skeleton -c skeleton
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Critical Warning: Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clock clock
    Info: create_clock -period 1.000 -name reset reset
    Info: create_clock -period 1.000 -name dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: alu_compo|addsub|\IFF1:0:firstrow|carryout  from: datad  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:28:IFF3:1:G2:halfadder3|sum  from: datac  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:29:IFF3:1:G2:halfadder3|sum  from: datac  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|carryout  from: datab  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|carryout  from: datad  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|sum  from: dataa  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|sum  from: datab  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:1:G2:halfadder3|sum  from: datab  to: combout
    Info: Cell: alu_compo|data_result[0]~3  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[0]~3  from: datab  to: combout
    Info: Cell: alu_compo|data_result[2]~8  from: datac  to: combout
    Info: Cell: alu_compo|data_result[2]~8  from: datad  to: combout
    Info: Cell: alu_compo|data_result[3]~13  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[3]~13  from: datac  to: combout
    Info: Cell: alu_compo|data_result[3]~13  from: datad  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: datab  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: datac  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: datad  to: combout
    Info: Cell: alu_compo|data_result[5]~20  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[5]~20  from: datac  to: combout
    Info: From: dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0  to: data_memory|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
    Info: Cell: output_control|comb~16  from: datab  to: combout
    Info: Cell: output_control|comb~16  from: datac  to: combout
    Info: Cell: output_control|comb~18  from: dataa  to: combout
    Info: Cell: output_control|comb~18  from: datac  to: combout
    Info: Cell: output_control|comb~18  from: datad  to: combout
    Info: Cell: output_control|comb~19  from: datad  to: combout
    Info: Cell: output_control|comb~21  from: datab  to: combout
    Info: Cell: output_control|comb~22  from: dataa  to: combout
    Info: Cell: output_control|comb~24  from: datad  to: combout
    Info: Cell: output_control|comb~25  from: datad  to: combout
    Info: Cell: output_control|comb~27  from: dataa  to: combout
    Info: Cell: output_control|comb~27  from: datad  to: combout
    Info: Cell: output_control|comb~28  from: datab  to: combout
    Info: Cell: output_control|comb~33  from: datac  to: combout
    Info: Cell: output_control|comb~36  from: datab  to: combout
    Info: Cell: output_control|comb~46  from: dataa  to: combout
    Info: Cell: output_control|comb~46  from: datab  to: combout
    Info: Cell: output_control|comb~46  from: datac  to: combout
    Info: Cell: output_control|comb~46  from: datad  to: combout
    Info: Cell: output_control|comb~47  from: dataa  to: combout
    Info: Cell: output_control|comb~47  from: datab  to: combout
    Info: Cell: output_control|led_c1~0  from: datab  to: combout
    Info: Cell: output_control|led_c2~0  from: datac  to: combout
    Info: Cell: output_control|led_c3~0  from: datab  to: combout
    Info: Cell: output_control|led_c4~0  from: datac  to: combout
    Info: Cell: output_control|led_c5~0  from: datab  to: combout
    Info: Cell: output_control|led_r1~0  from: datad  to: combout
    Info: Cell: output_control|led_r3~0  from: datad  to: combout
    Info: Cell: output_control|led_r5~0  from: datad  to: combout
    Info: Cell: output_control|led_r7~0  from: datac  to: combout
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -54.765
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -54.765    -22992.053 clock 
Info: Worst-case hold slack is -20.982
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -20.982     -2855.615 clock 
Info: Worst-case recovery slack is -2.174
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.174        -6.615 reset 
    Info:    -0.907        -0.907 clock 
    Info:     9.983         0.000 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 
Info: Worst-case removal slack is -24.032
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -24.032     -3455.800 clock 
    Info:   -21.018      -268.400 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 
    Info:     2.099         0.000 reset 
Info: Worst-case minimum pulse width slack is -9.192
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.192     -3896.714 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -2.064     -5020.873 clock 
    Info:    -1.631        -6.519 reset 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 46 output pins without output pin load capacitance assignment
    Info: Pin "led_14[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led_14[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc_out_d[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: alu_compo|addsub|\IFF1:0:firstrow|carryout  from: datad  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:28:IFF3:1:G2:halfadder3|sum  from: datac  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:29:IFF3:1:G2:halfadder3|sum  from: datac  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|carryout  from: datab  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|carryout  from: datad  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|sum  from: dataa  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:0:G2:halfadder3|sum  from: datab  to: combout
    Info: Cell: alu_compo|addsub|\IFF2:30:IFF3:1:G2:halfadder3|sum  from: datab  to: combout
    Info: Cell: alu_compo|data_result[0]~3  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[0]~3  from: datab  to: combout
    Info: Cell: alu_compo|data_result[2]~8  from: datac  to: combout
    Info: Cell: alu_compo|data_result[2]~8  from: datad  to: combout
    Info: Cell: alu_compo|data_result[3]~13  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[3]~13  from: datac  to: combout
    Info: Cell: alu_compo|data_result[3]~13  from: datad  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: datab  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: datac  to: combout
    Info: Cell: alu_compo|data_result[4]~18  from: datad  to: combout
    Info: Cell: alu_compo|data_result[5]~20  from: dataa  to: combout
    Info: Cell: alu_compo|data_result[5]~20  from: datac  to: combout
    Info: From: dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0  to: data_memory|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
    Info: Cell: output_control|comb~16  from: datab  to: combout
    Info: Cell: output_control|comb~16  from: datac  to: combout
    Info: Cell: output_control|comb~18  from: dataa  to: combout
    Info: Cell: output_control|comb~18  from: datac  to: combout
    Info: Cell: output_control|comb~18  from: datad  to: combout
    Info: Cell: output_control|comb~19  from: datad  to: combout
    Info: Cell: output_control|comb~21  from: datab  to: combout
    Info: Cell: output_control|comb~22  from: dataa  to: combout
    Info: Cell: output_control|comb~24  from: datad  to: combout
    Info: Cell: output_control|comb~25  from: datad  to: combout
    Info: Cell: output_control|comb~27  from: dataa  to: combout
    Info: Cell: output_control|comb~27  from: datad  to: combout
    Info: Cell: output_control|comb~28  from: datab  to: combout
    Info: Cell: output_control|comb~33  from: datac  to: combout
    Info: Cell: output_control|comb~36  from: datab  to: combout
    Info: Cell: output_control|comb~46  from: dataa  to: combout
    Info: Cell: output_control|comb~46  from: datab  to: combout
    Info: Cell: output_control|comb~46  from: datac  to: combout
    Info: Cell: output_control|comb~46  from: datad  to: combout
    Info: Cell: output_control|comb~47  from: dataa  to: combout
    Info: Cell: output_control|comb~47  from: datab  to: combout
    Info: Cell: output_control|led_c1~0  from: datab  to: combout
    Info: Cell: output_control|led_c2~0  from: datac  to: combout
    Info: Cell: output_control|led_c3~0  from: datab  to: combout
    Info: Cell: output_control|led_c4~0  from: datac  to: combout
    Info: Cell: output_control|led_c5~0  from: datab  to: combout
    Info: Cell: output_control|led_r1~0  from: datad  to: combout
    Info: Cell: output_control|led_r3~0  from: datad  to: combout
    Info: Cell: output_control|led_r5~0  from: datad  to: combout
    Info: Cell: output_control|led_r7~0  from: datac  to: combout
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -20.062
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -20.062     -8414.455 clock 
Info: Worst-case hold slack is -7.787
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.787     -1021.133 clock 
Info: Worst-case recovery slack is -0.700
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.700        -2.039 reset 
    Info:     0.121         0.000 clock 
    Info:     4.306         0.000 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 
Info: Worst-case removal slack is -9.132
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.132     -1155.526 clock 
    Info:    -8.082      -103.711 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 
    Info:     1.284         0.000 reset 
Info: Worst-case minimum pulse width slack is -3.633
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.633     -1139.956 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -2.000     -4360.086 clock 
    Info:    -1.380        -5.380 reset 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Fri Apr 26 18:48:24 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


