DSCH 2.7a
VERSION 7/9/2019 11:12:37 PM
BB(16,-15,204,35)
SYM  #df
BB(130,5,170,35)
TITLE 140 3  #df
MODEL 6000
PROP                                                                                                                                                                                                            
REC(135,10,30,20,r)
VIS 5
PIN(130,15,0.000,0.000)clk1
PIN(130,25,0.000,0.000)D
PIN(170,15,0.060,0.280)Q
PIN(170,25,0.060,0.210)~Q
LIG(130,15,135,15)
LIG(130,25,135,25)
LIG(165,15,170,15)
LIG(165,25,170,25)
LIG(135,10,135,30)
LIG(135,10,165,10)
LIG(165,10,165,30)
LIG(165,30,135,30)
VLG   module df( clk1,D,Q,~Q);
VLG    input clk1,D;
VLG    output Q,~Q;
VLG    wire w8,w9,w10,w11,w12,w13;
VLG    not #(17) inv(w5,clk1);
VLG    nand #(14) nand2_dl1(w8,clk1,D);
VLG    nand #(14) nand2_dl2(w10,w9,clk1);
VLG    nand #(31) nand2_dl3(w4,w3,w8);
VLG    nand #(17) nand2_dl4(w3,w10,w4);
VLG    not #(12) inv_dl5(w9,D);
VLG    nand #(14) nand2_dl6(w11,w5,w4);
VLG    nand #(14) nand2_dl7(w13,w12,w5);
VLG    nand #(24) nand2_dl8(Q,~Q,w11);
VLG    nand #(24) nand2_dl9(~Q,w13,Q);
VLG    not #(12) inv_dl10(w12,w4);
VLG   endmodule
FSYM
SYM  #xor2
BB(25,5,60,25)
TITLE 42 15  #^
MODEL 602
PROP                                                                                                                                                                                                            
REC(-65,-10,0,0,)
VIS 0
PIN(25,10,0.000,0.000)a
PIN(25,20,0.000,0.000)b
PIN(60,15,0.090,0.070)out
LIG(33,22,29,25)
LIG(37,22,33,25)
LIG(53,15,60,15)
LIG(52,17,49,21)
LIG(53,15,52,17)
LIG(52,13,53,15)
LIG(49,9,52,13)
LIG(44,6,49,9)
LIG(49,21,44,24)
LIG(44,24,33,25)
LIG(33,5,44,6)
LIG(39,18,37,22)
LIG(33,5,37,8)
LIG(37,8,39,12)
LIG(39,12,40,15)
LIG(40,15,39,18)
LIG(29,5,33,8)
LIG(33,8,35,12)
LIG(35,12,36,15)
LIG(36,15,35,18)
LIG(35,18,33,22)
LIG(25,10,34,10)
LIG(25,20,34,20)
VLG   xor xor2(out,a,b);
FSYM
SYM  #button1
BB(16,16,25,24)
TITLE 20 20  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(17,17,6,6,r)
VIS 1
PIN(25,20,0.000,0.000)T
LIG(24,20,25,20)
LIG(16,24,16,16)
LIG(24,24,16,24)
LIG(24,16,24,24)
LIG(16,16,24,16)
LIG(17,23,17,17)
LIG(23,23,17,23)
LIG(23,17,23,23)
LIG(17,17,23,17)
FSYM
SYM  #clock1
BB(105,2,120,8)
TITLE 110 5  #clock
MODEL 69
PROP   300.000 300.000                                                                                                                                                                                                        
REC(107,3,6,4,r)
VIS 1
PIN(120,5,1.500,0.210)clk1
LIG(115,5,120,5)
LIG(110,3,108,3)
LIG(114,3,112,3)
LIG(115,2,115,8)
LIG(105,8,105,2)
LIG(110,7,110,3)
LIG(112,3,112,7)
LIG(112,7,110,7)
LIG(108,7,106,7)
LIG(108,3,108,7)
LIG(115,8,105,8)
LIG(115,2,105,2)
FSYM
SYM  #light2
BB(198,15,204,29)
TITLE 200 29  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(199,16,4,4,r)
VIS 1
PIN(200,30,0.000,0.000)~Q
LIG(203,21,203,16)
LIG(203,16,202,15)
LIG(199,16,199,21)
LIG(202,26,202,23)
LIG(201,26,204,26)
LIG(201,28,203,26)
LIG(202,28,204,26)
LIG(198,23,204,23)
LIG(200,23,200,30)
LIG(198,21,198,23)
LIG(204,21,198,21)
LIG(204,23,204,21)
LIG(200,15,199,16)
LIG(202,15,200,15)
FSYM
SYM  #light1
BB(183,0,189,14)
TITLE 185 14  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(184,1,4,4,r)
VIS 1
PIN(185,15,0.000,0.000)Q
LIG(188,6,188,1)
LIG(188,1,187,0)
LIG(184,1,184,6)
LIG(187,11,187,8)
LIG(186,11,189,11)
LIG(186,13,188,11)
LIG(187,13,189,11)
LIG(183,8,189,8)
LIG(185,8,185,15)
LIG(183,6,183,8)
LIG(189,6,183,6)
LIG(189,8,189,6)
LIG(185,0,184,1)
LIG(187,0,185,0)
FSYM
SYM  #and2
BB(95,15,130,35)
TITLE 107 26  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(-5,-5,0,0,)
VIS 0
PIN(95,30,0.000,0.000)b
PIN(95,20,0.000,0.000)a
PIN(130,25,0.090,0.140)s
LIG(95,30,103,30)
LIG(103,15,103,35)
LIG(123,25,130,25)
LIG(122,27,119,31)
LIG(123,25,122,27)
LIG(122,23,123,25)
LIG(119,19,122,23)
LIG(114,16,119,19)
LIG(119,31,114,34)
LIG(114,34,103,35)
LIG(103,15,114,16)
LIG(95,20,103,20)
VLG   and and2(out,a,b);
FSYM
SYM  #button2
BB(86,26,95,34)
TITLE 90 30  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(87,27,6,6,r)
VIS 1
PIN(95,30,0.000,0.000)~Reset
LIG(94,30,95,30)
LIG(86,34,86,26)
LIG(94,34,86,34)
LIG(94,26,94,34)
LIG(86,26,94,26)
LIG(87,33,87,27)
LIG(93,33,87,33)
LIG(93,27,93,33)
LIG(87,27,93,27)
FSYM
SYM  #or2
BB(60,10,95,30)
TITLE 80 20  #|
MODEL 502
PROP                                                                                                                                                                                                           
REC(5,10,0,0,)
VIS 0
PIN(60,15,0.000,0.000)a
PIN(60,25,0.000,0.000)b
PIN(95,20,0.090,0.070)s
LIG(60,25,73,25)
LIG(72,27,68,30)
LIG(88,20,95,20)
LIG(87,22,84,26)
LIG(88,20,87,22)
LIG(87,18,88,20)
LIG(84,14,87,18)
LIG(79,11,84,14)
LIG(84,26,79,29)
LIG(79,29,68,30)
LIG(68,10,79,11)
LIG(74,23,72,27)
LIG(68,10,72,13)
LIG(72,13,74,17)
LIG(74,17,75,20)
LIG(75,20,74,23)
LIG(60,15,73,15)
VLG  or or2(s,a,b);
FSYM
SYM  #button3
BB(51,21,60,29)
TITLE 55 25  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(52,22,6,6,r)
VIS 1
PIN(60,25,0.000,0.000)Set
LIG(59,25,60,25)
LIG(51,29,51,21)
LIG(59,29,51,29)
LIG(59,21,59,29)
LIG(51,21,59,21)
LIG(52,28,52,22)
LIG(58,28,52,28)
LIG(58,22,58,28)
LIG(52,22,58,22)
FSYM
LIG(20,10,25,10)
LIG(170,15,170,-15)
LIG(20,-15,170,-15)
LIG(170,15,185,15)
LIG(185,30,200,30)
LIG(120,5,130,5)
LIG(130,5,130,15)
LIG(170,25,185,25)
LIG(185,25,185,30)
LIG(20,-15,20,10)
FFIG D:\Teaching\VLSI LAB\Export dsch2\Export dsch2\tffsr.sch
