-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal port0_a : boolean;
  signal port1_a : boolean;
  signal port2_a : boolean;
  component a
    port (
          a0 : in boolean;
          a1 : in boolean;
          a2 : in boolean
         );
  end component;

  component b
    port (
          port0_a : out boolean;
          port1_a : out boolean;
          port2_a : out boolean
         );
  end component;


begin
  a_0 : a
    port map (
      a0 => port0_a,
      a1 => port1_a,
      a2 => port2_a);
  b_0 : b
    port map (
      port0_a => port0_a,
      port1_a => port1_a,
      port2_a => port2_a);

end rtl;
