

================================================================
== Vivado HLS Report for 'DCT_Loop_1_proc'
================================================================
* Date:           Thu Oct 29 20:16:34 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.70|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  401|  401|  401|  401|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  400|  400|        50|          -|          -|     8|    no    |
        | + Loop 1.1  |   48|   48|         6|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i_i)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_10 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_11 [1/1] 1.57ns
newFuncRoot:2  br label %.loopexit


 <State 2>: 3.45ns
ST_2: rowrcv_0_i_i [1/1] 0.00ns
.loopexit:0  %rowrcv_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %rowrcv, %.preheader.i.i ]

ST_2: exitcond4_i_i [1/1] 1.88ns
.loopexit:1  %exitcond4_i_i = icmp eq i4 %rowrcv_0_i_i, -8

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: rowrcv [1/1] 0.80ns
.loopexit:3  %rowrcv = add i4 %rowrcv_0_i_i, 1

ST_2: stg_16 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond4_i_i, label %DCT_.exit2.exitStub, label %.preheader.i.i

ST_2: stg_17 [1/1] 0.00ns
DCT_.exit2.exitStub:0  ret void


 <State 3>: 4.38ns
ST_3: p_12_rec_i_i [1/1] 0.00ns
.preheader.i.i:0  %p_12_rec_i_i = phi i4 [ %p_rec_i_i, %0 ], [ 0, %.loopexit ]

ST_3: empty_3 [1/1] 0.00ns
.preheader.i.i:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: exitcond [1/1] 1.88ns
.preheader.i.i:2  %exitcond = icmp eq i4 %p_12_rec_i_i, -8

ST_3: p_rec_i_i [1/1] 0.80ns
.preheader.i.i:3  %p_rec_i_i = add i4 %p_12_rec_i_i, 1

ST_3: stg_22 [1/1] 0.00ns
.preheader.i.i:4  br i1 %exitcond, label %.loopexit, label %0

ST_3: temp [1/1] 4.38ns
:0  %temp = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %X) nounwind


 <State 4>: 5.70ns
ST_4: tmp_i [1/1] 0.00ns
:1  %tmp_i = bitcast i32 %temp to float

ST_4: tmp_1_i [4/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 5>: 5.70ns
ST_5: tmp_1_i [3/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 6>: 5.70ns
ST_6: tmp_1_i [2/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 7>: 5.70ns
ST_7: tmp_1_i [1/4] 5.70ns
:2  %tmp_1_i = fmul float %tmp_i, 3.000000e+00


 <State 8>: 4.38ns
ST_8: tempout [1/1] 0.00ns
:3  %tempout = bitcast float %tmp_1_i to i32

ST_8: stg_30 [1/1] 4.38ns
:4  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %tempout) nounwind

ST_8: stg_31 [1/1] 0.00ns
:5  br label %.preheader.i.i



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
