48|452|Public
50|$|When {{chip select}} is asserted, the chip {{internally}} performs the access, {{and only the}} final output drivers are disabled by deasserting <b>output</b> <b>enable.</b> This can be done while the bus is in use for other purposes, and when <b>output</b> <b>enable</b> is finally asserted, the data will appear with minimal delay. A ROM or static RAM chip with an <b>output</b> <b>enable</b> line will typically list two access times: one from chip select asserted and address valid, and a second, shorter time beginning when <b>output</b> <b>enable</b> is asserted.|$|E
5000|$|Many {{memory devices}} {{designed}} {{to connect to}} a bus (such as RAM and ROM chips) have both [...] (chip select) and [...] (<b>output</b> <b>enable)</b> pins, which superficially appear {{to do the same}} thing. If [...] is not asserted, the outputs are high impedance.|$|E
5000|$|... <b>Output</b> <b>Enable.</b> This is an {{additional}} signal that controls output to the data I/O pins. The data pins are driven by the DRAM chip if [...] and [...] are low, [...] is high, and [...] is low. In many applications, [...] can be permanently connected low (output always enabled), {{but it can be}} useful when connecting multiple memory chips in parallel.|$|E
5000|$|Supports {{asynchronous}} USB {{digital audio}} <b>output,</b> <b>enabled</b> {{by use of}} a free third-party plug-in.|$|R
50|$|Accessories {{extend its}} features. For example, Flickr <b>Output</b> <b>enables</b> {{the user to}} upload screen captures to a Flickr account.|$|R
5000|$|PORTx: Output port register. Sets {{the output}} value on pins {{configured}} as <b>outputs.</b> <b>Enables</b> or disables the pull-up resistor on pins configured as inputs.|$|R
50|$|Hobbyists, {{specifically}} homebuilt processor enthusiasts, often prefer SRAM due to {{the ease}} of interfacing. It {{is much easier to}} work with than DRAM as there are no refresh cycles and the address and data buses are directly accessible rather than multiplexed. In addition to buses and power connections, SRAM usually requires only three controls: Chip Enable (CE), Write Enable (WE) and <b>Output</b> <b>Enable</b> (OE). In synchronous SRAM, Clock (CLK) is also included.|$|E
5000|$|Three-state outputs are {{implemented}} in many registers, bus drivers, and flip-flops in the 7400 and 4000 series {{as well as}} in other types, but also internally in many integrated circuits. Other typical uses are internal and external buses in microprocessors, computer memory, and peripherals. Many devices are controlled by an active-low input called [...] (<b>Output</b> <b>Enable)</b> which dictates whether the outputs should be held in a high-impedance state or drive their respective loads (to either 0- or 1-level).|$|E
5000|$|The Intel 8283 is an 8-bit latch, {{which was}} {{developed}} {{primarily for the}} Intel-8086/8087/8088/8089-processors. The component comes in 20-pin DIL package. It was licensed i.e. to NEC and Siemens. Is [...] (<b>Output</b> <b>Enable)</b> connected to GND, the chip is selected. STB (Strobe) {{is connected to the}} pin ALE (Address Latch Enable) of the processor and takes over the address data from the multiplexed address-/databus. The incoming data is inverted - as opposed to the 8282. The Intel 8283 and I8283 (industrial grade) version was available for USD $5.55 and USD $16.25 in quantities of 100 respectively.|$|E
3000|$|All {{the details}} are {{reported}} in Table 1. Compared to the corresponding FE approximation, RB Online evaluations of field variables and <b>outputs</b> <b>enable</b> a computational speedup, defined as [...]...|$|R
50|$|From 2002 Paul {{was also}} Managing Director of Chrysalis Radio Digital Operations. This {{involved}} overseeing digital carriage for Chrysalis brands, and it included {{a first for}} the Freeview platform; Heart became the first brand to regionalise its <b>output,</b> <b>enabling</b> listeners to hear their local station on Freeview.|$|R
3000|$|... [...]). The {{constant}} modulus signal characteristic and {{the potential}} for carrier frequency offsets make the constant modulus algorithm (CMA) suitable for channel equalisation, and we demonstrate its effectiveness in this paper. We also introduce a stochastic gradient-based algorithm for carrier frequency offset correction, and show that the relative rotation between successive intermediate filter <b>outputs</b> <b>enables</b> us to detect and correct offsets in modulation index.|$|R
5000|$|The Intel 8282 is an 8-bit latch, {{which was}} {{developed}} {{primarily for the}} Intel-8086/8087/8088/8089-processors. The component comes in 20-pin DIL package. It was licensed i.e. to NEC and Siemens. With the ROM-less versions of the MCS-48 and MCS-51 microcontroller (8035/8039 and 8031/8032) compact systems with external ROM / EPROM can be realized. The 8282 {{can also be used}} in 8080/8085-systems replacing the 8212. Is [...] (<b>Output</b> <b>Enable)</b> connected to GND, the chip is selected. STB (Strobe) is connected to the pin ALE (Address Latch Enable) of the processor and takes over the address data from the multiplexed address-/databus. The 8283 has the same functionality, but the data is inverted. In 1980 the Intel 8282 and I8282 (industrial grade) version was available for 5.55 USD and 16.25 USD in quantities of 100 respectively.|$|E
40|$|The NLX 1 G 99 MiniGate � is an {{advanced}} high−speed CMOS multifunction gate with a 3 −state output. With the <b>output</b> <b>enable</b> input (OE) at High, the output is disabled and is kept at high impedance. With the <b>output</b> <b>enable</b> input (OE) at Low, the device can be configured for logic {{functions such as}} MUX, AND, OR, NAND, NOR, XOR, XNOR, INVERT and BUFFER, depending on {{the combination of the}} 4 −bit input. The device has Schmitt−trigger inputs, thereby enhancing noise immunity. The NLX 1 G 99 input and output structures provide protection when voltages up to 7. 0 V are applied, regardless of the supply voltage...|$|E
40|$|The NB 3 N 551 {{is a low}} skew 1 −to 4 clock fanout buffer, {{designed}} for clock distribution in mind. The NB 3 N 551 specifically guarantees low output−to−output skew. Optimal design, layout and processing minimize skew within a device and from device to device. The <b>output</b> <b>enable</b> (OE) pin three−states the outputs when low...|$|E
50|$|The trains have {{a maximum}} design speed of 275 km/h, but operate at a maximum speed of 260 km/h on the Hokuriku Shinkansen, limited to 240 km/h on the Joetsu Shinkansen tracks between Omiya and Takasaki, and to 110 km/h on the Tohoku Shinkansen tracks between Tokyo and Omiya. Increased power <b>output</b> <b>enables</b> the trains to {{maintain}} speeds of at least 210 km/h on the steep gradients of the Hokuriku Shinkansen.|$|R
25|$|In April 2007, AMD {{announced}} {{the release of}} the M690T integrated graphics chipset for embedded designs. This enabled AMD to offer complete processor and chipset solutions targeted at embedded applications requiring high-performance 3D and video such as emerging digital signage, kiosk and Point of Sale applications. The M690T was followed by the M690E specifically for embedded applications which removed the TV output, which required Macrovision licensing for OEMs, and enabled native support for dual TMDS <b>outputs,</b> <b>enabling</b> dual independent DVI interfaces.|$|R
40|$|A novel all-optical {{system which}} {{independently}} measures both the amplitude {{and frequency of}} an RF signal is proposed and demonstrated. A photonic Hilbert transformer provides two orthogonal measurements of an RF signal. These are compared using four wave mixing in a highly nonlinear fiber, producing two independent <b>outputs</b> <b>enabling</b> determination of both signal frequency and amplitude. This all optical approach requires only simple, low cost DC electronics at the receiver. The system is demonstrated up to 20 GHz but can be scaled to 40 GHz and beyond...|$|R
40|$|The NB 3 N 2304 NZ {{is a low}} skew 1 −to 4 clock fanout buffer, {{designed}} for high speed clock distribution such as in PCI−X applications. The NB 3 N 2304 NZ guarantees low output−to−output skew. Optimal design, layout and processing minimizes skew within a device and from device−to−device. The <b>Output</b> <b>Enable</b> (OE) pin forces the outputs LOW when LOW...|$|E
40|$|The XC 7 WH 126 is a {{high-speed}} Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3 -state output. The 3 -state output {{is controlled by}} the <b>output</b> <b>enable</b> input (nOE). A LOW at nOE causes the output to assume a high-impedance OFF-state. 2. Features and benefits Symmetrical output impedance High noise immunity Low power dissipation Balanced propagation delays Multiple package options ESD protection: � HBM JESD 22 -A 114 E: exceeds 2000 V � MM JESD 22 -A 115 -A: exceeds 200...|$|E
40|$|The 74 CBTLVD 3244 is a dual 4 -pole, single-throw bus switch. The device {{features}} two <b>output</b> <b>enable</b> inputs (nOE) {{that each}} control four switch channels. The switches are disabled when the associated nOE input is HIGH. Schmitt trigger action at control inputs makes the circuit tolerant of slower input {{rise and fall}} times. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. 2. Features and benefit...|$|E
40|$|An {{integrated}} organic temperature-sensing circuit array {{compatible with}} flexible and large-area substrates is presented. The array outputs an average value of 6. 8 mV/A[over-carat][degree symbol]C, which is 22 A[over-tilde] more responsive than the MOSFET implementation while dissipating 90 nW/cell. Highly linear <b>outputs</b> <b>enable</b> two-point calibrations that remove {{the effects of}} cell-to-cell variation. Semiconductor Research Corporation. Focus Center Research Program for Center for Circuits and Systems Solutions (C 2 S 2) (contract 2003 -CT- 888) Natural Sciences and Engineering Research Council of Canada (NSERC) Hewlett-Packard Compan...|$|R
40|$|Abstract—In {{this paper}} {{the system for}} the {{electrocardiogram}} (EKG) monitoring based on the of Arduino microcontroller is presented. Detailed description of the electrocardiogram itself serves {{as a ground for}} building the proposed hardware and software solution. The software implementation is in a form of both, Mat-lab environment, and own application. Final <b>output</b> <b>enables</b> retrieval of the actual data in real time and further and provide the rudimentary diagnosis. Utilization of such device is for self-home diagnosis of arrhythmia. Keywords—Arduino; arrhythmia; C sharp; cardiovascular diseases; diagnosis; electrocardiogram; heart; Matlab I...|$|R
40|$|Electronic time-temperature {{indicator}} (eTTI) monitors can {{be programmed}} to exactly follow the stability characteristics of vaccines {{with a high degree}} of realism. The monitors have a visual <b>output,</b> <b>enabling</b> vaccine status to be assessed at a glance, and can also output more detailed statistical data. When packaged with vaccine vials in groups of about 10 vials per box, the eTTI can remain with a vaccine throughout most of the vaccine's lifetime. The monitors can detect essentially all cold-chain breaks, and can detect issues, such as inadvertent freezing, that are presently not detected by other vaccine stability monitors such as Vaccine Vial Monitors (VVM) ...|$|R
40|$|The 74 AUP 2 G 240 {{provides}} the dual inverting buffer/line driver with 3 -state output. The 3 -state output {{is controlled by}} the <b>output</b> <b>enable</b> input (nOE). A HIGH level at pin nOE causes the output to assume a high-impedance OFF-state. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0. 8 V to 3. 6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0. 8 V to 3. 6 V. This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. This device has the input-disable feature, which allows floating input signals. The inputs are disabled when the <b>output</b> <b>enable</b> input nOE is HIGH. Wide supply voltage range from 0. 8 V to 3. 6 V High noise immunity Complies with JEDEC standards: � JESD 8 - 12 (0. 8 V to 1. 3 V) � JESD 8 - 11 (0. 9 V to 1. 65 V) � JESD 8 - 7 (1. 2 V to 1. 95 V) � JESD 8 - 5 (1. 8 V to 2. 7 V) � JESD 8 -B (2. 7 V to 3. 6 V) ESD protection...|$|E
40|$|The 74 LV 574 is an octal D-type flip–flop {{featuring}} separate D-type inputs {{for each}} flip-flop and non-inverting 3 -state outputs for bus oriented applications. A clock (CP) and an <b>output</b> <b>enable</b> (OE) input {{are common to}} all flip-flops. It is a low-voltage Si-gate CMOS device and is pin and functionally compatible with the 74 HC 574 and 74 HCT 574. The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW to HIGH CP transition. When OE is LOW, {{the contents of the}} eight flip-flops is available at the outputs. When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. 2. Features 3. Ordering information ■ Wide operating voltage: 1. 0 V to 5. 5 V ■ Optimized for low voltage applications: 1. 0 V to 3. 6 V ■ Accepts TTL input levels between VCC = 2. 7 V and VCC = 3. 6 V ■ Typical output ground bounce 2 V at VCC = 3. 3 V and Tamb = 25 °C ■ ESD protection: ◆ HBM JESD 22 -A 114 E exceeds 2000 V ◆ MM JESD 22 -A 115 -A exceeds 200 V ■ Common 3 -state <b>output</b> <b>enable</b> input ■ Multiple package options ■ Specified from − 40 °C to+ 85 °C and from − 40 °C to + 125 °...|$|E
40|$|The MC 74 LCX 244 {{is a high}} performance, non−inverting octal buffer {{operating}} from a 2. 3 to 3. 6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5. 5 V allows MC 74 LCX 244 inputs to be safely driven from 5 V devices. The MC 74 LCX 244 is suitable for memory address driving and all TTL level bus oriented transceiver applications. Current drive capability is 24 mA at the outputs. The <b>Output</b> <b>Enable</b> (OE) input, when HIGH, disables the output by placing them in a HIGH Z condition...|$|E
40|$|Introduction It is {{difficult}} to elucidate the metabolic and regulatory factors causing lipidome perturbations. Objectives This work simplifies this process. Methods A method has been developed to query an online holistic lipid metabolic network (of 7923 metabolites) to extract the pathways that connect the input list of lipids. Results The <b>output</b> <b>enables</b> pathway visualisation and the querying of other databases to identify potential regulators. When used to a study a plasma lipidome dataset of polycystic ovary syndrome, 14 enzymes were identified, of which 3 are linked to ELAVL 1 —an mRNA stabiliser. Conclusion This method provides a simplified approach to identifying potential regulators causing lipid-profile perturbations...|$|R
50|$|A Widlar {{current source}} is a {{modification}} of the basic two-transistor current mirror that incorporates an emitter degeneration resistor for only the <b>output</b> transistor, <b>enabling</b> the current source to generate low currents using only moderate resistor values.|$|R
5000|$|The TR-Rack {{could be}} fitted with the DI-TRI option, {{which is an}} ADAT format-compatible digital <b>output.</b> This <b>enables</b> one to send the four audio output signals {{digitally}} to any mixer, signal processor, computer card or recorder equipped with this interface.|$|R
40|$|Product {{data sheet}} 1. General {{description}} The CBTD 3306 dual FET bus switch features independent line switches. Each switch is disabled when the associated <b>output</b> <b>enable</b> (nOE) input is HIGH. The CBTD 3306 is characterized for operation from − 40 °C to + 85 °C. 2. Features and benefits Designed {{to be used}} in 5 V to 3. 3 V level shifting applications with internal diode 5 Ω switch connection between two ports TTL-compatible input levels Multiple package options Latch-up protection exceeds 100 mA per JESD 78 B ESD protection: � HBM JESD 22 -A 114 F exceeds 2000 V � CDM JESD 22 -C 101 E exceeds 1000...|$|E
40|$|The 74 AUP 1 G 126 {{provides}} a single non-inverting buffer/line driver with 3 -state output. The 3 -state output {{is controlled by}} the <b>output</b> <b>enable</b> input (OE). A LOW level at pin OE causes the output to assume a high-impedance OFF-state. This device has the input-disable feature, which allows floating input signals. The inputs are disabled when the <b>output</b> <b>enable</b> input OE is LOW. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0. 8 V to 3. 6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0. 8 V to 3. 6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down. Wide supply voltage range from 0. 8 V to 3. 6 V High noise immunity Complies with JEDEC standards: � JESD 8 - 12 (0. 8 V to 1. 3 V) � JESD 8 - 11 (0. 9 V to 1. 65 V) � JESD 8 - 7 (1. 2 V to 1. 95 V) � JESD 8 - 5 (1. 8 V to 2. 7 V) � JESD 8 -B (2. 7 V to 3. 6 V) ESD protection: � HBM JESD 22 -A 114 F Class 3 A exceeds 5000 V � MM JESD 22 -A 115 -A exceeds 200...|$|E
30|$|In this work, a {{mathematical}} modelling approach for CHP units was presented considering real operating behaviours of CHP units {{in combination with}} a heat storage. The differentiation between set points and forecasted outputs in combination with a time delay in the thermal power <b>output</b> <b>enable</b> the better modelling of realty. Thus, the relative error of the thermal output could be reduced in a field test with a real CHP unit from over 50 % to 22 % compared to the reference model. The error left is caused primarily by suboptimal parameterization. Moreover, power gradient constraints were tightened to a better fitting of real behaviour. Nevertheless, further researches require methods for more precise parameterization of the model via measurement data.|$|E
40|$|Abstract — Filtering {{is widely}} used in image and video {{processing}} for various applications. In this paper a explicit image filter called guided filter is proposed to remove noise in images smoothing and sharpening of images. The guided filter {{is derived from the}} local linear model compute the filtering output by considering the content of guided image which can be the input image or another different image. The guided filter can be used as an edge preserving smoothing operator. Transfer the structure of guided image to the filtering <b>output</b> <b>enabling</b> and filtering application like dehazing and guided feathering. Computer vision and computer graphics applications, including edge-aware smoothing, detail enhancement, HDR compression, image matting...|$|R
40|$|MIMO (Multiple Input Multiple <b>Output)</b> <b>enabled</b> {{systems are}} {{characterized}} by higher reliability and transmission rates, as compared to conventional SISO (Single Input Single Output) systems. However, unless administered properly, the MIMO technology may not facilitate very high throughputs on point-to-point wireless links. Therefore, it becomes imperative for the network architect to design such networks in ways that fully exploit the inherent properties of MIMO. In this paper, we first conduct an extensive experimental study, using a powerful hardware platform, {{in order to understand}} the behavior of MIMO links in different topological scenarios. Our experiments involve scenarios with MIMO links in isolation, as well as in competition with other MIMO and SISO links. Second, we perform measurements with differen...|$|R
40|$|Abstract We {{present a}} demo showing {{different}} levels of emergent verbal behaviour that arise when speech is added to a robotics simulator. After showing examples of (silent) robot activities in the simulator, adding speech <b>output</b> <b>enables</b> the robot to give spoken explanations of its behaviour. Adding speech input allows the robot’s movements to be guided by voice commands. In addition, the robot can modify its own verbal behaviour when asked to talk less or more. The robotics toolkit supports different behavioural paradigms, including finite state machines. The demo shows an example state transition based spoken dialogue system implemented within the robotics framework. Other more experimental combinations of speech and robot behaviours will also be shown. ...|$|R
