Analysis & Synthesis report for test_simple_8b10b_link
Mon Apr 17 17:53:52 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Protected by Synthesis
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated
 14. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p
 15. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p
 16. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_dic:wrptr_gp
 17. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram
 18. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
 19. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe6
 20. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_brp
 21. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_bwp
 22. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
 23. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe10
 24. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated
 25. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p
 26. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p
 27. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_dic:wrptr_gp
 28. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram
 29. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
 30. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe6
 31. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_brp
 32. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_bwp
 33. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
 34. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe10
 35. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated
 36. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_bic:wrptr_g1p
 37. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|altsyncram_ei31:fifo_ram
 38. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp
 39. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe6
 40. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_brp
 41. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_bwp
 42. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp
 43. Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe10
 44. Source assignments for data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst
 45. Source assignments for data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst
 46. Source assignments for multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 47. Source assignments for multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 48. Parameter Settings for User Entity Instance: Top-level Entity: |test_simple_8b10b_link
 49. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst
 50. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue
 51. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 52. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue
 53. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 54. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo
 55. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 56. Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst
 57. Parameter Settings for User Entity Instance: data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst
 58. Parameter Settings for User Entity Instance: data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst
 59. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst
 60. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data
 61. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock
 62. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk
 63. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst
 64. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst
 65. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 66. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst
 67. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst
 68. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst
 69. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data
 70. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock
 71. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk
 72. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst
 73. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst
 74. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst
 75. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst
 76. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst
 77. Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst
 78. Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst"
 79. Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst"
 80. Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst"
 81. Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock"
 82. Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock"
 83. Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst"
 84. Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst"
 85. Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst"
 86. Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo"
 87. Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue"
 88. Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue"
 89. Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|async_trap_and_reset:data_output_clk_2_6x_clk_sync"
 90. Analysis & Synthesis Messages
 91. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 17 17:53:51 2017        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; test_simple_8b10b_link                       ;
; Top-level Entity Name              ; test_simple_8b10b_link                       ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 1,368                                        ;
;     Total combinational functions  ; 857                                          ;
;     Dedicated logic registers      ; 939                                          ;
; Total registers                    ; 939                                          ;
; Total pins                         ; 1,050                                        ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,536                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+--------------------------------------------------------------+------------------------+------------------------+
; Option                                                       ; Setting                ; Default Value          ;
+--------------------------------------------------------------+------------------------+------------------------+
; Top-level entity name                                        ; test_simple_8b10b_link ; test_simple_8b10b_link ;
; Family name                                                  ; Cyclone III            ; Stratix II             ;
; Preserve fewer node names                                    ; Off                    ; On                     ;
; Verilog Show LMF Mapping Messages                            ; Off                    ;                        ;
; Verilog Version                                              ; SystemVerilog_2005     ; Verilog_2001           ;
; Power-Up Don't Care                                          ; Off                    ; On                     ;
; Optimization Technique                                       ; Speed                  ; Balanced               ;
; Use Generated Physical Constraints File                      ; Off                    ;                        ;
; Use smart compilation                                        ; Off                    ; Off                    ;
; Restructure Multiplexers                                     ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                          ; Off                    ; Off                    ;
; Disable OpenCore Plus hardware evaluation                    ; Off                    ; Off                    ;
; VHDL Version                                                 ; VHDL93                 ; VHDL93                 ;
; State Machine Processing                                     ; Auto                   ; Auto                   ;
; Safe State Machine                                           ; Off                    ; Off                    ;
; Extract Verilog State Machines                               ; On                     ; On                     ;
; Extract VHDL State Machines                                  ; On                     ; On                     ;
; Ignore Verilog initial constructs                            ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                   ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops               ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                     ; On                     ;
; Parallel Synthesis                                           ; Off                    ; Off                    ;
; DSP Block Balancing                                          ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                           ; On                     ; On                     ;
; Remove Redundant Logic Cells                                 ; Off                    ; Off                    ;
; Remove Duplicate Registers                                   ; On                     ; On                     ;
; Ignore CARRY Buffers                                         ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                       ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                        ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                    ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                         ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                          ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                               ; Off                    ; Off                    ;
; Carry Chain Length                                           ; 70                     ; 70                     ;
; Auto Carry Chains                                            ; On                     ; On                     ;
; Auto Open-Drain Pins                                         ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                    ; Off                    ;
; Auto ROM Replacement                                         ; On                     ; On                     ;
; Auto RAM Replacement                                         ; On                     ; On                     ;
; Auto DSP Block Replacement                                   ; On                     ; On                     ;
; Auto Shift Register Replacement                              ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                ; On                     ; On                     ;
; Strict RAM Replacement                                       ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                            ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                       ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                     ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                            ; Off                    ; Off                    ;
; Auto Resource Sharing                                        ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                           ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                           ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing          ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives            ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                      ; Off                    ; Off                    ;
; Show Parameter Settings Tables in Synthesis Report           ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                           ; Off                    ; Off                    ;
; Synchronization Register Chain Length                        ; 2                      ; 2                      ;
; PowerPlay Power Optimization                                 ; Normal compilation     ; Normal compilation     ;
; HDL message level                                            ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages              ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                    ; 100                    ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                    ; 100                    ;
; Clock MUX Protection                                         ; On                     ; On                     ;
; Auto Gated Clock Conversion                                  ; Off                    ; Off                    ;
; Block Design Naming                                          ; Auto                   ; Auto                   ;
; SDC constraint protection                                    ; Off                    ; Off                    ;
; Synthesis Effort                                             ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                     ; On                     ;
; Analysis & Synthesis Message Level                           ; Medium                 ; Medium                 ;
+--------------------------------------------------------------+------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+--------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ;
+--------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; ../rtl/controlled_parallelize_input_data.v             ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/controlled_parallelize_input_data.v                 ;
; ../rtl/single_8b10b_rx_w_parallelizer.v                ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/single_8b10b_rx_w_parallelizer.v                    ;
; ../rtl/multi_channel_8b10b_rx_w_parallelizer.v         ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/multi_channel_8b10b_rx_w_parallelizer.v             ;
; ../rtl/tx_8b10b_simple/control_8b10b_simple_tx.v       ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/tx_8b10b_simple/control_8b10b_simple_tx.v           ;
; ../rtl/tx_8b10b_simple/multi_channel_simple_8b10b_tx.v ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/tx_8b10b_simple/multi_channel_simple_8b10b_tx.v     ;
; ../rtl/parameterized_daq_fifo.v                        ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/parameterized_daq_fifo.v                            ;
; ../rtl/math_func_package.v                             ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/math_func_package.v                                 ;
; test_simple_8b10b_link.v                               ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/test_simple_8b10b_link.v                            ;
; async_trap_and_reset.v                                 ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/async_trap_and_reset.v                              ;
; dcfifo_mixed_widths.tdf                                ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                              ;
; db/dcfifo_t4i1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dcfifo_t4i1.tdf                                  ;
; db/a_gray2bin_jfb.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_gray2bin_jfb.tdf                               ;
; db/a_graycounter_i47.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_i47.tdf                            ;
; db/a_graycounter_eic.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_eic.tdf                            ;
; db/a_graycounter_dic.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_dic.tdf                            ;
; db/altsyncram_hf31.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/altsyncram_hf31.tdf                              ;
; db/alt_synch_pipe_gkd.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_gkd.tdf                           ;
; db/dffpipe_fd9.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_fd9.tdf                                  ;
; db/dffpipe_ed9.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_ed9.tdf                                  ;
; db/alt_synch_pipe_hkd.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_hkd.tdf                           ;
; db/dffpipe_gd9.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_gd9.tdf                                  ;
; db/cmpr_456.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cmpr_456.tdf                                     ;
; doublesync_no_reset.v                                  ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/doublesync_no_reset.v                               ;
; db/dcfifo_86i1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dcfifo_86i1.tdf                                  ;
; db/a_gray2bin_gfb.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_gray2bin_gfb.tdf                               ;
; db/a_graycounter_e47.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_e47.tdf                            ;
; db/a_graycounter_bic.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_bic.tdf                            ;
; db/altsyncram_ei31.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/altsyncram_ei31.tdf                              ;
; db/alt_synch_pipe_dkd.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_dkd.tdf                           ;
; db/dffpipe_cd9.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_cd9.tdf                                  ;
; db/dffpipe_bd9.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_bd9.tdf                                  ;
; db/alt_synch_pipe_ekd.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_ekd.tdf                           ;
; db/dffpipe_dd9.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_dd9.tdf                                  ;
; db/cmpr_156.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cmpr_156.tdf                                     ;
; db/cmpr_356.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cmpr_356.tdf                                     ;
; db/cntr_t2e.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cntr_t2e.tdf                                     ;
; encoder_8b10b.v                                        ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/encoder_8b10b.v                                     ;
; data_chooser_according_to_frame_position.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/data_chooser_according_to_frame_position.v          ;
; conv_between_clocks_with_intermediate_clk.v            ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/conv_between_clocks_with_intermediate_clk.v         ;
; to_fast_clk_interface_better.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/to_fast_clk_interface_better.v                      ;
; async_trap_and_reset_gen_1_pulse_robust.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/async_trap_and_reset_gen_1_pulse_robust.v           ;
; to_slow_clk_interface_better.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/to_slow_clk_interface_better.v                      ;
; single_channel_generic_reframer_w_8b10b_decode.v       ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/single_channel_generic_reframer_w_8b10b_decode.v    ;
; decode_lower_10_bits_of_frame_with_8b_10b_generic.v    ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/decode_lower_10_bits_of_frame_with_8b_10b_generic.v ;
; decoder_8b10b.v                                        ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/decoder_8b10b.v                                     ;
; wait_and_check_for_lock_and_scan.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/wait_and_check_for_lock_and_scan.v                  ;
+--------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 1,368           ;
;                                             ;                 ;
; Total combinational functions               ; 857             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 289             ;
;     -- 3 input functions                    ; 393             ;
;     -- <=2 input functions                  ; 175             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 723             ;
;     -- arithmetic mode                      ; 134             ;
;                                             ;                 ;
; Total registers                             ; 939             ;
;     -- Dedicated logic registers            ; 939             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 1050            ;
; Total memory bits                           ; 1536            ;
; Maximum fan-out node                        ; frame_clk~input ;
; Maximum fan-out                             ; 541             ;
; Total fan-out                               ; 7706            ;
; Average fan-out                             ; 1.96            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test_simple_8b10b_link                                                                                              ; 857 (0)           ; 939 (40)     ; 1536        ; 0            ; 0       ; 0         ; 1050 ; 0            ; |test_simple_8b10b_link                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst| ; 40 (40)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst                                                                                                                                                                                                                                                                                                      ; work         ;
;    |data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst| ; 40 (40)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst                                                                                                                                                                                                                                                                                                      ; work         ;
;    |multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|                                ; 528 (0)           ; 602 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|                     ; 0 (0)             ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data                                                                                                                                                                                                                                            ; work         ;
;          |to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|                                            ; 0 (0)             ; 35 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock                                                                                                                                                                             ; work         ;
;             |async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock                                                                                                                    ; work         ;
;          |to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|                                       ; 0 (0)             ; 67 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk                                                                                                                                                                        ; work         ;
;             |async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock                                                                                                              ; work         ;
;       |conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|                     ; 2 (0)             ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data                                                                                                                                                                                                                                            ; work         ;
;          |to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|                                            ; 1 (0)             ; 34 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock                                                                                                                                                                             ; work         ;
;             |async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|                                               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock                                                                                                                    ; work         ;
;          |to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|                                       ; 1 (0)             ; 66 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk                                                                                                                                                                        ; work         ;
;             |async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|                                              ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock                                                                                                              ; work         ;
;       |single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|               ; 263 (0)           ; 200 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst                                                                                                                                                                                                                                      ; work         ;
;          |controlled_parallelize_input_data:controlled_parallelize_input_data_inst|                                  ; 42 (42)           ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst                                                                                                                                                             ; work         ;
;          |single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|        ; 221 (50)          ; 107 (59)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst                                                                                                                                   ; work         ;
;             |data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|                 ; 40 (40)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst                                            ; work         ;
;             |decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|       ; 78 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst                                  ; work         ;
;                |decoder_8b10b:decoder_8b10b_inst|                                                                    ; 78 (78)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst ; work         ;
;             |wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|                                 ; 53 (53)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst                                                            ; work         ;
;       |single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|               ; 263 (0)           ; 200 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst                                                                                                                                                                                                                                      ; work         ;
;          |controlled_parallelize_input_data:controlled_parallelize_input_data_inst|                                  ; 42 (42)           ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst                                                                                                                                                             ; work         ;
;          |single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|        ; 221 (50)          ; 107 (59)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst                                                                                                                                   ; work         ;
;             |data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|                 ; 40 (40)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst                                            ; work         ;
;             |decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|       ; 78 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst                                  ; work         ;
;                |decoder_8b10b:decoder_8b10b_inst|                                                                    ; 78 (78)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst ; work         ;
;             |wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|                                 ; 53 (53)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst                                                            ; work         ;
;    |multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|                                                ; 249 (2)           ; 277 (20)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |async_trap_and_reset:data_output_clk_2_6x_clk_sync|                                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|async_trap_and_reset:data_output_clk_2_6x_clk_sync                                                                                                                                                                                                                                                                                                  ; work         ;
;       |control_8b10b_simple_tx:control_8b10b_simple_tx_inst|                                                         ; 52 (52)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst                                                                                                                                                                                                                                                                                                ; work         ;
;       |doublesync_no_reset:doublesync_enable_auto_data_fifo_aclr|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|doublesync_no_reset:doublesync_enable_auto_data_fifo_aclr                                                                                                                                                                                                                                                                                           ; work         ;
;       |encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst|                                        ; 44 (44)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst                                                                                                                                                                                                                                                                               ; work         ;
;       |encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst|                                        ; 44 (44)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst                                                                                                                                                                                                                                                                               ; work         ;
;       |parameterized_daq_fifo:data_fifo|                                                                             ; 41 (0)            ; 48 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                         ; 41 (0)            ; 48 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                  ; work         ;
;             |dcfifo_86i1:auto_generated|                                                                             ; 41 (10)           ; 48 (14)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;                |a_gray2bin_gfb:wrptr_g_gray2bin|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_gray2bin_gfb:wrptr_g_gray2bin                                                                                                                                                                                                       ; work         ;
;                |a_gray2bin_gfb:ws_dgrp_gray2bin|                                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_gray2bin_gfb:ws_dgrp_gray2bin                                                                                                                                                                                                       ; work         ;
;                |a_graycounter_bic:wrptr_g1p|                                                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_bic:wrptr_g1p                                                                                                                                                                                                           ; work         ;
;                |a_graycounter_e47:rdptr_g1p|                                                                         ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_e47:rdptr_g1p                                                                                                                                                                                                           ; work         ;
;                |alt_synch_pipe_dkd:rs_dgwp|                                                                          ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp                                                                                                                                                                                                            ; work         ;
;                   |dffpipe_cd9:dffpipe6|                                                                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe6                                                                                                                                                                                       ; work         ;
;                |alt_synch_pipe_ekd:ws_dgrp|                                                                          ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp                                                                                                                                                                                                            ; work         ;
;                   |dffpipe_dd9:dffpipe10|                                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe10                                                                                                                                                                                      ; work         ;
;                |altsyncram_ei31:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|altsyncram_ei31:fifo_ram                                                                                                                                                                                                              ; work         ;
;                |cmpr_156:rdempty_eq_comp|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|cmpr_156:rdempty_eq_comp                                                                                                                                                                                                              ; work         ;
;                |cmpr_156:wrfull_eq_comp|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|cmpr_156:wrfull_eq_comp                                                                                                                                                                                                               ; work         ;
;                |cmpr_356:rdfull_eq_comp|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|cmpr_356:rdfull_eq_comp                                                                                                                                                                                                               ; work         ;
;                |cntr_t2e:cntr_b|                                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|cntr_t2e:cntr_b                                                                                                                                                                                                                       ; work         ;
;                |dffpipe_bd9:ws_brp|                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_brp                                                                                                                                                                                                                    ; work         ;
;                |dffpipe_bd9:ws_bwp|                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_bwp                                                                                                                                                                                                                    ; work         ;
;       |parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|                               ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue                                                                                                                                                                                                                                                                      ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                         ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                    ; work         ;
;             |dcfifo_t4i1:auto_generated|                                                                             ; 33 (4)            ; 58 (14)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated                                                                                                                                                                                         ; work         ;
;                |a_graycounter_dic:wrptr_gp|                                                                          ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                              ; work         ;
;                |a_graycounter_i47:rdptr_g1p|                                                                         ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                             ; work         ;
;                |alt_synch_pipe_gkd:rs_dgwp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp                                                                                                                                                              ; work         ;
;                   |dffpipe_fd9:dffpipe6|                                                                             ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                         ; work         ;
;                |alt_synch_pipe_hkd:ws_dgrp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp                                                                                                                                                              ; work         ;
;                   |dffpipe_gd9:dffpipe10|                                                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                        ; work         ;
;                |altsyncram_hf31:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram                                                                                                                                                                ; work         ;
;                |cmpr_456:rdempty_eq_comp|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|cmpr_456:rdempty_eq_comp                                                                                                                                                                ; work         ;
;                |cmpr_456:wrfull_eq_comp|                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|cmpr_456:wrfull_eq_comp                                                                                                                                                                 ; work         ;
;       |parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|                               ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue                                                                                                                                                                                                                                                                      ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                         ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                    ; work         ;
;             |dcfifo_t4i1:auto_generated|                                                                             ; 33 (4)            ; 58 (14)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated                                                                                                                                                                                         ; work         ;
;                |a_graycounter_dic:wrptr_gp|                                                                          ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                              ; work         ;
;                |a_graycounter_i47:rdptr_g1p|                                                                         ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                             ; work         ;
;                |alt_synch_pipe_gkd:rs_dgwp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp                                                                                                                                                              ; work         ;
;                   |dffpipe_fd9:dffpipe6|                                                                             ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                         ; work         ;
;                |alt_synch_pipe_hkd:ws_dgrp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp                                                                                                                                                              ; work         ;
;                   |dffpipe_gd9:dffpipe10|                                                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                        ; work         ;
;                |altsyncram_hf31:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram                                                                                                                                                                ; work         ;
;                |cmpr_456:rdempty_eq_comp|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|cmpr_456:rdempty_eq_comp                                                                                                                                                                ; work         ;
;                |cmpr_456:wrfull_eq_comp|                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|cmpr_456:wrfull_eq_comp                                                                                                                                                                 ; work         ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|altsyncram_ei31:fifo_ram|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 8            ; 64           ; 32           ; 16           ; 512  ; None ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[0] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[1] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[2] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[3] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[4] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[5] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[6] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[7] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[8] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[9] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[0] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[1] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[2] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[3] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[4] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[5] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[6] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[7] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[8] ; yes                                                              ; yes                                        ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[9] ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[1]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[2]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[3]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[4]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[5]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[6]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[7]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[8]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[9]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[1]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[2]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[3]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[4]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[5]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[6]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[7]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[8]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|raw_selected_data_reg_contents_keeper[9]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|state[3,8..15]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                    ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|pipeline_delay_of_uncoded_bits[0..1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                    ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|state[3,8..15]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                    ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|pipeline_delay_of_uncoded_bits[0..1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                    ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa0                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa1                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa2                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa3                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa4                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa5                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa6                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa0                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa1                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa2                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa3                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa4                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa5                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa6                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_bwp|dffe9a[3]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_brp|dffe9a[3]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|actual_auto_reset_signal                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|async_trap                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1_raw                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|actual_auto_reset_signal                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|async_trap                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1_raw                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                               ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync2                                                                                                            ; Merged with multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync2 ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1                                                                                                            ; Merged with multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1 ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync2                                                                                                                  ; Merged with multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync2       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1                                                                                                                  ; Merged with multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1       ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|reset_control_and_padding_char                                                                                                                                                                                                                                                                     ; Merged with multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|fifo_read_xcvr                                                                                                                                                                          ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|state[11..15]                                                                                                                                                                                                                                                                                      ; Merged with multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|state[10]                                                                                                                                                                               ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|state[10]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                    ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|enable_data_out                                                                                                                                                                                                                                                                                    ; Merged with multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|state[3]                                                                                                                                                                                ;
; Total Number of Removed Registers = 58                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 939   ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 221   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 292   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|coding_err ; 2       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|coding_err ; 2       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr78     ; 1       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr56     ; 1       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr12     ; 1       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr34     ; 1       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr78     ; 1       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr56     ; 1       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr12     ; 1       ;
; multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst|derr34     ; 1       ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p|counter_ffa0                                                                                                                                                           ; 4       ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p|counter_ffa0                                                                                                                                                           ; 4       ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa0                                                                                                                                                                                                         ; 3       ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p|parity_ff                                                                                                                                                              ; 1       ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p|parity_ff                                                                                                                                                              ; 1       ;
; multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_bic:wrptr_g1p|parity_ff                                                                                                                                                                                                            ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst|current_byte_enable[1]                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst|current_byte_enable[1]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|is_padding_char[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|data_8b10[1][7]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|data_8b10[0][0]                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|scan_counter[2]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst|scan_counter[0]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |test_simple_8b10b_link|multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|enable_data_out                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst|Mux9 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|Mux9                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst|Mux9                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|Mux9                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_simple_8b10b_link|data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst|Mux9                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                                                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; -                                                                                                     ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                                             ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a*        ; -               ; -                                                                                                     ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                               ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe6|dffe7a*  ; -               ; -                                                                                                     ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                            ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_dic:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                                                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; -                                                                                                     ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                                                                             ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a*        ; -               ; -                                                                                                     ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                               ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe6|dffe7a*  ; -               ; -                                                                                                     ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                                                                                            ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_dic:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------------------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                                                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                                                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                                                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; S102                                                                              ; -               ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                                                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; wrptr_g                                                 ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a                               ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_dd9:dffpipe10|dffe11a*        ; -               ; -                                                       ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                 ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_cd9:dffpipe6|dffe7a*  ; -               ; -                                                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_bic:wrptr_g1p ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                      ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                                              ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|altsyncram_ei31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[9]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[8]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[7]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[6]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[5]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[4]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[3]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[2]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[0]                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[9]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[8]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[7]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[6]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[5]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[4]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[3]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[2]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[0]                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[9]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[8]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[7]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[6]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[5]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[4]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[3]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[2]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[1]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[0]                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[9]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[8]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[7]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[6]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[5]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[4]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[3]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[2]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[1]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; raw_selected_data_reg_contents_keeper[0]                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |test_simple_8b10b_link ;
+-----------------------------------+-------------+--------------------------------------+
; Parameter Name                    ; Value       ; Type                                 ;
+-----------------------------------+-------------+--------------------------------------+
; numchannels                       ; 2           ; Signed Integer                       ;
; lock_wait_counter_bits            ; 9           ; Signed Integer                       ;
; num_bits_in_raw_frame             ; 8           ; Signed Integer                       ;
; num_bits_in_coded_frame           ; 10          ; Signed Integer                       ;
; output_data_parallelization_ratio ; 4           ; Signed Integer                       ;
; valid_output_word_counter_bits    ; 32          ; Signed Integer                       ;
; control_code_counter_numbits      ; 16          ; Signed Integer                       ;
; insert_control_code_every         ; 9           ; Signed Integer                       ;
; device_family                     ; Cylcone III ; String                               ;
; num_data_output_fifo_locations    ; 32          ; Signed Integer                       ;
; input_to_output_bitwidth_ratio    ; 4           ; Signed Integer                       ;
; input_data_bits_per_channel       ; 32          ; Signed Integer                       ;
; out_data_bits_per_channel         ; 8           ; Signed Integer                       ;
; control_chars_width               ; 8           ; Signed Integer                       ;
; control_char_fifo_depth           ; 64          ; Signed Integer                       ;
+-----------------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst ;
+--------------------------------+-------------+----------------------------------------------------------------+
; Parameter Name                 ; Value       ; Type                                                           ;
+--------------------------------+-------------+----------------------------------------------------------------+
; device_family                  ; Cylcone III ; String                                                         ;
; numchannels                    ; 2           ; Signed Integer                                                 ;
; num_data_output_fifo_locations ; 32          ; Signed Integer                                                 ;
; input_to_output_bitwidth_ratio ; 4           ; Signed Integer                                                 ;
; input_data_bits_per_channel    ; 32          ; Signed Integer                                                 ;
; out_data_bits_per_channel      ; 8           ; Signed Integer                                                 ;
; control_chars_width            ; 8           ; Signed Integer                                                 ;
; control_char_fifo_depth        ; 64          ; Signed Integer                                                 ;
+--------------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue ;
+--------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value       ; Type                                                                                                                                    ;
+--------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; device_family                        ; Cylcone III ; String                                                                                                                                  ;
; num_output_locations                 ; 64          ; Signed Integer                                                                                                                          ;
; input_to_output_ratio                ; 1           ; Signed Integer                                                                                                                          ;
; num_output_bits                      ; 8           ; Signed Integer                                                                                                                          ;
; num_input_bits                       ; 8           ; Signed Integer                                                                                                                          ;
; num_input_locations                  ; 64          ; Signed Integer                                                                                                                          ;
; num_wrusedw_bits                     ; 6           ; Signed Integer                                                                                                                          ;
; num_rdusedw_bits                     ; 6           ; Signed Integer                                                                                                                          ;
; use_better_metastability_performance ; 0           ; Signed Integer                                                                                                                          ;
+--------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                  ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                                                                                               ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                                                                                               ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                                                                                               ;
; LPM_NUMWORDS             ; 64          ; Signed Integer                                                                                                                                                                                        ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                                                                                               ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU               ; 6           ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU_R             ; 6           ; Signed Integer                                                                                                                                                                                        ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                                                                                               ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                                                                                               ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                               ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                                                                                               ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                               ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                                                                        ;
; CBXI_PARAMETER           ; dcfifo_t4i1 ; Untyped                                                                                                                                                                                               ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue ;
+--------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value       ; Type                                                                                                                                    ;
+--------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; device_family                        ; Cylcone III ; String                                                                                                                                  ;
; num_output_locations                 ; 64          ; Signed Integer                                                                                                                          ;
; input_to_output_ratio                ; 1           ; Signed Integer                                                                                                                          ;
; num_output_bits                      ; 8           ; Signed Integer                                                                                                                          ;
; num_input_bits                       ; 8           ; Signed Integer                                                                                                                          ;
; num_input_locations                  ; 64          ; Signed Integer                                                                                                                          ;
; num_wrusedw_bits                     ; 6           ; Signed Integer                                                                                                                          ;
; num_rdusedw_bits                     ; 6           ; Signed Integer                                                                                                                          ;
; use_better_metastability_performance ; 0           ; Signed Integer                                                                                                                          ;
+--------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                  ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                                                                                               ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                                                                                               ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                                                                                               ;
; LPM_NUMWORDS             ; 64          ; Signed Integer                                                                                                                                                                                        ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                                                                                               ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU               ; 6           ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU_R             ; 6           ; Signed Integer                                                                                                                                                                                        ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                                                                                               ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                                                                                               ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                               ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                                                                                               ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                               ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                                                                        ;
; CBXI_PARAMETER           ; dcfifo_t4i1 ; Untyped                                                                                                                                                                                               ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo ;
+--------------------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value       ; Type                                                                                      ;
+--------------------------------------+-------------+-------------------------------------------------------------------------------------------+
; device_family                        ; Cylcone III ; String                                                                                    ;
; num_output_locations                 ; 32          ; Signed Integer                                                                            ;
; input_to_output_ratio                ; 4           ; Signed Integer                                                                            ;
; num_output_bits                      ; 16          ; Signed Integer                                                                            ;
; num_input_bits                       ; 64          ; Signed Integer                                                                            ;
; num_input_locations                  ; 8           ; Signed Integer                                                                            ;
; num_wrusedw_bits                     ; 3           ; Signed Integer                                                                            ;
; num_rdusedw_bits                     ; 5           ; Signed Integer                                                                            ;
; use_better_metastability_performance ; 0           ; Signed Integer                                                                            ;
+--------------------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                    ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                                                 ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                                                 ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                                                 ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                                                 ;
; LPM_NUMWORDS             ; 8           ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                                                 ;
; LPM_WIDTH                ; 64          ; Signed Integer                                                                                                                                          ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU               ; 3           ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU_R             ; 5           ; Signed Integer                                                                                                                                          ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                                                 ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                                                 ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                          ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                 ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                                                 ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                 ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                          ;
; CBXI_PARAMETER           ; dcfifo_86i1 ; Untyped                                                                                                                                                 ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; numchannels               ; 2     ; Signed Integer                                                                                                                 ;
; out_data_bits_per_channel ; 8     ; Signed Integer                                                                                                                 ;
; control_chars_width       ; 8     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; numbits_dataout ; 10    ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_chooser_according_to_frame_position:generate_encoded_data[1].data_chooser_according_to_frame_position_inst ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; numbits_dataout ; 10    ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst ;
+------------------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value ; Type                                                                             ;
+------------------------------------+-------+----------------------------------------------------------------------------------+
; numchannels                        ; 2     ; Signed Integer                                                                   ;
; lock_wait_counter_bits             ; 9     ; Signed Integer                                                                   ;
; num_bits_in_raw_frame              ; 8     ; Signed Integer                                                                   ;
; num_bits_in_coded_frame            ; 10    ; Signed Integer                                                                   ;
; output_data_parallelization_ratio  ; 4     ; Signed Integer                                                                   ;
; valid_output_word_counter_bits     ; 32    ; Signed Integer                                                                   ;
; USE_PLL_x20_CLOCK_TO_CLOCK_RX_DATA ; 0     ; Signed Integer                                                                   ;
+------------------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                                                                                             ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lock_wait_counter_bits            ; 9     ; Signed Integer                                                                                                                                                                   ;
; num_bits_in_raw_frame             ; 8     ; Signed Integer                                                                                                                                                                   ;
; num_bits_in_coded_frame           ; 10    ; Signed Integer                                                                                                                                                                   ;
; output_data_parallelization_ratio ; 4     ; Signed Integer                                                                                                                                                                   ;
; valid_output_word_counter_bits    ; 32    ; Signed Integer                                                                                                                                                                   ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lock_wait_counter_bits ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; numbits_datain         ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; numbits_dataout        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; numbits_dataout ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input_frame_length  ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; output_frame_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wait_counter_bits ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; scan_counter_bits ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; parallelization_ratio          ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; num_input_data_bits            ; 8     ; Signed Integer                                                                                                                                                                                                                                               ;
; valid_output_word_counter_bits ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; num_output_data_bits           ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                                                                                             ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lock_wait_counter_bits            ; 9     ; Signed Integer                                                                                                                                                                   ;
; num_bits_in_raw_frame             ; 8     ; Signed Integer                                                                                                                                                                   ;
; num_bits_in_coded_frame           ; 10    ; Signed Integer                                                                                                                                                                   ;
; output_data_parallelization_ratio ; 4     ; Signed Integer                                                                                                                                                                   ;
; valid_output_word_counter_bits    ; 32    ; Signed Integer                                                                                                                                                                   ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lock_wait_counter_bits ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; numbits_datain         ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; numbits_dataout        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|data_chooser_according_to_frame_position:data_chooser_according_to_frame_position_inst ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; numbits_dataout ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input_frame_length  ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; output_frame_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wait_counter_bits ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; scan_counter_bits ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[1].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; parallelization_ratio          ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; num_input_data_bits            ; 8     ; Signed Integer                                                                                                                                                                                                                                               ;
; valid_output_word_counter_bits ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; num_output_data_bits           ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state                 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "state[15..4]" have no fanouts                                                                                                                                                                                                                ;
; max_scan_offset       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                                        ;
; max_scan_offset[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                              ;
; max_scan_offset[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                              ;
; max_scan_offset[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst" ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pipeline_delay_of_uncoded_bits ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (2 bits) it drives; bit(s) "pipeline_delay_of_uncoded_bits[7..2]" have no fanouts                                                                                                                                                                                                          ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst" ;
+----------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+----------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_pipeline_delay_of_uncoded_bits ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (10 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.                                                                            ;
; raw_data_out                           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
; raw_decoder_control_character_detected ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+----------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_sync_sig ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                           ;
; auto_reset   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                     ;
; reset        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                     ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_sync_sig ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                     ;
; auto_reset   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                               ;
; reset        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                               ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; disparity ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; disparity ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst"             ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; fifo_read_uart_raw             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; raw_is_control_char            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; raw_is_padding_char            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; reset_control_and_padding_char ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; wrusedw ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (32 bits) it drives.  The 29 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; wrempty ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; wrempty ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|async_trap_and_reset:data_output_clk_2_6x_clk_sync" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                         ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; auto_reset ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; reset      ; Input ; Info     ; Stuck at VCC                                                                                                    ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 17 17:53:42 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_simple_8b10b_link -c test_simple_8b10b_link
Info: Found 1 design units, including 1 entities, in source file ../rtl/controlled_parallelize_input_data.v
    Info: Found entity 1: controlled_parallelize_input_data
Info: Found 1 design units, including 1 entities, in source file ../rtl/single_8b10b_rx_w_parallelizer.v
    Info: Found entity 1: single_8b10b_rx_w_parallelizer
Info: Found 1 design units, including 1 entities, in source file ../rtl/multi_channel_8b10b_rx_w_parallelizer.v
    Info: Found entity 1: multi_channel_8b10b_rx_w_parallelizer
Info: Found 1 design units, including 1 entities, in source file ../rtl/tx_8b10b_simple/control_8b10b_simple_tx.v
    Info: Found entity 1: control_8b10b_simple_tx
Info: Found 1 design units, including 1 entities, in source file ../rtl/tx_8b10b_simple/multi_channel_simple_8b10b_tx.v
    Info: Found entity 1: multi_channel_simple_8b10b_tx
Info: Found 1 design units, including 1 entities, in source file ../rtl/parameterized_daq_fifo.v
    Info: Found entity 1: parameterized_daq_fifo
Info: Found 1 design units, including 0 entities, in source file ../rtl/math_func_package.v
    Info: Found design unit 1: math_func_package (SystemVerilog)
Info: Found 1 design units, including 1 entities, in source file test_simple_8b10b_link.v
    Info: Found entity 1: test_simple_8b10b_link
Info: Elaborating entity "test_simple_8b10b_link" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at test_simple_8b10b_link.v(245): truncated value with size 30 to match size of target (20)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "parallelizer_output_regs" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "parallelizer_output_regs" into its bus
Info: Elaborating entity "multi_channel_simple_8b10b_tx" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst"
Warning: Using design file ../rtl/async_trap_and_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: async_trap_and_reset
Info: Elaborating entity "async_trap_and_reset" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|async_trap_and_reset:data_output_clk_2_6x_clk_sync"
Info: Elaborating entity "parameterized_daq_fifo" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cylcone III"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "lpm_widthu_r" = "6"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_t4i1.tdf
    Info: Found entity 1: dcfifo_t4i1
Info: Elaborating entity "dcfifo_t4i1" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info: Found entity 1: a_gray2bin_jfb
Info: Elaborating entity "a_gray2bin_jfb" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf
    Info: Found entity 1: a_graycounter_i47
Info: Elaborating entity "a_graycounter_i47" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_i47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf
    Info: Found entity 1: a_graycounter_eic
Info: Elaborating entity "a_graycounter_eic" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf
    Info: Found entity 1: a_graycounter_dic
Info: Elaborating entity "a_graycounter_dic" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_dic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hf31.tdf
    Info: Found entity 1: altsyncram_hf31
Info: Elaborating entity "altsyncram_hf31" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|altsyncram_hf31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info: Found entity 1: alt_synch_pipe_gkd
Info: Elaborating entity "alt_synch_pipe_gkd" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|dffpipe_ed9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info: Found entity 1: alt_synch_pipe_hkd
Info: Elaborating entity "alt_synch_pipe_hkd" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_456.tdf
    Info: Found entity 1: cmpr_456
Info: Elaborating entity "cmpr_456" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|cmpr_456:rdempty_eq_comp"
Warning: Using design file ../rtl/doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: doublesync_no_reset
Info: Elaborating entity "doublesync_no_reset" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|doublesync_no_reset:doublesync_enable_auto_data_fifo_aclr"
Warning (10036): Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object "clock_enable" assigned a value but never read
Info: Elaborating entity "parameterized_daq_fifo" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cylcone III"
    Info: Parameter "lpm_numwords" = "8"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info: Parameter "lpm_width" = "64"
    Info: Parameter "lpm_widthu" = "3"
    Info: Parameter "lpm_widthu_r" = "5"
    Info: Parameter "lpm_width_r" = "16"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_86i1.tdf
    Info: Found entity 1: dcfifo_86i1
Info: Elaborating entity "dcfifo_86i1" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_gfb.tdf
    Info: Found entity 1: a_gray2bin_gfb
Info: Elaborating entity "a_gray2bin_gfb" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_gray2bin_gfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e47.tdf
    Info: Found entity 1: a_graycounter_e47
Info: Elaborating entity "a_graycounter_e47" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_e47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bic.tdf
    Info: Found entity 1: a_graycounter_bic
Info: Elaborating entity "a_graycounter_bic" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|a_graycounter_bic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ei31.tdf
    Info: Found entity 1: altsyncram_ei31
Info: Elaborating entity "altsyncram_ei31" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|altsyncram_ei31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf
    Info: Found entity 1: alt_synch_pipe_dkd
Info: Elaborating entity "alt_synch_pipe_dkd" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info: Found entity 1: dffpipe_cd9
Info: Elaborating entity "dffpipe_cd9" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info: Found entity 1: dffpipe_bd9
Info: Elaborating entity "dffpipe_bd9" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
    Info: Found entity 1: alt_synch_pipe_ekd
Info: Elaborating entity "alt_synch_pipe_ekd" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info: Found entity 1: dffpipe_dd9
Info: Elaborating entity "dffpipe_dd9" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf
    Info: Found entity 1: cmpr_156
Info: Elaborating entity "cmpr_156" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|cmpr_156:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_356.tdf
    Info: Found entity 1: cmpr_356
Info: Elaborating entity "cmpr_356" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|cmpr_356:rdfull_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_t2e.tdf
    Info: Found entity 1: cntr_t2e
Info: Elaborating entity "cntr_t2e" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|cntr_t2e:cntr_b"
Info: Elaborating entity "control_8b10b_simple_tx" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|control_8b10b_simple_tx:control_8b10b_simple_tx_inst"
Warning: Using design file ../rtl/encoder_8b10b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: encoder_8b10b
Info: Elaborating entity "encoder_8b10b" for hierarchy "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst"
Warning (10036): Verilog HDL or VHDL warning at encoder_8b10b.v(93): object "illegalk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at encoder_8b10b.v(112): object "tst" assigned a value but never read
Warning: Using design file ../rtl/data_chooser_according_to_frame_position.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: data_chooser_according_to_frame_position
Info: Elaborating entity "data_chooser_according_to_frame_position" for hierarchy "data_chooser_according_to_frame_position:generate_encoded_data[0].data_chooser_according_to_frame_position_inst"
Info: Elaborating entity "multi_channel_8b10b_rx_w_parallelizer" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst"
Warning (10034): Output port "enable_clocking_of_output_data[0]" at multi_channel_8b10b_rx_w_parallelizer.v(120) has no driver
Warning (10034): Output port "enable_clocking_of_output_data[1]" at multi_channel_8b10b_rx_w_parallelizer.v(120) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "parallelizer_output_regs" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "parallelizer_output_regs" into its bus
Warning: Using design file ../rtl/conv_between_clocks_with_intermediate_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: conv_between_clocks_with_intermediate_clk
Info: Elaborating entity "conv_between_clocks_with_intermediate_clk" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data"
Warning: Using design file ../rtl/to_fast_clk_interface_better.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: to_fast_clk_interface_better
Info: Elaborating entity "to_fast_clk_interface_better" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock"
Warning: Using design file ../rtl/async_trap_and_reset_gen_1_pulse_robust.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: async_trap_and_reset_gen_1_pulse_robust
Info: Elaborating entity "async_trap_and_reset_gen_1_pulse_robust" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock"
Warning: Using design file ../rtl/to_slow_clk_interface_better.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: to_slow_clk_interface_better
Info: Elaborating entity "to_slow_clk_interface_better" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[0].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk"
Info: Elaborating entity "single_8b10b_rx_w_parallelizer" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst"
Warning: Using design file ../rtl/single_channel_generic_reframer_w_8b10b_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: single_channel_generic_reframer_w_8b10b_decode
Info: Elaborating entity "single_channel_generic_reframer_w_8b10b_decode" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst"
Warning: Using design file ../rtl/decode_lower_10_bits_of_frame_with_8b_10b_generic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decode_lower_10_bits_of_frame_with_8b_10b_generic
Info: Elaborating entity "decode_lower_10_bits_of_frame_with_8b_10b_generic" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst"
Warning (10230): Verilog HDL assignment warning at decode_lower_10_bits_of_frame_with_8b_10b_generic.v(25): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at decode_lower_10_bits_of_frame_with_8b_10b_generic.v(57): truncated value with size 16 to match size of target (8)
Warning: Using design file ../rtl/decoder_8b10b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decoder_8b10b
Info: Elaborating entity "decoder_8b10b" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|decode_lower_10_bits_of_frame_with_8b_10b_generic:decode_lower_10_bits_of_frame_with_8b_10b_inst|decoder_8b10b:decoder_8b10b_inst"
Warning: Using design file ../rtl/wait_and_check_for_lock_and_scan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wait_and_check_for_lock_and_scan
Info: Elaborating entity "wait_and_check_for_lock_and_scan" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|single_channel_generic_reframer_w_8b10b_decode:single_channel_generic_reframer_w_8b10b_decode_inst|wait_and_check_for_lock_and_scan:wait_and_check_for_lock_and_scan_inst"
Warning (10230): Verilog HDL assignment warning at wait_and_check_for_lock_and_scan.v(99): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at wait_and_check_for_lock_and_scan.v(115): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "controlled_parallelize_input_data" for hierarchy "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|single_8b10b_rx_w_parallelizer:rx_8b10b_and_parallelize[0].single_8b10b_rx_w_parallelizer_inst|controlled_parallelize_input_data:controlled_parallelize_input_data_inst"
Warning (10230): Verilog HDL assignment warning at controlled_parallelize_input_data.v(45): truncated value with size 32 to match size of target (4)
Warning (12020): Port "max_scan_offset" on the entity instantiation of "wait_and_check_for_lock_and_scan_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored.
Warning (12030): Port "state" on the entity instantiation of "wait_and_check_for_lock_and_scan_inst" is connected to a signal of width 4. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "pipeline_delay_of_uncoded_bits" on the entity instantiation of "decode_lower_10_bits_of_frame_with_8b_10b_inst" is connected to a signal of width 2. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "decoder_pipeline_delay_of_uncoded_bits" on the entity instantiation of "single_channel_generic_reframer_w_8b10b_decode_inst" is connected to a signal of width 10. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic.
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "lock_wait_machine_state_num[1][3]" is stuck at GND
    Warning (13410): Pin "lock_wait_machine_state_num[0][3]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][0]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][1]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][2]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][3]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][4]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][5]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][6]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][7]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][8]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[1][9]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][0]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][1]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][2]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][3]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][4]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][5]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][6]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][7]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][8]" is stuck at GND
    Warning (13410): Pin "decoder_pipeline_delay_of_uncoded_bits[0][9]" is stuck at GND
    Warning (13410): Pin "fsm_state[10]" is stuck at GND
    Warning (13410): Pin "fsm_state[11]" is stuck at GND
    Warning (13410): Pin "fsm_state[12]" is stuck at GND
    Warning (13410): Pin "fsm_state[13]" is stuck at GND
    Warning (13410): Pin "fsm_state[14]" is stuck at GND
    Warning (13410): Pin "fsm_state[15]" is stuck at GND
    Warning (13410): Pin "enable_clocking_of_output_data[1]" is stuck at GND
    Warning (13410): Pin "enable_clocking_of_output_data[0]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[3]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[4]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[5]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[6]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[7]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[8]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[9]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[10]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[11]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[12]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[13]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[14]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[15]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[16]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[17]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[18]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[19]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[20]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[21]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[22]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[23]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[24]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[25]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[26]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[27]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[28]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[29]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[30]" is stuck at GND
    Warning (13410): Pin "fifo_xcvr_wrusedw[31]" is stuck at GND
Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t4i1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_bwp|dffe9a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_simple_8b10b_tx:multi_channel_simple_8b10b_tx_inst|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_86i1:auto_generated|dffpipe_bd9:ws_brp|dffe9a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|actual_auto_reset_signal" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|async_trap" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_slow_clk_interface_better:conv_from_intermediate_clock_to_outclk|async_trap_and_reset_gen_1_pulse_robust:trap_output_clock|sync1_raw" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|actual_auto_reset_signal" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|async_trap" lost all its fanouts during netlist optimizations.
    Info: Register "multi_channel_8b10b_rx_w_parallelizer:multi_channel_8b10b_rx_w_parallelizer_inst|conv_between_clocks_with_intermediate_clk:rx_8b10b_and_parallelize[1].resync_output_data|to_fast_clk_interface_better:conv_in_clk_to_intermediate_clock|async_trap_and_reset_gen_1_pulse_robust:trap_input_clock|sync1_raw" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/test_simple_8b10b_link.map.smsg
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pll_generated_20x_of_data_out_parallel_clock"
Info: Implemented 2489 device resources after synthesis - the final resource count might be different
    Info: Implemented 137 input pins
    Info: Implemented 913 output pins
    Info: Implemented 1407 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Mon Apr 17 17:53:52 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/test_simple_8b10b_link.map.smsg.


