<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w.html">Component : ALT_ECC_NANDW</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc9cac8d2f21beccf024d9b453b425d76"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga36099c5aba8f77fe63704ff277db4558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga36099c5aba8f77fe63704ff277db4558">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga36099c5aba8f77fe63704ff277db4558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae521f42a968e7fbdb123f34f5e138ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gae521f42a968e7fbdb123f34f5e138ceb">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae521f42a968e7fbdb123f34f5e138ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd45b3c7b5857e9ca2831a0e84231187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gacd45b3c7b5857e9ca2831a0e84231187">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gacd45b3c7b5857e9ca2831a0e84231187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503de72ae1e7d4634c9a1d1285b7080b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga503de72ae1e7d4634c9a1d1285b7080b">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga503de72ae1e7d4634c9a1d1285b7080b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b265205fadf775da3a9c62cf8e8f5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga1b265205fadf775da3a9c62cf8e8f5ba">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga1b265205fadf775da3a9c62cf8e8f5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e59a2bedd80a7579abdd5a5314f5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gae4e59a2bedd80a7579abdd5a5314f5ec">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae4e59a2bedd80a7579abdd5a5314f5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5d63ee8f37f3065bf89b0e92a66838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gaaf5d63ee8f37f3065bf89b0e92a66838">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaaf5d63ee8f37f3065bf89b0e92a66838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824ac9e069c0ee885476fa7e4c26236b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga824ac9e069c0ee885476fa7e4c26236b">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga824ac9e069c0ee885476fa7e4c26236b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp59ca53c4c1a4d650177cf559a3d4fdbb"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2f4a3baf139749b467bfd82a930174da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga2f4a3baf139749b467bfd82a930174da">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2f4a3baf139749b467bfd82a930174da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594e8345204e1b0238520c6acc94eb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga594e8345204e1b0238520c6acc94eb7a">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga594e8345204e1b0238520c6acc94eb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c98ab365e5487882c9656bdf755b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga32c98ab365e5487882c9656bdf755b63">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga32c98ab365e5487882c9656bdf755b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6574fa71d4f6835dabe5dbad8ecb81e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga6574fa71d4f6835dabe5dbad8ecb81e9">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga6574fa71d4f6835dabe5dbad8ecb81e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15135338cf3d6154833ceb4a4c670cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga15135338cf3d6154833ceb4a4c670cda">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga15135338cf3d6154833ceb4a4c670cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fcfbb8a246d4c6d098d9cf4e5d1ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga89fcfbb8a246d4c6d098d9cf4e5d1ebc">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga89fcfbb8a246d4c6d098d9cf4e5d1ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612167ca56f0be0368833501e1d602be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga612167ca56f0be0368833501e1d602be">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga612167ca56f0be0368833501e1d602be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535716c3c3ff7c366013205548d22d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga535716c3c3ff7c366013205548d22d91">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga535716c3c3ff7c366013205548d22d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc241254717d735ab182ea1160020edd4"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9abb4b61726b5223db52c3d905bb6072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga9abb4b61726b5223db52c3d905bb6072">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9abb4b61726b5223db52c3d905bb6072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93dab900d10e0f182857c9cb18c421a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga93dab900d10e0f182857c9cb18c421a3">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga93dab900d10e0f182857c9cb18c421a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa756df2b598b0d4c85974876746fc505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gaa756df2b598b0d4c85974876746fc505">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa756df2b598b0d4c85974876746fc505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783b1d79d228d2432953f4cd4c023793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga783b1d79d228d2432953f4cd4c023793">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga783b1d79d228d2432953f4cd4c023793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2420781a3bed4790fd87026b1fcf1345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga2420781a3bed4790fd87026b1fcf1345">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga2420781a3bed4790fd87026b1fcf1345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0855902dc4bcae6443eaa7ff376ba8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga0855902dc4bcae6443eaa7ff376ba8d9">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0855902dc4bcae6443eaa7ff376ba8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f943cb2057cc52c42caa88daffefae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gab6f943cb2057cc52c42caa88daffefae">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gab6f943cb2057cc52c42caa88daffefae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb3c6c1862978b4e90767c196f82d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga4bb3c6c1862978b4e90767c196f82d54">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga4bb3c6c1862978b4e90767c196f82d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp767d0a2df9e91dd7c3623919b4720a4b"></a><a class="anchor" id="ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga40962d4910b329f4644b88a79fd35957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga40962d4910b329f4644b88a79fd35957">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga40962d4910b329f4644b88a79fd35957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbab4886ebb76c55931167b9daf6e352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gabbab4886ebb76c55931167b9daf6e352">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gabbab4886ebb76c55931167b9daf6e352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7336f98edce0b2b8f29caa20571100d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga7336f98edce0b2b8f29caa20571100d9">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7336f98edce0b2b8f29caa20571100d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae370095b291df6a0b1009c9775378f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gae370095b291df6a0b1009c9775378f31">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:gae370095b291df6a0b1009c9775378f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057fec59f28515726dfada0668b7864b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga057fec59f28515726dfada0668b7864b">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga057fec59f28515726dfada0668b7864b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ad10853f3cea6e7f0221993616ec44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga40ad10853f3cea6e7f0221993616ec44">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga40ad10853f3cea6e7f0221993616ec44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e07ad49423523ed8ef0136f3d351ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga7e07ad49423523ed8ef0136f3d351ebd">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga7e07ad49423523ed8ef0136f3d351ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e02084629c0ad92ebd8bcc252a89e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga4e02084629c0ad92ebd8bcc252a89e81">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga4e02084629c0ad92ebd8bcc252a89e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDW_WDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaded1410420c37466e5cfe68e046bc468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#gaded1410420c37466e5cfe68e046bc468">ALT_ECC_NANDW_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaded1410420c37466e5cfe68e046bc468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5af760add0f587f637e8c1eb8e644f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga5e5af760add0f587f637e8c1eb8e644f">ALT_ECC_NANDW_WDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:ga5e5af760add0f587f637e8c1eb8e644f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c3e099a2d423b9712d30a65cdb656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga54c3e099a2d423b9712d30a65cdb656f">ALT_ECC_NANDW_WDATAECC0BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga5e5af760add0f587f637e8c1eb8e644f">ALT_ECC_NANDW_WDATAECC0BUS_OFST</a>))</td></tr>
<tr class="separator:ga54c3e099a2d423b9712d30a65cdb656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8a402b9008f1d94a904a787570acb7e2"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDW_WDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga8a402b9008f1d94a904a787570acb7e2">ALT_ECC_NANDW_WDATAECC0BUS_t</a></td></tr>
<tr class="separator:ga8a402b9008f1d94a904a787570acb7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NANDW_WDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_WDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad7173762dd09d36e84a1b599f47b1eea"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abe5dde8b3f26dc6fa734f99a00a87be3"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a808b408a2e24c63ab60814057f63646e"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd0ce3cbfc4f4dabc219cea706ee9df5"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4261c46368aaf502181ce57ba5317d3b"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd8ec4d3498ed30cf62d4a77395276a1"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad2aa18efe086e33e1efe26d0d7ea7eb7"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af1f7e4ced195555fddc3ac589a40d757"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga36099c5aba8f77fe63704ff277db4558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae521f42a968e7fbdb123f34f5e138ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd45b3c7b5857e9ca2831a0e84231187"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga503de72ae1e7d4634c9a1d1285b7080b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1b265205fadf775da3a9c62cf8e8f5ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae4e59a2bedd80a7579abdd5a5314f5ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaf5d63ee8f37f3065bf89b0e92a66838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga824ac9e069c0ee885476fa7e4c26236b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2f4a3baf139749b467bfd82a930174da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga594e8345204e1b0238520c6acc94eb7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32c98ab365e5487882c9656bdf755b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6574fa71d4f6835dabe5dbad8ecb81e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga15135338cf3d6154833ceb4a4c670cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga89fcfbb8a246d4c6d098d9cf4e5d1ebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga612167ca56f0be0368833501e1d602be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga535716c3c3ff7c366013205548d22d91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9abb4b61726b5223db52c3d905bb6072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga93dab900d10e0f182857c9cb18c421a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa756df2b598b0d4c85974876746fc505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga783b1d79d228d2432953f4cd4c023793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2420781a3bed4790fd87026b1fcf1345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0855902dc4bcae6443eaa7ff376ba8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab6f943cb2057cc52c42caa88daffefae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4bb3c6c1862978b4e90767c196f82d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga40962d4910b329f4644b88a79fd35957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabbab4886ebb76c55931167b9daf6e352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7336f98edce0b2b8f29caa20571100d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae370095b291df6a0b1009c9775378f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga057fec59f28515726dfada0668b7864b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40ad10853f3cea6e7f0221993616ec44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e07ad49423523ed8ef0136f3d351ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4e02084629c0ad92ebd8bcc252a89e81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDW_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaded1410420c37466e5cfe68e046bc468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_WDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga5e5af760add0f587f637e8c1eb8e644f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_OFST&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_WDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga54c3e099a2d423b9712d30a65cdb656f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_WDATAECC0BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga5e5af760add0f587f637e8c1eb8e644f">ALT_ECC_NANDW_WDATAECC0BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_WDATAECC0BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8a402b9008f1d94a904a787570acb7e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDW_WDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html#ga8a402b9008f1d94a904a787570acb7e2">ALT_ECC_NANDW_WDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_WDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
