#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 20:36:52 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 31 20:37:09 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3506           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     124.969 MHz       1000.000          8.002        495.999
 clk_Inferred                 1.000 MHz      30.532 MHz       1000.000         32.753        967.247
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     131.285 MHz       1000.000          7.617        992.383
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     531.350 MHz       1000.000          1.882        998.118
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   495.999       0.000              0            751
 clk_Inferred           clk_Inferred               967.247       0.000              0          18592
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.383       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.118       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.218       0.000              0            751
 clk_Inferred           clk_Inferred                 0.161       0.000              0          18592
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.099       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.334       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.534       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.231       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.445       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.967       0.000              0            751
 clk_Inferred           clk_Inferred               972.830       0.000              0          18592
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   993.956       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.499       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.251       0.000              0            751
 clk_Inferred           clk_Inferred                 0.162       0.000              0          18592
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.146       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.309       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.432       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.641       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.665       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  5.733
  Clock Pessimism Removal :  0.821

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.541     503.937         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.937 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796     505.733         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.241     505.974 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.600     506.574         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_108/Y0                   td                    0.383     506.957 r       u_jtag_top/u_jtag_driver/N118_24/gateop/Z
                                   net (fanout=17)       0.768     507.725         u_jtag_top/u_jtag_driver/_N13251
 CLMA_118_108/Y1                   td                    0.377     508.102 r       u_jtag_top/u_jtag_driver/N230_20[7]_3/gateop_perm/Z
                                   net (fanout=24)       1.374     509.476         u_jtag_top/u_jtag_driver/_N24902
 CLMA_114_84/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.476         Logic Levels: 2  
                                                                                   Logic: 1.001ns(26.743%), Route: 2.742ns(73.257%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.238    1003.351         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.530    1004.881         ntclkbufg_0      
 CLMA_114_84/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.821    1005.702                          
 clock uncertainty                                      -0.050    1005.652                          

 Setup time                                             -0.177    1005.475                          

 Data required time                                               1005.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.475                          
 Data arrival time                                                -509.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A2
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.883
  Launch Clock Delay      :  5.733
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.541     503.937         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.937 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796     505.733         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.241     505.974 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.600     506.574         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_108/Y0                   td                    0.383     506.957 r       u_jtag_top/u_jtag_driver/N118_24/gateop/Z
                                   net (fanout=17)       0.768     507.725         u_jtag_top/u_jtag_driver/_N13251
 CLMA_118_108/Y1                   td                    0.377     508.102 r       u_jtag_top/u_jtag_driver/N230_20[7]_3/gateop_perm/Z
                                   net (fanout=24)       1.080     509.182         u_jtag_top/u_jtag_driver/_N24902
 CLMA_118_88/A2                                                            r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A2

 Data arrival time                                                 509.182         Logic Levels: 2  
                                                                                   Logic: 1.001ns(29.023%), Route: 2.448ns(70.977%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.238    1003.351         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.532    1004.883         ntclkbufg_0      
 CLMA_118_88/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.839    1005.722                          
 clock uncertainty                                      -0.050    1005.672                          

 Setup time                                             -0.400    1005.272                          

 Data required time                                               1005.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.272                          
 Data arrival time                                                -509.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  5.733
  Clock Pessimism Removal :  0.821

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.541     503.937         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.937 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796     505.733         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.241     505.974 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.600     506.574         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_108/Y0                   td                    0.383     506.957 r       u_jtag_top/u_jtag_driver/N118_24/gateop/Z
                                   net (fanout=17)       0.768     507.725         u_jtag_top/u_jtag_driver/_N13251
 CLMA_118_108/Y1                   td                    0.377     508.102 r       u_jtag_top/u_jtag_driver/N230_20[7]_3/gateop_perm/Z
                                   net (fanout=24)       1.026     509.128         u_jtag_top/u_jtag_driver/_N24902
 CLMA_126_88/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.128         Logic Levels: 2  
                                                                                   Logic: 1.001ns(29.485%), Route: 2.394ns(70.515%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.238    1003.351         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.538    1004.889         ntclkbufg_0      
 CLMA_126_88/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.821    1005.710                          
 clock uncertainty                                      -0.050    1005.660                          

 Setup time                                             -0.180    1005.480                          

 Data required time                                               1005.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.480                          
 Data arrival time                                                -509.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.238       3.351         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.572       4.923         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_124/Q0                   tco                   0.223       5.146 f       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.257       5.403         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMA_118_121/M0                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   5.403         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.646       3.941         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.941 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.850       5.791         ntclkbufg_0      
 CLMA_118_121/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.590       5.201                          
 clock uncertainty                                       0.000       5.201                          

 Hold time                                              -0.016       5.185                          

 Data required time                                                  5.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.185                          
 Data arrival time                                                  -5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[11]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.800
  Launch Clock Delay      :  4.932
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.238       3.351         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.581       4.932         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_120/Q1                   tco                   0.223       5.155 f       u_jtag_top/u_jtag_driver/rx/recv_data[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.291       5.446         u_jtag_top/u_jtag_driver/rx_data [11]
 CLMA_130_125/M2                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[11]/opit_0_inv/D

 Data arrival time                                                   5.446         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.646       3.941         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.941 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.859       5.800         ntclkbufg_0      
 CLMA_130_125/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[11]/opit_0_inv/CLK
 clock pessimism                                        -0.590       5.210                          
 clock uncertainty                                       0.000       5.210                          

 Hold time                                              -0.016       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                  -5.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.765
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.238       3.351         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546       4.897         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_93/Q0                    tco                   0.223       5.120 f       u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.264         u_jtag_top/u_jtag_driver/rx_data [5]
 CLMA_130_92/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/D

 Data arrival time                                                   5.264         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.646       3.941         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.941 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.824       5.765         ntclkbufg_0      
 CLMA_130_92/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.835       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.033       4.963                          

 Data required time                                                  4.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.963                          
 Data arrival time                                                  -5.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  4.376
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.812       4.376         ntclkbufg_1      
 CLMA_58_205/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK

 CLMA_58_205/Q2                    tco                   0.261       4.637 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       3.315       7.952         u_tinyriscv/ie_op1_o [4]
                                                         0.442       8.394 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       8.394         u_tinyriscv/u_ex/_N3214
 CLMA_50_48/COUT                   td                    0.097       8.491 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.491         u_tinyriscv/u_ex/_N3216
                                                         0.060       8.551 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       8.551         u_tinyriscv/u_ex/_N3218
 CLMA_50_52/COUT                   td                    0.097       8.648 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.648         u_tinyriscv/u_ex/_N3220
                                                         0.060       8.708 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.708         u_tinyriscv/u_ex/_N3222
 CLMA_50_56/COUT                   td                    0.097       8.805 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.805         u_tinyriscv/u_ex/_N3224
                                                         0.060       8.865 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.865         u_tinyriscv/u_ex/_N3226
 CLMA_50_64/COUT                   td                    0.097       8.962 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.962         u_tinyriscv/u_ex/_N3228
                                                         0.060       9.022 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       9.022         u_tinyriscv/u_ex/_N3230
 CLMA_50_68/COUT                   td                    0.097       9.119 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.119         u_tinyriscv/u_ex/_N3232
                                                         0.060       9.179 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       9.179         u_tinyriscv/u_ex/_N3234
 CLMA_50_72/COUT                   td                    0.097       9.276 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.276         u_tinyriscv/u_ex/_N3236
 CLMA_50_76/Y0                     td                    0.198       9.474 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        2.405      11.879         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_78_180/Y0                    td                    0.282      12.161 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=50)       2.315      14.476         _N10173          
 CLMA_130_257/Y0                   td                    0.383      14.859 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       0.862      15.721         u_rib/_N24861    
 CLMA_114_256/Y6CD                 td                    0.209      15.930 r       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2045)     4.822      20.752         _N7552           
 CLMS_38_1/Y0                      td                    0.282      21.034 r       u_rom/rom1_21_7/gateop/Z
                                   net (fanout=1)        2.581      23.615         u_rom/_N1576     
 CLMA_106_125/L7OUT                td                    0.270      23.885 r       u_rom/N6_49[7]_muxf7/Fother
                                   net (fanout=1)        0.000      23.885         L7OUT7           
 CLMA_106_124/Y3                   td                    0.160      24.045 r       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        1.529      25.574         u_rom/_N14575    
 CLMA_118_209/Y3                   td                    0.169      25.743 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.433      26.176         _N16932          
 CLMA_118_213/Y3                   td                    0.276      26.452 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.155      27.607         _N21059          
 CLMA_94_192/Y0                    td                    0.387      27.994 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.658      29.652         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.276      29.928 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.261      30.189         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.211      30.400 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.830      32.230         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.166      32.396 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        1.150      33.546         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.214      33.760 r       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.807      35.567         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.377      35.944 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.201      37.145         u_tinyriscv/u_regs/N79 [13]
 CLMS_78_109/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WD

 Data arrival time                                                  37.145         Logic Levels: 21 
                                                                                   Logic: 5.445ns(16.616%), Route: 27.324ns(83.384%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.587    1003.779         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WCLK
 clock pessimism                                         0.372    1004.151                          
 clock uncertainty                                      -0.050    1004.101                          

 Setup time                                              0.291    1004.392                          

 Data required time                                               1004.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.392                          
 Data arrival time                                                 -37.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.769
  Launch Clock Delay      :  4.376
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.812       4.376         ntclkbufg_1      
 CLMA_58_205/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK

 CLMA_58_205/Q2                    tco                   0.261       4.637 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       3.315       7.952         u_tinyriscv/ie_op1_o [4]
                                                         0.442       8.394 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       8.394         u_tinyriscv/u_ex/_N3214
 CLMA_50_48/COUT                   td                    0.097       8.491 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.491         u_tinyriscv/u_ex/_N3216
                                                         0.060       8.551 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       8.551         u_tinyriscv/u_ex/_N3218
 CLMA_50_52/COUT                   td                    0.097       8.648 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.648         u_tinyriscv/u_ex/_N3220
                                                         0.060       8.708 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.708         u_tinyriscv/u_ex/_N3222
 CLMA_50_56/COUT                   td                    0.097       8.805 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.805         u_tinyriscv/u_ex/_N3224
                                                         0.060       8.865 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.865         u_tinyriscv/u_ex/_N3226
 CLMA_50_64/COUT                   td                    0.097       8.962 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.962         u_tinyriscv/u_ex/_N3228
                                                         0.060       9.022 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       9.022         u_tinyriscv/u_ex/_N3230
 CLMA_50_68/COUT                   td                    0.097       9.119 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.119         u_tinyriscv/u_ex/_N3232
                                                         0.060       9.179 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       9.179         u_tinyriscv/u_ex/_N3234
 CLMA_50_72/COUT                   td                    0.097       9.276 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.276         u_tinyriscv/u_ex/_N3236
 CLMA_50_76/Y0                     td                    0.198       9.474 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        2.405      11.879         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_78_180/Y0                    td                    0.282      12.161 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=50)       2.315      14.476         _N10173          
 CLMA_130_257/Y0                   td                    0.383      14.859 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       0.862      15.721         u_rib/_N24861    
 CLMA_114_256/Y6CD                 td                    0.209      15.930 r       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2045)     4.822      20.752         _N7552           
 CLMS_38_1/Y0                      td                    0.282      21.034 r       u_rom/rom1_21_7/gateop/Z
                                   net (fanout=1)        2.581      23.615         u_rom/_N1576     
 CLMA_106_125/L7OUT                td                    0.270      23.885 r       u_rom/N6_49[7]_muxf7/Fother
                                   net (fanout=1)        0.000      23.885         L7OUT7           
 CLMA_106_124/Y3                   td                    0.160      24.045 r       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        1.529      25.574         u_rom/_N14575    
 CLMA_118_209/Y3                   td                    0.169      25.743 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.433      26.176         _N16932          
 CLMA_118_213/Y3                   td                    0.276      26.452 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.155      27.607         _N21059          
 CLMA_94_192/Y0                    td                    0.387      27.994 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.658      29.652         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.276      29.928 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.261      30.189         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.211      30.400 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.830      32.230         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.166      32.396 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        1.150      33.546         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.214      33.760 r       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.807      35.567         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.377      35.944 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.149      37.093         u_tinyriscv/u_regs/N79 [13]
 CLMS_78_101/AD                                                            r       u_tinyriscv/u_regs/regs_2_0_13/gateop/WD

 Data arrival time                                                  37.093         Logic Levels: 21 
                                                                                   Logic: 5.445ns(16.643%), Route: 27.272ns(83.357%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.577    1003.769         ntclkbufg_1      
 CLMS_78_101/CLK                                                           r       u_tinyriscv/u_regs/regs_2_0_13/gateop/WCLK
 clock pessimism                                         0.372    1004.141                          
 clock uncertainty                                      -0.050    1004.091                          

 Setup time                                              0.291    1004.382                          

 Data required time                                               1004.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.382                          
 Data arrival time                                                 -37.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.750
  Launch Clock Delay      :  4.376
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.812       4.376         ntclkbufg_1      
 CLMA_58_205/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK

 CLMA_58_205/Q2                    tco                   0.261       4.637 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       3.315       7.952         u_tinyriscv/ie_op1_o [4]
                                                         0.442       8.394 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       8.394         u_tinyriscv/u_ex/_N3214
 CLMA_50_48/COUT                   td                    0.097       8.491 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.491         u_tinyriscv/u_ex/_N3216
                                                         0.060       8.551 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       8.551         u_tinyriscv/u_ex/_N3218
 CLMA_50_52/COUT                   td                    0.097       8.648 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.648         u_tinyriscv/u_ex/_N3220
                                                         0.060       8.708 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.708         u_tinyriscv/u_ex/_N3222
 CLMA_50_56/COUT                   td                    0.097       8.805 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.805         u_tinyriscv/u_ex/_N3224
                                                         0.060       8.865 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.865         u_tinyriscv/u_ex/_N3226
 CLMA_50_64/COUT                   td                    0.097       8.962 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.962         u_tinyriscv/u_ex/_N3228
                                                         0.060       9.022 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       9.022         u_tinyriscv/u_ex/_N3230
 CLMA_50_68/COUT                   td                    0.097       9.119 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.119         u_tinyriscv/u_ex/_N3232
                                                         0.060       9.179 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       9.179         u_tinyriscv/u_ex/_N3234
 CLMA_50_72/COUT                   td                    0.097       9.276 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.276         u_tinyriscv/u_ex/_N3236
 CLMA_50_76/Y0                     td                    0.198       9.474 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        2.405      11.879         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_78_180/Y0                    td                    0.282      12.161 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=50)       2.315      14.476         _N10173          
 CLMA_130_257/Y0                   td                    0.383      14.859 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       0.862      15.721         u_rib/_N24861    
 CLMA_114_256/Y6CD                 td                    0.209      15.930 r       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2045)     4.822      20.752         _N7552           
 CLMS_38_1/Y0                      td                    0.282      21.034 r       u_rom/rom1_21_7/gateop/Z
                                   net (fanout=1)        2.581      23.615         u_rom/_N1576     
 CLMA_106_125/L7OUT                td                    0.270      23.885 r       u_rom/N6_49[7]_muxf7/Fother
                                   net (fanout=1)        0.000      23.885         L7OUT7           
 CLMA_106_124/Y3                   td                    0.160      24.045 r       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        1.529      25.574         u_rom/_N14575    
 CLMA_118_209/Y3                   td                    0.169      25.743 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.433      26.176         _N16932          
 CLMA_118_213/Y3                   td                    0.276      26.452 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.155      27.607         _N21059          
 CLMA_94_192/Y0                    td                    0.387      27.994 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.658      29.652         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.276      29.928 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.261      30.189         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.211      30.400 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.830      32.230         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.166      32.396 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        1.150      33.546         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.214      33.760 r       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.807      35.567         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.377      35.944 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.127      37.071         u_tinyriscv/u_regs/N79 [13]
 CLMS_126_105/AD                                                           r       u_tinyriscv/u_regs/regs_jtag_0_13/gateop/WD

 Data arrival time                                                  37.071         Logic Levels: 21 
                                                                                   Logic: 5.445ns(16.654%), Route: 27.250ns(83.346%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.558    1003.750         ntclkbufg_1      
 CLMS_126_105/CLK                                                          r       u_tinyriscv/u_regs/regs_jtag_0_13/gateop/WCLK
 clock pessimism                                         0.372    1004.122                          
 clock uncertainty                                      -0.050    1004.072                          

 Setup time                                              0.291    1004.363                          

 Data required time                                               1004.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.363                          
 Data arrival time                                                 -37.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mie[24]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  3.780
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.588       3.780         ntclkbufg_1      
 CLMA_14_240/CLK                                                           r       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_240/Q0                    tco                   0.223       4.003 f       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.115       4.118         u_tinyriscv/clint_data_o [24]
 CLMA_14_249/A0                                                            f       u_tinyriscv/u_csr_reg/mie[24]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.118         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.976%), Route: 0.115ns(34.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.890       4.454         ntclkbufg_1      
 CLMA_14_249/CLK                                                           r       u_tinyriscv/u_csr_reg/mie[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.082                          
 clock uncertainty                                       0.000       4.082                          

 Hold time                                              -0.125       3.957                          

 Data required time                                                  3.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.957                          
 Data arrival time                                                  -4.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[13]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.437
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.581       3.773         ntclkbufg_1      
 CLMA_30_245/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[13]/opit_0_L5Q_perm/CLK

 CLMA_30_245/Q1                    tco                   0.223       3.996 f       u_tinyriscv/u_pc_reg/pc_o[13]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.255       4.251         u_tinyriscv/rib_pc_addr_o [13]
 CLMA_30_253/M1                                                            f       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[13]/opit_0/D

 Data arrival time                                                   4.251         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.653%), Route: 0.255ns(53.347%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.873       4.437         ntclkbufg_1      
 CLMA_30_253/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[13]/opit_0/CLK
 clock pessimism                                        -0.372       4.065                          
 clock uncertainty                                       0.000       4.065                          

 Hold time                                              -0.016       4.049                          

 Data required time                                                  4.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.049                          
 Data arrival time                                                  -4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.584       3.776         ntclkbufg_1      
 CLMA_102_120/CLK                                                          r       u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_120/Q0                   tco                   0.223       3.999 f       u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.291       4.290         u_jtag_top/u_jtag_dm/data0 [31]
 CLMA_102_124/M2                                                           f       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/D

 Data arrival time                                                   4.290         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.862       4.426         ntclkbufg_1      
 CLMA_102_124/CLK                                                          r       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.054                          
 clock uncertainty                                       0.000       4.054                          

 Hold time                                              -0.016       4.038                          

 Data required time                                                  4.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.038                          
 Data arrival time                                                  -4.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.896
  Launch Clock Delay      :  1.332
  Clock Pessimism Removal :  0.107

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.332       1.332         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_94_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_296/Q0                    tco                   0.261       1.593 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.604       2.197         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_98_312/Y3                    td                    0.571       2.768 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.589       3.357         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_90_305/COUT                  td                    0.431       3.788 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.788         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_90_313/Y0                    td                    0.198       3.986 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y0
                                   net (fanout=2)        0.445       4.431         top_dht22_inst/DHT22_drive_inst/N101 [4]
 CLMA_86_312/Y1                    td                    0.567       4.998 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Y1
                                   net (fanout=1)        1.106       6.104         top_dht22_inst/DHT22_drive_inst/N102 [5]
 CLMA_90_296/Y3                    td                    0.508       6.612 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.693       7.305         _N10             
 CLMA_78_296/Y1                    td                    0.169       7.474 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.819       8.293         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_78_296/CE                                                            r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.293         Logic Levels: 6  
                                                                                   Logic: 2.705ns(38.859%), Route: 4.256ns(61.141%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_340/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.896    1000.896         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_78_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.107    1001.003                          
 clock uncertainty                                      -0.050    1000.953                          

 Setup time                                             -0.277    1000.676                          

 Data required time                                               1000.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.676                          
 Data arrival time                                                  -8.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.383                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.777
  Launch Clock Delay      :  1.332
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.332       1.332         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_94_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_296/Q0                    tco                   0.261       1.593 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.604       2.197         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_98_312/Y3                    td                    0.571       2.768 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.589       3.357         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_90_305/COUT                  td                    0.431       3.788 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.788         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_90_313/Y0                    td                    0.198       3.986 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y0
                                   net (fanout=2)        0.445       4.431         top_dht22_inst/DHT22_drive_inst/N101 [4]
 CLMA_86_312/Y1                    td                    0.567       4.998 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Y1
                                   net (fanout=1)        1.106       6.104         top_dht22_inst/DHT22_drive_inst/N102 [5]
 CLMA_90_296/Y3                    td                    0.508       6.612 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.431       7.043         _N10             
 CLMA_86_296/Y1                    td                    0.169       7.212 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=30)       0.611       7.823         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_86_304/CECO                  td                    0.118       7.941 r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CEOUT
                                   net (fanout=2)        0.000       7.941         _N549            
 CLMA_86_312/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   7.941         Logic Levels: 7  
                                                                                   Logic: 2.823ns(42.714%), Route: 3.786ns(57.286%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_340/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.777    1000.777         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_86_312/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.072    1000.849                          
 clock uncertainty                                      -0.050    1000.799                          

 Setup time                                             -0.291    1000.508                          

 Data required time                                               1000.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.508                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.567                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.777
  Launch Clock Delay      :  1.332
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.332       1.332         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_94_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_296/Q0                    tco                   0.261       1.593 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.604       2.197         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_98_312/Y3                    td                    0.571       2.768 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.589       3.357         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_90_305/COUT                  td                    0.431       3.788 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.788         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_90_313/Y0                    td                    0.198       3.986 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y0
                                   net (fanout=2)        0.445       4.431         top_dht22_inst/DHT22_drive_inst/N101 [4]
 CLMA_86_312/Y1                    td                    0.567       4.998 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Y1
                                   net (fanout=1)        1.106       6.104         top_dht22_inst/DHT22_drive_inst/N102 [5]
 CLMA_90_296/Y3                    td                    0.508       6.612 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.431       7.043         _N10             
 CLMA_86_296/Y1                    td                    0.169       7.212 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=30)       0.611       7.823         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_86_304/CECO                  td                    0.118       7.941 r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CEOUT
                                   net (fanout=2)        0.000       7.941         _N549            
 CLMA_86_312/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CE

 Data arrival time                                                   7.941         Logic Levels: 7  
                                                                                   Logic: 2.823ns(42.714%), Route: 3.786ns(57.286%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_340/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.777    1000.777         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_86_312/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CLK
 clock pessimism                                         0.072    1000.849                          
 clock uncertainty                                      -0.050    1000.799                          

 Setup time                                             -0.291    1000.508                          

 Data required time                                               1000.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.508                          
 Data arrival time                                                  -7.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.567                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.382
  Launch Clock Delay      :  0.917
  Clock Pessimism Removal :  -0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.917       0.917         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_312/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_312/Q1                   tco                   0.223       1.140 f       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       1.393         top_dht22_inst/DHT22_drive_inst/data_temp [31]
 CLMA_106_304/M1                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D

 Data arrival time                                                   1.393         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.382       1.382         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/CLK
 clock pessimism                                        -0.072       1.310                          
 clock uncertainty                                       0.000       1.310                          

 Hold time                                              -0.016       1.294                          

 Data required time                                                  1.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.294                          
 Data arrival time                                                  -1.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.332
  Launch Clock Delay      :  0.931
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.931       0.931         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_300/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_300/Q2                    tco                   0.223       1.154 f       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.174       1.328         top_dht22_inst/DHT22_drive_inst/data_temp [27]
 CLMA_98_296/CD                                                            f       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D

 Data arrival time                                                   1.328         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.332       1.332         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CLK
 clock pessimism                                        -0.141       1.191                          
 clock uncertainty                                       0.000       1.191                          

 Hold time                                               0.033       1.224                          

 Data required time                                                  1.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.224                          
 Data arrival time                                                  -1.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.345
  Launch Clock Delay      :  0.931
  Clock Pessimism Removal :  -0.107

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.931       0.931         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_300/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_300/Q0                    tco                   0.224       1.155 r       top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.181       1.336         top_dht22_inst/DHT22_drive_inst/data_temp [28]
 CLMA_98_305/M0                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/D

 Data arrival time                                                   1.336         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.309%), Route: 0.181ns(44.691%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.345       1.345         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_305/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/CLK
 clock pessimism                                        -0.107       1.238                          
 clock uncertainty                                       0.000       1.238                          

 Hold time                                              -0.012       1.226                          

 Data required time                                                  1.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.226                          
 Data arrival time                                                  -1.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.553
  Launch Clock Delay      :  0.722
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.722       0.722         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_126_332/Q3                   tco                   0.261       0.983 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.424       1.407         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_130_329/Y2                   td                    0.284       1.691 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=6)        0.601       2.292         top_dht22_inst/HEX8_inst/_N25034
 CLMA_126_344/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.292         Logic Levels: 1  
                                                                                   Logic: 0.545ns(34.713%), Route: 1.025ns(65.287%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_312/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.553    1000.553         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_344/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1000.590                          
 clock uncertainty                                      -0.050    1000.540                          

 Setup time                                             -0.130    1000.410                          

 Data required time                                               1000.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.410                          
 Data arrival time                                                  -2.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.118                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.553
  Launch Clock Delay      :  0.722
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.722       0.722         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_126_332/Q0                   tco                   0.261       0.983 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.265       1.248         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_126_332/Y1                   td                    0.276       1.524 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.595       2.119         top_dht22_inst/HEX8_inst/_N24656
 CLMA_126_344/A1                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.119         Logic Levels: 1  
                                                                                   Logic: 0.537ns(38.440%), Route: 0.860ns(61.560%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_312/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.553    1000.553         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_344/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1000.590                          
 clock uncertainty                                      -0.050    1000.540                          

 Setup time                                             -0.248    1000.292                          

 Data required time                                               1000.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.292                          
 Data arrival time                                                  -2.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.173                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.553
  Launch Clock Delay      :  0.722
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.722       0.722         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_126_332/Q2                   tco                   0.261       0.983 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=6)        0.474       1.457         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_126_336/Y0                   td                    0.282       1.739 r       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=4)        0.301       2.040         top_dht22_inst/HEX8_inst/_N24908
 CLMA_126_344/A0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.040         Logic Levels: 1  
                                                                                   Logic: 0.543ns(41.199%), Route: 0.775ns(58.801%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_312/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.553    1000.553         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_344/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1000.590                          
 clock uncertainty                                      -0.050    1000.540                          

 Setup time                                             -0.180    1000.360                          

 Data required time                                               1000.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.360                          
 Data arrival time                                                  -2.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.320                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.722
  Launch Clock Delay      :  0.564
  Clock Pessimism Removal :  -0.158

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.564       0.564         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_126_332/Q3                   tco                   0.223       0.787 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.144       0.931         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_126_332/CD                                                           f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   0.931         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.722       0.722         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.158       0.564                          
 clock uncertainty                                       0.000       0.564                          

 Hold time                                               0.033       0.597                          

 Data required time                                                  0.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.597                          
 Data arrival time                                                  -0.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.561
  Launch Clock Delay      :  0.435
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.435       0.435         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_130_329/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_130_329/Q0                   tco                   0.224       0.659 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=4)        0.139       0.798         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_130_329/M2                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   0.798         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.561       0.561         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_130_329/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.126       0.435                          
 clock uncertainty                                       0.000       0.435                          

 Hold time                                              -0.012       0.423                          

 Data required time                                                  0.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.423                          
 Data arrival time                                                  -0.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.722
  Launch Clock Delay      :  0.564
  Clock Pessimism Removal :  -0.158

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.564       0.564         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_126_332/Q1                   tco                   0.224       0.788 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.140       0.928         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_126_332/M0                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.928         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.722       0.722         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.158       0.564                          
 clock uncertainty                                       0.000       0.564                          

 Hold time                                              -0.012       0.552                          

 Data required time                                                  0.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.552                          
 Data arrival time                                                  -0.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      3.411       4.767         nt_rst           
 CLMA_106_300/Y2                   td                    0.384       5.151 r       u_pwm/N133_14/gateop_perm/Z
                                   net (fanout=2)        0.579       5.730         _N26970          
 CLMA_106_289/Y0                   td                    0.164       5.894 r       u_pwm/N133_15/gateop_perm/Z
                                   net (fanout=1)        1.259       7.153         u_pwm/N133       
 CLMA_130_241/Y3                   td                    0.209       7.362 r       u_pwm/N88_3[0]/gateop/F
                                   net (fanout=1)        0.260       7.622         u_pwm/_N7000     
 CLMA_130_241/Y2                   td                    0.165       7.787 r       u_pwm/N89[0]/gateop_perm/Z
                                   net (fanout=4)        0.456       8.243         _N16825          
 CLMA_126_248/Y3                   td                    0.276       8.519 r       u_rib/N70_7[0]_3/gateop/F
                                   net (fanout=1)        0.662       9.181         u_rib/_N29079    
 CLMA_118_253/Y3                   td                    0.207       9.388 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.875      11.263         _N21052          
 CLMA_90_189/Y1                    td                    0.207      11.470 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.438      11.908         u_tinyriscv/u_ex/_N16306
 CLMA_86_180/Y6AB                  td                    0.214      12.122 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=1)        0.348      12.470         u_tinyriscv/u_ex/_N16498
 CLMA_78_180/Y1                    td                    0.207      12.677 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.262      12.939         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_180/Y2                    td                    0.165      13.104 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=5)        0.864      13.968         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_94_196/Y0                    td                    0.282      14.250 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.433      14.683         u_tinyriscv/u_regs/N42 [0]
 CLMA_86_196/Y2                    td                    0.284      14.967 r       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        2.256      17.223         u_tinyriscv/u_id/_N12189
 CLMA_82_136/A0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  17.223         Logic Levels: 14 
                                                                                   Logic: 3.975ns(23.080%), Route: 13.248ns(76.920%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_13/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      2.553       3.909         nt_rst           
 CLMA_126_256/Y0                   td                    0.214       4.123 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        1.032       5.155         _N17582          
 CLMA_126_228/Y6AB                 td                    0.209       5.364 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.786       6.150         u_rib/_N27945    
 CLMA_118_213/Y3                   td                    0.169       6.319 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.155       7.474         _N21059          
 CLMA_94_192/Y0                    td                    0.387       7.861 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.658       9.519         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.276       9.795 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.261      10.056         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.211      10.267 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.830      12.097         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.166      12.263 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        1.150      13.413         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.214      13.627 r       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.807      15.434         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.377      15.811 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.302      17.113         u_tinyriscv/u_regs/N79 [13]
 CLMS_66_141/DD                                                            r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WD

 Data arrival time                                                  17.113         Logic Levels: 11 
                                                                                   Logic: 3.434ns(20.067%), Route: 13.679ns(79.933%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_13/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      2.553       3.909         nt_rst           
 CLMA_126_256/Y0                   td                    0.214       4.123 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        1.032       5.155         _N17582          
 CLMA_126_228/Y6AB                 td                    0.209       5.364 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.786       6.150         u_rib/_N27945    
 CLMA_118_213/Y3                   td                    0.169       6.319 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.155       7.474         _N21059          
 CLMA_94_192/Y0                    td                    0.387       7.861 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.658       9.519         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.276       9.795 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.261      10.056         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.211      10.267 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.830      12.097         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.166      12.263 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        1.150      13.413         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.214      13.627 r       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.807      15.434         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.377      15.811 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.201      17.012         u_tinyriscv/u_regs/N79 [13]
 CLMS_78_109/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WD

 Data arrival time                                                  17.012         Logic Levels: 11 
                                                                                   Logic: 3.434ns(20.186%), Route: 13.578ns(79.814%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_driver/tx/req_data[5]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      0.402       1.576         nt_rst           
 CLMA_130_105/RS                                                           r       u_jtag_top/u_jtag_driver/tx/req_data[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.576         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.292%), Route: 0.547ns(34.708%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_driver/tx/req_data[4]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      0.402       1.576         nt_rst           
 CLMA_130_105/RS                                                           r       u_jtag_top/u_jtag_driver/tx/req_data[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.576         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.292%), Route: 0.547ns(34.708%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/rx/recv_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      0.402       1.576         nt_rst           
 CLMA_130_104/RS                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.576         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.292%), Route: 0.547ns(34.708%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.129
  Launch Clock Delay      :  4.936
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.361     503.485         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.485 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451     504.936         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.193     505.129 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.493     505.622         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_108/Y0                   td                    0.308     505.930 r       u_jtag_top/u_jtag_driver/N118_24/gateop/Z
                                   net (fanout=17)       0.541     506.471         u_jtag_top/u_jtag_driver/_N13251
 CLMA_118_108/Y1                   td                    0.302     506.773 r       u_jtag_top/u_jtag_driver/N230_20[7]_3/gateop_perm/Z
                                   net (fanout=24)       1.017     507.790         u_jtag_top/u_jtag_driver/_N24902
 CLMA_114_84/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.790         Logic Levels: 2  
                                                                                   Logic: 0.803ns(28.136%), Route: 2.051ns(71.864%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.926    1002.862         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.862 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.267    1004.129         ntclkbufg_0      
 CLMA_114_84/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.789    1004.918                          
 clock uncertainty                                      -0.050    1004.868                          

 Setup time                                             -0.111    1004.757                          

 Data required time                                               1004.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.757                          
 Data arrival time                                                -507.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.967                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A2
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  4.936
  Clock Pessimism Removal :  0.801

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.361     503.485         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.485 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451     504.936         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.193     505.129 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.493     505.622         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_108/Y0                   td                    0.308     505.930 r       u_jtag_top/u_jtag_driver/N118_24/gateop/Z
                                   net (fanout=17)       0.541     506.471         u_jtag_top/u_jtag_driver/_N13251
 CLMA_118_108/Y1                   td                    0.302     506.773 r       u_jtag_top/u_jtag_driver/N230_20[7]_3/gateop_perm/Z
                                   net (fanout=24)       0.821     507.594         u_jtag_top/u_jtag_driver/_N24902
 CLMA_118_88/A2                                                            r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/A2

 Data arrival time                                                 507.594         Logic Levels: 2  
                                                                                   Logic: 0.803ns(30.211%), Route: 1.855ns(69.789%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.926    1002.862         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.862 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.268    1004.130         ntclkbufg_0      
 CLMA_118_88/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[31]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.801    1004.931                          
 clock uncertainty                                      -0.050    1004.881                          

 Setup time                                             -0.263    1004.618                          

 Data required time                                               1004.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.618                          
 Data arrival time                                                -507.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.137
  Launch Clock Delay      :  4.936
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.361     503.485         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.485 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451     504.936         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.193     505.129 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.493     505.622         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_108/Y0                   td                    0.308     505.930 r       u_jtag_top/u_jtag_driver/N118_24/gateop/Z
                                   net (fanout=17)       0.541     506.471         u_jtag_top/u_jtag_driver/_N13251
 CLMA_118_108/Y1                   td                    0.302     506.773 r       u_jtag_top/u_jtag_driver/N230_20[7]_3/gateop_perm/Z
                                   net (fanout=24)       0.805     507.578         u_jtag_top/u_jtag_driver/_N24902
 CLMA_126_88/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.578         Logic Levels: 2  
                                                                                   Logic: 0.803ns(30.394%), Route: 1.839ns(69.606%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.926    1002.862         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.862 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.275    1004.137         ntclkbufg_0      
 CLMA_126_88/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.789    1004.926                          
 clock uncertainty                                      -0.050    1004.876                          

 Setup time                                             -0.112    1004.764                          

 Data required time                                               1004.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.764                          
 Data arrival time                                                -507.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.695
  Launch Clock Delay      :  4.167
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.926       2.862         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.862 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.305       4.167         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_124/Q0                   tco                   0.198       4.365 r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.246       4.611         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMA_118_121/M0                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   4.611         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.131       3.194         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.194 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.501       4.695         ntclkbufg_0      
 CLMA_118_121/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.332       4.363                          
 clock uncertainty                                       0.000       4.363                          

 Hold time                                              -0.003       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                  -4.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[11]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.706
  Launch Clock Delay      :  4.177
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.926       2.862         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.862 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.315       4.177         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_120/Q1                   tco                   0.198       4.375 r       u_jtag_top/u_jtag_driver/rx/recv_data[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.256       4.631         u_jtag_top/u_jtag_driver/rx_data [11]
 CLMA_130_125/M2                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[11]/opit_0_inv/D

 Data arrival time                                                   4.631         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.612%), Route: 0.256ns(56.388%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.131       3.194         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.194 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.512       4.706         ntclkbufg_0      
 CLMA_130_125/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[11]/opit_0_inv/CLK
 clock pessimism                                        -0.332       4.374                          
 clock uncertainty                                       0.000       4.374                          

 Hold time                                              -0.003       4.371                          

 Data required time                                                  4.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.371                          
 Data arrival time                                                  -4.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.674
  Launch Clock Delay      :  4.145
  Clock Pessimism Removal :  -0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.926       2.862         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.862 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.283       4.145         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_93/Q0                    tco                   0.197       4.342 f       u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.480         u_jtag_top/u_jtag_driver/rx_data [5]
 CLMA_130_92/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/D

 Data arrival time                                                   4.480         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.131       3.194         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.194 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.480       4.674         ntclkbufg_0      
 CLMA_130_92/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.502       4.172                          
 clock uncertainty                                       0.000       4.172                          

 Hold time                                               0.028       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.536
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.469       3.536         ntclkbufg_1      
 CLMA_58_205/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK

 CLMA_58_205/Q2                    tco                   0.206       3.742 f       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       2.960       6.702         u_tinyriscv/ie_op1_o [4]
                                                         0.355       7.057 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       7.057         u_tinyriscv/u_ex/_N3214
 CLMA_50_48/COUT                   td                    0.083       7.140 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.140         u_tinyriscv/u_ex/_N3216
                                                         0.055       7.195 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       7.195         u_tinyriscv/u_ex/_N3218
 CLMA_50_52/COUT                   td                    0.083       7.278 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.278         u_tinyriscv/u_ex/_N3220
                                                         0.055       7.333 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.333         u_tinyriscv/u_ex/_N3222
 CLMA_50_56/COUT                   td                    0.083       7.416 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.416         u_tinyriscv/u_ex/_N3224
                                                         0.055       7.471 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.471         u_tinyriscv/u_ex/_N3226
 CLMA_50_64/COUT                   td                    0.083       7.554 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.554         u_tinyriscv/u_ex/_N3228
                                                         0.055       7.609 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.609         u_tinyriscv/u_ex/_N3230
 CLMA_50_68/COUT                   td                    0.083       7.692 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.692         u_tinyriscv/u_ex/_N3232
                                                         0.055       7.747 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.747         u_tinyriscv/u_ex/_N3234
 CLMA_50_72/COUT                   td                    0.083       7.830 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.830         u_tinyriscv/u_ex/_N3236
 CLMA_50_76/Y0                     td                    0.173       8.003 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        1.922       9.925         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_78_180/Y0                    td                    0.225      10.150 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=50)       1.804      11.954         _N10173          
 CLMA_130_257/Y0                   td                    0.308      12.262 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       0.658      12.920         u_rib/_N24861    
 CLMA_114_256/Y6CD                 td                    0.177      13.097 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2045)     4.233      17.330         _N7552           
 CLMS_38_1/Y0                      td                    0.225      17.555 f       u_rom/rom1_21_7/gateop/Z
                                   net (fanout=1)        2.447      20.002         u_rom/_N1576     
 CLMA_106_125/L7OUT                td                    0.233      20.235 f       u_rom/N6_49[7]_muxf7/Fother
                                   net (fanout=1)        0.000      20.235         L7OUT7           
 CLMA_106_124/Y3                   td                    0.126      20.361 f       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        1.199      21.560         u_rom/_N14575    
 CLMA_118_209/Y3                   td                    0.135      21.695 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.365      22.060         _N16932          
 CLMA_118_213/Y3                   td                    0.221      22.281 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.899      23.180         _N21059          
 CLMA_94_192/Y0                    td                    0.310      23.490 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.245      24.735         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.221      24.956 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.240      25.196         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.169      25.365 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.465      26.830         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.133      26.963 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        0.891      27.854         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.192      28.046 f       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.427      29.473         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.302      29.775 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        0.944      30.719         u_tinyriscv/u_regs/N79 [13]
 CLMS_126_105/AD                                                           r       u_tinyriscv/u_regs/regs_jtag_0_13/gateop/WD

 Data arrival time                                                  30.719         Logic Levels: 21 
                                                                                   Logic: 4.484ns(16.496%), Route: 22.699ns(83.504%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.293    1003.102         ntclkbufg_1      
 CLMS_126_105/CLK                                                          r       u_tinyriscv/u_regs/regs_jtag_0_13/gateop/WCLK
 clock pessimism                                         0.258    1003.360                          
 clock uncertainty                                      -0.050    1003.310                          

 Setup time                                              0.239    1003.549                          

 Data required time                                               1003.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.549                          
 Data arrival time                                                 -30.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.116
  Launch Clock Delay      :  3.536
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.469       3.536         ntclkbufg_1      
 CLMA_58_205/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK

 CLMA_58_205/Q2                    tco                   0.206       3.742 f       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       2.960       6.702         u_tinyriscv/ie_op1_o [4]
                                                         0.355       7.057 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       7.057         u_tinyriscv/u_ex/_N3214
 CLMA_50_48/COUT                   td                    0.083       7.140 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.140         u_tinyriscv/u_ex/_N3216
                                                         0.055       7.195 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       7.195         u_tinyriscv/u_ex/_N3218
 CLMA_50_52/COUT                   td                    0.083       7.278 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.278         u_tinyriscv/u_ex/_N3220
                                                         0.055       7.333 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.333         u_tinyriscv/u_ex/_N3222
 CLMA_50_56/COUT                   td                    0.083       7.416 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.416         u_tinyriscv/u_ex/_N3224
                                                         0.055       7.471 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.471         u_tinyriscv/u_ex/_N3226
 CLMA_50_64/COUT                   td                    0.083       7.554 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.554         u_tinyriscv/u_ex/_N3228
                                                         0.055       7.609 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.609         u_tinyriscv/u_ex/_N3230
 CLMA_50_68/COUT                   td                    0.083       7.692 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.692         u_tinyriscv/u_ex/_N3232
                                                         0.055       7.747 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.747         u_tinyriscv/u_ex/_N3234
 CLMA_50_72/COUT                   td                    0.083       7.830 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.830         u_tinyriscv/u_ex/_N3236
 CLMA_50_76/Y0                     td                    0.173       8.003 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        1.922       9.925         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_78_180/Y0                    td                    0.225      10.150 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=50)       1.804      11.954         _N10173          
 CLMA_130_257/Y0                   td                    0.308      12.262 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       0.658      12.920         u_rib/_N24861    
 CLMA_114_256/Y6CD                 td                    0.177      13.097 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2045)     4.233      17.330         _N7552           
 CLMS_38_1/Y0                      td                    0.225      17.555 f       u_rom/rom1_21_7/gateop/Z
                                   net (fanout=1)        2.447      20.002         u_rom/_N1576     
 CLMA_106_125/L7OUT                td                    0.233      20.235 f       u_rom/N6_49[7]_muxf7/Fother
                                   net (fanout=1)        0.000      20.235         L7OUT7           
 CLMA_106_124/Y3                   td                    0.126      20.361 f       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        1.199      21.560         u_rom/_N14575    
 CLMA_118_209/Y3                   td                    0.135      21.695 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.365      22.060         _N16932          
 CLMA_118_213/Y3                   td                    0.221      22.281 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.899      23.180         _N21059          
 CLMA_94_192/Y0                    td                    0.310      23.490 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.245      24.735         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.221      24.956 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.240      25.196         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.169      25.365 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.465      26.830         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.133      26.963 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        0.891      27.854         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.192      28.046 f       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.427      29.473         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.302      29.775 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.057      30.832         u_tinyriscv/u_regs/N79 [13]
 CLMS_66_141/DD                                                            r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WD

 Data arrival time                                                  30.832         Logic Levels: 21 
                                                                                   Logic: 4.484ns(16.427%), Route: 22.812ns(83.573%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.307    1003.116         ntclkbufg_1      
 CLMS_66_141/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WCLK
 clock pessimism                                         0.416    1003.532                          
 clock uncertainty                                      -0.050    1003.482                          

 Setup time                                              0.239    1003.721                          

 Data required time                                               1003.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.721                          
 Data arrival time                                                 -30.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.536
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.469       3.536         ntclkbufg_1      
 CLMA_58_205/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/CLK

 CLMA_58_205/Q2                    tco                   0.206       3.742 f       u_tinyriscv/u_id_ex/op1_ff/qout_r[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       2.960       6.702         u_tinyriscv/ie_op1_o [4]
                                                         0.355       7.057 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       7.057         u_tinyriscv/u_ex/_N3214
 CLMA_50_48/COUT                   td                    0.083       7.140 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.140         u_tinyriscv/u_ex/_N3216
                                                         0.055       7.195 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       7.195         u_tinyriscv/u_ex/_N3218
 CLMA_50_52/COUT                   td                    0.083       7.278 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.278         u_tinyriscv/u_ex/_N3220
                                                         0.055       7.333 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.333         u_tinyriscv/u_ex/_N3222
 CLMA_50_56/COUT                   td                    0.083       7.416 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.416         u_tinyriscv/u_ex/_N3224
                                                         0.055       7.471 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.471         u_tinyriscv/u_ex/_N3226
 CLMA_50_64/COUT                   td                    0.083       7.554 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.554         u_tinyriscv/u_ex/_N3228
                                                         0.055       7.609 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.609         u_tinyriscv/u_ex/_N3230
 CLMA_50_68/COUT                   td                    0.083       7.692 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.692         u_tinyriscv/u_ex/_N3232
                                                         0.055       7.747 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.747         u_tinyriscv/u_ex/_N3234
 CLMA_50_72/COUT                   td                    0.083       7.830 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.830         u_tinyriscv/u_ex/_N3236
 CLMA_50_76/Y0                     td                    0.173       8.003 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        1.922       9.925         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_78_180/Y0                    td                    0.225      10.150 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=50)       1.804      11.954         _N10173          
 CLMA_130_257/Y0                   td                    0.308      12.262 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       0.658      12.920         u_rib/_N24861    
 CLMA_114_256/Y6CD                 td                    0.177      13.097 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2045)     4.233      17.330         _N7552           
 CLMS_38_1/Y0                      td                    0.225      17.555 f       u_rom/rom1_21_7/gateop/Z
                                   net (fanout=1)        2.447      20.002         u_rom/_N1576     
 CLMA_106_125/L7OUT                td                    0.233      20.235 f       u_rom/N6_49[7]_muxf7/Fother
                                   net (fanout=1)        0.000      20.235         L7OUT7           
 CLMA_106_124/Y3                   td                    0.126      20.361 f       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        1.199      21.560         u_rom/_N14575    
 CLMA_118_209/Y3                   td                    0.135      21.695 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.365      22.060         _N16932          
 CLMA_118_213/Y3                   td                    0.221      22.281 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.899      23.180         _N21059          
 CLMA_94_192/Y0                    td                    0.310      23.490 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.245      24.735         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.221      24.956 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.240      25.196         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.169      25.365 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.465      26.830         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.133      26.963 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        0.891      27.854         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.192      28.046 f       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.427      29.473         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.302      29.775 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        0.912      30.687         u_tinyriscv/u_regs/N79 [13]
 CLMS_78_109/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WD

 Data arrival time                                                  30.687         Logic Levels: 21 
                                                                                   Logic: 4.484ns(16.515%), Route: 22.667ns(83.485%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.325    1003.134         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WCLK
 clock pessimism                                         0.258    1003.392                          
 clock uncertainty                                      -0.050    1003.342                          

 Setup time                                              0.239    1003.581                          

 Data required time                                               1003.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.581                          
 Data arrival time                                                 -30.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mie[24]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.618
  Launch Clock Delay      :  3.133
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.324       3.133         ntclkbufg_1      
 CLMA_14_240/CLK                                                           r       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_240/Q0                    tco                   0.197       3.330 f       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.110       3.440         u_tinyriscv/clint_data_o [24]
 CLMA_14_249/A0                                                            f       u_tinyriscv/u_csr_reg/mie[24]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.440         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.551       3.618         ntclkbufg_1      
 CLMA_14_249/CLK                                                           r       u_tinyriscv/u_csr_reg/mie[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.082       3.278                          

 Data required time                                                  3.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.278                          
 Data arrival time                                                  -3.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[13]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.599
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.315       3.124         ntclkbufg_1      
 CLMA_30_245/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[13]/opit_0_L5Q_perm/CLK

 CLMA_30_245/Q1                    tco                   0.198       3.322 r       u_tinyriscv/u_pc_reg/pc_o[13]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.250       3.572         u_tinyriscv/rib_pc_addr_o [13]
 CLMA_30_253/M1                                                            r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[13]/opit_0/D

 Data arrival time                                                   3.572         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.196%), Route: 0.250ns(55.804%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.532       3.599         ntclkbufg_1      
 CLMA_30_253/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[13]/opit_0/CLK
 clock pessimism                                        -0.258       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.003       3.338                          

 Data required time                                                  3.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.338                          
 Data arrival time                                                  -3.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.582
  Launch Clock Delay      :  3.128
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.319       3.128         ntclkbufg_1      
 CLMA_102_120/CLK                                                          r       u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_120/Q0                   tco                   0.198       3.326 r       u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       3.585         u_jtag_top/u_jtag_dm/data0 [31]
 CLMA_102_124/M2                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/D

 Data arrival time                                                   3.585         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.326%), Route: 0.259ns(56.674%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.515       3.582         ntclkbufg_1      
 CLMA_102_124/CLK                                                          r       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Hold time                                              -0.003       3.321                          

 Data required time                                                  3.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.321                          
 Data arrival time                                                  -3.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.741
  Launch Clock Delay      :  1.031
  Clock Pessimism Removal :  0.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.031       1.031         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_94_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_296/Q0                    tco                   0.209       1.240 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.499       1.739         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_98_312/Y3                    td                    0.458       2.197 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.484       2.681         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_90_305/COUT                  td                    0.346       3.027 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.027         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_90_313/Y0                    td                    0.158       3.185 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y0
                                   net (fanout=2)        0.378       3.563         top_dht22_inst/DHT22_drive_inst/N101 [4]
 CLMA_86_312/Y1                    td                    0.455       4.018 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Y1
                                   net (fanout=1)        0.833       4.851         top_dht22_inst/DHT22_drive_inst/N102 [5]
 CLMA_90_296/Y3                    td                    0.408       5.259 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.532       5.791         _N10             
 CLMA_78_296/Y1                    td                    0.135       5.926 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.640       6.566         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_78_296/CE                                                            r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.566         Logic Levels: 6  
                                                                                   Logic: 2.169ns(39.187%), Route: 3.366ns(60.813%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_340/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.741    1000.741         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_78_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.054    1000.795                          
 clock uncertainty                                      -0.050    1000.745                          

 Setup time                                             -0.223    1000.522                          

 Data required time                                               1000.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.522                          
 Data arrival time                                                  -6.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.956                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.642
  Launch Clock Delay      :  1.031
  Clock Pessimism Removal :  0.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.031       1.031         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_94_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_296/Q0                    tco                   0.209       1.240 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.499       1.739         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_98_312/Y3                    td                    0.458       2.197 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.484       2.681         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_90_305/COUT                  td                    0.346       3.027 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.027         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_90_313/Y0                    td                    0.158       3.185 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y0
                                   net (fanout=2)        0.378       3.563         top_dht22_inst/DHT22_drive_inst/N101 [4]
 CLMA_86_312/Y1                    td                    0.455       4.018 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Y1
                                   net (fanout=1)        0.833       4.851         top_dht22_inst/DHT22_drive_inst/N102 [5]
 CLMA_90_296/Y3                    td                    0.408       5.259 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.364       5.623         _N10             
 CLMA_86_296/Y1                    td                    0.135       5.758 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=30)       0.494       6.252         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_86_304/CECO                  td                    0.094       6.346 r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CEOUT
                                   net (fanout=2)        0.000       6.346         _N549            
 CLMA_86_312/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CE

 Data arrival time                                                   6.346         Logic Levels: 7  
                                                                                   Logic: 2.263ns(42.578%), Route: 3.052ns(57.422%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_340/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.642    1000.642         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_86_312/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CLK
 clock pessimism                                         0.036    1000.678                          
 clock uncertainty                                      -0.050    1000.628                          

 Setup time                                             -0.233    1000.395                          

 Data required time                                               1000.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.395                          
 Data arrival time                                                  -6.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.049                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.642
  Launch Clock Delay      :  1.031
  Clock Pessimism Removal :  0.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.031       1.031         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_94_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_296/Q0                    tco                   0.209       1.240 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.499       1.739         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_98_312/Y3                    td                    0.458       2.197 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.484       2.681         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_90_305/COUT                  td                    0.346       3.027 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.027         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_90_313/Y0                    td                    0.158       3.185 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y0
                                   net (fanout=2)        0.378       3.563         top_dht22_inst/DHT22_drive_inst/N101 [4]
 CLMA_86_312/Y1                    td                    0.455       4.018 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Y1
                                   net (fanout=1)        0.833       4.851         top_dht22_inst/DHT22_drive_inst/N102 [5]
 CLMA_90_296/Y3                    td                    0.408       5.259 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.364       5.623         _N10             
 CLMA_86_296/Y1                    td                    0.135       5.758 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=30)       0.494       6.252         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_86_304/CECO                  td                    0.094       6.346 r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CEOUT
                                   net (fanout=2)        0.000       6.346         _N549            
 CLMA_86_312/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   6.346         Logic Levels: 7  
                                                                                   Logic: 2.263ns(42.578%), Route: 3.052ns(57.422%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_340/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.642    1000.642         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_86_312/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.036    1000.678                          
 clock uncertainty                                      -0.050    1000.628                          

 Setup time                                             -0.233    1000.395                          

 Data required time                                               1000.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.395                          
 Data arrival time                                                  -6.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.049                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.031
  Launch Clock Delay      :  0.772
  Clock Pessimism Removal :  -0.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.772       0.772         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_300/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_300/Q2                    tco                   0.197       0.969 f       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.169       1.138         top_dht22_inst/DHT22_drive_inst/data_temp [27]
 CLMA_98_296/CD                                                            f       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D

 Data arrival time                                                   1.138         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.031       1.031         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_296/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CLK
 clock pessimism                                        -0.066       0.965                          
 clock uncertainty                                       0.000       0.965                          

 Hold time                                               0.027       0.992                          

 Data required time                                                  0.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.992                          
 Data arrival time                                                  -1.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.035
  Launch Clock Delay      :  0.772
  Clock Pessimism Removal :  -0.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.772       0.772         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_300/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_300/Q0                    tco                   0.198       0.970 r       top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.163       1.133         top_dht22_inst/DHT22_drive_inst/data_temp [28]
 CLMA_98_305/M0                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/D

 Data arrival time                                                   1.133         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.848%), Route: 0.163ns(45.152%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.035       1.035         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_305/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/CLK
 clock pessimism                                        -0.054       0.981                          
 clock uncertainty                                       0.000       0.981                          

 Hold time                                              -0.003       0.978                          

 Data required time                                                  0.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.978                          
 Data arrival time                                                  -1.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.043
  Launch Clock Delay      :  0.760
  Clock Pessimism Removal :  -0.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.760       0.760         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_312/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_312/Q1                   tco                   0.197       0.957 f       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.251       1.208         top_dht22_inst/DHT22_drive_inst/data_temp [31]
 CLMA_106_304/M1                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D

 Data arrival time                                                   1.208         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.973%), Route: 0.251ns(56.027%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_340/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.043       1.043         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/CLK
 clock pessimism                                        -0.036       1.007                          
 clock uncertainty                                       0.000       1.007                          

 Hold time                                              -0.010       0.997                          

 Data required time                                                  0.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.997                          
 Data arrival time                                                  -1.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.211                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.466
  Launch Clock Delay      :  0.574
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.574       0.574         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_126_332/Q3                   tco                   0.209       0.783 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.362       1.145         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_130_329/Y2                   td                    0.227       1.372 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=6)        0.493       1.865         top_dht22_inst/HEX8_inst/_N25034
 CLMA_126_344/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.865         Logic Levels: 1  
                                                                                   Logic: 0.436ns(33.772%), Route: 0.855ns(66.228%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_312/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.466    1000.466         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_344/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1000.485                          
 clock uncertainty                                      -0.050    1000.435                          

 Setup time                                             -0.071    1000.364                          

 Data required time                                               1000.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.364                          
 Data arrival time                                                  -1.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.499                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.466
  Launch Clock Delay      :  0.574
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.574       0.574         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_126_332/Q0                   tco                   0.209       0.783 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.244       1.027         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_126_332/Y1                   td                    0.221       1.248 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.484       1.732         top_dht22_inst/HEX8_inst/_N24656
 CLMA_126_344/A1                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.732         Logic Levels: 1  
                                                                                   Logic: 0.430ns(37.133%), Route: 0.728ns(62.867%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_312/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.466    1000.466         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_344/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1000.485                          
 clock uncertainty                                      -0.050    1000.435                          

 Setup time                                             -0.149    1000.286                          

 Data required time                                               1000.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.286                          
 Data arrival time                                                  -1.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.554                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.466
  Launch Clock Delay      :  0.574
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.574       0.574         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_126_332/Q2                   tco                   0.209       0.783 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=6)        0.400       1.183         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_126_336/Y0                   td                    0.226       1.409 r       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=4)        0.248       1.657         top_dht22_inst/HEX8_inst/_N24908
 CLMA_126_344/A0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.657         Logic Levels: 1  
                                                                                   Logic: 0.435ns(40.166%), Route: 0.648ns(59.834%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_312/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.466    1000.466         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_344/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1000.485                          
 clock uncertainty                                      -0.050    1000.435                          

 Setup time                                             -0.109    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -1.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.669                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.574
  Launch Clock Delay      :  0.474
  Clock Pessimism Removal :  -0.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.474       0.474         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_126_332/Q3                   tco                   0.197       0.671 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.139       0.810         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_126_332/CD                                                           f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   0.810         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.574       0.574         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.100       0.474                          
 clock uncertainty                                       0.000       0.474                          

 Hold time                                               0.027       0.501                          

 Data required time                                                  0.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.501                          
 Data arrival time                                                  -0.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.455
  Launch Clock Delay      :  0.371
  Clock Pessimism Removal :  -0.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.371       0.371         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_130_329/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_130_329/Q0                   tco                   0.198       0.569 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=4)        0.141       0.710         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_130_329/M2                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   0.710         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.455       0.455         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_130_329/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.083       0.372                          
 clock uncertainty                                       0.000       0.372                          

 Hold time                                              -0.003       0.369                          

 Data required time                                                  0.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.369                          
 Data arrival time                                                  -0.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.574
  Launch Clock Delay      :  0.474
  Clock Pessimism Removal :  -0.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.474       0.474         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_126_332/Q1                   tco                   0.198       0.672 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.142       0.814         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_126_332/M0                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.814         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_312/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.574       0.574         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_126_332/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.100       0.474                          
 clock uncertainty                                       0.000       0.474                          

 Hold time                                              -0.003       0.471                          

 Data required time                                                  0.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.471                          
 Data arrival time                                                  -0.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      2.696       3.881         nt_rst           
 CLMA_106_300/Y2                   td                    0.308       4.189 r       u_pwm/N133_14/gateop_perm/Z
                                   net (fanout=2)        0.477       4.666         _N26970          
 CLMA_106_289/Y0                   td                    0.139       4.805 f       u_pwm/N133_15/gateop_perm/Z
                                   net (fanout=1)        0.988       5.793         u_pwm/N133       
 CLMA_130_241/Y3                   td                    0.167       5.960 r       u_pwm/N88_3[0]/gateop/F
                                   net (fanout=1)        0.239       6.199         u_pwm/_N7000     
 CLMA_130_241/Y2                   td                    0.132       6.331 r       u_pwm/N89[0]/gateop_perm/Z
                                   net (fanout=4)        0.356       6.687         _N16825          
 CLMA_126_248/Y3                   td                    0.221       6.908 r       u_rib/N70_7[0]_3/gateop/F
                                   net (fanout=1)        0.531       7.439         u_rib/_N29079    
 CLMA_118_253/Y3                   td                    0.181       7.620 f       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.488       9.108         _N21052          
 CLMA_90_189/Y1                    td                    0.165       9.273 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.373       9.646         u_tinyriscv/u_ex/_N16306
 CLMA_86_180/Y6AB                  td                    0.171       9.817 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=1)        0.281      10.098         u_tinyriscv/u_ex/_N16498
 CLMA_78_180/Y1                    td                    0.165      10.263 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.242      10.505         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_180/Y2                    td                    0.132      10.637 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=5)        0.688      11.325         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_94_196/Y0                    td                    0.226      11.551 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.373      11.924         u_tinyriscv/u_regs/N42 [0]
 CLMA_86_196/Y2                    td                    0.227      12.151 f       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        1.918      14.069         u_tinyriscv/u_id/_N12189
 CLMA_82_136/A0                                                            f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  14.069         Logic Levels: 14 
                                                                                   Logic: 3.274ns(23.271%), Route: 10.795ns(76.729%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_13/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      1.971       3.156         nt_rst           
 CLMA_126_256/Y0                   td                    0.171       3.327 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        0.784       4.111         _N17582          
 CLMA_126_228/Y6AB                 td                    0.167       4.278 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.632       4.910         u_rib/_N27945    
 CLMA_118_213/Y3                   td                    0.135       5.045 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.899       5.944         _N21059          
 CLMA_94_192/Y0                    td                    0.310       6.254 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.245       7.499         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_172/Y1                    td                    0.221       7.720 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.240       7.960         u_tinyriscv/u_ex/_N16383
 CLMA_86_172/Y0                    td                    0.169       8.129 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.465       9.594         u_tinyriscv/u_ex/_N20901
 CLMA_58_120/Y6AB                  td                    0.133       9.727 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6/F
                                   net (fanout=6)        0.891      10.618         u_tinyriscv/_N16511
 CLMA_26_120/Y0                    td                    0.192      10.810 f       u_tinyriscv/u_ex/N37_70/gateop_perm/Z
                                   net (fanout=3)        1.427      12.237         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_106_116/Y1                   td                    0.302      12.539 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.057      13.596         u_tinyriscv/u_regs/N79 [13]
 CLMS_66_141/DD                                                            r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WD

 Data arrival time                                                  13.596         Logic Levels: 11 
                                                                                   Logic: 2.840ns(20.888%), Route: 10.756ns(79.112%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_0_19/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      1.971       3.156         nt_rst           
 CLMA_126_256/Y0                   td                    0.171       3.327 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        0.784       4.111         _N17582          
 CLMA_126_228/Y6AB                 td                    0.167       4.278 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.632       4.910         u_rib/_N27945    
 CLMA_118_213/Y3                   td                    0.135       5.045 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.899       5.944         _N21059          
 CLMA_94_192/Y0                    td                    0.310       6.254 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        1.122       7.376         u_tinyriscv/u_ex/N391 [31]
 CLMA_86_168/Y1                    td                    0.221       7.597 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.423       8.020         u_tinyriscv/u_ex/_N16353
 CLMA_86_180/Y6CD                  td                    0.090       8.110 f       u_tinyriscv/u_ex/reg_wdata_34[19]_1_muxf6/F
                                   net (fanout=1)        1.269       9.379         u_tinyriscv/u_ex/_N20895
 CLMA_70_144/Y6AB                  td                    0.133       9.512 r       u_tinyriscv/u_ex/reg_wdata_35[19]_muxf6/F
                                   net (fanout=6)        0.690      10.202         u_tinyriscv/_N16517
 CLMA_46_144/Y2                    td                    0.227      10.429 f       u_tinyriscv/u_ex/N37_88/gateop_perm/Z
                                   net (fanout=3)        1.026      11.455         u_tinyriscv/ex_reg_wdata_o [19]
 CLMA_102_152/Y0                   td                    0.139      11.594 f       u_tinyriscv/u_regs/N79[19]/gateop_perm/Z
                                   net (fanout=6)        1.989      13.583         u_tinyriscv/u_regs/N79 [19]
 CLMS_78_125/AD                                                            f       u_tinyriscv/u_regs/regs_2_0_19/gateop/WD

 Data arrival time                                                  13.583         Logic Levels: 11 
                                                                                   Logic: 2.633ns(19.385%), Route: 10.950ns(80.615%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F14                                                     0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.043       0.043         uart_rx_pin      
 IOBD_152_242/DIN                  td                    0.781       0.824 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         uart_rx_pin_ibuf/ntD
 IOL_151_242/RX_DATA_DD            td                    0.071       0.895 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.478       1.373         nt_uart_rx_pin   
 CLMA_134_280/M1                                                           r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.373         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.054%), Route: 0.521ns(37.946%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/rx/recv_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      0.379       1.376         nt_rst           
 CLMA_130_104/RS                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.376         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.919%), Route: 0.524ns(38.081%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_driver/tx/req_data[3]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=887)      0.379       1.376         nt_rst           
 CLMA_130_105/RS                                                           r       u_jtag_top/u_jtag_driver/tx/req_data[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.376         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.919%), Route: 0.524ns(38.081%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.297 sec
Current time: Sun Oct 31 20:37:09 2021
Action report_timing: Peak memory pool usage is 497,475,584 bytes
Report timing is finished successfully.
