// Seed: 13516678
`define pp_13 0
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output logic id_9,
    output id_10,
    output logic id_11,
    input id_12
);
  type_24(
      1, id_1
  );
  logic id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_10 = 1 + 1;
endmodule
