# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/imports/sources_1/new/color_channel.vhd" \
"../../../../lab2.srcs/sources_1/new/led_matrix.vhd" \
"../../../../lab2.srcs/sources_1/imports/sources_1/new/pwm_generator.vhd" \
"../../../../lab2.srcs/sources_1/imports/sources_1/new/row.vhd" \
"../../../../lab2.srcs/sources_1/imports/Downloads/simple_memory.vhd" \
"../../../../lab2.srcs/sources_1/imports/sources_1/imports/new/top.vhd" \

# Do not sort compile order
nosort
