
---------- Begin Simulation Statistics ----------
final_tick                               131373525500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 538749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752408                       # Number of bytes of host memory used
host_op_rate                                   824147                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   117.75                       # Real time elapsed on the host
host_tick_rate                             1115711401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436889                       # Number of instructions simulated
sim_ops                                      97042227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.131374                       # Number of seconds simulated
sim_ticks                                131373525500                       # Number of ticks simulated
system.cpu.Branches                           7714395                       # Number of branches fetched
system.cpu.committedInsts                    63436889                       # Number of instructions committed
system.cpu.committedOps                      97042227                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        262747051                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               262747050.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902197                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168385                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234785                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088684                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088684                       # number of integer instructions
system.cpu.num_int_register_reads           214307243                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409640                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073752                       # Number of load instructions
system.cpu.num_mem_refs                      36099176                       # number of memory refs
system.cpu.num_store_insts                   10025424                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879206     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056915     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011986     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043167                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        118036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            842                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35939864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35939864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35939864                       # number of overall hits
system.cpu.dcache.overall_hits::total        35939864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191613                       # number of overall misses
system.cpu.dcache.overall_misses::total        191613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9575931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9575931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9575931000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9575931000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131477                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131477                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49975.372235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49975.372235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49975.372235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49975.372235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       170823                       # number of writebacks
system.cpu.dcache.writebacks::total            170823                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9384318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9384318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9384318000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9384318000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48975.372235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48975.372235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48975.372235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48975.372235                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187517                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2082640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2082640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25962.900170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25962.900170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2002424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2002424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24962.900170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24962.900170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7493291000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7493291000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67266.542187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67266.542187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7381894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7381894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66266.542187                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66266.542187                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4081.199625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.564852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4081.199625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72454567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72454567                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074094                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058353                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584535                       # number of overall hits
system.cpu.icache.overall_hits::total        85584535                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    307007500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    307007500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    307007500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    307007500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588507                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77292.925478                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77292.925478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77292.925478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77292.925478                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          868                       # number of writebacks
system.cpu.icache.writebacks::total               868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    303035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    303035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    303035500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    303035500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76292.925478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76292.925478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76292.925478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76292.925478                       # average overall mshr miss latency
system.cpu.icache.replacements                    868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584535                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    307007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    307007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77292.925478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77292.925478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    303035500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    303035500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76292.925478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76292.925478                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2678.880361                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588507                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21547.962487                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2678.880361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180986                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180986                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588636                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 131373525500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   49                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                83002                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83051                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  49                       # number of overall hits
system.l2.overall_hits::.cpu.data               83002                       # number of overall hits
system.l2.overall_hits::total                   83051                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108611                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112534                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3923                       # number of overall misses
system.l2.overall_misses::.cpu.data            108611                       # number of overall misses
system.l2.overall_misses::total                112534                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    296563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8225310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8521873000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    296563000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8225310000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8521873000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195585                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195585                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.987664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.566825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.575371                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.566825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.575371                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75595.972470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75731.831951                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75727.095811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75595.972470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75731.831951                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75727.095811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 337                       # number of writebacks
system.l2.writebacks::total                       337                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112534                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112534                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    257333000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7139200000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7396533000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    257333000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7139200000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7396533000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.566825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.575371                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.566825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.575371                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65595.972470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65731.831951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65727.095811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65595.972470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65731.831951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65727.095811                       # average overall mshr miss latency
system.l2.replacements                           6344                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       170823                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           170823                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       170823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       170823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             17763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17763                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93634                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7028285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7028285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.840543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.840543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75061.249119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75061.249119                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6091945000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6091945000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.840543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.840543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65061.249119                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65061.249119                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    296563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    296563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75595.972470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75595.972470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    257333000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    257333000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65595.972470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65595.972470                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         65239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             65239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1197025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1197025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.186708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.186708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79924.217133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79924.217133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1047255000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1047255000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.186708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69924.217133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69924.217133                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 88155.523192                       # Cycle average of tags in use
system.l2.tags.total_refs                      383970                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    112600                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.410036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.204880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2493.547358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     85661.770953                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.653547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.672573                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        106256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       105474                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.810669                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    880540                       # Number of tag accesses
system.l2.tags.data_accesses                   880540                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.185381148500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              259143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                198                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        337                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112534                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      337                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    98                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.41                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                112534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  337                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  112526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    9370.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    623.954793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  24064.783131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095            9     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.477704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.904534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3601088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     27.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  131373451500                       # Total gap between requests
system.mem_ctrls.avgGap                    1163925.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       125536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3475552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         6720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 955565.434681129875                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 26455497.687013048679                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51151.858598785948                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3923                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108611                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          337                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     97226000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2707727500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2678464726500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24783.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24930.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 7947966547.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       125536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3475552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3601088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       125536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       125536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        10784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        10784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3923                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108611                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         112534                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          337                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           337                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       955565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     26455498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         27411063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       955565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       955565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        82087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           82087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        82087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       955565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     26455498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        27493150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               112534                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 210                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           13                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               694941000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             562670000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2804953500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6175.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24925.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               91838                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                154                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20747                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   347.673591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   235.108254                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   298.785026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5097     24.57%     24.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2836     13.67%     38.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6885     33.19%     71.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          935      4.51%     75.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          551      2.66%     78.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1778      8.57%     87.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          418      2.01%     89.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           74      0.36%     89.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2173     10.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20747                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7202176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              13440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               54.822126                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.102304                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        74870040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        39786780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      397819380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10370206080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13481726070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  39094401600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   63459044850                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   483.042870                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 101509965000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4386720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25476840500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        73299240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38948085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      405673380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        861300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10370206080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13535408670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  39049195200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   63473591955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.153601                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 101390782500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4386720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25596023000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          337                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5165                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93634                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       230570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       230570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 230570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3611872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3611872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3611872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112534                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           118749500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          371500500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       171160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579555                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11597952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11752832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6344                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           201929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 201087     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    842      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             201929                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 131373525500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          277830500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191613000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
