library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Counter15 is
	port(	  upDown  : in std_logic;  -- upDown = '1' --> contagem crescente
			  reset	 : in  std_logic;
			  clk		 : in  std_logic;
		     enable1 : in  std_logic;
		     enable2 : in  std_logic;
		     valOut	 : out std_logic_vector(3 downto 0);
		     termCnt : out std_logic);
end Counter15;

architecture BehavioralUpCounter of Counter15 is

	signal s_value : unsigned(3 downto 0);

begin
	process(clk)
	begin	
		if (rising_edge(clk)) then
			if (reset = '1') then
				s_value <= (others => '0'); -- Reset
				termCnt <= '0';
			elsif ((enable1 = '1') and (enable2 = '1')) then
				if (to_integer(s_value) = 15) then
					s_value <= (others => '0'); -- Iniciamos o novo 'ciclo'
					termCnt <= '0';
				else
					s_value <= s_value + 1;
					if (to_integer(s_value) = 15 - 1) then
						termCnt <= '1'; -- valor terminal = no prÃ³ximo rising_edge o iniciamos o novo 'ciclo'
					else
						termCnt <= '0';
					end if;
				end if;
			end if;
		end if;
	end process;

	valOut <= std_logic_vector(s_value);
end BehavioralUpCounter;

