Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/" --output-directory="C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/" --report-file="bsf:C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC.qsys"
Progress: Loading Nios/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SOPC.jtag_uart: jtag_uart.avalon_jtag_slave must be connected to an Avalon-MM master
Warning: DE2_115_SOPC.pio_led: pio_led.external_connection must be exported, or connected to a matching conduit.
Warning: DE2_115_SOPC.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/" --output-directory="C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC.sopcinfo" --report-file="html:C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC.html" --report-file="qip:C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/DE2_115_SOPC.qip" --report-file="cmp:C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC.qsys" --language=VERILOG
Progress: Loading Nios/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SOPC.jtag_uart: jtag_uart.avalon_jtag_slave must be connected to an Avalon-MM master
Warning: DE2_115_SOPC.pio_led: pio_led.external_connection must be exported, or connected to a matching conduit.
Warning: DE2_115_SOPC.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 29 connections
Info: merlin_domain_transform: After transform: 19 modules, 74 connections
Info: merlin_router_transform: After transform: 24 modules, 89 connections
Info: merlin_traffic_limiter_transform: After transform: 26 modules, 97 connections
Info: reset_adaptation_transform: After transform: 27 modules, 99 connections
Info: merlin_network_to_switch_transform: After transform: 36 modules, 119 connections
Info: limiter_update_transform: After transform: 36 modules, 121 connections
Info: merlin_mm_transform: After transform: 36 modules, 121 connections
Info: merlin_interrupt_mapper_transform: After transform: 37 modules, 124 connections
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: DE2_115_SOPC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu'
Info: cpu:   Generation command is [exec E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE2_115_SOPC_cpu --dir=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0001_cpu_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --verilog --config=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0001_cpu_gen//DE2_115_SOPC_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2017.01.04 22:29:17 (*) Starting Nios II generation
Info: cpu: # 2017.01.04 22:29:17 (*)   Checking for plaintext license.
Info: cpu: # 2017.01.04 22:29:17 (*)   Couldn't query license setup in Quartus directory E:/altera/13.0sp1/quartus
Info: cpu: # 2017.01.04 22:29:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.01.04 22:29:17 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.01.04 22:29:17 (*)   Plaintext license not found.
Info: cpu: # 2017.01.04 22:29:17 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.01.04 22:29:18 (*)   Couldn't query license setup in Quartus directory E:/altera/13.0sp1/quartus
Info: cpu: # 2017.01.04 22:29:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.01.04 22:29:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.01.04 22:29:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.01.04 22:29:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.01.04 22:29:18 (*)   Creating all objects for CPU
Info: cpu: # 2017.01.04 22:29:18 (*)     Testbench
Info: cpu: # 2017.01.04 22:29:18 (*)     Instruction decoding
Info: cpu: # 2017.01.04 22:29:18 (*)       Instruction fields
Info: cpu: # 2017.01.04 22:29:18 (*)       Instruction decodes
Info: cpu: # 2017.01.04 22:29:19 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.01.04 22:29:20 (*)       Instruction controls
Info: cpu: # 2017.01.04 22:29:20 (*)     Pipeline frontend
Info: cpu: # 2017.01.04 22:29:20 (*)     Pipeline backend
Info: cpu: # 2017.01.04 22:29:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.01.04 22:29:29 (*)   Creating encrypted RTL
Info: cpu: # 2017.01.04 22:29:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu'
Info: cpu: "DE2_115_SOPC" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec E:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0002_jtag_uart_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --verilog --config=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0002_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart: "DE2_115_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SOPC_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec E:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SOPC_onchip_memory2 --dir=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0003_onchip_memory2_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --verilog --config=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0003_onchip_memory2_gen//DE2_115_SOPC_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE2_115_SOPC_onchip_memory2'
Info: onchip_memory2: "DE2_115_SOPC" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pio_led: Starting RTL generation for module 'DE2_115_SOPC_pio_led'
Info: pio_led:   Generation command is [exec E:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_pio_led --dir=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0004_pio_led_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --verilog --config=C:/Users/KEVINS~1/AppData/Local/Temp/alt7170_3022692630805817164.dir/0004_pio_led_gen//DE2_115_SOPC_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'DE2_115_SOPC_pio_led'
Info: pio_led: "DE2_115_SOPC" instantiated altera_avalon_pio "pio_led"
Info: cpu_data_master_translator: "DE2_115_SOPC" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: onchip_memory2_s1_translator: "DE2_115_SOPC" instantiated altera_merlin_slave_translator "onchip_memory2_s1_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "DE2_115_SOPC" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_s1_translator_avalon_universal_slave_0_agent: "DE2_115_SOPC" instantiated altera_merlin_slave_agent "onchip_memory2_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "DE2_115_SOPC" instantiated altera_avalon_sc_fifo "onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "DE2_115_SOPC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "DE2_115_SOPC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "DE2_115_SOPC" instantiated altera_merlin_router "id_router"
Info: id_router_002: "DE2_115_SOPC" instantiated altera_merlin_router "id_router_002"
Info: limiter: "DE2_115_SOPC" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "DE2_115_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "DE2_115_SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "DE2_115_SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "DE2_115_SOPC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "DE2_115_SOPC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "DE2_115_SOPC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "DE2_115_SOPC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "DE2_115_SOPC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Kevin Shidqi Prakoso/Documents/VLSI/LSI-Contest/Nios/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "DE2_115_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: DE2_115_SOPC: Done DE2_115_SOPC" with 24 modules, 60 files, 2305217 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
