
DES_TIME_SLICE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085e4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  080086f8  080086f8  000096f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b4c  08008b4c  0000a2ac  2**0
                  CONTENTS
  4 .ARM          00000008  08008b4c  08008b4c  00009b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b54  08008b54  0000a2ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b54  08008b54  00009b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b58  08008b58  00009b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002ac  20000000  08008b5c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200002ac  08008e08  0000a2ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000058c  08008e08  0000a58c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a2ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100b1  00000000  00000000  0000a2d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000250a  00000000  00000000  0001a386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  0001c890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d81  00000000  00000000  0001d9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191b8  00000000  00000000  0001e749  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013021  00000000  00000000  00037901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f128  00000000  00000000  0004a922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000d9a4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d7c  00000000  00000000  000d9ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000df84c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002ac 	.word	0x200002ac
 800012c:	00000000 	.word	0x00000000
 8000130:	080086dc 	.word	0x080086dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002b0 	.word	0x200002b0
 800014c:	080086dc 	.word	0x080086dc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <microDelay>:
uint8_t TCD;
uint8_t RHD;
uint8_t RHI;
// nh ngha hm microDelay
void microDelay (uint16_t delay)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0); // t li b m ca timer
 8000fee:	4b08      	ldr	r3, [pc, #32]	@ (8001010 <microDelay+0x2c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	625a      	str	r2, [r3, #36]	@ 0x24

  while (__HAL_TIM_GET_COUNTER(&htim1) < delay); // Ch cho n khi b m t gi tr delay
 8000ff6:	bf00      	nop
 8000ff8:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <microDelay+0x2c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ffe:	88fb      	ldrh	r3, [r7, #6]
 8001000:	429a      	cmp	r2, r3
 8001002:	d3f9      	bcc.n	8000ff8 <microDelay+0x14>
}
 8001004:	bf00      	nop
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	200003a8 	.word	0x200003a8

08001014 <DHT11_Start>:

// nh ngha hm DHT11_Start
uint8_t DHT11_Start (void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 800101e:	1d3b      	adds	r3, r7, #4
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]

  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 800102a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800102e:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8001030:	2301      	movs	r3, #1
 8001032:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2302      	movs	r3, #2
 8001036:	613b      	str	r3, [r7, #16]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	4619      	mov	r1, r3
 8001040:	482c      	ldr	r0, [pc, #176]	@ (80010f4 <DHT11_Start+0xe0>)
 8001042:	f001 fb1d 	bl	8002680 <HAL_GPIO_Init>

  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8001046:	2200      	movs	r2, #0
 8001048:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800104c:	4829      	ldr	r0, [pc, #164]	@ (80010f4 <DHT11_Start+0xe0>)
 800104e:	f001 fcb2 	bl	80029b6 <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 8001052:	2014      	movs	r0, #20
 8001054:	f001 fa0c 	bl	8002470 <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800105e:	4825      	ldr	r0, [pc, #148]	@ (80010f4 <DHT11_Start+0xe0>)
 8001060:	f001 fca9 	bl	80029b6 <HAL_GPIO_WritePin>
  microDelay (40);   // wait for 40us
 8001064:	2028      	movs	r0, #40	@ 0x28
 8001066:	f7ff ffbd 	bl	8000fe4 <microDelay>

  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 800106e:	2301      	movs	r3, #1
 8001070:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	4619      	mov	r1, r3
 8001076:	481f      	ldr	r0, [pc, #124]	@ (80010f4 <DHT11_Start+0xe0>)
 8001078:	f001 fb02 	bl	8002680 <HAL_GPIO_Init>

  microDelay (40); // wait for 40us
 800107c:	2028      	movs	r0, #40	@ 0x28
 800107e:	f7ff ffb1 	bl	8000fe4 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001082:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001086:	481b      	ldr	r0, [pc, #108]	@ (80010f4 <DHT11_Start+0xe0>)
 8001088:	f001 fc7e 	bl	8002988 <HAL_GPIO_ReadPin>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10c      	bne.n	80010ac <DHT11_Start+0x98>
  {
    microDelay (80); // wait 80us if time very lag --> cannot start
 8001092:	2050      	movs	r0, #80	@ 0x50
 8001094:	f7ff ffa6 	bl	8000fe4 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001098:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800109c:	4815      	ldr	r0, [pc, #84]	@ (80010f4 <DHT11_Start+0xe0>)
 800109e:	f001 fc73 	bl	8002988 <HAL_GPIO_ReadPin>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <DHT11_Start+0x98>
    {
      Response = 1;
 80010a8:	2301      	movs	r3, #1
 80010aa:	75fb      	strb	r3, [r7, #23]
    }
  }

  pMillis = HAL_GetTick();
 80010ac:	f001 f9d6 	bl	800245c <HAL_GetTick>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4a11      	ldr	r2, [pc, #68]	@ (80010f8 <DHT11_Start+0xe4>)
 80010b4:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 80010b6:	f001 f9d1 	bl	800245c <HAL_GetTick>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4a0f      	ldr	r2, [pc, #60]	@ (80010fc <DHT11_Start+0xe8>)
 80010be:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80010c0:	e004      	b.n	80010cc <DHT11_Start+0xb8>
  {
    cMillis = HAL_GetTick();
 80010c2:	f001 f9cb 	bl	800245c <HAL_GetTick>
 80010c6:	4603      	mov	r3, r0
 80010c8:	4a0c      	ldr	r2, [pc, #48]	@ (80010fc <DHT11_Start+0xe8>)
 80010ca:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80010cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010d0:	4808      	ldr	r0, [pc, #32]	@ (80010f4 <DHT11_Start+0xe0>)
 80010d2:	f001 fc59 	bl	8002988 <HAL_GPIO_ReadPin>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d006      	beq.n	80010ea <DHT11_Start+0xd6>
 80010dc:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <DHT11_Start+0xe4>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	1c9a      	adds	r2, r3, #2
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <DHT11_Start+0xe8>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d8eb      	bhi.n	80010c2 <DHT11_Start+0xae>
  }
  return Response;
 80010ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3718      	adds	r7, #24
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40010c00 	.word	0x40010c00
 80010f8:	200002d0 	.word	0x200002d0
 80010fc:	200002d4 	.word	0x200002d4

08001100 <DHT11_Read>:

// nh ngha hm DHT11_Read
uint8_t DHT11_Read (void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 8001106:	2300      	movs	r3, #0
 8001108:	71fb      	strb	r3, [r7, #7]
 800110a:	e066      	b.n	80011da <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 800110c:	f001 f9a6 	bl	800245c <HAL_GetTick>
 8001110:	4603      	mov	r3, r0
 8001112:	4a36      	ldr	r2, [pc, #216]	@ (80011ec <DHT11_Read+0xec>)
 8001114:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8001116:	f001 f9a1 	bl	800245c <HAL_GetTick>
 800111a:	4603      	mov	r3, r0
 800111c:	4a34      	ldr	r2, [pc, #208]	@ (80011f0 <DHT11_Read+0xf0>)
 800111e:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001120:	e004      	b.n	800112c <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 8001122:	f001 f99b 	bl	800245c <HAL_GetTick>
 8001126:	4603      	mov	r3, r0
 8001128:	4a31      	ldr	r2, [pc, #196]	@ (80011f0 <DHT11_Read+0xf0>)
 800112a:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800112c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001130:	4830      	ldr	r0, [pc, #192]	@ (80011f4 <DHT11_Read+0xf4>)
 8001132:	f001 fc29 	bl	8002988 <HAL_GPIO_ReadPin>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d106      	bne.n	800114a <DHT11_Read+0x4a>
 800113c:	4b2b      	ldr	r3, [pc, #172]	@ (80011ec <DHT11_Read+0xec>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	1c9a      	adds	r2, r3, #2
 8001142:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <DHT11_Read+0xf0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	429a      	cmp	r2, r3
 8001148:	d8eb      	bhi.n	8001122 <DHT11_Read+0x22>
    }
    microDelay (37);   // wait for 27-70 us
 800114a:	2025      	movs	r0, #37	@ 0x25
 800114c:	f7ff ff4a 	bl	8000fe4 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8001150:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001154:	4827      	ldr	r0, [pc, #156]	@ (80011f4 <DHT11_Read+0xf4>)
 8001156:	f001 fc17 	bl	8002988 <HAL_GPIO_ReadPin>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d10e      	bne.n	800117e <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	f1c3 0307 	rsb	r3, r3, #7
 8001166:	2201      	movs	r2, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	b25b      	sxtb	r3, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	b25a      	sxtb	r2, r3
 8001172:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001176:	4013      	ands	r3, r2
 8001178:	b25b      	sxtb	r3, r3
 800117a:	71bb      	strb	r3, [r7, #6]
 800117c:	e00b      	b.n	8001196 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	f1c3 0307 	rsb	r3, r3, #7
 8001184:	2201      	movs	r2, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	b25a      	sxtb	r2, r3
 800118c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001190:	4313      	orrs	r3, r2
 8001192:	b25b      	sxtb	r3, r3
 8001194:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001196:	f001 f961 	bl	800245c <HAL_GetTick>
 800119a:	4603      	mov	r3, r0
 800119c:	4a13      	ldr	r2, [pc, #76]	@ (80011ec <DHT11_Read+0xec>)
 800119e:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80011a0:	f001 f95c 	bl	800245c <HAL_GetTick>
 80011a4:	4603      	mov	r3, r0
 80011a6:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <DHT11_Read+0xf0>)
 80011a8:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80011aa:	e004      	b.n	80011b6 <DHT11_Read+0xb6>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 80011ac:	f001 f956 	bl	800245c <HAL_GetTick>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4a0f      	ldr	r2, [pc, #60]	@ (80011f0 <DHT11_Read+0xf0>)
 80011b4:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80011b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ba:	480e      	ldr	r0, [pc, #56]	@ (80011f4 <DHT11_Read+0xf4>)
 80011bc:	f001 fbe4 	bl	8002988 <HAL_GPIO_ReadPin>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d006      	beq.n	80011d4 <DHT11_Read+0xd4>
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <DHT11_Read+0xec>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	1c9a      	adds	r2, r3, #2
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <DHT11_Read+0xf0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d8eb      	bhi.n	80011ac <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	3301      	adds	r3, #1
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2b07      	cmp	r3, #7
 80011de:	d995      	bls.n	800110c <DHT11_Read+0xc>
    }
  }
  return b;
 80011e0:	79bb      	ldrb	r3, [r7, #6]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200002d0 	.word	0x200002d0
 80011f0:	200002d4 	.word	0x200002d4
 80011f4:	40010c00 	.word	0x40010c00

080011f8 <DHT11>:

float DHT11 (void)
{
 80011f8:	b598      	push	{r3, r4, r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	if(DHT11_Start())
 80011fc:	f7ff ff0a 	bl	8001014 <DHT11_Start>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 8084 	beq.w	8001310 <DHT11+0x118>
	{
	RHI = DHT11_Read(); // Relative humidity integral
 8001208:	f7ff ff7a 	bl	8001100 <DHT11_Read>
 800120c:	4603      	mov	r3, r0
 800120e:	461a      	mov	r2, r3
 8001210:	4b40      	ldr	r3, [pc, #256]	@ (8001314 <DHT11+0x11c>)
 8001212:	701a      	strb	r2, [r3, #0]
	RHD = DHT11_Read(); // Relative humidity decimal
 8001214:	f7ff ff74 	bl	8001100 <DHT11_Read>
 8001218:	4603      	mov	r3, r0
 800121a:	461a      	mov	r2, r3
 800121c:	4b3e      	ldr	r3, [pc, #248]	@ (8001318 <DHT11+0x120>)
 800121e:	701a      	strb	r2, [r3, #0]
	TCI = DHT11_Read(); // Celsius integral
 8001220:	f7ff ff6e 	bl	8001100 <DHT11_Read>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	4b3c      	ldr	r3, [pc, #240]	@ (800131c <DHT11+0x124>)
 800122a:	701a      	strb	r2, [r3, #0]
	TCD = DHT11_Read(); // Celsius decimal
 800122c:	f7ff ff68 	bl	8001100 <DHT11_Read>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	4b3a      	ldr	r3, [pc, #232]	@ (8001320 <DHT11+0x128>)
 8001236:	701a      	strb	r2, [r3, #0]
	SUM = DHT11_Read(); // Check sum
 8001238:	f7ff ff62 	bl	8001100 <DHT11_Read>
 800123c:	4603      	mov	r3, r0
 800123e:	461a      	mov	r2, r3
 8001240:	4b38      	ldr	r3, [pc, #224]	@ (8001324 <DHT11+0x12c>)
 8001242:	701a      	strb	r2, [r3, #0]
	if (RHI + RHD + TCI + TCD == SUM)
 8001244:	4b33      	ldr	r3, [pc, #204]	@ (8001314 <DHT11+0x11c>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4b33      	ldr	r3, [pc, #204]	@ (8001318 <DHT11+0x120>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	4413      	add	r3, r2
 8001250:	4a32      	ldr	r2, [pc, #200]	@ (800131c <DHT11+0x124>)
 8001252:	7812      	ldrb	r2, [r2, #0]
 8001254:	4413      	add	r3, r2
 8001256:	4a32      	ldr	r2, [pc, #200]	@ (8001320 <DHT11+0x128>)
 8001258:	7812      	ldrb	r2, [r2, #0]
 800125a:	4413      	add	r3, r2
 800125c:	4a31      	ldr	r2, [pc, #196]	@ (8001324 <DHT11+0x12c>)
 800125e:	7812      	ldrb	r2, [r2, #0]
 8001260:	4293      	cmp	r3, r2
 8001262:	d152      	bne.n	800130a <DHT11+0x112>
	{
	// Can use RHI and TCI for any purposes if whole number only needed
	tCelsius = (float)TCI + (float)(TCD/10.0);
 8001264:	4b2d      	ldr	r3, [pc, #180]	@ (800131c <DHT11+0x124>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff fd13 	bl	8000c94 <__aeabi_ui2f>
 800126e:	4604      	mov	r4, r0
 8001270:	4b2b      	ldr	r3, [pc, #172]	@ (8001320 <DHT11+0x128>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff f8c5 	bl	8000404 <__aeabi_i2d>
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	4b2a      	ldr	r3, [pc, #168]	@ (8001328 <DHT11+0x130>)
 8001280:	f7ff fa54 	bl	800072c <__aeabi_ddiv>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	f7ff fbfc 	bl	8000a88 <__aeabi_d2f>
 8001290:	4603      	mov	r3, r0
 8001292:	4619      	mov	r1, r3
 8001294:	4620      	mov	r0, r4
 8001296:	f7ff fc4d 	bl	8000b34 <__addsf3>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	4b23      	ldr	r3, [pc, #140]	@ (800132c <DHT11+0x134>)
 80012a0:	601a      	str	r2, [r3, #0]
	tFahrenheit = tCelsius * 9/5 + 32;
 80012a2:	4b22      	ldr	r3, [pc, #136]	@ (800132c <DHT11+0x134>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4922      	ldr	r1, [pc, #136]	@ (8001330 <DHT11+0x138>)
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fd4b 	bl	8000d44 <__aeabi_fmul>
 80012ae:	4603      	mov	r3, r0
 80012b0:	4920      	ldr	r1, [pc, #128]	@ (8001334 <DHT11+0x13c>)
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fdfa 	bl	8000eac <__aeabi_fdiv>
 80012b8:	4603      	mov	r3, r0
 80012ba:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fc38 	bl	8000b34 <__addsf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <DHT11+0x140>)
 80012ca:	601a      	str	r2, [r3, #0]
	RH = (float)RHI + (float)(RHD/10.0);
 80012cc:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <DHT11+0x11c>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fcdf 	bl	8000c94 <__aeabi_ui2f>
 80012d6:	4604      	mov	r4, r0
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <DHT11+0x120>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f891 	bl	8000404 <__aeabi_i2d>
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	4b10      	ldr	r3, [pc, #64]	@ (8001328 <DHT11+0x130>)
 80012e8:	f7ff fa20 	bl	800072c <__aeabi_ddiv>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4610      	mov	r0, r2
 80012f2:	4619      	mov	r1, r3
 80012f4:	f7ff fbc8 	bl	8000a88 <__aeabi_d2f>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4619      	mov	r1, r3
 80012fc:	4620      	mov	r0, r4
 80012fe:	f7ff fc19 	bl	8000b34 <__addsf3>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	4b0d      	ldr	r3, [pc, #52]	@ (800133c <DHT11+0x144>)
 8001308:	601a      	str	r2, [r3, #0]
	// Can use tCelsius, tFahrenheit and RH for any purposes
	}
	return RH;
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <DHT11+0x144>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	e7ff      	b.n	8001310 <DHT11+0x118>
	}
}
 8001310:	4618      	mov	r0, r3
 8001312:	bd98      	pop	{r3, r4, r7, pc}
 8001314:	200002c8 	.word	0x200002c8
 8001318:	200002c9 	.word	0x200002c9
 800131c:	200002ca 	.word	0x200002ca
 8001320:	200002cb 	.word	0x200002cb
 8001324:	200002cc 	.word	0x200002cc
 8001328:	40240000 	.word	0x40240000
 800132c:	200002d8 	.word	0x200002d8
 8001330:	41100000 	.word	0x41100000
 8001334:	40a00000 	.word	0x40a00000
 8001338:	200002dc 	.word	0x200002dc
 800133c:	200002e0 	.word	0x200002e0

08001340 <DS1307_Init>:

/**
 * @brief Initializes the DS1307 module. Sets clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS1307_Init(I2C_HandleTypeDef *hi2c) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	_ds1307_ui2c = hi2c;
 8001348:	4a04      	ldr	r2, [pc, #16]	@ (800135c <DS1307_Init+0x1c>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6013      	str	r3, [r2, #0]
	DS1307_SetClockHalt(0);
 800134e:	2000      	movs	r0, #0
 8001350:	f000 f806 	bl	8001360 <DS1307_SetClockHalt>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200002e4 	.word	0x200002e4

08001360 <DS1307_SetClockHalt>:

/**
 * @brief Sets clock halt bit.
 * @param halt Clock halt bit to set, 0 or 1. 0 to start timing, 0 to stop.
 */
void DS1307_SetClockHalt(uint8_t halt) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
	uint8_t ch = (halt ? 1 << 7 : 0);
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <DS1307_SetClockHalt+0x14>
 8001370:	2380      	movs	r3, #128	@ 0x80
 8001372:	e000      	b.n	8001376 <DS1307_SetClockHalt+0x16>
 8001374:	2300      	movs	r3, #0
 8001376:	73fb      	strb	r3, [r7, #15]
	DS1307_SetRegByte(DS1307_REG_SECOND, ch | (DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f));
 8001378:	2000      	movs	r0, #0
 800137a:	f000 f831 	bl	80013e0 <DS1307_GetRegByte>
 800137e:	4603      	mov	r3, r0
 8001380:	b25b      	sxtb	r3, r3
 8001382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001386:	b25a      	sxtb	r2, r3
 8001388:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138c:	4313      	orrs	r3, r2
 800138e:	b25b      	sxtb	r3, r3
 8001390:	b2db      	uxtb	r3, r3
 8001392:	4619      	mov	r1, r3
 8001394:	2000      	movs	r0, #0
 8001396:	f000 f805 	bl	80013a4 <DS1307_SetRegByte>
}
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <DS1307_SetRegByte>:
/**
 * @brief Sets the byte in the designated DS1307 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS1307_SetRegByte(uint8_t regAddr, uint8_t val) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	4603      	mov	r3, r0
 80013ac:	460a      	mov	r2, r1
 80013ae:	71fb      	strb	r3, [r7, #7]
 80013b0:	4613      	mov	r3, r2
 80013b2:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	733b      	strb	r3, [r7, #12]
 80013b8:	79bb      	ldrb	r3, [r7, #6]
 80013ba:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, bytes, 2, DS1307_TIMEOUT);
 80013bc:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <DS1307_SetRegByte+0x38>)
 80013be:	6818      	ldr	r0, [r3, #0]
 80013c0:	f107 020c 	add.w	r2, r7, #12
 80013c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	2302      	movs	r3, #2
 80013cc:	21d0      	movs	r1, #208	@ 0xd0
 80013ce:	f001 fc4f 	bl	8002c70 <HAL_I2C_Master_Transmit>
}
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	200002e4 	.word	0x200002e4

080013e0 <DS1307_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS1307 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS1307_GetRegByte(uint8_t regAddr) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af02      	add	r7, sp, #8
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &regAddr, 1, DS1307_TIMEOUT);
 80013ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <DS1307_GetRegByte+0x40>)
 80013ec:	6818      	ldr	r0, [r3, #0]
 80013ee:	1dfa      	adds	r2, r7, #7
 80013f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	21d0      	movs	r1, #208	@ 0xd0
 80013fa:	f001 fc39 	bl	8002c70 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &val, 1, DS1307_TIMEOUT);
 80013fe:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <DS1307_GetRegByte+0x40>)
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	f107 020f 	add.w	r2, r7, #15
 8001406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	2301      	movs	r3, #1
 800140e:	21d0      	movs	r1, #208	@ 0xd0
 8001410:	f001 fd2c 	bl	8002e6c <HAL_I2C_Master_Receive>
	return val;
 8001414:	7bfb      	ldrb	r3, [r7, #15]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	200002e4 	.word	0x200002e4

08001424 <DS1307_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS1307_GetHour(void) {
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_HOUR) & 0x3f);
 8001428:	2002      	movs	r0, #2
 800142a:	f7ff ffd9 	bl	80013e0 <DS1307_GetRegByte>
 800142e:	4603      	mov	r3, r0
 8001430:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001434:	b2db      	uxtb	r3, r3
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f81e 	bl	8001478 <DS1307_DecodeBCD>
 800143c:	4603      	mov	r3, r0
}
 800143e:	4618      	mov	r0, r3
 8001440:	bd80      	pop	{r7, pc}

08001442 <DS1307_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS1307_GetMinute(void) {
 8001442:	b580      	push	{r7, lr}
 8001444:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MINUTE));
 8001446:	2001      	movs	r0, #1
 8001448:	f7ff ffca 	bl	80013e0 <DS1307_GetRegByte>
 800144c:	4603      	mov	r3, r0
 800144e:	4618      	mov	r0, r3
 8001450:	f000 f812 	bl	8001478 <DS1307_DecodeBCD>
 8001454:	4603      	mov	r3, r0
}
 8001456:	4618      	mov	r0, r3
 8001458:	bd80      	pop	{r7, pc}

0800145a <DS1307_GetSecond>:

/**
 * @brief Gets the current second. Clock halt bit not included.
 * @return Second, 0 to 59.
 */
uint8_t DS1307_GetSecond(void) {
 800145a:	b580      	push	{r7, lr}
 800145c:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f);
 800145e:	2000      	movs	r0, #0
 8001460:	f7ff ffbe 	bl	80013e0 <DS1307_GetRegByte>
 8001464:	4603      	mov	r3, r0
 8001466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800146a:	b2db      	uxtb	r3, r3
 800146c:	4618      	mov	r0, r3
 800146e:	f000 f803 	bl	8001478 <DS1307_DecodeBCD>
 8001472:	4603      	mov	r3, r0
}
 8001474:	4618      	mov	r0, r3
 8001476:	bd80      	pop	{r7, pc}

08001478 <DS1307_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	091b      	lsrs	r3, r3, #4
 8001486:	b2db      	uxtb	r3, r3
 8001488:	461a      	mov	r2, r3
 800148a:	0092      	lsls	r2, r2, #2
 800148c:	4413      	add	r3, r2
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	b2da      	uxtb	r2, r3
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f003 030f 	and.w	r3, r3, #15
 8001498:	b2db      	uxtb	r3, r3
 800149a:	4413      	add	r3, r2
 800149c:	b2db      	uxtb	r3, r3
}
 800149e:	4618      	mov	r0, r3
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80014b2:	4a38      	ldr	r2, [pc, #224]	@ (8001594 <HD44780_Init+0xec>)
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80014b8:	4b37      	ldr	r3, [pc, #220]	@ (8001598 <HD44780_Init+0xf0>)
 80014ba:	2208      	movs	r2, #8
 80014bc:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80014be:	4b37      	ldr	r3, [pc, #220]	@ (800159c <HD44780_Init+0xf4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80014c4:	4b33      	ldr	r3, [pc, #204]	@ (8001594 <HD44780_Init+0xec>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d907      	bls.n	80014dc <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80014cc:	4b33      	ldr	r3, [pc, #204]	@ (800159c <HD44780_Init+0xf4>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	f043 0308 	orr.w	r3, r3, #8
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b31      	ldr	r3, [pc, #196]	@ (800159c <HD44780_Init+0xf4>)
 80014d8:	701a      	strb	r2, [r3, #0]
 80014da:	e006      	b.n	80014ea <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80014dc:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <HD44780_Init+0xf4>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4b2d      	ldr	r3, [pc, #180]	@ (800159c <HD44780_Init+0xf4>)
 80014e8:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 80014ea:	f000 f985 	bl	80017f8 <DelayInit>
  HAL_Delay(50);
 80014ee:	2032      	movs	r0, #50	@ 0x32
 80014f0:	f000 ffbe 	bl	8002470 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 80014f4:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <HD44780_Init+0xf0>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f000 f943 	bl	8001784 <ExpanderWrite>
  HAL_Delay(1000);
 80014fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001502:	f000 ffb5 	bl	8002470 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001506:	2030      	movs	r0, #48	@ 0x30
 8001508:	f000 f92b 	bl	8001762 <Write4Bits>
  DelayUS(4500);
 800150c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001510:	f000 f99a 	bl	8001848 <DelayUS>

  Write4Bits(0x03 << 4);
 8001514:	2030      	movs	r0, #48	@ 0x30
 8001516:	f000 f924 	bl	8001762 <Write4Bits>
  DelayUS(4500);
 800151a:	f241 1094 	movw	r0, #4500	@ 0x1194
 800151e:	f000 f993 	bl	8001848 <DelayUS>

  Write4Bits(0x03 << 4);
 8001522:	2030      	movs	r0, #48	@ 0x30
 8001524:	f000 f91d 	bl	8001762 <Write4Bits>
  DelayUS(4500);
 8001528:	f241 1094 	movw	r0, #4500	@ 0x1194
 800152c:	f000 f98c 	bl	8001848 <DelayUS>

  Write4Bits(0x02 << 4);
 8001530:	2020      	movs	r0, #32
 8001532:	f000 f916 	bl	8001762 <Write4Bits>
  DelayUS(100);
 8001536:	2064      	movs	r0, #100	@ 0x64
 8001538:	f000 f986 	bl	8001848 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 800153c:	4b17      	ldr	r3, [pc, #92]	@ (800159c <HD44780_Init+0xf4>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	f043 0320 	orr.w	r3, r3, #32
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f000 f8ce 	bl	80016e8 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800154c:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <HD44780_Init+0xf8>)
 800154e:	2204      	movs	r2, #4
 8001550:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001552:	f000 f875 	bl	8001640 <HD44780_Display>
  HD44780_Clear();
 8001556:	f000 f82b 	bl	80015b0 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800155a:	4b12      	ldr	r3, [pc, #72]	@ (80015a4 <HD44780_Init+0xfc>)
 800155c:	2202      	movs	r2, #2
 800155e:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001560:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <HD44780_Init+0xfc>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	b2db      	uxtb	r3, r3
 800156a:	4618      	mov	r0, r3
 800156c:	f000 f8bc 	bl	80016e8 <SendCommand>
  DelayUS(4500);
 8001570:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001574:	f000 f968 	bl	8001848 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001578:	490b      	ldr	r1, [pc, #44]	@ (80015a8 <HD44780_Init+0x100>)
 800157a:	2000      	movs	r0, #0
 800157c:	f000 f876 	bl	800166c <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001580:	490a      	ldr	r1, [pc, #40]	@ (80015ac <HD44780_Init+0x104>)
 8001582:	2001      	movs	r0, #1
 8001584:	f000 f872 	bl	800166c <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001588:	f000 f81d 	bl	80015c6 <HD44780_Home>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	200002eb 	.word	0x200002eb
 8001598:	200002ec 	.word	0x200002ec
 800159c:	200002e8 	.word	0x200002e8
 80015a0:	200002e9 	.word	0x200002e9
 80015a4:	200002ea 	.word	0x200002ea
 80015a8:	20000000 	.word	0x20000000
 80015ac:	20000008 	.word	0x20000008

080015b0 <HD44780_Clear>:

void HD44780_Clear()
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80015b4:	2001      	movs	r0, #1
 80015b6:	f000 f897 	bl	80016e8 <SendCommand>
  DelayUS(2000);
 80015ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015be:	f000 f943 	bl	8001848 <DelayUS>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HD44780_Home>:

void HD44780_Home()
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80015ca:	2002      	movs	r0, #2
 80015cc:	f000 f88c 	bl	80016e8 <SendCommand>
  DelayUS(2000);
 80015d0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015d4:	f000 f938 	bl	8001848 <DelayUS>
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}

080015dc <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b087      	sub	sp, #28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	460a      	mov	r2, r1
 80015e6:	71fb      	strb	r3, [r7, #7]
 80015e8:	4613      	mov	r3, r2
 80015ea:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80015ec:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <HD44780_SetCursor+0x5c>)
 80015ee:	f107 0408 	add.w	r4, r7, #8
 80015f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80015f8:	4b10      	ldr	r3, [pc, #64]	@ (800163c <HD44780_SetCursor+0x60>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	79ba      	ldrb	r2, [r7, #6]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d303      	bcc.n	800160a <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <HD44780_SetCursor+0x60>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	3b01      	subs	r3, #1
 8001608:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800160a:	79bb      	ldrb	r3, [r7, #6]
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	3318      	adds	r3, #24
 8001610:	443b      	add	r3, r7
 8001612:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001616:	b2da      	uxtb	r2, r3
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	4413      	add	r3, r2
 800161c:	b2db      	uxtb	r3, r3
 800161e:	b25b      	sxtb	r3, r3
 8001620:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001624:	b25b      	sxtb	r3, r3
 8001626:	b2db      	uxtb	r3, r3
 8001628:	4618      	mov	r0, r3
 800162a:	f000 f85d 	bl	80016e8 <SendCommand>
}
 800162e:	bf00      	nop
 8001630:	371c      	adds	r7, #28
 8001632:	46bd      	mov	sp, r7
 8001634:	bd90      	pop	{r4, r7, pc}
 8001636:	bf00      	nop
 8001638:	080086f8 	.word	0x080086f8
 800163c:	200002eb 	.word	0x200002eb

08001640 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <HD44780_Display+0x28>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	f043 0304 	orr.w	r3, r3, #4
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <HD44780_Display+0x28>)
 8001650:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001652:	4b05      	ldr	r3, [pc, #20]	@ (8001668 <HD44780_Display+0x28>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	f043 0308 	orr.w	r3, r3, #8
 800165a:	b2db      	uxtb	r3, r3
 800165c:	4618      	mov	r0, r3
 800165e:	f000 f843 	bl	80016e8 <SendCommand>
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200002e9 	.word	0x200002e9

0800166c <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	6039      	str	r1, [r7, #0]
 8001676:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	00db      	lsls	r3, r3, #3
 8001684:	b25b      	sxtb	r3, r3
 8001686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800168a:	b25b      	sxtb	r3, r3
 800168c:	b2db      	uxtb	r3, r3
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f82a 	bl	80016e8 <SendCommand>
  for (int i=0; i<8; i++)
 8001694:	2300      	movs	r3, #0
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	e009      	b.n	80016ae <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	4413      	add	r3, r2
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 f82e 	bl	8001704 <SendChar>
  for (int i=0; i<8; i++)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	3301      	adds	r3, #1
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b07      	cmp	r3, #7
 80016b2:	ddf2      	ble.n	800169a <HD44780_CreateSpecialChar+0x2e>
  }
}
 80016b4:	bf00      	nop
 80016b6:	bf00      	nop
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b082      	sub	sp, #8
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80016c6:	e006      	b.n	80016d6 <HD44780_PrintStr+0x18>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	1c5a      	adds	r2, r3, #1
 80016cc:	607a      	str	r2, [r7, #4]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f000 f817 	bl	8001704 <SendChar>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f4      	bne.n	80016c8 <HD44780_PrintStr+0xa>
}
 80016de:	bf00      	nop
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 f812 	bl	8001720 <Send>
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	2101      	movs	r1, #1
 8001712:	4618      	mov	r0, r3
 8001714:	f000 f804 	bl	8001720 <Send>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	460a      	mov	r2, r1
 800172a:	71fb      	strb	r3, [r7, #7]
 800172c:	4613      	mov	r3, r2
 800172e:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	f023 030f 	bic.w	r3, r3, #15
 8001736:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	011b      	lsls	r3, r3, #4
 800173c:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800173e:	7bfa      	ldrb	r2, [r7, #15]
 8001740:	79bb      	ldrb	r3, [r7, #6]
 8001742:	4313      	orrs	r3, r2
 8001744:	b2db      	uxtb	r3, r3
 8001746:	4618      	mov	r0, r3
 8001748:	f000 f80b 	bl	8001762 <Write4Bits>
  Write4Bits((lownib)|mode);
 800174c:	7bba      	ldrb	r2, [r7, #14]
 800174e:	79bb      	ldrb	r3, [r7, #6]
 8001750:	4313      	orrs	r3, r2
 8001752:	b2db      	uxtb	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	f000 f804 	bl	8001762 <Write4Bits>
}
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	4618      	mov	r0, r3
 8001770:	f000 f808 	bl	8001784 <ExpanderWrite>
  PulseEnable(value);
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	4618      	mov	r0, r3
 8001778:	f000 f820 	bl	80017bc <PulseEnable>
}
 800177c:	bf00      	nop
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af02      	add	r7, sp, #8
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <ExpanderWrite+0x30>)
 8001790:	781a      	ldrb	r2, [r3, #0]
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	4313      	orrs	r3, r2
 8001796:	b2db      	uxtb	r3, r3
 8001798:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800179a:	f107 020f 	add.w	r2, r7, #15
 800179e:	230a      	movs	r3, #10
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2301      	movs	r3, #1
 80017a4:	214e      	movs	r1, #78	@ 0x4e
 80017a6:	4804      	ldr	r0, [pc, #16]	@ (80017b8 <ExpanderWrite+0x34>)
 80017a8:	f001 fa62 	bl	8002c70 <HAL_I2C_Master_Transmit>
}
 80017ac:	bf00      	nop
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	200002ec 	.word	0x200002ec
 80017b8:	20000354 	.word	0x20000354

080017bc <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	f043 0304 	orr.w	r3, r3, #4
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ffd8 	bl	8001784 <ExpanderWrite>
  DelayUS(20);
 80017d4:	2014      	movs	r0, #20
 80017d6:	f000 f837 	bl	8001848 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	f023 0304 	bic.w	r3, r3, #4
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff ffce 	bl	8001784 <ExpanderWrite>
  DelayUS(20);
 80017e8:	2014      	movs	r0, #20
 80017ea:	f000 f82d 	bl	8001848 <DelayUS>
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <DelayInit>:

static void DelayInit(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80017fc:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <DelayInit+0x48>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	4a0f      	ldr	r2, [pc, #60]	@ (8001840 <DelayInit+0x48>)
 8001802:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001806:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001808:	4b0d      	ldr	r3, [pc, #52]	@ (8001840 <DelayInit+0x48>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	4a0c      	ldr	r2, [pc, #48]	@ (8001840 <DelayInit+0x48>)
 800180e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001812:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001814:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <DelayInit+0x4c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0a      	ldr	r2, [pc, #40]	@ (8001844 <DelayInit+0x4c>)
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001820:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <DelayInit+0x4c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a07      	ldr	r2, [pc, #28]	@ (8001844 <DelayInit+0x4c>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800182c:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <DelayInit+0x4c>)
 800182e:	2200      	movs	r2, #0
 8001830:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001832:	bf00      	nop
  __ASM volatile ("NOP");
 8001834:	bf00      	nop
  __ASM volatile ("NOP");
 8001836:	bf00      	nop
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	e000edf0 	.word	0xe000edf0
 8001844:	e0001000 	.word	0xe0001000

08001848 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001848:	b480      	push	{r7}
 800184a:	b087      	sub	sp, #28
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001850:	4b0d      	ldr	r3, [pc, #52]	@ (8001888 <DelayUS+0x40>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0d      	ldr	r2, [pc, #52]	@ (800188c <DelayUS+0x44>)
 8001856:	fba2 2303 	umull	r2, r3, r2, r3
 800185a:	0c9a      	lsrs	r2, r3, #18
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	fb02 f303 	mul.w	r3, r2, r3
 8001862:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001864:	4b0a      	ldr	r3, [pc, #40]	@ (8001890 <DelayUS+0x48>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800186a:	4b09      	ldr	r3, [pc, #36]	@ (8001890 <DelayUS+0x48>)
 800186c:	685a      	ldr	r2, [r3, #4]
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	429a      	cmp	r2, r3
 800187a:	d8f6      	bhi.n	800186a <DelayUS+0x22>
}
 800187c:	bf00      	nop
 800187e:	bf00      	nop
 8001880:	371c      	adds	r7, #28
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr
 8001888:	200000d8 	.word	0x200000d8
 800188c:	431bde83 	.word	0x431bde83
 8001890:	e0001000 	.word	0xe0001000

08001894 <I2C_DS1307>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void I2C_DS1307(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
	  hour = DS1307_GetHour(); 		// Ly gi?
 8001898:	f7ff fdc4 	bl	8001424 <DS1307_GetHour>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	4b07      	ldr	r3, [pc, #28]	@ (80018c0 <I2C_DS1307+0x2c>)
 80018a2:	701a      	strb	r2, [r3, #0]
	  min = DS1307_GetMinute();	  	// Ly pht
 80018a4:	f7ff fdcd 	bl	8001442 <DS1307_GetMinute>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <I2C_DS1307+0x30>)
 80018ae:	701a      	strb	r2, [r3, #0]
	  sec = DS1307_GetSecond();
 80018b0:	f7ff fdd3 	bl	800145a <DS1307_GetSecond>
 80018b4:	4603      	mov	r3, r0
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b03      	ldr	r3, [pc, #12]	@ (80018c8 <I2C_DS1307+0x34>)
 80018ba:	701a      	strb	r2, [r3, #0]
}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200002ed 	.word	0x200002ed
 80018c4:	200002ee 	.word	0x200002ee
 80018c8:	200002ef 	.word	0x200002ef

080018cc <One_write_DHT11>:
void One_write_DHT11(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	t = DHT11();
 80018d0:	f7ff fc92 	bl	80011f8 <DHT11>
 80018d4:	4603      	mov	r3, r0
 80018d6:	4a02      	ldr	r2, [pc, #8]	@ (80018e0 <One_write_DHT11+0x14>)
 80018d8:	6013      	str	r3, [r2, #0]
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200002f4 	.word	0x200002f4

080018e4 <I2C_LCD>:
void I2C_LCD(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af02      	add	r7, sp, #8
	  HD44780_Clear();
 80018ea:	f7ff fe61 	bl	80015b0 <HD44780_Clear>
	  HD44780_SetCursor(0,0);
 80018ee:	2100      	movs	r1, #0
 80018f0:	2000      	movs	r0, #0
 80018f2:	f7ff fe73 	bl	80015dc <HD44780_SetCursor>
	  sprintf(Lcd_send1, "%.1f%%", t);
 80018f6:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <I2C_LCD+0x64>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fd94 	bl	8000428 <__aeabi_f2d>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4911      	ldr	r1, [pc, #68]	@ (800194c <I2C_LCD+0x68>)
 8001906:	4812      	ldr	r0, [pc, #72]	@ (8001950 <I2C_LCD+0x6c>)
 8001908:	f004 f914 	bl	8005b34 <siprintf>
	  HD44780_PrintStr(Lcd_send1);
 800190c:	4810      	ldr	r0, [pc, #64]	@ (8001950 <I2C_LCD+0x6c>)
 800190e:	f7ff fed6 	bl	80016be <HD44780_PrintStr>


	  HD44780_SetCursor(7,0);
 8001912:	2100      	movs	r1, #0
 8001914:	2007      	movs	r0, #7
 8001916:	f7ff fe61 	bl	80015dc <HD44780_SetCursor>
	  sprintf(LCD_send2, "%02d:%02d:%02d   ", hour, min,sec);
 800191a:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <I2C_LCD+0x70>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4b0d      	ldr	r3, [pc, #52]	@ (8001958 <I2C_LCD+0x74>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	4619      	mov	r1, r3
 8001926:	4b0d      	ldr	r3, [pc, #52]	@ (800195c <I2C_LCD+0x78>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	460b      	mov	r3, r1
 800192e:	490c      	ldr	r1, [pc, #48]	@ (8001960 <I2C_LCD+0x7c>)
 8001930:	480c      	ldr	r0, [pc, #48]	@ (8001964 <I2C_LCD+0x80>)
 8001932:	f004 f8ff 	bl	8005b34 <siprintf>
	  HD44780_PrintStr(LCD_send2);
 8001936:	480b      	ldr	r0, [pc, #44]	@ (8001964 <I2C_LCD+0x80>)
 8001938:	f7ff fec1 	bl	80016be <HD44780_PrintStr>

	  HAL_Delay(100);
 800193c:	2064      	movs	r0, #100	@ 0x64
 800193e:	f000 fd97 	bl	8002470 <HAL_Delay>

	  if(rx_len!=0)
	  {
	  }
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	200002f4 	.word	0x200002f4
 800194c:	08008708 	.word	0x08008708
 8001950:	200002f8 	.word	0x200002f8
 8001954:	200002ed 	.word	0x200002ed
 8001958:	200002ee 	.word	0x200002ee
 800195c:	200002ef 	.word	0x200002ef
 8001960:	08008710 	.word	0x08008710
 8001964:	2000030c 	.word	0x2000030c

08001968 <UART_TX>:
void UART_TX(void)
{
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b089      	sub	sp, #36	@ 0x24
 800196c:	af06      	add	r7, sp, #24
	int ret = snprintf((char*)tx_buff, sizeof(tx_buff), "H : %.2f\r\nTIME : %02u:%02u:%02u\r\n", t, hour, min, sec);
 800196e:	4b1e      	ldr	r3, [pc, #120]	@ (80019e8 <UART_TX+0x80>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fd58 	bl	8000428 <__aeabi_f2d>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	491b      	ldr	r1, [pc, #108]	@ (80019ec <UART_TX+0x84>)
 800197e:	7809      	ldrb	r1, [r1, #0]
 8001980:	4608      	mov	r0, r1
 8001982:	491b      	ldr	r1, [pc, #108]	@ (80019f0 <UART_TX+0x88>)
 8001984:	7809      	ldrb	r1, [r1, #0]
 8001986:	460c      	mov	r4, r1
 8001988:	491a      	ldr	r1, [pc, #104]	@ (80019f4 <UART_TX+0x8c>)
 800198a:	7809      	ldrb	r1, [r1, #0]
 800198c:	9104      	str	r1, [sp, #16]
 800198e:	9403      	str	r4, [sp, #12]
 8001990:	9002      	str	r0, [sp, #8]
 8001992:	e9cd 2300 	strd	r2, r3, [sp]
 8001996:	4a18      	ldr	r2, [pc, #96]	@ (80019f8 <UART_TX+0x90>)
 8001998:	2164      	movs	r1, #100	@ 0x64
 800199a:	4818      	ldr	r0, [pc, #96]	@ (80019fc <UART_TX+0x94>)
 800199c:	f004 f896 	bl	8005acc <sniprintf>
 80019a0:	6078      	str	r0, [r7, #4]
	    if (ret < 0 || ret >= sizeof(tx_buff)) {
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db02      	blt.n	80019ae <UART_TX+0x46>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b63      	cmp	r3, #99	@ 0x63
 80019ac:	d90d      	bls.n	80019ca <UART_TX+0x62>
	        // X l li (chui qu di)
	        // V d: in thng bo li ra debug hoc b qua
	        // Bn *cn* x l li ny  trnh crash chng trnh
	        const char* error_msg = "Error: Buffer too small\r\n";
 80019ae:	4b14      	ldr	r3, [pc, #80]	@ (8001a00 <UART_TX+0x98>)
 80019b0:	603b      	str	r3, [r7, #0]
	        HAL_UART_Transmit(&huart1, (uint8_t*)error_msg, strlen(error_msg), HAL_MAX_DELAY);
 80019b2:	6838      	ldr	r0, [r7, #0]
 80019b4:	f7fe fbcc 	bl	8000150 <strlen>
 80019b8:	4603      	mov	r3, r0
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
 80019c0:	6839      	ldr	r1, [r7, #0]
 80019c2:	4810      	ldr	r0, [pc, #64]	@ (8001a04 <UART_TX+0x9c>)
 80019c4:	f003 f8f8 	bl	8004bb8 <HAL_UART_Transmit>
	        return; // Dng hm nu c li
 80019c8:	e00a      	b.n	80019e0 <UART_TX+0x78>
	    }
	    HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), HAL_MAX_DELAY);
 80019ca:	480c      	ldr	r0, [pc, #48]	@ (80019fc <UART_TX+0x94>)
 80019cc:	f7fe fbc0 	bl	8000150 <strlen>
 80019d0:	4603      	mov	r3, r0
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	4908      	ldr	r1, [pc, #32]	@ (80019fc <UART_TX+0x94>)
 80019da:	480a      	ldr	r0, [pc, #40]	@ (8001a04 <UART_TX+0x9c>)
 80019dc:	f003 f8ec 	bl	8004bb8 <HAL_UART_Transmit>
}
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd90      	pop	{r4, r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200002f4 	.word	0x200002f4
 80019ec:	200002ed 	.word	0x200002ed
 80019f0:	200002ee 	.word	0x200002ee
 80019f4:	200002ef 	.word	0x200002ef
 80019f8:	08008724 	.word	0x08008724
 80019fc:	20000010 	.word	0x20000010
 8001a00:	08008748 	.word	0x08008748
 8001a04:	200003f0 	.word	0x200003f0

08001a08 <UART_RX>:
void UART_RX(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af02      	add	r7, sp, #8
	memset(Rx_data, 0, sizeof(Rx_data));
 8001a0e:	2232      	movs	r2, #50	@ 0x32
 8001a10:	2100      	movs	r1, #0
 8001a12:	4834      	ldr	r0, [pc, #208]	@ (8001ae4 <UART_RX+0xdc>)
 8001a14:	f004 f91d 	bl	8005c52 <memset>
//	memset(Rx_data_reel, 0, sizeof(Rx_data));
//	memset(printf_to_com, 0, sizeof(Rx_data));
	HAL_UART_Receive(&huart1, Rx_data, sizeof(Rx_data), 1000);
 8001a18:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a1c:	2232      	movs	r2, #50	@ 0x32
 8001a1e:	4931      	ldr	r1, [pc, #196]	@ (8001ae4 <UART_RX+0xdc>)
 8001a20:	4831      	ldr	r0, [pc, #196]	@ (8001ae8 <UART_RX+0xe0>)
 8001a22:	f003 f954 	bl	8004cce <HAL_UART_Receive>
	rx_len=0;
 8001a26:	4b31      	ldr	r3, [pc, #196]	@ (8001aec <UART_RX+0xe4>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	801a      	strh	r2, [r3, #0]
	if(strlen(Rx_data) > 0)
 8001a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae4 <UART_RX+0xdc>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d053      	beq.n	8001adc <UART_RX+0xd4>
	{
	    if (Rx_data[0] == 'S' && Rx_data[1] == 'T')
 8001a34:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae4 <UART_RX+0xdc>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b53      	cmp	r3, #83	@ 0x53
 8001a3a:	d119      	bne.n	8001a70 <UART_RX+0x68>
 8001a3c:	4b29      	ldr	r3, [pc, #164]	@ (8001ae4 <UART_RX+0xdc>)
 8001a3e:	785b      	ldrb	r3, [r3, #1]
 8001a40:	2b54      	cmp	r3, #84	@ 0x54
 8001a42:	d115      	bne.n	8001a70 <UART_RX+0x68>
	    {
	    	char *p = &Rx_data[3];
 8001a44:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <UART_RX+0xe8>)
 8001a46:	607b      	str	r3, [r7, #4]
	    	sscanf(p,"%d%d%d", &set_hour, &set_min, &set_sec);
 8001a48:	4b2a      	ldr	r3, [pc, #168]	@ (8001af4 <UART_RX+0xec>)
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001af8 <UART_RX+0xf0>)
 8001a4e:	4a2b      	ldr	r2, [pc, #172]	@ (8001afc <UART_RX+0xf4>)
 8001a50:	492b      	ldr	r1, [pc, #172]	@ (8001b00 <UART_RX+0xf8>)
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f004 f88e 	bl	8005b74 <siscanf>
			//HD44780_SetCursor(0,1);
			//sprintf(LCD_send2, "Time:%02d:%02d:%02d   ", set_hour, set_min,set_sec);
			//HD44780_PrintStr(LCD_send2);
			//HAL_Delay(1000);
	    	setDS1307Time(set_hour, set_min, set_sec);
 8001a58:	4b28      	ldr	r3, [pc, #160]	@ (8001afc <UART_RX+0xf4>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	4b26      	ldr	r3, [pc, #152]	@ (8001af8 <UART_RX+0xf0>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	4619      	mov	r1, r3
 8001a64:	4b23      	ldr	r3, [pc, #140]	@ (8001af4 <UART_RX+0xec>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	f000 f875 	bl	8001b58 <setDS1307Time>
	    {
 8001a6e:	e035      	b.n	8001adc <UART_RX+0xd4>

	    }
	    else if (Rx_data[0] == 'S' && Rx_data[1] == 'P')
 8001a70:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae4 <UART_RX+0xdc>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b53      	cmp	r3, #83	@ 0x53
 8001a76:	d118      	bne.n	8001aaa <UART_RX+0xa2>
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <UART_RX+0xdc>)
 8001a7a:	785b      	ldrb	r3, [r3, #1]
 8001a7c:	2b50      	cmp	r3, #80	@ 0x50
 8001a7e:	d114      	bne.n	8001aaa <UART_RX+0xa2>
	    {

	    	char *p = &Rx_data[2];
 8001a80:	4b20      	ldr	r3, [pc, #128]	@ (8001b04 <UART_RX+0xfc>)
 8001a82:	603b      	str	r3, [r7, #0]
	    	HD44780_SetCursor(0,1);
 8001a84:	2101      	movs	r1, #1
 8001a86:	2000      	movs	r0, #0
 8001a88:	f7ff fda8 	bl	80015dc <HD44780_SetCursor>
	    	HD44780_PrintStr("              ");
 8001a8c:	481e      	ldr	r0, [pc, #120]	@ (8001b08 <UART_RX+0x100>)
 8001a8e:	f7ff fe16 	bl	80016be <HD44780_PrintStr>
	    	HD44780_SetCursor(0,1);
 8001a92:	2101      	movs	r1, #1
 8001a94:	2000      	movs	r0, #0
 8001a96:	f7ff fda1 	bl	80015dc <HD44780_SetCursor>
	    	HD44780_PrintStr(p);
 8001a9a:	6838      	ldr	r0, [r7, #0]
 8001a9c:	f7ff fe0f 	bl	80016be <HD44780_PrintStr>
	    	HAL_Delay(3000);
 8001aa0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001aa4:	f000 fce4 	bl	8002470 <HAL_Delay>
	    {
 8001aa8:	e018      	b.n	8001adc <UART_RX+0xd4>
	    }
	    else if (Rx_data[0] == 'G')
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <UART_RX+0xdc>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b47      	cmp	r3, #71	@ 0x47
 8001ab0:	d102      	bne.n	8001ab8 <UART_RX+0xb0>
	    {
	    	UART_TX();
 8001ab2:	f7ff ff59 	bl	8001968 <UART_TX>
	    	HAL_Delay(3000);
	    }

	}

}
 8001ab6:	e011      	b.n	8001adc <UART_RX+0xd4>
	    else if(strlen(Rx_data)>1)
 8001ab8:	480a      	ldr	r0, [pc, #40]	@ (8001ae4 <UART_RX+0xdc>)
 8001aba:	f7fe fb49 	bl	8000150 <strlen>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d90b      	bls.n	8001adc <UART_RX+0xd4>
	    	HD44780_SetCursor(0,1);
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f7ff fd88 	bl	80015dc <HD44780_SetCursor>
	    	HD44780_PrintStr("Non_true_form");
 8001acc:	480f      	ldr	r0, [pc, #60]	@ (8001b0c <UART_RX+0x104>)
 8001ace:	f7ff fdf6 	bl	80016be <HD44780_PrintStr>
	    	HAL_Delay(3000);
 8001ad2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001ad6:	f000 fccb 	bl	8002470 <HAL_Delay>
}
 8001ada:	e7ff      	b.n	8001adc <UART_RX+0xd4>
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000320 	.word	0x20000320
 8001ae8:	200003f0 	.word	0x200003f0
 8001aec:	20000352 	.word	0x20000352
 8001af0:	20000323 	.word	0x20000323
 8001af4:	200002f2 	.word	0x200002f2
 8001af8:	200002f1 	.word	0x200002f1
 8001afc:	200002f0 	.word	0x200002f0
 8001b00:	08008764 	.word	0x08008764
 8001b04:	20000322 	.word	0x20000322
 8001b08:	0800876c 	.word	0x0800876c
 8001b0c:	0800877c 	.word	0x0800877c

08001b10 <decToBcd>:

uint8_t decToBcd(uint8_t val) {
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
  return ((val / 10) << 4) | (val % 10);
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b54 <decToBcd+0x44>)
 8001b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b22:	08db      	lsrs	r3, r3, #3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	011b      	lsls	r3, r3, #4
 8001b28:	b258      	sxtb	r0, r3
 8001b2a:	79fa      	ldrb	r2, [r7, #7]
 8001b2c:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <decToBcd+0x44>)
 8001b2e:	fba3 1302 	umull	r1, r3, r3, r2
 8001b32:	08d9      	lsrs	r1, r3, #3
 8001b34:	460b      	mov	r3, r1
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	440b      	add	r3, r1
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	b25b      	sxtb	r3, r3
 8001b42:	4303      	orrs	r3, r0
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	b2db      	uxtb	r3, r3
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	cccccccd 	.word	0xcccccccd

08001b58 <setDS1307Time>:

uint8_t bcdToDec(uint8_t val) {
  return ((val >> 4) * 10) + (val & 0x0F);
}

void setDS1307Time(uint8_t set_hour, uint8_t set_min, uint8_t set_sec) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af04      	add	r7, sp, #16
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
 8001b62:	460b      	mov	r3, r1
 8001b64:	71bb      	strb	r3, [r7, #6]
 8001b66:	4613      	mov	r3, r2
 8001b68:	717b      	strb	r3, [r7, #5]
  uint8_t data[3];

  data[0] = decToBcd(set_sec); // Giy
 8001b6a:	797b      	ldrb	r3, [r7, #5]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ffcf 	bl	8001b10 <decToBcd>
 8001b72:	4603      	mov	r3, r0
 8001b74:	733b      	strb	r3, [r7, #12]
  data[1] = decToBcd(set_min); // Pht
 8001b76:	79bb      	ldrb	r3, [r7, #6]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ffc9 	bl	8001b10 <decToBcd>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	737b      	strb	r3, [r7, #13]
  data[2] = decToBcd(set_hour); // Gi
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ffc3 	bl	8001b10 <decToBcd>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	73bb      	strb	r3, [r7, #14]

  // Ghi d liu vo DS1307
  HAL_I2C_Mem_Write(&hi2c1, 0xD0, 0x00, 1, data, 3, 1000); // a ch DS1307 l 0xD0
 8001b8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b92:	9302      	str	r3, [sp, #8]
 8001b94:	2303      	movs	r3, #3
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	f107 030c 	add.w	r3, r7, #12
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	21d0      	movs	r1, #208	@ 0xd0
 8001ba4:	4803      	ldr	r0, [pc, #12]	@ (8001bb4 <setDS1307Time+0x5c>)
 8001ba6:	f001 fbcd 	bl	8003344 <HAL_I2C_Mem_Write>
}
 8001baa:	bf00      	nop
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000354 	.word	0x20000354

08001bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bb8:	b590      	push	{r4, r7, lr}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bbe:	f000 fbf5 	bl	80023ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bc2:	f000 f89d 	bl	8001d00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bc6:	f000 f989 	bl	8001edc <MX_GPIO_Init>
  MX_TIM1_Init();
 8001bca:	f000 f90d 	bl	8001de8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001bce:	f000 f95b 	bl	8001e88 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001bd2:	f000 f8db 	bl	8001d8c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001bd6:	4847      	ldr	r0, [pc, #284]	@ (8001cf4 <main+0x13c>)
 8001bd8:	f002 fd2a 	bl	8004630 <HAL_TIM_Base_Start>
  HD44780_Init(2);
 8001bdc:	2002      	movs	r0, #2
 8001bde:	f7ff fc63 	bl	80014a8 <HD44780_Init>
  DS1307_Init(&hi2c1);
 8001be2:	4845      	ldr	r0, [pc, #276]	@ (8001cf8 <main+0x140>)
 8001be4:	f7ff fbac 	bl	8001340 <DS1307_Init>
//	  UART_RX();




	  for (int i = 0; i < NUM_TASKS; i++)
 8001be8:	2300      	movs	r3, #0
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	e01a      	b.n	8001c24 <main+0x6c>
	  	  {
	  	      if (HAL_GetTick() >= tasks[i].t2)
 8001bee:	f000 fc35 	bl	800245c <HAL_GetTick>
 8001bf2:	4601      	mov	r1, r0
 8001bf4:	4841      	ldr	r0, [pc, #260]	@ (8001cfc <main+0x144>)
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	4413      	add	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4403      	add	r3, r0
 8001c02:	330c      	adds	r3, #12
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4299      	cmp	r1, r3
 8001c08:	d309      	bcc.n	8001c1e <main+0x66>
	  	      {
	  	           tasks[i].ready = 1;               // nh du tc v sn sng
 8001c0a:	493c      	ldr	r1, [pc, #240]	@ (8001cfc <main+0x144>)
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	4613      	mov	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	440b      	add	r3, r1
 8001c18:	3310      	adds	r3, #16
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	601a      	str	r2, [r3, #0]
	  for (int i = 0; i < NUM_TASKS; i++)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3301      	adds	r3, #1
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	dde1      	ble.n	8001bee <main+0x36>
	  	      }
	  	  }

	  	  if(tasks[3].ready)
 8001c2a:	4b34      	ldr	r3, [pc, #208]	@ (8001cfc <main+0x144>)
 8001c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00f      	beq.n	8001c52 <main+0x9a>
	  	  {
//	  		  time1= HAL_GetTick();
	  		  One_write_DHT11();
 8001c32:	f7ff fe4b 	bl	80018cc <One_write_DHT11>
//	  		  time2= HAL_GetTick();
//	  		  T =time2-time1;
	  		  tasks[3].t2 = tasks[3].execution_time + HAL_GetTick();  // Reset thi gian co the thc thi
 8001c36:	4b31      	ldr	r3, [pc, #196]	@ (8001cfc <main+0x144>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3a:	461c      	mov	r4, r3
 8001c3c:	f000 fc0e 	bl	800245c <HAL_GetTick>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4423      	add	r3, r4
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b2d      	ldr	r3, [pc, #180]	@ (8001cfc <main+0x144>)
 8001c48:	649a      	str	r2, [r3, #72]	@ 0x48
	  		  tasks[3].ready = 0;
 8001c4a:	4b2c      	ldr	r3, [pc, #176]	@ (8001cfc <main+0x144>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001c50:	e7ca      	b.n	8001be8 <main+0x30>
	  	  }
	  	  else if (tasks[2].ready)
 8001c52:	4b2a      	ldr	r3, [pc, #168]	@ (8001cfc <main+0x144>)
 8001c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00f      	beq.n	8001c7a <main+0xc2>
	  	  {
	  		  I2C_DS1307();
 8001c5a:	f7ff fe1b 	bl	8001894 <I2C_DS1307>
	  		  tasks[2].t2 = tasks[2].execution_time + HAL_GetTick();  // Reset thi gian co the thc thi
 8001c5e:	4b27      	ldr	r3, [pc, #156]	@ (8001cfc <main+0x144>)
 8001c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c62:	461c      	mov	r4, r3
 8001c64:	f000 fbfa 	bl	800245c <HAL_GetTick>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	4423      	add	r3, r4
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <main+0x144>)
 8001c70:	635a      	str	r2, [r3, #52]	@ 0x34
	  		  tasks[2].ready = 0;
 8001c72:	4b22      	ldr	r3, [pc, #136]	@ (8001cfc <main+0x144>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c78:	e7b6      	b.n	8001be8 <main+0x30>
	  	  }
	  	  else if (tasks[4].ready)
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <main+0x144>)
 8001c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d00f      	beq.n	8001ca2 <main+0xea>
	  	  {
	  		  I2C_LCD();
 8001c82:	f7ff fe2f 	bl	80018e4 <I2C_LCD>
	  		  tasks[4].t2 = tasks[4].execution_time + HAL_GetTick();  // Reset thi gian co the thc thi
 8001c86:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <main+0x144>)
 8001c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c8a:	461c      	mov	r4, r3
 8001c8c:	f000 fbe6 	bl	800245c <HAL_GetTick>
 8001c90:	4603      	mov	r3, r0
 8001c92:	4423      	add	r3, r4
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <main+0x144>)
 8001c98:	65da      	str	r2, [r3, #92]	@ 0x5c
	  		  tasks[4].ready = 0;
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <main+0x144>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001ca0:	e7a2      	b.n	8001be8 <main+0x30>
	  	  }
	  	  else if (tasks[1].ready)
 8001ca2:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <main+0x144>)
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d00f      	beq.n	8001cca <main+0x112>
	  	  {
	  		  UART_RX();
 8001caa:	f7ff fead 	bl	8001a08 <UART_RX>
	  		  tasks[1].t2 = tasks[1].execution_time + HAL_GetTick();  // Reset thi gian co the thc thi
 8001cae:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <main+0x144>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	461c      	mov	r4, r3
 8001cb4:	f000 fbd2 	bl	800245c <HAL_GetTick>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	4423      	add	r3, r4
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001cfc <main+0x144>)
 8001cc0:	621a      	str	r2, [r3, #32]
	  		  tasks[1].ready = 0;
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <main+0x144>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cc8:	e78e      	b.n	8001be8 <main+0x30>
	  	  }
	  	  else if (tasks[0].ready)
 8001cca:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <main+0x144>)
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d08a      	beq.n	8001be8 <main+0x30>
	  	  {
	  		  UART_TX();
 8001cd2:	f7ff fe49 	bl	8001968 <UART_TX>
	  		  tasks[0].t2 = tasks[0].execution_time + HAL_GetTick();  // Reset thi gian co the thc thi
 8001cd6:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <main+0x144>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	461c      	mov	r4, r3
 8001cdc:	f000 fbbe 	bl	800245c <HAL_GetTick>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	4423      	add	r3, r4
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <main+0x144>)
 8001ce8:	60da      	str	r2, [r3, #12]
	  		  tasks[0].ready = 0;
 8001cea:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <main+0x144>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
	  for (int i = 0; i < NUM_TASKS; i++)
 8001cf0:	e77a      	b.n	8001be8 <main+0x30>
 8001cf2:	bf00      	nop
 8001cf4:	200003a8 	.word	0x200003a8
 8001cf8:	20000354 	.word	0x20000354
 8001cfc:	20000074 	.word	0x20000074

08001d00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b090      	sub	sp, #64	@ 0x40
 8001d04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d06:	f107 0318 	add.w	r3, r7, #24
 8001d0a:	2228      	movs	r2, #40	@ 0x28
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f003 ff9f 	bl	8005c52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
 8001d20:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d22:	2301      	movs	r3, #1
 8001d24:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d2a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d30:	2301      	movs	r3, #1
 8001d32:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d34:	2302      	movs	r3, #2
 8001d36:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d3e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d44:	f107 0318 	add.w	r3, r7, #24
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f002 f811 	bl	8003d70 <HAL_RCC_OscConfig>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001d54:	f000 f930 	bl	8001fb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d58:	230f      	movs	r3, #15
 8001d5a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	2102      	movs	r1, #2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f002 fa7e 	bl	8004274 <HAL_RCC_ClockConfig>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001d7e:	f000 f91b 	bl	8001fb8 <Error_Handler>
  }
}
 8001d82:	bf00      	nop
 8001d84:	3740      	adds	r7, #64	@ 0x40
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
	...

08001d8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d90:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001d92:	4a13      	ldr	r2, [pc, #76]	@ (8001de0 <MX_I2C1_Init+0x54>)
 8001d94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d96:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001d98:	4a12      	ldr	r2, [pc, #72]	@ (8001de4 <MX_I2C1_Init+0x58>)
 8001d9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001da2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001da8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001daa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001db6:	4b09      	ldr	r3, [pc, #36]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dbc:	4b07      	ldr	r3, [pc, #28]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dc2:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dc8:	4804      	ldr	r0, [pc, #16]	@ (8001ddc <MX_I2C1_Init+0x50>)
 8001dca:	f000 fe0d 	bl	80029e8 <HAL_I2C_Init>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001dd4:	f000 f8f0 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000354 	.word	0x20000354
 8001de0:	40005400 	.word	0x40005400
 8001de4:	000186a0 	.word	0x000186a0

08001de8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dee:	f107 0308 	add.w	r3, r7, #8
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e04:	4b1e      	ldr	r3, [pc, #120]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e06:	4a1f      	ldr	r2, [pc, #124]	@ (8001e84 <MX_TIM1_Init+0x9c>)
 8001e08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e0c:	2247      	movs	r2, #71	@ 0x47
 8001e0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e10:	4b1b      	ldr	r3, [pc, #108]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e16:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1e:	4b18      	ldr	r3, [pc, #96]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e24:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e30:	4813      	ldr	r0, [pc, #76]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e32:	f002 fbad 	bl	8004590 <HAL_TIM_Base_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001e3c:	f000 f8bc 	bl	8001fb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e46:	f107 0308 	add.w	r3, r7, #8
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	480c      	ldr	r0, [pc, #48]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e4e:	f002 fc39 	bl	80046c4 <HAL_TIM_ConfigClockSource>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001e58:	f000 f8ae 	bl	8001fb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e60:	2300      	movs	r3, #0
 8001e62:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e64:	463b      	mov	r3, r7
 8001e66:	4619      	mov	r1, r3
 8001e68:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <MX_TIM1_Init+0x98>)
 8001e6a:	f002 fdf7 	bl	8004a5c <HAL_TIMEx_MasterConfigSynchronization>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001e74:	f000 f8a0 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	200003a8 	.word	0x200003a8
 8001e84:	40012c00 	.word	0x40012c00

08001e88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e8c:	4b11      	ldr	r3, [pc, #68]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001e8e:	4a12      	ldr	r2, [pc, #72]	@ (8001ed8 <MX_USART1_UART_Init+0x50>)
 8001e90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001e94:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001eac:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001eae:	220c      	movs	r2, #12
 8001eb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb8:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ebe:	4805      	ldr	r0, [pc, #20]	@ (8001ed4 <MX_USART1_UART_Init+0x4c>)
 8001ec0:	f002 fe2a 	bl	8004b18 <HAL_UART_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001eca:	f000 f875 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200003f0 	.word	0x200003f0
 8001ed8:	40013800 	.word	0x40013800

08001edc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b088      	sub	sp, #32
 8001ee0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee2:	f107 0310 	add.w	r3, r7, #16
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]
 8001eee:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef0:	4b2e      	ldr	r3, [pc, #184]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	4a2d      	ldr	r2, [pc, #180]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001ef6:	f043 0310 	orr.w	r3, r3, #16
 8001efa:	6193      	str	r3, [r2, #24]
 8001efc:	4b2b      	ldr	r3, [pc, #172]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f08:	4b28      	ldr	r3, [pc, #160]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	4a27      	ldr	r2, [pc, #156]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f0e:	f043 0320 	orr.w	r3, r3, #32
 8001f12:	6193      	str	r3, [r2, #24]
 8001f14:	4b25      	ldr	r3, [pc, #148]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	60bb      	str	r3, [r7, #8]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f20:	4b22      	ldr	r3, [pc, #136]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	4a21      	ldr	r2, [pc, #132]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f26:	f043 0304 	orr.w	r3, r3, #4
 8001f2a:	6193      	str	r3, [r2, #24]
 8001f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f38:	4b1c      	ldr	r3, [pc, #112]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f3e:	f043 0308 	orr.w	r3, r3, #8
 8001f42:	6193      	str	r3, [r2, #24]
 8001f44:	4b19      	ldr	r3, [pc, #100]	@ (8001fac <MX_GPIO_Init+0xd0>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	603b      	str	r3, [r7, #0]
 8001f4e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f56:	4816      	ldr	r0, [pc, #88]	@ (8001fb0 <MX_GPIO_Init+0xd4>)
 8001f58:	f000 fd2d 	bl	80029b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f62:	4814      	ldr	r0, [pc, #80]	@ (8001fb4 <MX_GPIO_Init+0xd8>)
 8001f64:	f000 fd27 	bl	80029b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001f68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f76:	2302      	movs	r3, #2
 8001f78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f7a:	f107 0310 	add.w	r3, r7, #16
 8001f7e:	4619      	mov	r1, r3
 8001f80:	480b      	ldr	r0, [pc, #44]	@ (8001fb0 <MX_GPIO_Init+0xd4>)
 8001f82:	f000 fb7d 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f90:	2301      	movs	r3, #1
 8001f92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f94:	2302      	movs	r3, #2
 8001f96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f98:	f107 0310 	add.w	r3, r7, #16
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4805      	ldr	r0, [pc, #20]	@ (8001fb4 <MX_GPIO_Init+0xd8>)
 8001fa0:	f000 fb6e 	bl	8002680 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fa4:	bf00      	nop
 8001fa6:	3720      	adds	r7, #32
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	40011000 	.word	0x40011000
 8001fb4:	40010c00 	.word	0x40010c00

08001fb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fbc:	b672      	cpsid	i
}
 8001fbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <Error_Handler+0x8>

08001fc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fca:	4b15      	ldr	r3, [pc, #84]	@ (8002020 <HAL_MspInit+0x5c>)
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	4a14      	ldr	r2, [pc, #80]	@ (8002020 <HAL_MspInit+0x5c>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6193      	str	r3, [r2, #24]
 8001fd6:	4b12      	ldr	r3, [pc, #72]	@ (8002020 <HAL_MspInit+0x5c>)
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8002020 <HAL_MspInit+0x5c>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8002020 <HAL_MspInit+0x5c>)
 8001fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fec:	61d3      	str	r3, [r2, #28]
 8001fee:	4b0c      	ldr	r3, [pc, #48]	@ (8002020 <HAL_MspInit+0x5c>)
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <HAL_MspInit+0x60>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	4a04      	ldr	r2, [pc, #16]	@ (8002024 <HAL_MspInit+0x60>)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002016:	bf00      	nop
 8002018:	3714      	adds	r7, #20
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr
 8002020:	40021000 	.word	0x40021000
 8002024:	40010000 	.word	0x40010000

08002028 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b088      	sub	sp, #32
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 0310 	add.w	r3, r7, #16
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a15      	ldr	r2, [pc, #84]	@ (8002098 <HAL_I2C_MspInit+0x70>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d123      	bne.n	8002090 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002048:	4b14      	ldr	r3, [pc, #80]	@ (800209c <HAL_I2C_MspInit+0x74>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	4a13      	ldr	r2, [pc, #76]	@ (800209c <HAL_I2C_MspInit+0x74>)
 800204e:	f043 0308 	orr.w	r3, r3, #8
 8002052:	6193      	str	r3, [r2, #24]
 8002054:	4b11      	ldr	r3, [pc, #68]	@ (800209c <HAL_I2C_MspInit+0x74>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002060:	23c0      	movs	r3, #192	@ 0xc0
 8002062:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002064:	2312      	movs	r3, #18
 8002066:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002068:	2303      	movs	r3, #3
 800206a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800206c:	f107 0310 	add.w	r3, r7, #16
 8002070:	4619      	mov	r1, r3
 8002072:	480b      	ldr	r0, [pc, #44]	@ (80020a0 <HAL_I2C_MspInit+0x78>)
 8002074:	f000 fb04 	bl	8002680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002078:	4b08      	ldr	r3, [pc, #32]	@ (800209c <HAL_I2C_MspInit+0x74>)
 800207a:	69db      	ldr	r3, [r3, #28]
 800207c:	4a07      	ldr	r2, [pc, #28]	@ (800209c <HAL_I2C_MspInit+0x74>)
 800207e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002082:	61d3      	str	r3, [r2, #28]
 8002084:	4b05      	ldr	r3, [pc, #20]	@ (800209c <HAL_I2C_MspInit+0x74>)
 8002086:	69db      	ldr	r3, [r3, #28]
 8002088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002090:	bf00      	nop
 8002092:	3720      	adds	r7, #32
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40005400 	.word	0x40005400
 800209c:	40021000 	.word	0x40021000
 80020a0:	40010c00 	.word	0x40010c00

080020a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a09      	ldr	r2, [pc, #36]	@ (80020d8 <HAL_TIM_Base_MspInit+0x34>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d10b      	bne.n	80020ce <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020b6:	4b09      	ldr	r3, [pc, #36]	@ (80020dc <HAL_TIM_Base_MspInit+0x38>)
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	4a08      	ldr	r2, [pc, #32]	@ (80020dc <HAL_TIM_Base_MspInit+0x38>)
 80020bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020c0:	6193      	str	r3, [r2, #24]
 80020c2:	4b06      	ldr	r3, [pc, #24]	@ (80020dc <HAL_TIM_Base_MspInit+0x38>)
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	40012c00 	.word	0x40012c00
 80020dc:	40021000 	.word	0x40021000

080020e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 0310 	add.w	r3, r7, #16
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a1c      	ldr	r2, [pc, #112]	@ (800216c <HAL_UART_MspInit+0x8c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d131      	bne.n	8002164 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002100:	4b1b      	ldr	r3, [pc, #108]	@ (8002170 <HAL_UART_MspInit+0x90>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	4a1a      	ldr	r2, [pc, #104]	@ (8002170 <HAL_UART_MspInit+0x90>)
 8002106:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800210a:	6193      	str	r3, [r2, #24]
 800210c:	4b18      	ldr	r3, [pc, #96]	@ (8002170 <HAL_UART_MspInit+0x90>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002118:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <HAL_UART_MspInit+0x90>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	4a14      	ldr	r2, [pc, #80]	@ (8002170 <HAL_UART_MspInit+0x90>)
 800211e:	f043 0304 	orr.w	r3, r3, #4
 8002122:	6193      	str	r3, [r2, #24]
 8002124:	4b12      	ldr	r3, [pc, #72]	@ (8002170 <HAL_UART_MspInit+0x90>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002130:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002134:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800213a:	2303      	movs	r3, #3
 800213c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213e:	f107 0310 	add.w	r3, r7, #16
 8002142:	4619      	mov	r1, r3
 8002144:	480b      	ldr	r0, [pc, #44]	@ (8002174 <HAL_UART_MspInit+0x94>)
 8002146:	f000 fa9b 	bl	8002680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800214a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800214e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002158:	f107 0310 	add.w	r3, r7, #16
 800215c:	4619      	mov	r1, r3
 800215e:	4805      	ldr	r0, [pc, #20]	@ (8002174 <HAL_UART_MspInit+0x94>)
 8002160:	f000 fa8e 	bl	8002680 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002164:	bf00      	nop
 8002166:	3720      	adds	r7, #32
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40013800 	.word	0x40013800
 8002170:	40021000 	.word	0x40021000
 8002174:	40010800 	.word	0x40010800

08002178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800217c:	bf00      	nop
 800217e:	e7fd      	b.n	800217c <NMI_Handler+0x4>

08002180 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002184:	bf00      	nop
 8002186:	e7fd      	b.n	8002184 <HardFault_Handler+0x4>

08002188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800218c:	bf00      	nop
 800218e:	e7fd      	b.n	800218c <MemManage_Handler+0x4>

08002190 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <BusFault_Handler+0x4>

08002198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <UsageFault_Handler+0x4>

080021a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr

080021ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr

080021c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021c8:	f000 f936 	bl	8002438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return 1;
 80021d4:	2301      	movs	r3, #1
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr

080021de <_kill>:

int _kill(int pid, int sig)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
 80021e6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021e8:	f003 fd86 	bl	8005cf8 <__errno>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2216      	movs	r2, #22
 80021f0:	601a      	str	r2, [r3, #0]
  return -1;
 80021f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <_exit>:

void _exit (int status)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b082      	sub	sp, #8
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002206:	f04f 31ff 	mov.w	r1, #4294967295
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff ffe7 	bl	80021de <_kill>
  while (1) {}    /* Make sure we hang here */
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <_exit+0x12>

08002214 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	e00a      	b.n	800223c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002226:	f3af 8000 	nop.w
 800222a:	4601      	mov	r1, r0
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	60ba      	str	r2, [r7, #8]
 8002232:	b2ca      	uxtb	r2, r1
 8002234:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	3301      	adds	r3, #1
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	429a      	cmp	r2, r3
 8002242:	dbf0      	blt.n	8002226 <_read+0x12>
  }

  return len;
 8002244:	687b      	ldr	r3, [r7, #4]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	e009      	b.n	8002274 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	1c5a      	adds	r2, r3, #1
 8002264:	60ba      	str	r2, [r7, #8]
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	3301      	adds	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	429a      	cmp	r2, r3
 800227a:	dbf1      	blt.n	8002260 <_write+0x12>
  }
  return len;
 800227c:	687b      	ldr	r3, [r7, #4]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <_close>:

int _close(int file)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800228e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr

0800229c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022ac:	605a      	str	r2, [r3, #4]
  return 0;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr

080022ba <_isatty>:

int _isatty(int file)
{
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022c2:	2301      	movs	r3, #1
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr

080022ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b085      	sub	sp, #20
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	60b9      	str	r1, [r7, #8]
 80022d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
	...

080022e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f0:	4a14      	ldr	r2, [pc, #80]	@ (8002344 <_sbrk+0x5c>)
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <_sbrk+0x60>)
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022fc:	4b13      	ldr	r3, [pc, #76]	@ (800234c <_sbrk+0x64>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d102      	bne.n	800230a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002304:	4b11      	ldr	r3, [pc, #68]	@ (800234c <_sbrk+0x64>)
 8002306:	4a12      	ldr	r2, [pc, #72]	@ (8002350 <_sbrk+0x68>)
 8002308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800230a:	4b10      	ldr	r3, [pc, #64]	@ (800234c <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	429a      	cmp	r2, r3
 8002316:	d207      	bcs.n	8002328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002318:	f003 fcee 	bl	8005cf8 <__errno>
 800231c:	4603      	mov	r3, r0
 800231e:	220c      	movs	r2, #12
 8002320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
 8002326:	e009      	b.n	800233c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002328:	4b08      	ldr	r3, [pc, #32]	@ (800234c <_sbrk+0x64>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800232e:	4b07      	ldr	r3, [pc, #28]	@ (800234c <_sbrk+0x64>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	4a05      	ldr	r2, [pc, #20]	@ (800234c <_sbrk+0x64>)
 8002338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800233a:	68fb      	ldr	r3, [r7, #12]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20005000 	.word	0x20005000
 8002348:	00000400 	.word	0x00000400
 800234c:	20000438 	.word	0x20000438
 8002350:	20000590 	.word	0x20000590

08002354 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002360:	f7ff fff8 	bl	8002354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002364:	480b      	ldr	r0, [pc, #44]	@ (8002394 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002366:	490c      	ldr	r1, [pc, #48]	@ (8002398 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002368:	4a0c      	ldr	r2, [pc, #48]	@ (800239c <LoopFillZerobss+0x16>)
  movs r3, #0
 800236a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800236c:	e002      	b.n	8002374 <LoopCopyDataInit>

0800236e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002372:	3304      	adds	r3, #4

08002374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002378:	d3f9      	bcc.n	800236e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237a:	4a09      	ldr	r2, [pc, #36]	@ (80023a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800237c:	4c09      	ldr	r4, [pc, #36]	@ (80023a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002380:	e001      	b.n	8002386 <LoopFillZerobss>

08002382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002384:	3204      	adds	r2, #4

08002386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002388:	d3fb      	bcc.n	8002382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800238a:	f003 fcbb 	bl	8005d04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800238e:	f7ff fc13 	bl	8001bb8 <main>
  bx lr
 8002392:	4770      	bx	lr
  ldr r0, =_sdata
 8002394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002398:	200002ac 	.word	0x200002ac
  ldr r2, =_sidata
 800239c:	08008b5c 	.word	0x08008b5c
  ldr r2, =_sbss
 80023a0:	200002ac 	.word	0x200002ac
  ldr r4, =_ebss
 80023a4:	2000058c 	.word	0x2000058c

080023a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023a8:	e7fe      	b.n	80023a8 <ADC1_2_IRQHandler>
	...

080023ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b0:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <HAL_Init+0x28>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a07      	ldr	r2, [pc, #28]	@ (80023d4 <HAL_Init+0x28>)
 80023b6:	f043 0310 	orr.w	r3, r3, #16
 80023ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023bc:	2003      	movs	r0, #3
 80023be:	f000 f92b 	bl	8002618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023c2:	200f      	movs	r0, #15
 80023c4:	f000 f808 	bl	80023d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023c8:	f7ff fdfc 	bl	8001fc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40022000 	.word	0x40022000

080023d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023e0:	4b12      	ldr	r3, [pc, #72]	@ (800242c <HAL_InitTick+0x54>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b12      	ldr	r3, [pc, #72]	@ (8002430 <HAL_InitTick+0x58>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	4619      	mov	r1, r3
 80023ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80023f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 f935 	bl	8002666 <HAL_SYSTICK_Config>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e00e      	b.n	8002424 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b0f      	cmp	r3, #15
 800240a:	d80a      	bhi.n	8002422 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800240c:	2200      	movs	r2, #0
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	f04f 30ff 	mov.w	r0, #4294967295
 8002414:	f000 f90b 	bl	800262e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002418:	4a06      	ldr	r2, [pc, #24]	@ (8002434 <HAL_InitTick+0x5c>)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
 8002420:	e000      	b.n	8002424 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
}
 8002424:	4618      	mov	r0, r3
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	200000d8 	.word	0x200000d8
 8002430:	200000e0 	.word	0x200000e0
 8002434:	200000dc 	.word	0x200000dc

08002438 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800243c:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <HAL_IncTick+0x1c>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	4b05      	ldr	r3, [pc, #20]	@ (8002458 <HAL_IncTick+0x20>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4413      	add	r3, r2
 8002448:	4a03      	ldr	r2, [pc, #12]	@ (8002458 <HAL_IncTick+0x20>)
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	200000e0 	.word	0x200000e0
 8002458:	2000043c 	.word	0x2000043c

0800245c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  return uwTick;
 8002460:	4b02      	ldr	r3, [pc, #8]	@ (800246c <HAL_GetTick+0x10>)
 8002462:	681b      	ldr	r3, [r3, #0]
}
 8002464:	4618      	mov	r0, r3
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr
 800246c:	2000043c 	.word	0x2000043c

08002470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002478:	f7ff fff0 	bl	800245c <HAL_GetTick>
 800247c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002488:	d005      	beq.n	8002496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800248a:	4b0a      	ldr	r3, [pc, #40]	@ (80024b4 <HAL_Delay+0x44>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	461a      	mov	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4413      	add	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002496:	bf00      	nop
 8002498:	f7ff ffe0 	bl	800245c <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d8f7      	bhi.n	8002498 <HAL_Delay+0x28>
  {
  }
}
 80024a8:	bf00      	nop
 80024aa:	bf00      	nop
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	200000e0 	.word	0x200000e0

080024b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c8:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024d4:	4013      	ands	r3, r2
 80024d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ea:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	60d3      	str	r3, [r2, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002504:	4b04      	ldr	r3, [pc, #16]	@ (8002518 <__NVIC_GetPriorityGrouping+0x18>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	0a1b      	lsrs	r3, r3, #8
 800250a:	f003 0307 	and.w	r3, r3, #7
}
 800250e:	4618      	mov	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	6039      	str	r1, [r7, #0]
 8002526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252c:	2b00      	cmp	r3, #0
 800252e:	db0a      	blt.n	8002546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	b2da      	uxtb	r2, r3
 8002534:	490c      	ldr	r1, [pc, #48]	@ (8002568 <__NVIC_SetPriority+0x4c>)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	0112      	lsls	r2, r2, #4
 800253c:	b2d2      	uxtb	r2, r2
 800253e:	440b      	add	r3, r1
 8002540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002544:	e00a      	b.n	800255c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	b2da      	uxtb	r2, r3
 800254a:	4908      	ldr	r1, [pc, #32]	@ (800256c <__NVIC_SetPriority+0x50>)
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	3b04      	subs	r3, #4
 8002554:	0112      	lsls	r2, r2, #4
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	440b      	add	r3, r1
 800255a:	761a      	strb	r2, [r3, #24]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000e100 	.word	0xe000e100
 800256c:	e000ed00 	.word	0xe000ed00

08002570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002570:	b480      	push	{r7}
 8002572:	b089      	sub	sp, #36	@ 0x24
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	f1c3 0307 	rsb	r3, r3, #7
 800258a:	2b04      	cmp	r3, #4
 800258c:	bf28      	it	cs
 800258e:	2304      	movcs	r3, #4
 8002590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	3304      	adds	r3, #4
 8002596:	2b06      	cmp	r3, #6
 8002598:	d902      	bls.n	80025a0 <NVIC_EncodePriority+0x30>
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3b03      	subs	r3, #3
 800259e:	e000      	b.n	80025a2 <NVIC_EncodePriority+0x32>
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a4:	f04f 32ff 	mov.w	r2, #4294967295
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43da      	mvns	r2, r3
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	401a      	ands	r2, r3
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025b8:	f04f 31ff 	mov.w	r1, #4294967295
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	fa01 f303 	lsl.w	r3, r1, r3
 80025c2:	43d9      	mvns	r1, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c8:	4313      	orrs	r3, r2
         );
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3724      	adds	r7, #36	@ 0x24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr

080025d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025e4:	d301      	bcc.n	80025ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025e6:	2301      	movs	r3, #1
 80025e8:	e00f      	b.n	800260a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <SysTick_Config+0x40>)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025f2:	210f      	movs	r1, #15
 80025f4:	f04f 30ff 	mov.w	r0, #4294967295
 80025f8:	f7ff ff90 	bl	800251c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025fc:	4b05      	ldr	r3, [pc, #20]	@ (8002614 <SysTick_Config+0x40>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002602:	4b04      	ldr	r3, [pc, #16]	@ (8002614 <SysTick_Config+0x40>)
 8002604:	2207      	movs	r2, #7
 8002606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	e000e010 	.word	0xe000e010

08002618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ff49 	bl	80024b8 <__NVIC_SetPriorityGrouping>
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800262e:	b580      	push	{r7, lr}
 8002630:	b086      	sub	sp, #24
 8002632:	af00      	add	r7, sp, #0
 8002634:	4603      	mov	r3, r0
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
 800263a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002640:	f7ff ff5e 	bl	8002500 <__NVIC_GetPriorityGrouping>
 8002644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	68b9      	ldr	r1, [r7, #8]
 800264a:	6978      	ldr	r0, [r7, #20]
 800264c:	f7ff ff90 	bl	8002570 <NVIC_EncodePriority>
 8002650:	4602      	mov	r2, r0
 8002652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002656:	4611      	mov	r1, r2
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff ff5f 	bl	800251c <__NVIC_SetPriority>
}
 800265e:	bf00      	nop
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7ff ffb0 	bl	80025d4 <SysTick_Config>
 8002674:	4603      	mov	r3, r0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
	...

08002680 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002680:	b480      	push	{r7}
 8002682:	b08b      	sub	sp, #44	@ 0x2c
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800268a:	2300      	movs	r3, #0
 800268c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800268e:	2300      	movs	r3, #0
 8002690:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002692:	e169      	b.n	8002968 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002694:	2201      	movs	r2, #1
 8002696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	69fa      	ldr	r2, [r7, #28]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	f040 8158 	bne.w	8002962 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	4a9a      	ldr	r2, [pc, #616]	@ (8002920 <HAL_GPIO_Init+0x2a0>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d05e      	beq.n	800277a <HAL_GPIO_Init+0xfa>
 80026bc:	4a98      	ldr	r2, [pc, #608]	@ (8002920 <HAL_GPIO_Init+0x2a0>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d875      	bhi.n	80027ae <HAL_GPIO_Init+0x12e>
 80026c2:	4a98      	ldr	r2, [pc, #608]	@ (8002924 <HAL_GPIO_Init+0x2a4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d058      	beq.n	800277a <HAL_GPIO_Init+0xfa>
 80026c8:	4a96      	ldr	r2, [pc, #600]	@ (8002924 <HAL_GPIO_Init+0x2a4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d86f      	bhi.n	80027ae <HAL_GPIO_Init+0x12e>
 80026ce:	4a96      	ldr	r2, [pc, #600]	@ (8002928 <HAL_GPIO_Init+0x2a8>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d052      	beq.n	800277a <HAL_GPIO_Init+0xfa>
 80026d4:	4a94      	ldr	r2, [pc, #592]	@ (8002928 <HAL_GPIO_Init+0x2a8>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d869      	bhi.n	80027ae <HAL_GPIO_Init+0x12e>
 80026da:	4a94      	ldr	r2, [pc, #592]	@ (800292c <HAL_GPIO_Init+0x2ac>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d04c      	beq.n	800277a <HAL_GPIO_Init+0xfa>
 80026e0:	4a92      	ldr	r2, [pc, #584]	@ (800292c <HAL_GPIO_Init+0x2ac>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d863      	bhi.n	80027ae <HAL_GPIO_Init+0x12e>
 80026e6:	4a92      	ldr	r2, [pc, #584]	@ (8002930 <HAL_GPIO_Init+0x2b0>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d046      	beq.n	800277a <HAL_GPIO_Init+0xfa>
 80026ec:	4a90      	ldr	r2, [pc, #576]	@ (8002930 <HAL_GPIO_Init+0x2b0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d85d      	bhi.n	80027ae <HAL_GPIO_Init+0x12e>
 80026f2:	2b12      	cmp	r3, #18
 80026f4:	d82a      	bhi.n	800274c <HAL_GPIO_Init+0xcc>
 80026f6:	2b12      	cmp	r3, #18
 80026f8:	d859      	bhi.n	80027ae <HAL_GPIO_Init+0x12e>
 80026fa:	a201      	add	r2, pc, #4	@ (adr r2, 8002700 <HAL_GPIO_Init+0x80>)
 80026fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002700:	0800277b 	.word	0x0800277b
 8002704:	08002755 	.word	0x08002755
 8002708:	08002767 	.word	0x08002767
 800270c:	080027a9 	.word	0x080027a9
 8002710:	080027af 	.word	0x080027af
 8002714:	080027af 	.word	0x080027af
 8002718:	080027af 	.word	0x080027af
 800271c:	080027af 	.word	0x080027af
 8002720:	080027af 	.word	0x080027af
 8002724:	080027af 	.word	0x080027af
 8002728:	080027af 	.word	0x080027af
 800272c:	080027af 	.word	0x080027af
 8002730:	080027af 	.word	0x080027af
 8002734:	080027af 	.word	0x080027af
 8002738:	080027af 	.word	0x080027af
 800273c:	080027af 	.word	0x080027af
 8002740:	080027af 	.word	0x080027af
 8002744:	0800275d 	.word	0x0800275d
 8002748:	08002771 	.word	0x08002771
 800274c:	4a79      	ldr	r2, [pc, #484]	@ (8002934 <HAL_GPIO_Init+0x2b4>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d013      	beq.n	800277a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002752:	e02c      	b.n	80027ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	623b      	str	r3, [r7, #32]
          break;
 800275a:	e029      	b.n	80027b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	3304      	adds	r3, #4
 8002762:	623b      	str	r3, [r7, #32]
          break;
 8002764:	e024      	b.n	80027b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	3308      	adds	r3, #8
 800276c:	623b      	str	r3, [r7, #32]
          break;
 800276e:	e01f      	b.n	80027b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	330c      	adds	r3, #12
 8002776:	623b      	str	r3, [r7, #32]
          break;
 8002778:	e01a      	b.n	80027b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d102      	bne.n	8002788 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002782:	2304      	movs	r3, #4
 8002784:	623b      	str	r3, [r7, #32]
          break;
 8002786:	e013      	b.n	80027b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d105      	bne.n	800279c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002790:	2308      	movs	r3, #8
 8002792:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	69fa      	ldr	r2, [r7, #28]
 8002798:	611a      	str	r2, [r3, #16]
          break;
 800279a:	e009      	b.n	80027b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800279c:	2308      	movs	r3, #8
 800279e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69fa      	ldr	r2, [r7, #28]
 80027a4:	615a      	str	r2, [r3, #20]
          break;
 80027a6:	e003      	b.n	80027b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027a8:	2300      	movs	r3, #0
 80027aa:	623b      	str	r3, [r7, #32]
          break;
 80027ac:	e000      	b.n	80027b0 <HAL_GPIO_Init+0x130>
          break;
 80027ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	2bff      	cmp	r3, #255	@ 0xff
 80027b4:	d801      	bhi.n	80027ba <HAL_GPIO_Init+0x13a>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	e001      	b.n	80027be <HAL_GPIO_Init+0x13e>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	3304      	adds	r3, #4
 80027be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	2bff      	cmp	r3, #255	@ 0xff
 80027c4:	d802      	bhi.n	80027cc <HAL_GPIO_Init+0x14c>
 80027c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	e002      	b.n	80027d2 <HAL_GPIO_Init+0x152>
 80027cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ce:	3b08      	subs	r3, #8
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	210f      	movs	r1, #15
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	fa01 f303 	lsl.w	r3, r1, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	401a      	ands	r2, r3
 80027e4:	6a39      	ldr	r1, [r7, #32]
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	431a      	orrs	r2, r3
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 80b1 	beq.w	8002962 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002800:	4b4d      	ldr	r3, [pc, #308]	@ (8002938 <HAL_GPIO_Init+0x2b8>)
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	4a4c      	ldr	r2, [pc, #304]	@ (8002938 <HAL_GPIO_Init+0x2b8>)
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	6193      	str	r3, [r2, #24]
 800280c:	4b4a      	ldr	r3, [pc, #296]	@ (8002938 <HAL_GPIO_Init+0x2b8>)
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002818:	4a48      	ldr	r2, [pc, #288]	@ (800293c <HAL_GPIO_Init+0x2bc>)
 800281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281c:	089b      	lsrs	r3, r3, #2
 800281e:	3302      	adds	r3, #2
 8002820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002824:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	220f      	movs	r2, #15
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	43db      	mvns	r3, r3
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	4013      	ands	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a40      	ldr	r2, [pc, #256]	@ (8002940 <HAL_GPIO_Init+0x2c0>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d013      	beq.n	800286c <HAL_GPIO_Init+0x1ec>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a3f      	ldr	r2, [pc, #252]	@ (8002944 <HAL_GPIO_Init+0x2c4>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d00d      	beq.n	8002868 <HAL_GPIO_Init+0x1e8>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a3e      	ldr	r2, [pc, #248]	@ (8002948 <HAL_GPIO_Init+0x2c8>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d007      	beq.n	8002864 <HAL_GPIO_Init+0x1e4>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4a3d      	ldr	r2, [pc, #244]	@ (800294c <HAL_GPIO_Init+0x2cc>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d101      	bne.n	8002860 <HAL_GPIO_Init+0x1e0>
 800285c:	2303      	movs	r3, #3
 800285e:	e006      	b.n	800286e <HAL_GPIO_Init+0x1ee>
 8002860:	2304      	movs	r3, #4
 8002862:	e004      	b.n	800286e <HAL_GPIO_Init+0x1ee>
 8002864:	2302      	movs	r3, #2
 8002866:	e002      	b.n	800286e <HAL_GPIO_Init+0x1ee>
 8002868:	2301      	movs	r3, #1
 800286a:	e000      	b.n	800286e <HAL_GPIO_Init+0x1ee>
 800286c:	2300      	movs	r3, #0
 800286e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002870:	f002 0203 	and.w	r2, r2, #3
 8002874:	0092      	lsls	r2, r2, #2
 8002876:	4093      	lsls	r3, r2
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	4313      	orrs	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800287e:	492f      	ldr	r1, [pc, #188]	@ (800293c <HAL_GPIO_Init+0x2bc>)
 8002880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002882:	089b      	lsrs	r3, r3, #2
 8002884:	3302      	adds	r3, #2
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d006      	beq.n	80028a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002898:	4b2d      	ldr	r3, [pc, #180]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	492c      	ldr	r1, [pc, #176]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	608b      	str	r3, [r1, #8]
 80028a4:	e006      	b.n	80028b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	43db      	mvns	r3, r3
 80028ae:	4928      	ldr	r1, [pc, #160]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028b0:	4013      	ands	r3, r2
 80028b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d006      	beq.n	80028ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028c0:	4b23      	ldr	r3, [pc, #140]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028c2:	68da      	ldr	r2, [r3, #12]
 80028c4:	4922      	ldr	r1, [pc, #136]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	60cb      	str	r3, [r1, #12]
 80028cc:	e006      	b.n	80028dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028ce:	4b20      	ldr	r3, [pc, #128]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	491e      	ldr	r1, [pc, #120]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028d8:	4013      	ands	r3, r2
 80028da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d006      	beq.n	80028f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028e8:	4b19      	ldr	r3, [pc, #100]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	4918      	ldr	r1, [pc, #96]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	604b      	str	r3, [r1, #4]
 80028f4:	e006      	b.n	8002904 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028f6:	4b16      	ldr	r3, [pc, #88]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028f8:	685a      	ldr	r2, [r3, #4]
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	43db      	mvns	r3, r3
 80028fe:	4914      	ldr	r1, [pc, #80]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 8002900:	4013      	ands	r3, r2
 8002902:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d021      	beq.n	8002954 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002910:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	490e      	ldr	r1, [pc, #56]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	4313      	orrs	r3, r2
 800291a:	600b      	str	r3, [r1, #0]
 800291c:	e021      	b.n	8002962 <HAL_GPIO_Init+0x2e2>
 800291e:	bf00      	nop
 8002920:	10320000 	.word	0x10320000
 8002924:	10310000 	.word	0x10310000
 8002928:	10220000 	.word	0x10220000
 800292c:	10210000 	.word	0x10210000
 8002930:	10120000 	.word	0x10120000
 8002934:	10110000 	.word	0x10110000
 8002938:	40021000 	.word	0x40021000
 800293c:	40010000 	.word	0x40010000
 8002940:	40010800 	.word	0x40010800
 8002944:	40010c00 	.word	0x40010c00
 8002948:	40011000 	.word	0x40011000
 800294c:	40011400 	.word	0x40011400
 8002950:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002954:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <HAL_GPIO_Init+0x304>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	43db      	mvns	r3, r3
 800295c:	4909      	ldr	r1, [pc, #36]	@ (8002984 <HAL_GPIO_Init+0x304>)
 800295e:	4013      	ands	r3, r2
 8002960:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	3301      	adds	r3, #1
 8002966:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296e:	fa22 f303 	lsr.w	r3, r2, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	f47f ae8e 	bne.w	8002694 <HAL_GPIO_Init+0x14>
  }
}
 8002978:	bf00      	nop
 800297a:	bf00      	nop
 800297c:	372c      	adds	r7, #44	@ 0x2c
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr
 8002984:	40010400 	.word	0x40010400

08002988 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	887b      	ldrh	r3, [r7, #2]
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	e001      	b.n	80029aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bc80      	pop	{r7}
 80029b4:	4770      	bx	lr

080029b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	460b      	mov	r3, r1
 80029c0:	807b      	strh	r3, [r7, #2]
 80029c2:	4613      	mov	r3, r2
 80029c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029c6:	787b      	ldrb	r3, [r7, #1]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029cc:	887a      	ldrh	r2, [r7, #2]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029d2:	e003      	b.n	80029dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029d4:	887b      	ldrh	r3, [r7, #2]
 80029d6:	041a      	lsls	r2, r3, #16
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	611a      	str	r2, [r3, #16]
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
	...

080029e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e12b      	b.n	8002c52 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d106      	bne.n	8002a14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff fb0a 	bl	8002028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2224      	movs	r2, #36	@ 0x24
 8002a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f022 0201 	bic.w	r2, r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a4c:	f001 fd5a 	bl	8004504 <HAL_RCC_GetPCLK1Freq>
 8002a50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	4a81      	ldr	r2, [pc, #516]	@ (8002c5c <HAL_I2C_Init+0x274>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d807      	bhi.n	8002a6c <HAL_I2C_Init+0x84>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4a80      	ldr	r2, [pc, #512]	@ (8002c60 <HAL_I2C_Init+0x278>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	bf94      	ite	ls
 8002a64:	2301      	movls	r3, #1
 8002a66:	2300      	movhi	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	e006      	b.n	8002a7a <HAL_I2C_Init+0x92>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c64 <HAL_I2C_Init+0x27c>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	bf94      	ite	ls
 8002a74:	2301      	movls	r3, #1
 8002a76:	2300      	movhi	r3, #0
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e0e7      	b.n	8002c52 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	4a78      	ldr	r2, [pc, #480]	@ (8002c68 <HAL_I2C_Init+0x280>)
 8002a86:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8a:	0c9b      	lsrs	r3, r3, #18
 8002a8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	68ba      	ldr	r2, [r7, #8]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	4a6a      	ldr	r2, [pc, #424]	@ (8002c5c <HAL_I2C_Init+0x274>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d802      	bhi.n	8002abc <HAL_I2C_Init+0xd4>
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	e009      	b.n	8002ad0 <HAL_I2C_Init+0xe8>
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ac2:	fb02 f303 	mul.w	r3, r2, r3
 8002ac6:	4a69      	ldr	r2, [pc, #420]	@ (8002c6c <HAL_I2C_Init+0x284>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	099b      	lsrs	r3, r3, #6
 8002ace:	3301      	adds	r3, #1
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	430b      	orrs	r3, r1
 8002ad6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ae2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	495c      	ldr	r1, [pc, #368]	@ (8002c5c <HAL_I2C_Init+0x274>)
 8002aec:	428b      	cmp	r3, r1
 8002aee:	d819      	bhi.n	8002b24 <HAL_I2C_Init+0x13c>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1e59      	subs	r1, r3, #1
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	fbb1 f3f3 	udiv	r3, r1, r3
 8002afe:	1c59      	adds	r1, r3, #1
 8002b00:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b04:	400b      	ands	r3, r1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00a      	beq.n	8002b20 <HAL_I2C_Init+0x138>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	1e59      	subs	r1, r3, #1
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b18:	3301      	adds	r3, #1
 8002b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b1e:	e051      	b.n	8002bc4 <HAL_I2C_Init+0x1dc>
 8002b20:	2304      	movs	r3, #4
 8002b22:	e04f      	b.n	8002bc4 <HAL_I2C_Init+0x1dc>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d111      	bne.n	8002b50 <HAL_I2C_Init+0x168>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	1e58      	subs	r0, r3, #1
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6859      	ldr	r1, [r3, #4]
 8002b34:	460b      	mov	r3, r1
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	440b      	add	r3, r1
 8002b3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b3e:	3301      	adds	r3, #1
 8002b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	bf0c      	ite	eq
 8002b48:	2301      	moveq	r3, #1
 8002b4a:	2300      	movne	r3, #0
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	e012      	b.n	8002b76 <HAL_I2C_Init+0x18e>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	1e58      	subs	r0, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6859      	ldr	r1, [r3, #4]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	0099      	lsls	r1, r3, #2
 8002b60:	440b      	add	r3, r1
 8002b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b66:	3301      	adds	r3, #1
 8002b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	bf0c      	ite	eq
 8002b70:	2301      	moveq	r3, #1
 8002b72:	2300      	movne	r3, #0
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_I2C_Init+0x196>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e022      	b.n	8002bc4 <HAL_I2C_Init+0x1dc>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10e      	bne.n	8002ba4 <HAL_I2C_Init+0x1bc>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	1e58      	subs	r0, r3, #1
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6859      	ldr	r1, [r3, #4]
 8002b8e:	460b      	mov	r3, r1
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	440b      	add	r3, r1
 8002b94:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b98:	3301      	adds	r3, #1
 8002b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ba2:	e00f      	b.n	8002bc4 <HAL_I2C_Init+0x1dc>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	1e58      	subs	r0, r3, #1
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6859      	ldr	r1, [r3, #4]
 8002bac:	460b      	mov	r3, r1
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	440b      	add	r3, r1
 8002bb2:	0099      	lsls	r1, r3, #2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bba:	3301      	adds	r3, #1
 8002bbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bc4:	6879      	ldr	r1, [r7, #4]
 8002bc6:	6809      	ldr	r1, [r1, #0]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69da      	ldr	r2, [r3, #28]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	431a      	orrs	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bf2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6911      	ldr	r1, [r2, #16]
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	68d2      	ldr	r2, [r2, #12]
 8002bfe:	4311      	orrs	r1, r2
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6812      	ldr	r2, [r2, #0]
 8002c04:	430b      	orrs	r3, r1
 8002c06:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	695a      	ldr	r2, [r3, #20]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f042 0201 	orr.w	r2, r2, #1
 8002c32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	000186a0 	.word	0x000186a0
 8002c60:	001e847f 	.word	0x001e847f
 8002c64:	003d08ff 	.word	0x003d08ff
 8002c68:	431bde83 	.word	0x431bde83
 8002c6c:	10624dd3 	.word	0x10624dd3

08002c70 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b088      	sub	sp, #32
 8002c74:	af02      	add	r7, sp, #8
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	607a      	str	r2, [r7, #4]
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	817b      	strh	r3, [r7, #10]
 8002c80:	4613      	mov	r3, r2
 8002c82:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c84:	f7ff fbea 	bl	800245c <HAL_GetTick>
 8002c88:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b20      	cmp	r3, #32
 8002c94:	f040 80e0 	bne.w	8002e58 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	2319      	movs	r3, #25
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	4970      	ldr	r1, [pc, #448]	@ (8002e64 <HAL_I2C_Master_Transmit+0x1f4>)
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fe2e 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e0d3      	b.n	8002e5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d101      	bne.n	8002cc0 <HAL_I2C_Master_Transmit+0x50>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	e0cc      	b.n	8002e5a <HAL_I2C_Master_Transmit+0x1ea>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d007      	beq.n	8002ce6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0201 	orr.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cf4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2221      	movs	r2, #33	@ 0x21
 8002cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2210      	movs	r2, #16
 8002d02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	893a      	ldrh	r2, [r7, #8]
 8002d16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4a50      	ldr	r2, [pc, #320]	@ (8002e68 <HAL_I2C_Master_Transmit+0x1f8>)
 8002d26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d28:	8979      	ldrh	r1, [r7, #10]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	6a3a      	ldr	r2, [r7, #32]
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 fc02 	bl	8003538 <I2C_MasterRequestWrite>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e08d      	b.n	8002e5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	613b      	str	r3, [r7, #16]
 8002d52:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d54:	e066      	b.n	8002e24 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	6a39      	ldr	r1, [r7, #32]
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 feec 	bl	8003b38 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00d      	beq.n	8002d82 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d107      	bne.n	8002d7e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e06b      	b.n	8002e5a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d92:	1c5a      	adds	r2, r3, #1
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	695b      	ldr	r3, [r3, #20]
 8002db8:	f003 0304 	and.w	r3, r3, #4
 8002dbc:	2b04      	cmp	r3, #4
 8002dbe:	d11b      	bne.n	8002df8 <HAL_I2C_Master_Transmit+0x188>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d017      	beq.n	8002df8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dcc:	781a      	ldrb	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	3b01      	subs	r3, #1
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	6a39      	ldr	r1, [r7, #32]
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 fee3 	bl	8003bc8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00d      	beq.n	8002e24 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	2b04      	cmp	r3, #4
 8002e0e:	d107      	bne.n	8002e20 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e1e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e01a      	b.n	8002e5a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d194      	bne.n	8002d56 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	e000      	b.n	8002e5a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e58:	2302      	movs	r3, #2
  }
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3718      	adds	r7, #24
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	00100002 	.word	0x00100002
 8002e68:	ffff0000 	.word	0xffff0000

08002e6c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08c      	sub	sp, #48	@ 0x30
 8002e70:	af02      	add	r7, sp, #8
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	607a      	str	r2, [r7, #4]
 8002e76:	461a      	mov	r2, r3
 8002e78:	460b      	mov	r3, r1
 8002e7a:	817b      	strh	r3, [r7, #10]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e84:	f7ff faea 	bl	800245c <HAL_GetTick>
 8002e88:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b20      	cmp	r3, #32
 8002e94:	f040 824b 	bne.w	800332e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	2319      	movs	r3, #25
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	497f      	ldr	r1, [pc, #508]	@ (80030a0 <HAL_I2C_Master_Receive+0x234>)
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 fd2e 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e23e      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d101      	bne.n	8002ec0 <HAL_I2C_Master_Receive+0x54>
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	e237      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d007      	beq.n	8002ee6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f042 0201 	orr.w	r2, r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ef4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2222      	movs	r2, #34	@ 0x22
 8002efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2210      	movs	r2, #16
 8002f02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	893a      	ldrh	r2, [r7, #8]
 8002f16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	4a5f      	ldr	r2, [pc, #380]	@ (80030a4 <HAL_I2C_Master_Receive+0x238>)
 8002f26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f28:	8979      	ldrh	r1, [r7, #10]
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 fb84 	bl	800363c <I2C_MasterRequestRead>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e1f8      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d113      	bne.n	8002f6e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	695b      	ldr	r3, [r3, #20]
 8002f50:	61fb      	str	r3, [r7, #28]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	61fb      	str	r3, [r7, #28]
 8002f5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e1cc      	b.n	8003308 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d11e      	bne.n	8002fb4 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f84:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f86:	b672      	cpsid	i
}
 8002f88:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	61bb      	str	r3, [r7, #24]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002fb0:	b662      	cpsie	i
}
 8002fb2:	e035      	b.n	8003020 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d11e      	bne.n	8002ffa <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fcc:	b672      	cpsid	i
}
 8002fce:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ff4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ff6:	b662      	cpsie	i
}
 8002ff8:	e012      	b.n	8003020 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003008:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800300a:	2300      	movs	r3, #0
 800300c:	613b      	str	r3, [r7, #16]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	613b      	str	r3, [r7, #16]
 800301e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003020:	e172      	b.n	8003308 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003026:	2b03      	cmp	r3, #3
 8003028:	f200 811f 	bhi.w	800326a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003030:	2b01      	cmp	r3, #1
 8003032:	d123      	bne.n	800307c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003034:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003036:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 fe0d 	bl	8003c58 <I2C_WaitOnRXNEFlagUntilTimeout>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e173      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003070:	b29b      	uxth	r3, r3
 8003072:	3b01      	subs	r3, #1
 8003074:	b29a      	uxth	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800307a:	e145      	b.n	8003308 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003080:	2b02      	cmp	r3, #2
 8003082:	d152      	bne.n	800312a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800308a:	2200      	movs	r2, #0
 800308c:	4906      	ldr	r1, [pc, #24]	@ (80030a8 <HAL_I2C_Master_Receive+0x23c>)
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 fc38 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d008      	beq.n	80030ac <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e148      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
 800309e:	bf00      	nop
 80030a0:	00100002 	.word	0x00100002
 80030a4:	ffff0000 	.word	0xffff0000
 80030a8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80030ac:	b672      	cpsid	i
}
 80030ae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691a      	ldr	r2, [r3, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030dc:	3b01      	subs	r3, #1
 80030de:	b29a      	uxth	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	3b01      	subs	r3, #1
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80030f2:	b662      	cpsie	i
}
 80030f4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003108:	1c5a      	adds	r2, r3, #1
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003128:	e0ee      	b.n	8003308 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800312a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003130:	2200      	movs	r2, #0
 8003132:	4981      	ldr	r1, [pc, #516]	@ (8003338 <HAL_I2C_Master_Receive+0x4cc>)
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f000 fbe5 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0f5      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003152:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003154:	b672      	cpsid	i
}
 8003156:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	691a      	ldr	r2, [r3, #16]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316a:	1c5a      	adds	r2, r3, #1
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003180:	b29b      	uxth	r3, r3
 8003182:	3b01      	subs	r3, #1
 8003184:	b29a      	uxth	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800318a:	4b6c      	ldr	r3, [pc, #432]	@ (800333c <HAL_I2C_Master_Receive+0x4d0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	08db      	lsrs	r3, r3, #3
 8003190:	4a6b      	ldr	r2, [pc, #428]	@ (8003340 <HAL_I2C_Master_Receive+0x4d4>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	0a1a      	lsrs	r2, r3, #8
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	00da      	lsls	r2, r3, #3
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d118      	bne.n	80031e2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	f043 0220 	orr.w	r2, r3, #32
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80031d2:	b662      	cpsie	i
}
 80031d4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e0a6      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d1d9      	bne.n	80031a4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	691a      	ldr	r2, [r3, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320a:	b2d2      	uxtb	r2, r2
 800320c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800321c:	3b01      	subs	r3, #1
 800321e:	b29a      	uxth	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003228:	b29b      	uxth	r3, r3
 800322a:	3b01      	subs	r3, #1
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003232:	b662      	cpsie	i
}
 8003234:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	691a      	ldr	r2, [r3, #16]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325e:	b29b      	uxth	r3, r3
 8003260:	3b01      	subs	r3, #1
 8003262:	b29a      	uxth	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003268:	e04e      	b.n	8003308 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800326a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800326c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 fcf2 	bl	8003c58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e058      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	691a      	ldr	r2, [r3, #16]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	f003 0304 	and.w	r3, r3, #4
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d124      	bne.n	8003308 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c2:	2b03      	cmp	r3, #3
 80032c4:	d107      	bne.n	80032d6 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032d4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e8:	1c5a      	adds	r2, r3, #1
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032fe:	b29b      	uxth	r3, r3
 8003300:	3b01      	subs	r3, #1
 8003302:	b29a      	uxth	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330c:	2b00      	cmp	r3, #0
 800330e:	f47f ae88 	bne.w	8003022 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800332a:	2300      	movs	r3, #0
 800332c:	e000      	b.n	8003330 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800332e:	2302      	movs	r3, #2
  }
}
 8003330:	4618      	mov	r0, r3
 8003332:	3728      	adds	r7, #40	@ 0x28
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	00010004 	.word	0x00010004
 800333c:	200000d8 	.word	0x200000d8
 8003340:	14f8b589 	.word	0x14f8b589

08003344 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	4608      	mov	r0, r1
 800334e:	4611      	mov	r1, r2
 8003350:	461a      	mov	r2, r3
 8003352:	4603      	mov	r3, r0
 8003354:	817b      	strh	r3, [r7, #10]
 8003356:	460b      	mov	r3, r1
 8003358:	813b      	strh	r3, [r7, #8]
 800335a:	4613      	mov	r3, r2
 800335c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800335e:	f7ff f87d 	bl	800245c <HAL_GetTick>
 8003362:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b20      	cmp	r3, #32
 800336e:	f040 80d9 	bne.w	8003524 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	2319      	movs	r3, #25
 8003378:	2201      	movs	r2, #1
 800337a:	496d      	ldr	r1, [pc, #436]	@ (8003530 <HAL_I2C_Mem_Write+0x1ec>)
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fac1 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003388:	2302      	movs	r3, #2
 800338a:	e0cc      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <HAL_I2C_Mem_Write+0x56>
 8003396:	2302      	movs	r3, #2
 8003398:	e0c5      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d007      	beq.n	80033c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2221      	movs	r2, #33	@ 0x21
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2240      	movs	r2, #64	@ 0x40
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6a3a      	ldr	r2, [r7, #32]
 80033ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80033f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	4a4d      	ldr	r2, [pc, #308]	@ (8003534 <HAL_I2C_Mem_Write+0x1f0>)
 8003400:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003402:	88f8      	ldrh	r0, [r7, #6]
 8003404:	893a      	ldrh	r2, [r7, #8]
 8003406:	8979      	ldrh	r1, [r7, #10]
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	9301      	str	r3, [sp, #4]
 800340c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	4603      	mov	r3, r0
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 f9e0 	bl	80037d8 <I2C_RequestMemoryWrite>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d052      	beq.n	80034c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e081      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 fb86 	bl	8003b38 <I2C_WaitOnTXEFlagUntilTimeout>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00d      	beq.n	800344e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003436:	2b04      	cmp	r3, #4
 8003438:	d107      	bne.n	800344a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003448:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e06b      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003452:	781a      	ldrb	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	1c5a      	adds	r2, r3, #1
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003468:	3b01      	subs	r3, #1
 800346a:	b29a      	uxth	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003474:	b29b      	uxth	r3, r3
 8003476:	3b01      	subs	r3, #1
 8003478:	b29a      	uxth	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	f003 0304 	and.w	r3, r3, #4
 8003488:	2b04      	cmp	r3, #4
 800348a:	d11b      	bne.n	80034c4 <HAL_I2C_Mem_Write+0x180>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003490:	2b00      	cmp	r3, #0
 8003492:	d017      	beq.n	80034c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003498:	781a      	ldrb	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ae:	3b01      	subs	r3, #1
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	3b01      	subs	r3, #1
 80034be:	b29a      	uxth	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1aa      	bne.n	8003422 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 fb79 	bl	8003bc8 <I2C_WaitOnBTFFlagUntilTimeout>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00d      	beq.n	80034f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d107      	bne.n	80034f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e016      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003506:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2220      	movs	r2, #32
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003520:	2300      	movs	r3, #0
 8003522:	e000      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003524:	2302      	movs	r3, #2
  }
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	00100002 	.word	0x00100002
 8003534:	ffff0000 	.word	0xffff0000

08003538 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b088      	sub	sp, #32
 800353c:	af02      	add	r7, sp, #8
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	607a      	str	r2, [r7, #4]
 8003542:	603b      	str	r3, [r7, #0]
 8003544:	460b      	mov	r3, r1
 8003546:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800354c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	2b08      	cmp	r3, #8
 8003552:	d006      	beq.n	8003562 <I2C_MasterRequestWrite+0x2a>
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d003      	beq.n	8003562 <I2C_MasterRequestWrite+0x2a>
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003560:	d108      	bne.n	8003574 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	e00b      	b.n	800358c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003578:	2b12      	cmp	r3, #18
 800357a:	d107      	bne.n	800358c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800358a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f9b3 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00d      	beq.n	80035c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035b2:	d103      	bne.n	80035bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e035      	b.n	800362c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035c8:	d108      	bne.n	80035dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035ca:	897b      	ldrh	r3, [r7, #10]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	461a      	mov	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035d8:	611a      	str	r2, [r3, #16]
 80035da:	e01b      	b.n	8003614 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035dc:	897b      	ldrh	r3, [r7, #10]
 80035de:	11db      	asrs	r3, r3, #7
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	f003 0306 	and.w	r3, r3, #6
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	f063 030f 	orn	r3, r3, #15
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	490e      	ldr	r1, [pc, #56]	@ (8003634 <I2C_MasterRequestWrite+0xfc>)
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f9fc 	bl	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e010      	b.n	800362c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800360a:	897b      	ldrh	r3, [r7, #10]
 800360c:	b2da      	uxtb	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	4907      	ldr	r1, [pc, #28]	@ (8003638 <I2C_MasterRequestWrite+0x100>)
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 f9ec 	bl	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3718      	adds	r7, #24
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	00010008 	.word	0x00010008
 8003638:	00010002 	.word	0x00010002

0800363c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b088      	sub	sp, #32
 8003640:	af02      	add	r7, sp, #8
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	460b      	mov	r3, r1
 800364a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003650:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003660:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	2b08      	cmp	r3, #8
 8003666:	d006      	beq.n	8003676 <I2C_MasterRequestRead+0x3a>
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d003      	beq.n	8003676 <I2C_MasterRequestRead+0x3a>
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003674:	d108      	bne.n	8003688 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	e00b      	b.n	80036a0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368c:	2b11      	cmp	r3, #17
 800368e:	d107      	bne.n	80036a0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800369e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 f929 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00d      	beq.n	80036d4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036c6:	d103      	bne.n	80036d0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e079      	b.n	80037c8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036dc:	d108      	bne.n	80036f0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036de:	897b      	ldrh	r3, [r7, #10]
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	f043 0301 	orr.w	r3, r3, #1
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	611a      	str	r2, [r3, #16]
 80036ee:	e05f      	b.n	80037b0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036f0:	897b      	ldrh	r3, [r7, #10]
 80036f2:	11db      	asrs	r3, r3, #7
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	f003 0306 	and.w	r3, r3, #6
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	f063 030f 	orn	r3, r3, #15
 8003700:	b2da      	uxtb	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	4930      	ldr	r1, [pc, #192]	@ (80037d0 <I2C_MasterRequestRead+0x194>)
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f000 f972 	bl	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e054      	b.n	80037c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800371e:	897b      	ldrh	r3, [r7, #10]
 8003720:	b2da      	uxtb	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	4929      	ldr	r1, [pc, #164]	@ (80037d4 <I2C_MasterRequestRead+0x198>)
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f962 	bl	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e044      	b.n	80037c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800373e:	2300      	movs	r3, #0
 8003740:	613b      	str	r3, [r7, #16]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	613b      	str	r3, [r7, #16]
 8003752:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003762:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 f8c7 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00d      	beq.n	8003798 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800378a:	d103      	bne.n	8003794 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003792:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e017      	b.n	80037c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003798:	897b      	ldrh	r3, [r7, #10]
 800379a:	11db      	asrs	r3, r3, #7
 800379c:	b2db      	uxtb	r3, r3
 800379e:	f003 0306 	and.w	r3, r3, #6
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	f063 030e 	orn	r3, r3, #14
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	4907      	ldr	r1, [pc, #28]	@ (80037d4 <I2C_MasterRequestRead+0x198>)
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 f91e 	bl	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	00010008 	.word	0x00010008
 80037d4:	00010002 	.word	0x00010002

080037d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af02      	add	r7, sp, #8
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	4608      	mov	r0, r1
 80037e2:	4611      	mov	r1, r2
 80037e4:	461a      	mov	r2, r3
 80037e6:	4603      	mov	r3, r0
 80037e8:	817b      	strh	r3, [r7, #10]
 80037ea:	460b      	mov	r3, r1
 80037ec:	813b      	strh	r3, [r7, #8]
 80037ee:	4613      	mov	r3, r2
 80037f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003800:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	6a3b      	ldr	r3, [r7, #32]
 8003808:	2200      	movs	r2, #0
 800380a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f878 	bl	8003904 <I2C_WaitOnFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00d      	beq.n	8003836 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003824:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003828:	d103      	bne.n	8003832 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003830:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e05f      	b.n	80038f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003836:	897b      	ldrh	r3, [r7, #10]
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003844:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	6a3a      	ldr	r2, [r7, #32]
 800384a:	492d      	ldr	r1, [pc, #180]	@ (8003900 <I2C_RequestMemoryWrite+0x128>)
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f8d3 	bl	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e04c      	b.n	80038f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800385c:	2300      	movs	r3, #0
 800385e:	617b      	str	r3, [r7, #20]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	617b      	str	r3, [r7, #20]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	617b      	str	r3, [r7, #20]
 8003870:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003874:	6a39      	ldr	r1, [r7, #32]
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 f95e 	bl	8003b38 <I2C_WaitOnTXEFlagUntilTimeout>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00d      	beq.n	800389e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003886:	2b04      	cmp	r3, #4
 8003888:	d107      	bne.n	800389a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003898:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e02b      	b.n	80038f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800389e:	88fb      	ldrh	r3, [r7, #6]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d105      	bne.n	80038b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038a4:	893b      	ldrh	r3, [r7, #8]
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	611a      	str	r2, [r3, #16]
 80038ae:	e021      	b.n	80038f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80038b0:	893b      	ldrh	r3, [r7, #8]
 80038b2:	0a1b      	lsrs	r3, r3, #8
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038c0:	6a39      	ldr	r1, [r7, #32]
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 f938 	bl	8003b38 <I2C_WaitOnTXEFlagUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00d      	beq.n	80038ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	d107      	bne.n	80038e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e005      	b.n	80038f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038ea:	893b      	ldrh	r3, [r7, #8]
 80038ec:	b2da      	uxtb	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	00010002 	.word	0x00010002

08003904 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	4613      	mov	r3, r2
 8003912:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003914:	e048      	b.n	80039a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800391c:	d044      	beq.n	80039a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800391e:	f7fe fd9d 	bl	800245c <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	429a      	cmp	r2, r3
 800392c:	d302      	bcc.n	8003934 <I2C_WaitOnFlagUntilTimeout+0x30>
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d139      	bne.n	80039a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	0c1b      	lsrs	r3, r3, #16
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b01      	cmp	r3, #1
 800393c:	d10d      	bne.n	800395a <I2C_WaitOnFlagUntilTimeout+0x56>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	43da      	mvns	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4013      	ands	r3, r2
 800394a:	b29b      	uxth	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	bf0c      	ite	eq
 8003950:	2301      	moveq	r3, #1
 8003952:	2300      	movne	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	461a      	mov	r2, r3
 8003958:	e00c      	b.n	8003974 <I2C_WaitOnFlagUntilTimeout+0x70>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	43da      	mvns	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	4013      	ands	r3, r2
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	429a      	cmp	r2, r3
 8003978:	d116      	bne.n	80039a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003994:	f043 0220 	orr.w	r2, r3, #32
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e023      	b.n	80039f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	0c1b      	lsrs	r3, r3, #16
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d10d      	bne.n	80039ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	43da      	mvns	r2, r3
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	4013      	ands	r3, r2
 80039be:	b29b      	uxth	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	bf0c      	ite	eq
 80039c4:	2301      	moveq	r3, #1
 80039c6:	2300      	movne	r3, #0
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	461a      	mov	r2, r3
 80039cc:	e00c      	b.n	80039e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	43da      	mvns	r2, r3
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	4013      	ands	r3, r2
 80039da:	b29b      	uxth	r3, r3
 80039dc:	2b00      	cmp	r3, #0
 80039de:	bf0c      	ite	eq
 80039e0:	2301      	moveq	r3, #1
 80039e2:	2300      	movne	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	461a      	mov	r2, r3
 80039e8:	79fb      	ldrb	r3, [r7, #7]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d093      	beq.n	8003916 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
 8003a04:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a06:	e071      	b.n	8003aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a16:	d123      	bne.n	8003a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a26:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	f043 0204 	orr.w	r2, r3, #4
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e067      	b.n	8003b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a66:	d041      	beq.n	8003aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a68:	f7fe fcf8 	bl	800245c <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d302      	bcc.n	8003a7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d136      	bne.n	8003aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	0c1b      	lsrs	r3, r3, #16
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d10c      	bne.n	8003aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	43da      	mvns	r2, r3
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4013      	ands	r3, r2
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	bf14      	ite	ne
 8003a9a:	2301      	movne	r3, #1
 8003a9c:	2300      	moveq	r3, #0
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	e00b      	b.n	8003aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	43da      	mvns	r2, r3
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	4013      	ands	r3, r2
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	bf14      	ite	ne
 8003ab4:	2301      	movne	r3, #1
 8003ab6:	2300      	moveq	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d016      	beq.n	8003aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad8:	f043 0220 	orr.w	r2, r3, #32
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e021      	b.n	8003b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	0c1b      	lsrs	r3, r3, #16
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d10c      	bne.n	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	695b      	ldr	r3, [r3, #20]
 8003afc:	43da      	mvns	r2, r3
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	4013      	ands	r3, r2
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	bf14      	ite	ne
 8003b08:	2301      	movne	r3, #1
 8003b0a:	2300      	moveq	r3, #0
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	e00b      	b.n	8003b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	43da      	mvns	r2, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	bf14      	ite	ne
 8003b22:	2301      	movne	r3, #1
 8003b24:	2300      	moveq	r3, #0
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f47f af6d 	bne.w	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3710      	adds	r7, #16
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b44:	e034      	b.n	8003bb0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f8e3 	bl	8003d12 <I2C_IsAcknowledgeFailed>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e034      	b.n	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b5c:	d028      	beq.n	8003bb0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b5e:	f7fe fc7d 	bl	800245c <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d302      	bcc.n	8003b74 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d11d      	bne.n	8003bb0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b7e:	2b80      	cmp	r3, #128	@ 0x80
 8003b80:	d016      	beq.n	8003bb0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	f043 0220 	orr.w	r2, r3, #32
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e007      	b.n	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bba:	2b80      	cmp	r3, #128	@ 0x80
 8003bbc:	d1c3      	bne.n	8003b46 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bd4:	e034      	b.n	8003c40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 f89b 	bl	8003d12 <I2C_IsAcknowledgeFailed>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e034      	b.n	8003c50 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bec:	d028      	beq.n	8003c40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bee:	f7fe fc35 	bl	800245c <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d302      	bcc.n	8003c04 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d11d      	bne.n	8003c40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	f003 0304 	and.w	r3, r3, #4
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d016      	beq.n	8003c40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2c:	f043 0220 	orr.w	r2, r3, #32
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e007      	b.n	8003c50 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	f003 0304 	and.w	r3, r3, #4
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	d1c3      	bne.n	8003bd6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c64:	e049      	b.n	8003cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b10      	cmp	r3, #16
 8003c72:	d119      	bne.n	8003ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f06f 0210 	mvn.w	r2, #16
 8003c7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2220      	movs	r2, #32
 8003c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e030      	b.n	8003d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca8:	f7fe fbd8 	bl	800245c <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d302      	bcc.n	8003cbe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d11d      	bne.n	8003cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc8:	2b40      	cmp	r3, #64	@ 0x40
 8003cca:	d016      	beq.n	8003cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	f043 0220 	orr.w	r2, r3, #32
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e007      	b.n	8003d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d04:	2b40      	cmp	r3, #64	@ 0x40
 8003d06:	d1ae      	bne.n	8003c66 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d28:	d11b      	bne.n	8003d62 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d32:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	f043 0204 	orr.w	r2, r3, #4
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e000      	b.n	8003d64 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bc80      	pop	{r7}
 8003d6c:	4770      	bx	lr
	...

08003d70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e272      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f000 8087 	beq.w	8003e9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d90:	4b92      	ldr	r3, [pc, #584]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f003 030c 	and.w	r3, r3, #12
 8003d98:	2b04      	cmp	r3, #4
 8003d9a:	d00c      	beq.n	8003db6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d9c:	4b8f      	ldr	r3, [pc, #572]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f003 030c 	and.w	r3, r3, #12
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d112      	bne.n	8003dce <HAL_RCC_OscConfig+0x5e>
 8003da8:	4b8c      	ldr	r3, [pc, #560]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003db4:	d10b      	bne.n	8003dce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db6:	4b89      	ldr	r3, [pc, #548]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d06c      	beq.n	8003e9c <HAL_RCC_OscConfig+0x12c>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d168      	bne.n	8003e9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e24c      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dd6:	d106      	bne.n	8003de6 <HAL_RCC_OscConfig+0x76>
 8003dd8:	4b80      	ldr	r3, [pc, #512]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a7f      	ldr	r2, [pc, #508]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003dde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	e02e      	b.n	8003e44 <HAL_RCC_OscConfig+0xd4>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10c      	bne.n	8003e08 <HAL_RCC_OscConfig+0x98>
 8003dee:	4b7b      	ldr	r3, [pc, #492]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a7a      	ldr	r2, [pc, #488]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003df4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	4b78      	ldr	r3, [pc, #480]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a77      	ldr	r2, [pc, #476]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	e01d      	b.n	8003e44 <HAL_RCC_OscConfig+0xd4>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e10:	d10c      	bne.n	8003e2c <HAL_RCC_OscConfig+0xbc>
 8003e12:	4b72      	ldr	r3, [pc, #456]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a71      	ldr	r2, [pc, #452]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e1c:	6013      	str	r3, [r2, #0]
 8003e1e:	4b6f      	ldr	r3, [pc, #444]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a6e      	ldr	r2, [pc, #440]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e28:	6013      	str	r3, [r2, #0]
 8003e2a:	e00b      	b.n	8003e44 <HAL_RCC_OscConfig+0xd4>
 8003e2c:	4b6b      	ldr	r3, [pc, #428]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a6a      	ldr	r2, [pc, #424]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e36:	6013      	str	r3, [r2, #0]
 8003e38:	4b68      	ldr	r3, [pc, #416]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a67      	ldr	r2, [pc, #412]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d013      	beq.n	8003e74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4c:	f7fe fb06 	bl	800245c <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e54:	f7fe fb02 	bl	800245c <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b64      	cmp	r3, #100	@ 0x64
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e200      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e66:	4b5d      	ldr	r3, [pc, #372]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0f0      	beq.n	8003e54 <HAL_RCC_OscConfig+0xe4>
 8003e72:	e014      	b.n	8003e9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e74:	f7fe faf2 	bl	800245c <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e7a:	e008      	b.n	8003e8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e7c:	f7fe faee 	bl	800245c <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b64      	cmp	r3, #100	@ 0x64
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e1ec      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e8e:	4b53      	ldr	r3, [pc, #332]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1f0      	bne.n	8003e7c <HAL_RCC_OscConfig+0x10c>
 8003e9a:	e000      	b.n	8003e9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0302 	and.w	r3, r3, #2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d063      	beq.n	8003f72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eaa:	4b4c      	ldr	r3, [pc, #304]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f003 030c 	and.w	r3, r3, #12
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00b      	beq.n	8003ece <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003eb6:	4b49      	ldr	r3, [pc, #292]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f003 030c 	and.w	r3, r3, #12
 8003ebe:	2b08      	cmp	r3, #8
 8003ec0:	d11c      	bne.n	8003efc <HAL_RCC_OscConfig+0x18c>
 8003ec2:	4b46      	ldr	r3, [pc, #280]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d116      	bne.n	8003efc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ece:	4b43      	ldr	r3, [pc, #268]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d005      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x176>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d001      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e1c0      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee6:	4b3d      	ldr	r3, [pc, #244]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	4939      	ldr	r1, [pc, #228]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003efa:	e03a      	b.n	8003f72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d020      	beq.n	8003f46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f04:	4b36      	ldr	r3, [pc, #216]	@ (8003fe0 <HAL_RCC_OscConfig+0x270>)
 8003f06:	2201      	movs	r2, #1
 8003f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0a:	f7fe faa7 	bl	800245c <HAL_GetTick>
 8003f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f10:	e008      	b.n	8003f24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f12:	f7fe faa3 	bl	800245c <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e1a1      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f24:	4b2d      	ldr	r3, [pc, #180]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0f0      	beq.n	8003f12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f30:	4b2a      	ldr	r3, [pc, #168]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	4927      	ldr	r1, [pc, #156]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	600b      	str	r3, [r1, #0]
 8003f44:	e015      	b.n	8003f72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f46:	4b26      	ldr	r3, [pc, #152]	@ (8003fe0 <HAL_RCC_OscConfig+0x270>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f4c:	f7fe fa86 	bl	800245c <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f54:	f7fe fa82 	bl	800245c <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e180      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f66:	4b1d      	ldr	r3, [pc, #116]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1f0      	bne.n	8003f54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d03a      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d019      	beq.n	8003fba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f86:	4b17      	ldr	r3, [pc, #92]	@ (8003fe4 <HAL_RCC_OscConfig+0x274>)
 8003f88:	2201      	movs	r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f8c:	f7fe fa66 	bl	800245c <HAL_GetTick>
 8003f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f94:	f7fe fa62 	bl	800245c <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e160      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fdc <HAL_RCC_OscConfig+0x26c>)
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d0f0      	beq.n	8003f94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003fb2:	2001      	movs	r0, #1
 8003fb4:	f000 face 	bl	8004554 <RCC_Delay>
 8003fb8:	e01c      	b.n	8003ff4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fba:	4b0a      	ldr	r3, [pc, #40]	@ (8003fe4 <HAL_RCC_OscConfig+0x274>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fc0:	f7fe fa4c 	bl	800245c <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc6:	e00f      	b.n	8003fe8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc8:	f7fe fa48 	bl	800245c <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d908      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e146      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
 8003fda:	bf00      	nop
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	42420000 	.word	0x42420000
 8003fe4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fe8:	4b92      	ldr	r3, [pc, #584]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8003fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1e9      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 80a6 	beq.w	800414e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004002:	2300      	movs	r3, #0
 8004004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004006:	4b8b      	ldr	r3, [pc, #556]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10d      	bne.n	800402e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004012:	4b88      	ldr	r3, [pc, #544]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	4a87      	ldr	r2, [pc, #540]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800401c:	61d3      	str	r3, [r2, #28]
 800401e:	4b85      	ldr	r3, [pc, #532]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004026:	60bb      	str	r3, [r7, #8]
 8004028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800402a:	2301      	movs	r3, #1
 800402c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800402e:	4b82      	ldr	r3, [pc, #520]	@ (8004238 <HAL_RCC_OscConfig+0x4c8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004036:	2b00      	cmp	r3, #0
 8004038:	d118      	bne.n	800406c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800403a:	4b7f      	ldr	r3, [pc, #508]	@ (8004238 <HAL_RCC_OscConfig+0x4c8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a7e      	ldr	r2, [pc, #504]	@ (8004238 <HAL_RCC_OscConfig+0x4c8>)
 8004040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004044:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004046:	f7fe fa09 	bl	800245c <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800404e:	f7fe fa05 	bl	800245c <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b64      	cmp	r3, #100	@ 0x64
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e103      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004060:	4b75      	ldr	r3, [pc, #468]	@ (8004238 <HAL_RCC_OscConfig+0x4c8>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d106      	bne.n	8004082 <HAL_RCC_OscConfig+0x312>
 8004074:	4b6f      	ldr	r3, [pc, #444]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	4a6e      	ldr	r2, [pc, #440]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 800407a:	f043 0301 	orr.w	r3, r3, #1
 800407e:	6213      	str	r3, [r2, #32]
 8004080:	e02d      	b.n	80040de <HAL_RCC_OscConfig+0x36e>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10c      	bne.n	80040a4 <HAL_RCC_OscConfig+0x334>
 800408a:	4b6a      	ldr	r3, [pc, #424]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	4a69      	ldr	r2, [pc, #420]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004090:	f023 0301 	bic.w	r3, r3, #1
 8004094:	6213      	str	r3, [r2, #32]
 8004096:	4b67      	ldr	r3, [pc, #412]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	4a66      	ldr	r2, [pc, #408]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 800409c:	f023 0304 	bic.w	r3, r3, #4
 80040a0:	6213      	str	r3, [r2, #32]
 80040a2:	e01c      	b.n	80040de <HAL_RCC_OscConfig+0x36e>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	2b05      	cmp	r3, #5
 80040aa:	d10c      	bne.n	80040c6 <HAL_RCC_OscConfig+0x356>
 80040ac:	4b61      	ldr	r3, [pc, #388]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	4a60      	ldr	r2, [pc, #384]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040b2:	f043 0304 	orr.w	r3, r3, #4
 80040b6:	6213      	str	r3, [r2, #32]
 80040b8:	4b5e      	ldr	r3, [pc, #376]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	4a5d      	ldr	r2, [pc, #372]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	6213      	str	r3, [r2, #32]
 80040c4:	e00b      	b.n	80040de <HAL_RCC_OscConfig+0x36e>
 80040c6:	4b5b      	ldr	r3, [pc, #364]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	4a5a      	ldr	r2, [pc, #360]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040cc:	f023 0301 	bic.w	r3, r3, #1
 80040d0:	6213      	str	r3, [r2, #32]
 80040d2:	4b58      	ldr	r3, [pc, #352]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	4a57      	ldr	r2, [pc, #348]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80040d8:	f023 0304 	bic.w	r3, r3, #4
 80040dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d015      	beq.n	8004112 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e6:	f7fe f9b9 	bl	800245c <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ec:	e00a      	b.n	8004104 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ee:	f7fe f9b5 	bl	800245c <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e0b1      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004104:	4b4b      	ldr	r3, [pc, #300]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0ee      	beq.n	80040ee <HAL_RCC_OscConfig+0x37e>
 8004110:	e014      	b.n	800413c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004112:	f7fe f9a3 	bl	800245c <HAL_GetTick>
 8004116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004118:	e00a      	b.n	8004130 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800411a:	f7fe f99f 	bl	800245c <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004128:	4293      	cmp	r3, r2
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e09b      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004130:	4b40      	ldr	r3, [pc, #256]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1ee      	bne.n	800411a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800413c:	7dfb      	ldrb	r3, [r7, #23]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d105      	bne.n	800414e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004142:	4b3c      	ldr	r3, [pc, #240]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	4a3b      	ldr	r2, [pc, #236]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 8004148:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800414c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	69db      	ldr	r3, [r3, #28]
 8004152:	2b00      	cmp	r3, #0
 8004154:	f000 8087 	beq.w	8004266 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004158:	4b36      	ldr	r3, [pc, #216]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f003 030c 	and.w	r3, r3, #12
 8004160:	2b08      	cmp	r3, #8
 8004162:	d061      	beq.n	8004228 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	69db      	ldr	r3, [r3, #28]
 8004168:	2b02      	cmp	r3, #2
 800416a:	d146      	bne.n	80041fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800416c:	4b33      	ldr	r3, [pc, #204]	@ (800423c <HAL_RCC_OscConfig+0x4cc>)
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004172:	f7fe f973 	bl	800245c <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800417a:	f7fe f96f 	bl	800245c <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e06d      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800418c:	4b29      	ldr	r3, [pc, #164]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1f0      	bne.n	800417a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041a0:	d108      	bne.n	80041b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80041a2:	4b24      	ldr	r3, [pc, #144]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	4921      	ldr	r1, [pc, #132]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041b4:	4b1f      	ldr	r3, [pc, #124]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a19      	ldr	r1, [r3, #32]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c4:	430b      	orrs	r3, r1
 80041c6:	491b      	ldr	r1, [pc, #108]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041cc:	4b1b      	ldr	r3, [pc, #108]	@ (800423c <HAL_RCC_OscConfig+0x4cc>)
 80041ce:	2201      	movs	r2, #1
 80041d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d2:	f7fe f943 	bl	800245c <HAL_GetTick>
 80041d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041d8:	e008      	b.n	80041ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041da:	f7fe f93f 	bl	800245c <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d901      	bls.n	80041ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e03d      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041ec:	4b11      	ldr	r3, [pc, #68]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d0f0      	beq.n	80041da <HAL_RCC_OscConfig+0x46a>
 80041f8:	e035      	b.n	8004266 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fa:	4b10      	ldr	r3, [pc, #64]	@ (800423c <HAL_RCC_OscConfig+0x4cc>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004200:	f7fe f92c 	bl	800245c <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004208:	f7fe f928 	bl	800245c <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e026      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800421a:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <HAL_RCC_OscConfig+0x4c4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f0      	bne.n	8004208 <HAL_RCC_OscConfig+0x498>
 8004226:	e01e      	b.n	8004266 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d107      	bne.n	8004240 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e019      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
 8004234:	40021000 	.word	0x40021000
 8004238:	40007000 	.word	0x40007000
 800423c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004240:	4b0b      	ldr	r3, [pc, #44]	@ (8004270 <HAL_RCC_OscConfig+0x500>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	429a      	cmp	r2, r3
 8004252:	d106      	bne.n	8004262 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800425e:	429a      	cmp	r2, r3
 8004260:	d001      	beq.n	8004266 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40021000 	.word	0x40021000

08004274 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d101      	bne.n	8004288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e0d0      	b.n	800442a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004288:	4b6a      	ldr	r3, [pc, #424]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	429a      	cmp	r2, r3
 8004294:	d910      	bls.n	80042b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004296:	4b67      	ldr	r3, [pc, #412]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 0207 	bic.w	r2, r3, #7
 800429e:	4965      	ldr	r1, [pc, #404]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042a6:	4b63      	ldr	r3, [pc, #396]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d001      	beq.n	80042b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e0b8      	b.n	800442a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d020      	beq.n	8004306 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0304 	and.w	r3, r3, #4
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d005      	beq.n	80042dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042d0:	4b59      	ldr	r3, [pc, #356]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	4a58      	ldr	r2, [pc, #352]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80042d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0308 	and.w	r3, r3, #8
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d005      	beq.n	80042f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042e8:	4b53      	ldr	r3, [pc, #332]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	4a52      	ldr	r2, [pc, #328]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80042ee:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80042f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042f4:	4b50      	ldr	r3, [pc, #320]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	494d      	ldr	r1, [pc, #308]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 8004302:	4313      	orrs	r3, r2
 8004304:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d040      	beq.n	8004394 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	2b01      	cmp	r3, #1
 8004318:	d107      	bne.n	800432a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800431a:	4b47      	ldr	r3, [pc, #284]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d115      	bne.n	8004352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e07f      	b.n	800442a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2b02      	cmp	r3, #2
 8004330:	d107      	bne.n	8004342 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004332:	4b41      	ldr	r3, [pc, #260]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e073      	b.n	800442a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004342:	4b3d      	ldr	r3, [pc, #244]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e06b      	b.n	800442a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004352:	4b39      	ldr	r3, [pc, #228]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f023 0203 	bic.w	r2, r3, #3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	4936      	ldr	r1, [pc, #216]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 8004360:	4313      	orrs	r3, r2
 8004362:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004364:	f7fe f87a 	bl	800245c <HAL_GetTick>
 8004368:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436a:	e00a      	b.n	8004382 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800436c:	f7fe f876 	bl	800245c <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800437a:	4293      	cmp	r3, r2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e053      	b.n	800442a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004382:	4b2d      	ldr	r3, [pc, #180]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f003 020c 	and.w	r2, r3, #12
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	429a      	cmp	r2, r3
 8004392:	d1eb      	bne.n	800436c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004394:	4b27      	ldr	r3, [pc, #156]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d210      	bcs.n	80043c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a2:	4b24      	ldr	r3, [pc, #144]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f023 0207 	bic.w	r2, r3, #7
 80043aa:	4922      	ldr	r1, [pc, #136]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043b2:	4b20      	ldr	r3, [pc, #128]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0307 	and.w	r3, r3, #7
 80043ba:	683a      	ldr	r2, [r7, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d001      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e032      	b.n	800442a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d008      	beq.n	80043e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043d0:	4b19      	ldr	r3, [pc, #100]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	4916      	ldr	r1, [pc, #88]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0308 	and.w	r3, r3, #8
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d009      	beq.n	8004402 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043ee:	4b12      	ldr	r3, [pc, #72]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	490e      	ldr	r1, [pc, #56]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004402:	f000 f821 	bl	8004448 <HAL_RCC_GetSysClockFreq>
 8004406:	4602      	mov	r2, r0
 8004408:	4b0b      	ldr	r3, [pc, #44]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	091b      	lsrs	r3, r3, #4
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	490a      	ldr	r1, [pc, #40]	@ (800443c <HAL_RCC_ClockConfig+0x1c8>)
 8004414:	5ccb      	ldrb	r3, [r1, r3]
 8004416:	fa22 f303 	lsr.w	r3, r2, r3
 800441a:	4a09      	ldr	r2, [pc, #36]	@ (8004440 <HAL_RCC_ClockConfig+0x1cc>)
 800441c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800441e:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <HAL_RCC_ClockConfig+0x1d0>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4618      	mov	r0, r3
 8004424:	f7fd ffd8 	bl	80023d8 <HAL_InitTick>

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	40022000 	.word	0x40022000
 8004438:	40021000 	.word	0x40021000
 800443c:	08008798 	.word	0x08008798
 8004440:	200000d8 	.word	0x200000d8
 8004444:	200000dc 	.word	0x200000dc

08004448 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]
 8004452:	2300      	movs	r3, #0
 8004454:	60bb      	str	r3, [r7, #8]
 8004456:	2300      	movs	r3, #0
 8004458:	617b      	str	r3, [r7, #20]
 800445a:	2300      	movs	r3, #0
 800445c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800445e:	2300      	movs	r3, #0
 8004460:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004462:	4b1e      	ldr	r3, [pc, #120]	@ (80044dc <HAL_RCC_GetSysClockFreq+0x94>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f003 030c 	and.w	r3, r3, #12
 800446e:	2b04      	cmp	r3, #4
 8004470:	d002      	beq.n	8004478 <HAL_RCC_GetSysClockFreq+0x30>
 8004472:	2b08      	cmp	r3, #8
 8004474:	d003      	beq.n	800447e <HAL_RCC_GetSysClockFreq+0x36>
 8004476:	e027      	b.n	80044c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004478:	4b19      	ldr	r3, [pc, #100]	@ (80044e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800447a:	613b      	str	r3, [r7, #16]
      break;
 800447c:	e027      	b.n	80044ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	0c9b      	lsrs	r3, r3, #18
 8004482:	f003 030f 	and.w	r3, r3, #15
 8004486:	4a17      	ldr	r2, [pc, #92]	@ (80044e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004488:	5cd3      	ldrb	r3, [r2, r3]
 800448a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d010      	beq.n	80044b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004496:	4b11      	ldr	r3, [pc, #68]	@ (80044dc <HAL_RCC_GetSysClockFreq+0x94>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	0c5b      	lsrs	r3, r3, #17
 800449c:	f003 0301 	and.w	r3, r3, #1
 80044a0:	4a11      	ldr	r2, [pc, #68]	@ (80044e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80044a2:	5cd3      	ldrb	r3, [r2, r3]
 80044a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a0d      	ldr	r2, [pc, #52]	@ (80044e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80044aa:	fb03 f202 	mul.w	r2, r3, r2
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b4:	617b      	str	r3, [r7, #20]
 80044b6:	e004      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a0c      	ldr	r2, [pc, #48]	@ (80044ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80044bc:	fb02 f303 	mul.w	r3, r2, r3
 80044c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	613b      	str	r3, [r7, #16]
      break;
 80044c6:	e002      	b.n	80044ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044c8:	4b05      	ldr	r3, [pc, #20]	@ (80044e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80044ca:	613b      	str	r3, [r7, #16]
      break;
 80044cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044ce:	693b      	ldr	r3, [r7, #16]
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	371c      	adds	r7, #28
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bc80      	pop	{r7}
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	40021000 	.word	0x40021000
 80044e0:	007a1200 	.word	0x007a1200
 80044e4:	080087b0 	.word	0x080087b0
 80044e8:	080087c0 	.word	0x080087c0
 80044ec:	003d0900 	.word	0x003d0900

080044f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044f4:	4b02      	ldr	r3, [pc, #8]	@ (8004500 <HAL_RCC_GetHCLKFreq+0x10>)
 80044f6:	681b      	ldr	r3, [r3, #0]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bc80      	pop	{r7}
 80044fe:	4770      	bx	lr
 8004500:	200000d8 	.word	0x200000d8

08004504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004508:	f7ff fff2 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 800450c:	4602      	mov	r2, r0
 800450e:	4b05      	ldr	r3, [pc, #20]	@ (8004524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	0a1b      	lsrs	r3, r3, #8
 8004514:	f003 0307 	and.w	r3, r3, #7
 8004518:	4903      	ldr	r1, [pc, #12]	@ (8004528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800451a:	5ccb      	ldrb	r3, [r1, r3]
 800451c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004520:	4618      	mov	r0, r3
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40021000 	.word	0x40021000
 8004528:	080087a8 	.word	0x080087a8

0800452c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004530:	f7ff ffde 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 8004534:	4602      	mov	r2, r0
 8004536:	4b05      	ldr	r3, [pc, #20]	@ (800454c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	0adb      	lsrs	r3, r3, #11
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	4903      	ldr	r1, [pc, #12]	@ (8004550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004542:	5ccb      	ldrb	r3, [r1, r3]
 8004544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004548:	4618      	mov	r0, r3
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40021000 	.word	0x40021000
 8004550:	080087a8 	.word	0x080087a8

08004554 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800455c:	4b0a      	ldr	r3, [pc, #40]	@ (8004588 <RCC_Delay+0x34>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a0a      	ldr	r2, [pc, #40]	@ (800458c <RCC_Delay+0x38>)
 8004562:	fba2 2303 	umull	r2, r3, r2, r3
 8004566:	0a5b      	lsrs	r3, r3, #9
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	fb02 f303 	mul.w	r3, r2, r3
 800456e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004570:	bf00      	nop
  }
  while (Delay --);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	1e5a      	subs	r2, r3, #1
 8004576:	60fa      	str	r2, [r7, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1f9      	bne.n	8004570 <RCC_Delay+0x1c>
}
 800457c:	bf00      	nop
 800457e:	bf00      	nop
 8004580:	3714      	adds	r7, #20
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr
 8004588:	200000d8 	.word	0x200000d8
 800458c:	10624dd3 	.word	0x10624dd3

08004590 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d101      	bne.n	80045a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e041      	b.n	8004626 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d106      	bne.n	80045bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f7fd fd74 	bl	80020a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2202      	movs	r2, #2
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	3304      	adds	r3, #4
 80045cc:	4619      	mov	r1, r3
 80045ce:	4610      	mov	r0, r2
 80045d0:	f000 f940 	bl	8004854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b01      	cmp	r3, #1
 8004642:	d001      	beq.n	8004648 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e032      	b.n	80046ae <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a18      	ldr	r2, [pc, #96]	@ (80046b8 <HAL_TIM_Base_Start+0x88>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00e      	beq.n	8004678 <HAL_TIM_Base_Start+0x48>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004662:	d009      	beq.n	8004678 <HAL_TIM_Base_Start+0x48>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a14      	ldr	r2, [pc, #80]	@ (80046bc <HAL_TIM_Base_Start+0x8c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d004      	beq.n	8004678 <HAL_TIM_Base_Start+0x48>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a13      	ldr	r2, [pc, #76]	@ (80046c0 <HAL_TIM_Base_Start+0x90>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d111      	bne.n	800469c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b06      	cmp	r3, #6
 8004688:	d010      	beq.n	80046ac <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f042 0201 	orr.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800469a:	e007      	b.n	80046ac <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	40012c00 	.word	0x40012c00
 80046bc:	40000400 	.word	0x40000400
 80046c0:	40000800 	.word	0x40000800

080046c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ce:	2300      	movs	r3, #0
 80046d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c>
 80046dc:	2302      	movs	r3, #2
 80046de:	e0b4      	b.n	800484a <HAL_TIM_ConfigClockSource+0x186>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004706:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68ba      	ldr	r2, [r7, #8]
 800470e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004718:	d03e      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0xd4>
 800471a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800471e:	f200 8087 	bhi.w	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004726:	f000 8086 	beq.w	8004836 <HAL_TIM_ConfigClockSource+0x172>
 800472a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800472e:	d87f      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b70      	cmp	r3, #112	@ 0x70
 8004732:	d01a      	beq.n	800476a <HAL_TIM_ConfigClockSource+0xa6>
 8004734:	2b70      	cmp	r3, #112	@ 0x70
 8004736:	d87b      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004738:	2b60      	cmp	r3, #96	@ 0x60
 800473a:	d050      	beq.n	80047de <HAL_TIM_ConfigClockSource+0x11a>
 800473c:	2b60      	cmp	r3, #96	@ 0x60
 800473e:	d877      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004740:	2b50      	cmp	r3, #80	@ 0x50
 8004742:	d03c      	beq.n	80047be <HAL_TIM_ConfigClockSource+0xfa>
 8004744:	2b50      	cmp	r3, #80	@ 0x50
 8004746:	d873      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004748:	2b40      	cmp	r3, #64	@ 0x40
 800474a:	d058      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x13a>
 800474c:	2b40      	cmp	r3, #64	@ 0x40
 800474e:	d86f      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004750:	2b30      	cmp	r3, #48	@ 0x30
 8004752:	d064      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 8004754:	2b30      	cmp	r3, #48	@ 0x30
 8004756:	d86b      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004758:	2b20      	cmp	r3, #32
 800475a:	d060      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 800475c:	2b20      	cmp	r3, #32
 800475e:	d867      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004760:	2b00      	cmp	r3, #0
 8004762:	d05c      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 8004764:	2b10      	cmp	r3, #16
 8004766:	d05a      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 8004768:	e062      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800477a:	f000 f950 	bl	8004a1e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800478c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	609a      	str	r2, [r3, #8]
      break;
 8004796:	e04f      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047a8:	f000 f939 	bl	8004a1e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689a      	ldr	r2, [r3, #8]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047ba:	609a      	str	r2, [r3, #8]
      break;
 80047bc:	e03c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ca:	461a      	mov	r2, r3
 80047cc:	f000 f8b0 	bl	8004930 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2150      	movs	r1, #80	@ 0x50
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 f907 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 80047dc:	e02c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ea:	461a      	mov	r2, r3
 80047ec:	f000 f8ce 	bl	800498c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2160      	movs	r1, #96	@ 0x60
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 f8f7 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 80047fc:	e01c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800480a:	461a      	mov	r2, r3
 800480c:	f000 f890 	bl	8004930 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2140      	movs	r1, #64	@ 0x40
 8004816:	4618      	mov	r0, r3
 8004818:	f000 f8e7 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 800481c:	e00c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4619      	mov	r1, r3
 8004828:	4610      	mov	r0, r2
 800482a:	f000 f8de 	bl	80049ea <TIM_ITRx_SetConfig>
      break;
 800482e:	e003      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
      break;
 8004834:	e000      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004836:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004848:	7bfb      	ldrb	r3, [r7, #15]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
	...

08004854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a2f      	ldr	r2, [pc, #188]	@ (8004924 <TIM_Base_SetConfig+0xd0>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00b      	beq.n	8004884 <TIM_Base_SetConfig+0x30>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004872:	d007      	beq.n	8004884 <TIM_Base_SetConfig+0x30>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a2c      	ldr	r2, [pc, #176]	@ (8004928 <TIM_Base_SetConfig+0xd4>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d003      	beq.n	8004884 <TIM_Base_SetConfig+0x30>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a2b      	ldr	r2, [pc, #172]	@ (800492c <TIM_Base_SetConfig+0xd8>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d108      	bne.n	8004896 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800488a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	4313      	orrs	r3, r2
 8004894:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a22      	ldr	r2, [pc, #136]	@ (8004924 <TIM_Base_SetConfig+0xd0>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00b      	beq.n	80048b6 <TIM_Base_SetConfig+0x62>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a4:	d007      	beq.n	80048b6 <TIM_Base_SetConfig+0x62>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004928 <TIM_Base_SetConfig+0xd4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d003      	beq.n	80048b6 <TIM_Base_SetConfig+0x62>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a1e      	ldr	r2, [pc, #120]	@ (800492c <TIM_Base_SetConfig+0xd8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d108      	bne.n	80048c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a0d      	ldr	r2, [pc, #52]	@ (8004924 <TIM_Base_SetConfig+0xd0>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d103      	bne.n	80048fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	691a      	ldr	r2, [r3, #16]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d005      	beq.n	800491a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	f023 0201 	bic.w	r2, r3, #1
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	611a      	str	r2, [r3, #16]
  }
}
 800491a:	bf00      	nop
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr
 8004924:	40012c00 	.word	0x40012c00
 8004928:	40000400 	.word	0x40000400
 800492c:	40000800 	.word	0x40000800

08004930 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004930:	b480      	push	{r7}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	f023 0201 	bic.w	r2, r3, #1
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800495a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	4313      	orrs	r3, r2
 8004964:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f023 030a 	bic.w	r3, r3, #10
 800496c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	621a      	str	r2, [r3, #32]
}
 8004982:	bf00      	nop
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	bc80      	pop	{r7}
 800498a:	4770      	bx	lr

0800498c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	f023 0210 	bic.w	r2, r3, #16
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	031b      	lsls	r3, r3, #12
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	621a      	str	r2, [r3, #32]
}
 80049e0:	bf00      	nop
 80049e2:	371c      	adds	r7, #28
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bc80      	pop	{r7}
 80049e8:	4770      	bx	lr

080049ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b085      	sub	sp, #20
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	f043 0307 	orr.w	r3, r3, #7
 8004a0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	609a      	str	r2, [r3, #8]
}
 8004a14:	bf00      	nop
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr

08004a1e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b087      	sub	sp, #28
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	60f8      	str	r0, [r7, #12]
 8004a26:	60b9      	str	r1, [r7, #8]
 8004a28:	607a      	str	r2, [r7, #4]
 8004a2a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a38:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	021a      	lsls	r2, r3, #8
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	431a      	orrs	r2, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	609a      	str	r2, [r3, #8]
}
 8004a52:	bf00      	nop
 8004a54:	371c      	adds	r7, #28
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bc80      	pop	{r7}
 8004a5a:	4770      	bx	lr

08004a5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a70:	2302      	movs	r3, #2
 8004a72:	e046      	b.n	8004b02 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a16      	ldr	r2, [pc, #88]	@ (8004b0c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d00e      	beq.n	8004ad6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac0:	d009      	beq.n	8004ad6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a12      	ldr	r2, [pc, #72]	@ (8004b10 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d004      	beq.n	8004ad6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a10      	ldr	r2, [pc, #64]	@ (8004b14 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d10c      	bne.n	8004af0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004adc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr
 8004b0c:	40012c00 	.word	0x40012c00
 8004b10:	40000400 	.word	0x40000400
 8004b14:	40000800 	.word	0x40000800

08004b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e042      	b.n	8004bb0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d106      	bne.n	8004b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7fd face 	bl	80020e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2224      	movs	r2, #36	@ 0x24
 8004b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 fa09 	bl	8004f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	691a      	ldr	r2, [r3, #16]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	695a      	ldr	r2, [r3, #20]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68da      	ldr	r2, [r3, #12]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08a      	sub	sp, #40	@ 0x28
 8004bbc:	af02      	add	r7, sp, #8
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	603b      	str	r3, [r7, #0]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	2b20      	cmp	r3, #32
 8004bd6:	d175      	bne.n	8004cc4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <HAL_UART_Transmit+0x2c>
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e06e      	b.n	8004cc6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2221      	movs	r2, #33	@ 0x21
 8004bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bf6:	f7fd fc31 	bl	800245c <HAL_GetTick>
 8004bfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	88fa      	ldrh	r2, [r7, #6]
 8004c00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	88fa      	ldrh	r2, [r7, #6]
 8004c06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c10:	d108      	bne.n	8004c24 <HAL_UART_Transmit+0x6c>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d104      	bne.n	8004c24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	61bb      	str	r3, [r7, #24]
 8004c22:	e003      	b.n	8004c2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c2c:	e02e      	b.n	8004c8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	9300      	str	r3, [sp, #0]
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2200      	movs	r2, #0
 8004c36:	2180      	movs	r1, #128	@ 0x80
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 f8df 	bl	8004dfc <UART_WaitOnFlagUntilTimeout>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2220      	movs	r2, #32
 8004c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e03a      	b.n	8004cc6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10b      	bne.n	8004c6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	881b      	ldrh	r3, [r3, #0]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	3302      	adds	r3, #2
 8004c6a:	61bb      	str	r3, [r7, #24]
 8004c6c:	e007      	b.n	8004c7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	781a      	ldrb	r2, [r3, #0]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d1cb      	bne.n	8004c2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2140      	movs	r1, #64	@ 0x40
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 f8ab 	bl	8004dfc <UART_WaitOnFlagUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d005      	beq.n	8004cb8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e006      	b.n	8004cc6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	e000      	b.n	8004cc6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cc4:	2302      	movs	r3, #2
  }
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3720      	adds	r7, #32
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b08a      	sub	sp, #40	@ 0x28
 8004cd2:	af02      	add	r7, sp, #8
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	603b      	str	r3, [r7, #0]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b20      	cmp	r3, #32
 8004cec:	f040 8081 	bne.w	8004df2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <HAL_UART_Receive+0x2e>
 8004cf6:	88fb      	ldrh	r3, [r7, #6]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e079      	b.n	8004df4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2222      	movs	r2, #34	@ 0x22
 8004d0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d14:	f7fd fba2 	bl	800245c <HAL_GetTick>
 8004d18:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	88fa      	ldrh	r2, [r7, #6]
 8004d1e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	88fa      	ldrh	r2, [r7, #6]
 8004d24:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d2e:	d108      	bne.n	8004d42 <HAL_UART_Receive+0x74>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d104      	bne.n	8004d42 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	61bb      	str	r3, [r7, #24]
 8004d40:	e003      	b.n	8004d4a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d46:	2300      	movs	r3, #0
 8004d48:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004d4a:	e047      	b.n	8004ddc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	9300      	str	r3, [sp, #0]
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	2200      	movs	r2, #0
 8004d54:	2120      	movs	r1, #32
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f000 f850 	bl	8004dfc <UART_WaitOnFlagUntilTimeout>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d005      	beq.n	8004d6e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e042      	b.n	8004df4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10c      	bne.n	8004d8e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d80:	b29a      	uxth	r2, r3
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	3302      	adds	r3, #2
 8004d8a:	61bb      	str	r3, [r7, #24]
 8004d8c:	e01f      	b.n	8004dce <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d96:	d007      	beq.n	8004da8 <HAL_UART_Receive+0xda>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10a      	bne.n	8004db6 <HAL_UART_Receive+0xe8>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	701a      	strb	r2, [r3, #0]
 8004db4:	e008      	b.n	8004dc8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dc2:	b2da      	uxtb	r2, r3
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	3301      	adds	r3, #1
 8004dcc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1b2      	bne.n	8004d4c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004dee:	2300      	movs	r3, #0
 8004df0:	e000      	b.n	8004df4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004df2:	2302      	movs	r3, #2
  }
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3720      	adds	r7, #32
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b086      	sub	sp, #24
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	603b      	str	r3, [r7, #0]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e0c:	e03b      	b.n	8004e86 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0e:	6a3b      	ldr	r3, [r7, #32]
 8004e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e14:	d037      	beq.n	8004e86 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e16:	f7fd fb21 	bl	800245c <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	6a3a      	ldr	r2, [r7, #32]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d302      	bcc.n	8004e2c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e26:	6a3b      	ldr	r3, [r7, #32]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d101      	bne.n	8004e30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e03a      	b.n	8004ea6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d023      	beq.n	8004e86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	2b80      	cmp	r3, #128	@ 0x80
 8004e42:	d020      	beq.n	8004e86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2b40      	cmp	r3, #64	@ 0x40
 8004e48:	d01d      	beq.n	8004e86 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	2b08      	cmp	r3, #8
 8004e56:	d116      	bne.n	8004e86 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e58:	2300      	movs	r3, #0
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f000 f81d 	bl	8004eae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2208      	movs	r2, #8
 8004e78:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e00f      	b.n	8004ea6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	68ba      	ldr	r2, [r7, #8]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	bf0c      	ite	eq
 8004e96:	2301      	moveq	r3, #1
 8004e98:	2300      	movne	r3, #0
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	79fb      	ldrb	r3, [r7, #7]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d0b4      	beq.n	8004e0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b095      	sub	sp, #84	@ 0x54
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	330c      	adds	r3, #12
 8004ebc:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec0:	e853 3f00 	ldrex	r3, [r3]
 8004ec4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ecc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	330c      	adds	r3, #12
 8004ed4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ed6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004edc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ede:	e841 2300 	strex	r3, r2, [r1]
 8004ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1e5      	bne.n	8004eb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3314      	adds	r3, #20
 8004ef0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	e853 3f00 	ldrex	r3, [r3]
 8004ef8:	61fb      	str	r3, [r7, #28]
   return(result);
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	f023 0301 	bic.w	r3, r3, #1
 8004f00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3314      	adds	r3, #20
 8004f08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e5      	bne.n	8004eea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d119      	bne.n	8004f5a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	330c      	adds	r3, #12
 8004f2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	e853 3f00 	ldrex	r3, [r3]
 8004f34:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	f023 0310 	bic.w	r3, r3, #16
 8004f3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	330c      	adds	r3, #12
 8004f44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f46:	61ba      	str	r2, [r7, #24]
 8004f48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4a:	6979      	ldr	r1, [r7, #20]
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	e841 2300 	strex	r3, r2, [r1]
 8004f52:	613b      	str	r3, [r7, #16]
   return(result);
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1e5      	bne.n	8004f26 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2220      	movs	r2, #32
 8004f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f68:	bf00      	nop
 8004f6a:	3754      	adds	r7, #84	@ 0x54
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bc80      	pop	{r7}
 8004f70:	4770      	bx	lr
	...

08004f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004fae:	f023 030c 	bic.w	r3, r3, #12
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6812      	ldr	r2, [r2, #0]
 8004fb6:	68b9      	ldr	r1, [r7, #8]
 8004fb8:	430b      	orrs	r3, r1
 8004fba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699a      	ldr	r2, [r3, #24]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a2c      	ldr	r2, [pc, #176]	@ (8005088 <UART_SetConfig+0x114>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d103      	bne.n	8004fe4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fdc:	f7ff faa6 	bl	800452c <HAL_RCC_GetPCLK2Freq>
 8004fe0:	60f8      	str	r0, [r7, #12]
 8004fe2:	e002      	b.n	8004fea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004fe4:	f7ff fa8e 	bl	8004504 <HAL_RCC_GetPCLK1Freq>
 8004fe8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	4613      	mov	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	009a      	lsls	r2, r3, #2
 8004ff4:	441a      	add	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005000:	4a22      	ldr	r2, [pc, #136]	@ (800508c <UART_SetConfig+0x118>)
 8005002:	fba2 2303 	umull	r2, r3, r2, r3
 8005006:	095b      	lsrs	r3, r3, #5
 8005008:	0119      	lsls	r1, r3, #4
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	4613      	mov	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4413      	add	r3, r2
 8005012:	009a      	lsls	r2, r3, #2
 8005014:	441a      	add	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005020:	4b1a      	ldr	r3, [pc, #104]	@ (800508c <UART_SetConfig+0x118>)
 8005022:	fba3 0302 	umull	r0, r3, r3, r2
 8005026:	095b      	lsrs	r3, r3, #5
 8005028:	2064      	movs	r0, #100	@ 0x64
 800502a:	fb00 f303 	mul.w	r3, r0, r3
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	011b      	lsls	r3, r3, #4
 8005032:	3332      	adds	r3, #50	@ 0x32
 8005034:	4a15      	ldr	r2, [pc, #84]	@ (800508c <UART_SetConfig+0x118>)
 8005036:	fba2 2303 	umull	r2, r3, r2, r3
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005040:	4419      	add	r1, r3
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	4613      	mov	r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	4413      	add	r3, r2
 800504a:	009a      	lsls	r2, r3, #2
 800504c:	441a      	add	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	fbb2 f2f3 	udiv	r2, r2, r3
 8005058:	4b0c      	ldr	r3, [pc, #48]	@ (800508c <UART_SetConfig+0x118>)
 800505a:	fba3 0302 	umull	r0, r3, r3, r2
 800505e:	095b      	lsrs	r3, r3, #5
 8005060:	2064      	movs	r0, #100	@ 0x64
 8005062:	fb00 f303 	mul.w	r3, r0, r3
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	3332      	adds	r3, #50	@ 0x32
 800506c:	4a07      	ldr	r2, [pc, #28]	@ (800508c <UART_SetConfig+0x118>)
 800506e:	fba2 2303 	umull	r2, r3, r2, r3
 8005072:	095b      	lsrs	r3, r3, #5
 8005074:	f003 020f 	and.w	r2, r3, #15
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	440a      	add	r2, r1
 800507e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005080:	bf00      	nop
 8005082:	3710      	adds	r7, #16
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	40013800 	.word	0x40013800
 800508c:	51eb851f 	.word	0x51eb851f

08005090 <__cvt>:
 8005090:	2b00      	cmp	r3, #0
 8005092:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005096:	461d      	mov	r5, r3
 8005098:	bfbb      	ittet	lt
 800509a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800509e:	461d      	movlt	r5, r3
 80050a0:	2300      	movge	r3, #0
 80050a2:	232d      	movlt	r3, #45	@ 0x2d
 80050a4:	b088      	sub	sp, #32
 80050a6:	4614      	mov	r4, r2
 80050a8:	bfb8      	it	lt
 80050aa:	4614      	movlt	r4, r2
 80050ac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80050ae:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80050b0:	7013      	strb	r3, [r2, #0]
 80050b2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80050b4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80050b8:	f023 0820 	bic.w	r8, r3, #32
 80050bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050c0:	d005      	beq.n	80050ce <__cvt+0x3e>
 80050c2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80050c6:	d100      	bne.n	80050ca <__cvt+0x3a>
 80050c8:	3601      	adds	r6, #1
 80050ca:	2302      	movs	r3, #2
 80050cc:	e000      	b.n	80050d0 <__cvt+0x40>
 80050ce:	2303      	movs	r3, #3
 80050d0:	aa07      	add	r2, sp, #28
 80050d2:	9204      	str	r2, [sp, #16]
 80050d4:	aa06      	add	r2, sp, #24
 80050d6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80050da:	e9cd 3600 	strd	r3, r6, [sp]
 80050de:	4622      	mov	r2, r4
 80050e0:	462b      	mov	r3, r5
 80050e2:	f000 fecd 	bl	8005e80 <_dtoa_r>
 80050e6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80050ea:	4607      	mov	r7, r0
 80050ec:	d119      	bne.n	8005122 <__cvt+0x92>
 80050ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80050f0:	07db      	lsls	r3, r3, #31
 80050f2:	d50e      	bpl.n	8005112 <__cvt+0x82>
 80050f4:	eb00 0906 	add.w	r9, r0, r6
 80050f8:	2200      	movs	r2, #0
 80050fa:	2300      	movs	r3, #0
 80050fc:	4620      	mov	r0, r4
 80050fe:	4629      	mov	r1, r5
 8005100:	f7fb fc52 	bl	80009a8 <__aeabi_dcmpeq>
 8005104:	b108      	cbz	r0, 800510a <__cvt+0x7a>
 8005106:	f8cd 901c 	str.w	r9, [sp, #28]
 800510a:	2230      	movs	r2, #48	@ 0x30
 800510c:	9b07      	ldr	r3, [sp, #28]
 800510e:	454b      	cmp	r3, r9
 8005110:	d31e      	bcc.n	8005150 <__cvt+0xc0>
 8005112:	4638      	mov	r0, r7
 8005114:	9b07      	ldr	r3, [sp, #28]
 8005116:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005118:	1bdb      	subs	r3, r3, r7
 800511a:	6013      	str	r3, [r2, #0]
 800511c:	b008      	add	sp, #32
 800511e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005122:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005126:	eb00 0906 	add.w	r9, r0, r6
 800512a:	d1e5      	bne.n	80050f8 <__cvt+0x68>
 800512c:	7803      	ldrb	r3, [r0, #0]
 800512e:	2b30      	cmp	r3, #48	@ 0x30
 8005130:	d10a      	bne.n	8005148 <__cvt+0xb8>
 8005132:	2200      	movs	r2, #0
 8005134:	2300      	movs	r3, #0
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f7fb fc35 	bl	80009a8 <__aeabi_dcmpeq>
 800513e:	b918      	cbnz	r0, 8005148 <__cvt+0xb8>
 8005140:	f1c6 0601 	rsb	r6, r6, #1
 8005144:	f8ca 6000 	str.w	r6, [sl]
 8005148:	f8da 3000 	ldr.w	r3, [sl]
 800514c:	4499      	add	r9, r3
 800514e:	e7d3      	b.n	80050f8 <__cvt+0x68>
 8005150:	1c59      	adds	r1, r3, #1
 8005152:	9107      	str	r1, [sp, #28]
 8005154:	701a      	strb	r2, [r3, #0]
 8005156:	e7d9      	b.n	800510c <__cvt+0x7c>

08005158 <__exponent>:
 8005158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800515a:	2900      	cmp	r1, #0
 800515c:	bfb6      	itet	lt
 800515e:	232d      	movlt	r3, #45	@ 0x2d
 8005160:	232b      	movge	r3, #43	@ 0x2b
 8005162:	4249      	neglt	r1, r1
 8005164:	2909      	cmp	r1, #9
 8005166:	7002      	strb	r2, [r0, #0]
 8005168:	7043      	strb	r3, [r0, #1]
 800516a:	dd29      	ble.n	80051c0 <__exponent+0x68>
 800516c:	f10d 0307 	add.w	r3, sp, #7
 8005170:	461d      	mov	r5, r3
 8005172:	270a      	movs	r7, #10
 8005174:	fbb1 f6f7 	udiv	r6, r1, r7
 8005178:	461a      	mov	r2, r3
 800517a:	fb07 1416 	mls	r4, r7, r6, r1
 800517e:	3430      	adds	r4, #48	@ 0x30
 8005180:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005184:	460c      	mov	r4, r1
 8005186:	2c63      	cmp	r4, #99	@ 0x63
 8005188:	4631      	mov	r1, r6
 800518a:	f103 33ff 	add.w	r3, r3, #4294967295
 800518e:	dcf1      	bgt.n	8005174 <__exponent+0x1c>
 8005190:	3130      	adds	r1, #48	@ 0x30
 8005192:	1e94      	subs	r4, r2, #2
 8005194:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005198:	4623      	mov	r3, r4
 800519a:	1c41      	adds	r1, r0, #1
 800519c:	42ab      	cmp	r3, r5
 800519e:	d30a      	bcc.n	80051b6 <__exponent+0x5e>
 80051a0:	f10d 0309 	add.w	r3, sp, #9
 80051a4:	1a9b      	subs	r3, r3, r2
 80051a6:	42ac      	cmp	r4, r5
 80051a8:	bf88      	it	hi
 80051aa:	2300      	movhi	r3, #0
 80051ac:	3302      	adds	r3, #2
 80051ae:	4403      	add	r3, r0
 80051b0:	1a18      	subs	r0, r3, r0
 80051b2:	b003      	add	sp, #12
 80051b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051b6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80051ba:	f801 6f01 	strb.w	r6, [r1, #1]!
 80051be:	e7ed      	b.n	800519c <__exponent+0x44>
 80051c0:	2330      	movs	r3, #48	@ 0x30
 80051c2:	3130      	adds	r1, #48	@ 0x30
 80051c4:	7083      	strb	r3, [r0, #2]
 80051c6:	70c1      	strb	r1, [r0, #3]
 80051c8:	1d03      	adds	r3, r0, #4
 80051ca:	e7f1      	b.n	80051b0 <__exponent+0x58>

080051cc <_printf_float>:
 80051cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051d0:	b091      	sub	sp, #68	@ 0x44
 80051d2:	460c      	mov	r4, r1
 80051d4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80051d8:	4616      	mov	r6, r2
 80051da:	461f      	mov	r7, r3
 80051dc:	4605      	mov	r5, r0
 80051de:	f000 fd41 	bl	8005c64 <_localeconv_r>
 80051e2:	6803      	ldr	r3, [r0, #0]
 80051e4:	4618      	mov	r0, r3
 80051e6:	9308      	str	r3, [sp, #32]
 80051e8:	f7fa ffb2 	bl	8000150 <strlen>
 80051ec:	2300      	movs	r3, #0
 80051ee:	930e      	str	r3, [sp, #56]	@ 0x38
 80051f0:	f8d8 3000 	ldr.w	r3, [r8]
 80051f4:	9009      	str	r0, [sp, #36]	@ 0x24
 80051f6:	3307      	adds	r3, #7
 80051f8:	f023 0307 	bic.w	r3, r3, #7
 80051fc:	f103 0208 	add.w	r2, r3, #8
 8005200:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005204:	f8d4 b000 	ldr.w	fp, [r4]
 8005208:	f8c8 2000 	str.w	r2, [r8]
 800520c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005210:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005214:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005216:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800521a:	f04f 32ff 	mov.w	r2, #4294967295
 800521e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005222:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005226:	4b9c      	ldr	r3, [pc, #624]	@ (8005498 <_printf_float+0x2cc>)
 8005228:	f7fb fbf0 	bl	8000a0c <__aeabi_dcmpun>
 800522c:	bb70      	cbnz	r0, 800528c <_printf_float+0xc0>
 800522e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005232:	f04f 32ff 	mov.w	r2, #4294967295
 8005236:	4b98      	ldr	r3, [pc, #608]	@ (8005498 <_printf_float+0x2cc>)
 8005238:	f7fb fbca 	bl	80009d0 <__aeabi_dcmple>
 800523c:	bb30      	cbnz	r0, 800528c <_printf_float+0xc0>
 800523e:	2200      	movs	r2, #0
 8005240:	2300      	movs	r3, #0
 8005242:	4640      	mov	r0, r8
 8005244:	4649      	mov	r1, r9
 8005246:	f7fb fbb9 	bl	80009bc <__aeabi_dcmplt>
 800524a:	b110      	cbz	r0, 8005252 <_printf_float+0x86>
 800524c:	232d      	movs	r3, #45	@ 0x2d
 800524e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005252:	4a92      	ldr	r2, [pc, #584]	@ (800549c <_printf_float+0x2d0>)
 8005254:	4b92      	ldr	r3, [pc, #584]	@ (80054a0 <_printf_float+0x2d4>)
 8005256:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800525a:	bf94      	ite	ls
 800525c:	4690      	movls	r8, r2
 800525e:	4698      	movhi	r8, r3
 8005260:	2303      	movs	r3, #3
 8005262:	f04f 0900 	mov.w	r9, #0
 8005266:	6123      	str	r3, [r4, #16]
 8005268:	f02b 0304 	bic.w	r3, fp, #4
 800526c:	6023      	str	r3, [r4, #0]
 800526e:	4633      	mov	r3, r6
 8005270:	4621      	mov	r1, r4
 8005272:	4628      	mov	r0, r5
 8005274:	9700      	str	r7, [sp, #0]
 8005276:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005278:	f000 f9d4 	bl	8005624 <_printf_common>
 800527c:	3001      	adds	r0, #1
 800527e:	f040 8090 	bne.w	80053a2 <_printf_float+0x1d6>
 8005282:	f04f 30ff 	mov.w	r0, #4294967295
 8005286:	b011      	add	sp, #68	@ 0x44
 8005288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800528c:	4642      	mov	r2, r8
 800528e:	464b      	mov	r3, r9
 8005290:	4640      	mov	r0, r8
 8005292:	4649      	mov	r1, r9
 8005294:	f7fb fbba 	bl	8000a0c <__aeabi_dcmpun>
 8005298:	b148      	cbz	r0, 80052ae <_printf_float+0xe2>
 800529a:	464b      	mov	r3, r9
 800529c:	2b00      	cmp	r3, #0
 800529e:	bfb8      	it	lt
 80052a0:	232d      	movlt	r3, #45	@ 0x2d
 80052a2:	4a80      	ldr	r2, [pc, #512]	@ (80054a4 <_printf_float+0x2d8>)
 80052a4:	bfb8      	it	lt
 80052a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80052aa:	4b7f      	ldr	r3, [pc, #508]	@ (80054a8 <_printf_float+0x2dc>)
 80052ac:	e7d3      	b.n	8005256 <_printf_float+0x8a>
 80052ae:	6863      	ldr	r3, [r4, #4]
 80052b0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80052b4:	1c5a      	adds	r2, r3, #1
 80052b6:	d13f      	bne.n	8005338 <_printf_float+0x16c>
 80052b8:	2306      	movs	r3, #6
 80052ba:	6063      	str	r3, [r4, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80052c2:	6023      	str	r3, [r4, #0]
 80052c4:	9206      	str	r2, [sp, #24]
 80052c6:	aa0e      	add	r2, sp, #56	@ 0x38
 80052c8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80052cc:	aa0d      	add	r2, sp, #52	@ 0x34
 80052ce:	9203      	str	r2, [sp, #12]
 80052d0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80052d4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80052d8:	6863      	ldr	r3, [r4, #4]
 80052da:	4642      	mov	r2, r8
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	4628      	mov	r0, r5
 80052e0:	464b      	mov	r3, r9
 80052e2:	910a      	str	r1, [sp, #40]	@ 0x28
 80052e4:	f7ff fed4 	bl	8005090 <__cvt>
 80052e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80052ea:	4680      	mov	r8, r0
 80052ec:	2947      	cmp	r1, #71	@ 0x47
 80052ee:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80052f0:	d128      	bne.n	8005344 <_printf_float+0x178>
 80052f2:	1cc8      	adds	r0, r1, #3
 80052f4:	db02      	blt.n	80052fc <_printf_float+0x130>
 80052f6:	6863      	ldr	r3, [r4, #4]
 80052f8:	4299      	cmp	r1, r3
 80052fa:	dd40      	ble.n	800537e <_printf_float+0x1b2>
 80052fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8005300:	fa5f fa8a 	uxtb.w	sl, sl
 8005304:	4652      	mov	r2, sl
 8005306:	3901      	subs	r1, #1
 8005308:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800530c:	910d      	str	r1, [sp, #52]	@ 0x34
 800530e:	f7ff ff23 	bl	8005158 <__exponent>
 8005312:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005314:	4681      	mov	r9, r0
 8005316:	1813      	adds	r3, r2, r0
 8005318:	2a01      	cmp	r2, #1
 800531a:	6123      	str	r3, [r4, #16]
 800531c:	dc02      	bgt.n	8005324 <_printf_float+0x158>
 800531e:	6822      	ldr	r2, [r4, #0]
 8005320:	07d2      	lsls	r2, r2, #31
 8005322:	d501      	bpl.n	8005328 <_printf_float+0x15c>
 8005324:	3301      	adds	r3, #1
 8005326:	6123      	str	r3, [r4, #16]
 8005328:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800532c:	2b00      	cmp	r3, #0
 800532e:	d09e      	beq.n	800526e <_printf_float+0xa2>
 8005330:	232d      	movs	r3, #45	@ 0x2d
 8005332:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005336:	e79a      	b.n	800526e <_printf_float+0xa2>
 8005338:	2947      	cmp	r1, #71	@ 0x47
 800533a:	d1bf      	bne.n	80052bc <_printf_float+0xf0>
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1bd      	bne.n	80052bc <_printf_float+0xf0>
 8005340:	2301      	movs	r3, #1
 8005342:	e7ba      	b.n	80052ba <_printf_float+0xee>
 8005344:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005348:	d9dc      	bls.n	8005304 <_printf_float+0x138>
 800534a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800534e:	d118      	bne.n	8005382 <_printf_float+0x1b6>
 8005350:	2900      	cmp	r1, #0
 8005352:	6863      	ldr	r3, [r4, #4]
 8005354:	dd0b      	ble.n	800536e <_printf_float+0x1a2>
 8005356:	6121      	str	r1, [r4, #16]
 8005358:	b913      	cbnz	r3, 8005360 <_printf_float+0x194>
 800535a:	6822      	ldr	r2, [r4, #0]
 800535c:	07d0      	lsls	r0, r2, #31
 800535e:	d502      	bpl.n	8005366 <_printf_float+0x19a>
 8005360:	3301      	adds	r3, #1
 8005362:	440b      	add	r3, r1
 8005364:	6123      	str	r3, [r4, #16]
 8005366:	f04f 0900 	mov.w	r9, #0
 800536a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800536c:	e7dc      	b.n	8005328 <_printf_float+0x15c>
 800536e:	b913      	cbnz	r3, 8005376 <_printf_float+0x1aa>
 8005370:	6822      	ldr	r2, [r4, #0]
 8005372:	07d2      	lsls	r2, r2, #31
 8005374:	d501      	bpl.n	800537a <_printf_float+0x1ae>
 8005376:	3302      	adds	r3, #2
 8005378:	e7f4      	b.n	8005364 <_printf_float+0x198>
 800537a:	2301      	movs	r3, #1
 800537c:	e7f2      	b.n	8005364 <_printf_float+0x198>
 800537e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005382:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005384:	4299      	cmp	r1, r3
 8005386:	db05      	blt.n	8005394 <_printf_float+0x1c8>
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	6121      	str	r1, [r4, #16]
 800538c:	07d8      	lsls	r0, r3, #31
 800538e:	d5ea      	bpl.n	8005366 <_printf_float+0x19a>
 8005390:	1c4b      	adds	r3, r1, #1
 8005392:	e7e7      	b.n	8005364 <_printf_float+0x198>
 8005394:	2900      	cmp	r1, #0
 8005396:	bfcc      	ite	gt
 8005398:	2201      	movgt	r2, #1
 800539a:	f1c1 0202 	rsble	r2, r1, #2
 800539e:	4413      	add	r3, r2
 80053a0:	e7e0      	b.n	8005364 <_printf_float+0x198>
 80053a2:	6823      	ldr	r3, [r4, #0]
 80053a4:	055a      	lsls	r2, r3, #21
 80053a6:	d407      	bmi.n	80053b8 <_printf_float+0x1ec>
 80053a8:	6923      	ldr	r3, [r4, #16]
 80053aa:	4642      	mov	r2, r8
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	d12b      	bne.n	800540e <_printf_float+0x242>
 80053b6:	e764      	b.n	8005282 <_printf_float+0xb6>
 80053b8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053bc:	f240 80dc 	bls.w	8005578 <_printf_float+0x3ac>
 80053c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80053c4:	2200      	movs	r2, #0
 80053c6:	2300      	movs	r3, #0
 80053c8:	f7fb faee 	bl	80009a8 <__aeabi_dcmpeq>
 80053cc:	2800      	cmp	r0, #0
 80053ce:	d033      	beq.n	8005438 <_printf_float+0x26c>
 80053d0:	2301      	movs	r3, #1
 80053d2:	4631      	mov	r1, r6
 80053d4:	4628      	mov	r0, r5
 80053d6:	4a35      	ldr	r2, [pc, #212]	@ (80054ac <_printf_float+0x2e0>)
 80053d8:	47b8      	blx	r7
 80053da:	3001      	adds	r0, #1
 80053dc:	f43f af51 	beq.w	8005282 <_printf_float+0xb6>
 80053e0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80053e4:	4543      	cmp	r3, r8
 80053e6:	db02      	blt.n	80053ee <_printf_float+0x222>
 80053e8:	6823      	ldr	r3, [r4, #0]
 80053ea:	07d8      	lsls	r0, r3, #31
 80053ec:	d50f      	bpl.n	800540e <_printf_float+0x242>
 80053ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80053f2:	4631      	mov	r1, r6
 80053f4:	4628      	mov	r0, r5
 80053f6:	47b8      	blx	r7
 80053f8:	3001      	adds	r0, #1
 80053fa:	f43f af42 	beq.w	8005282 <_printf_float+0xb6>
 80053fe:	f04f 0900 	mov.w	r9, #0
 8005402:	f108 38ff 	add.w	r8, r8, #4294967295
 8005406:	f104 0a1a 	add.w	sl, r4, #26
 800540a:	45c8      	cmp	r8, r9
 800540c:	dc09      	bgt.n	8005422 <_printf_float+0x256>
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	079b      	lsls	r3, r3, #30
 8005412:	f100 8102 	bmi.w	800561a <_printf_float+0x44e>
 8005416:	68e0      	ldr	r0, [r4, #12]
 8005418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800541a:	4298      	cmp	r0, r3
 800541c:	bfb8      	it	lt
 800541e:	4618      	movlt	r0, r3
 8005420:	e731      	b.n	8005286 <_printf_float+0xba>
 8005422:	2301      	movs	r3, #1
 8005424:	4652      	mov	r2, sl
 8005426:	4631      	mov	r1, r6
 8005428:	4628      	mov	r0, r5
 800542a:	47b8      	blx	r7
 800542c:	3001      	adds	r0, #1
 800542e:	f43f af28 	beq.w	8005282 <_printf_float+0xb6>
 8005432:	f109 0901 	add.w	r9, r9, #1
 8005436:	e7e8      	b.n	800540a <_printf_float+0x23e>
 8005438:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800543a:	2b00      	cmp	r3, #0
 800543c:	dc38      	bgt.n	80054b0 <_printf_float+0x2e4>
 800543e:	2301      	movs	r3, #1
 8005440:	4631      	mov	r1, r6
 8005442:	4628      	mov	r0, r5
 8005444:	4a19      	ldr	r2, [pc, #100]	@ (80054ac <_printf_float+0x2e0>)
 8005446:	47b8      	blx	r7
 8005448:	3001      	adds	r0, #1
 800544a:	f43f af1a 	beq.w	8005282 <_printf_float+0xb6>
 800544e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005452:	ea59 0303 	orrs.w	r3, r9, r3
 8005456:	d102      	bne.n	800545e <_printf_float+0x292>
 8005458:	6823      	ldr	r3, [r4, #0]
 800545a:	07d9      	lsls	r1, r3, #31
 800545c:	d5d7      	bpl.n	800540e <_printf_float+0x242>
 800545e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005462:	4631      	mov	r1, r6
 8005464:	4628      	mov	r0, r5
 8005466:	47b8      	blx	r7
 8005468:	3001      	adds	r0, #1
 800546a:	f43f af0a 	beq.w	8005282 <_printf_float+0xb6>
 800546e:	f04f 0a00 	mov.w	sl, #0
 8005472:	f104 0b1a 	add.w	fp, r4, #26
 8005476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005478:	425b      	negs	r3, r3
 800547a:	4553      	cmp	r3, sl
 800547c:	dc01      	bgt.n	8005482 <_printf_float+0x2b6>
 800547e:	464b      	mov	r3, r9
 8005480:	e793      	b.n	80053aa <_printf_float+0x1de>
 8005482:	2301      	movs	r3, #1
 8005484:	465a      	mov	r2, fp
 8005486:	4631      	mov	r1, r6
 8005488:	4628      	mov	r0, r5
 800548a:	47b8      	blx	r7
 800548c:	3001      	adds	r0, #1
 800548e:	f43f aef8 	beq.w	8005282 <_printf_float+0xb6>
 8005492:	f10a 0a01 	add.w	sl, sl, #1
 8005496:	e7ee      	b.n	8005476 <_printf_float+0x2aa>
 8005498:	7fefffff 	.word	0x7fefffff
 800549c:	080087c2 	.word	0x080087c2
 80054a0:	080087c6 	.word	0x080087c6
 80054a4:	080087ca 	.word	0x080087ca
 80054a8:	080087ce 	.word	0x080087ce
 80054ac:	080089ff 	.word	0x080089ff
 80054b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80054b2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80054b6:	4553      	cmp	r3, sl
 80054b8:	bfa8      	it	ge
 80054ba:	4653      	movge	r3, sl
 80054bc:	2b00      	cmp	r3, #0
 80054be:	4699      	mov	r9, r3
 80054c0:	dc36      	bgt.n	8005530 <_printf_float+0x364>
 80054c2:	f04f 0b00 	mov.w	fp, #0
 80054c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054ca:	f104 021a 	add.w	r2, r4, #26
 80054ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80054d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80054d2:	eba3 0309 	sub.w	r3, r3, r9
 80054d6:	455b      	cmp	r3, fp
 80054d8:	dc31      	bgt.n	800553e <_printf_float+0x372>
 80054da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054dc:	459a      	cmp	sl, r3
 80054de:	dc3a      	bgt.n	8005556 <_printf_float+0x38a>
 80054e0:	6823      	ldr	r3, [r4, #0]
 80054e2:	07da      	lsls	r2, r3, #31
 80054e4:	d437      	bmi.n	8005556 <_printf_float+0x38a>
 80054e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054e8:	ebaa 0903 	sub.w	r9, sl, r3
 80054ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054ee:	ebaa 0303 	sub.w	r3, sl, r3
 80054f2:	4599      	cmp	r9, r3
 80054f4:	bfa8      	it	ge
 80054f6:	4699      	movge	r9, r3
 80054f8:	f1b9 0f00 	cmp.w	r9, #0
 80054fc:	dc33      	bgt.n	8005566 <_printf_float+0x39a>
 80054fe:	f04f 0800 	mov.w	r8, #0
 8005502:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005506:	f104 0b1a 	add.w	fp, r4, #26
 800550a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800550c:	ebaa 0303 	sub.w	r3, sl, r3
 8005510:	eba3 0309 	sub.w	r3, r3, r9
 8005514:	4543      	cmp	r3, r8
 8005516:	f77f af7a 	ble.w	800540e <_printf_float+0x242>
 800551a:	2301      	movs	r3, #1
 800551c:	465a      	mov	r2, fp
 800551e:	4631      	mov	r1, r6
 8005520:	4628      	mov	r0, r5
 8005522:	47b8      	blx	r7
 8005524:	3001      	adds	r0, #1
 8005526:	f43f aeac 	beq.w	8005282 <_printf_float+0xb6>
 800552a:	f108 0801 	add.w	r8, r8, #1
 800552e:	e7ec      	b.n	800550a <_printf_float+0x33e>
 8005530:	4642      	mov	r2, r8
 8005532:	4631      	mov	r1, r6
 8005534:	4628      	mov	r0, r5
 8005536:	47b8      	blx	r7
 8005538:	3001      	adds	r0, #1
 800553a:	d1c2      	bne.n	80054c2 <_printf_float+0x2f6>
 800553c:	e6a1      	b.n	8005282 <_printf_float+0xb6>
 800553e:	2301      	movs	r3, #1
 8005540:	4631      	mov	r1, r6
 8005542:	4628      	mov	r0, r5
 8005544:	920a      	str	r2, [sp, #40]	@ 0x28
 8005546:	47b8      	blx	r7
 8005548:	3001      	adds	r0, #1
 800554a:	f43f ae9a 	beq.w	8005282 <_printf_float+0xb6>
 800554e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005550:	f10b 0b01 	add.w	fp, fp, #1
 8005554:	e7bb      	b.n	80054ce <_printf_float+0x302>
 8005556:	4631      	mov	r1, r6
 8005558:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800555c:	4628      	mov	r0, r5
 800555e:	47b8      	blx	r7
 8005560:	3001      	adds	r0, #1
 8005562:	d1c0      	bne.n	80054e6 <_printf_float+0x31a>
 8005564:	e68d      	b.n	8005282 <_printf_float+0xb6>
 8005566:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005568:	464b      	mov	r3, r9
 800556a:	4631      	mov	r1, r6
 800556c:	4628      	mov	r0, r5
 800556e:	4442      	add	r2, r8
 8005570:	47b8      	blx	r7
 8005572:	3001      	adds	r0, #1
 8005574:	d1c3      	bne.n	80054fe <_printf_float+0x332>
 8005576:	e684      	b.n	8005282 <_printf_float+0xb6>
 8005578:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800557c:	f1ba 0f01 	cmp.w	sl, #1
 8005580:	dc01      	bgt.n	8005586 <_printf_float+0x3ba>
 8005582:	07db      	lsls	r3, r3, #31
 8005584:	d536      	bpl.n	80055f4 <_printf_float+0x428>
 8005586:	2301      	movs	r3, #1
 8005588:	4642      	mov	r2, r8
 800558a:	4631      	mov	r1, r6
 800558c:	4628      	mov	r0, r5
 800558e:	47b8      	blx	r7
 8005590:	3001      	adds	r0, #1
 8005592:	f43f ae76 	beq.w	8005282 <_printf_float+0xb6>
 8005596:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800559a:	4631      	mov	r1, r6
 800559c:	4628      	mov	r0, r5
 800559e:	47b8      	blx	r7
 80055a0:	3001      	adds	r0, #1
 80055a2:	f43f ae6e 	beq.w	8005282 <_printf_float+0xb6>
 80055a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80055aa:	2200      	movs	r2, #0
 80055ac:	2300      	movs	r3, #0
 80055ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055b2:	f7fb f9f9 	bl	80009a8 <__aeabi_dcmpeq>
 80055b6:	b9c0      	cbnz	r0, 80055ea <_printf_float+0x41e>
 80055b8:	4653      	mov	r3, sl
 80055ba:	f108 0201 	add.w	r2, r8, #1
 80055be:	4631      	mov	r1, r6
 80055c0:	4628      	mov	r0, r5
 80055c2:	47b8      	blx	r7
 80055c4:	3001      	adds	r0, #1
 80055c6:	d10c      	bne.n	80055e2 <_printf_float+0x416>
 80055c8:	e65b      	b.n	8005282 <_printf_float+0xb6>
 80055ca:	2301      	movs	r3, #1
 80055cc:	465a      	mov	r2, fp
 80055ce:	4631      	mov	r1, r6
 80055d0:	4628      	mov	r0, r5
 80055d2:	47b8      	blx	r7
 80055d4:	3001      	adds	r0, #1
 80055d6:	f43f ae54 	beq.w	8005282 <_printf_float+0xb6>
 80055da:	f108 0801 	add.w	r8, r8, #1
 80055de:	45d0      	cmp	r8, sl
 80055e0:	dbf3      	blt.n	80055ca <_printf_float+0x3fe>
 80055e2:	464b      	mov	r3, r9
 80055e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80055e8:	e6e0      	b.n	80053ac <_printf_float+0x1e0>
 80055ea:	f04f 0800 	mov.w	r8, #0
 80055ee:	f104 0b1a 	add.w	fp, r4, #26
 80055f2:	e7f4      	b.n	80055de <_printf_float+0x412>
 80055f4:	2301      	movs	r3, #1
 80055f6:	4642      	mov	r2, r8
 80055f8:	e7e1      	b.n	80055be <_printf_float+0x3f2>
 80055fa:	2301      	movs	r3, #1
 80055fc:	464a      	mov	r2, r9
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	47b8      	blx	r7
 8005604:	3001      	adds	r0, #1
 8005606:	f43f ae3c 	beq.w	8005282 <_printf_float+0xb6>
 800560a:	f108 0801 	add.w	r8, r8, #1
 800560e:	68e3      	ldr	r3, [r4, #12]
 8005610:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005612:	1a5b      	subs	r3, r3, r1
 8005614:	4543      	cmp	r3, r8
 8005616:	dcf0      	bgt.n	80055fa <_printf_float+0x42e>
 8005618:	e6fd      	b.n	8005416 <_printf_float+0x24a>
 800561a:	f04f 0800 	mov.w	r8, #0
 800561e:	f104 0919 	add.w	r9, r4, #25
 8005622:	e7f4      	b.n	800560e <_printf_float+0x442>

08005624 <_printf_common>:
 8005624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005628:	4616      	mov	r6, r2
 800562a:	4698      	mov	r8, r3
 800562c:	688a      	ldr	r2, [r1, #8]
 800562e:	690b      	ldr	r3, [r1, #16]
 8005630:	4607      	mov	r7, r0
 8005632:	4293      	cmp	r3, r2
 8005634:	bfb8      	it	lt
 8005636:	4613      	movlt	r3, r2
 8005638:	6033      	str	r3, [r6, #0]
 800563a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800563e:	460c      	mov	r4, r1
 8005640:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005644:	b10a      	cbz	r2, 800564a <_printf_common+0x26>
 8005646:	3301      	adds	r3, #1
 8005648:	6033      	str	r3, [r6, #0]
 800564a:	6823      	ldr	r3, [r4, #0]
 800564c:	0699      	lsls	r1, r3, #26
 800564e:	bf42      	ittt	mi
 8005650:	6833      	ldrmi	r3, [r6, #0]
 8005652:	3302      	addmi	r3, #2
 8005654:	6033      	strmi	r3, [r6, #0]
 8005656:	6825      	ldr	r5, [r4, #0]
 8005658:	f015 0506 	ands.w	r5, r5, #6
 800565c:	d106      	bne.n	800566c <_printf_common+0x48>
 800565e:	f104 0a19 	add.w	sl, r4, #25
 8005662:	68e3      	ldr	r3, [r4, #12]
 8005664:	6832      	ldr	r2, [r6, #0]
 8005666:	1a9b      	subs	r3, r3, r2
 8005668:	42ab      	cmp	r3, r5
 800566a:	dc2b      	bgt.n	80056c4 <_printf_common+0xa0>
 800566c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005670:	6822      	ldr	r2, [r4, #0]
 8005672:	3b00      	subs	r3, #0
 8005674:	bf18      	it	ne
 8005676:	2301      	movne	r3, #1
 8005678:	0692      	lsls	r2, r2, #26
 800567a:	d430      	bmi.n	80056de <_printf_common+0xba>
 800567c:	4641      	mov	r1, r8
 800567e:	4638      	mov	r0, r7
 8005680:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005684:	47c8      	blx	r9
 8005686:	3001      	adds	r0, #1
 8005688:	d023      	beq.n	80056d2 <_printf_common+0xae>
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	6922      	ldr	r2, [r4, #16]
 800568e:	f003 0306 	and.w	r3, r3, #6
 8005692:	2b04      	cmp	r3, #4
 8005694:	bf14      	ite	ne
 8005696:	2500      	movne	r5, #0
 8005698:	6833      	ldreq	r3, [r6, #0]
 800569a:	f04f 0600 	mov.w	r6, #0
 800569e:	bf08      	it	eq
 80056a0:	68e5      	ldreq	r5, [r4, #12]
 80056a2:	f104 041a 	add.w	r4, r4, #26
 80056a6:	bf08      	it	eq
 80056a8:	1aed      	subeq	r5, r5, r3
 80056aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80056ae:	bf08      	it	eq
 80056b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056b4:	4293      	cmp	r3, r2
 80056b6:	bfc4      	itt	gt
 80056b8:	1a9b      	subgt	r3, r3, r2
 80056ba:	18ed      	addgt	r5, r5, r3
 80056bc:	42b5      	cmp	r5, r6
 80056be:	d11a      	bne.n	80056f6 <_printf_common+0xd2>
 80056c0:	2000      	movs	r0, #0
 80056c2:	e008      	b.n	80056d6 <_printf_common+0xb2>
 80056c4:	2301      	movs	r3, #1
 80056c6:	4652      	mov	r2, sl
 80056c8:	4641      	mov	r1, r8
 80056ca:	4638      	mov	r0, r7
 80056cc:	47c8      	blx	r9
 80056ce:	3001      	adds	r0, #1
 80056d0:	d103      	bne.n	80056da <_printf_common+0xb6>
 80056d2:	f04f 30ff 	mov.w	r0, #4294967295
 80056d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056da:	3501      	adds	r5, #1
 80056dc:	e7c1      	b.n	8005662 <_printf_common+0x3e>
 80056de:	2030      	movs	r0, #48	@ 0x30
 80056e0:	18e1      	adds	r1, r4, r3
 80056e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056ec:	4422      	add	r2, r4
 80056ee:	3302      	adds	r3, #2
 80056f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056f4:	e7c2      	b.n	800567c <_printf_common+0x58>
 80056f6:	2301      	movs	r3, #1
 80056f8:	4622      	mov	r2, r4
 80056fa:	4641      	mov	r1, r8
 80056fc:	4638      	mov	r0, r7
 80056fe:	47c8      	blx	r9
 8005700:	3001      	adds	r0, #1
 8005702:	d0e6      	beq.n	80056d2 <_printf_common+0xae>
 8005704:	3601      	adds	r6, #1
 8005706:	e7d9      	b.n	80056bc <_printf_common+0x98>

08005708 <_printf_i>:
 8005708:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800570c:	7e0f      	ldrb	r7, [r1, #24]
 800570e:	4691      	mov	r9, r2
 8005710:	2f78      	cmp	r7, #120	@ 0x78
 8005712:	4680      	mov	r8, r0
 8005714:	460c      	mov	r4, r1
 8005716:	469a      	mov	sl, r3
 8005718:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800571a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800571e:	d807      	bhi.n	8005730 <_printf_i+0x28>
 8005720:	2f62      	cmp	r7, #98	@ 0x62
 8005722:	d80a      	bhi.n	800573a <_printf_i+0x32>
 8005724:	2f00      	cmp	r7, #0
 8005726:	f000 80d3 	beq.w	80058d0 <_printf_i+0x1c8>
 800572a:	2f58      	cmp	r7, #88	@ 0x58
 800572c:	f000 80ba 	beq.w	80058a4 <_printf_i+0x19c>
 8005730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005734:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005738:	e03a      	b.n	80057b0 <_printf_i+0xa8>
 800573a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800573e:	2b15      	cmp	r3, #21
 8005740:	d8f6      	bhi.n	8005730 <_printf_i+0x28>
 8005742:	a101      	add	r1, pc, #4	@ (adr r1, 8005748 <_printf_i+0x40>)
 8005744:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005748:	080057a1 	.word	0x080057a1
 800574c:	080057b5 	.word	0x080057b5
 8005750:	08005731 	.word	0x08005731
 8005754:	08005731 	.word	0x08005731
 8005758:	08005731 	.word	0x08005731
 800575c:	08005731 	.word	0x08005731
 8005760:	080057b5 	.word	0x080057b5
 8005764:	08005731 	.word	0x08005731
 8005768:	08005731 	.word	0x08005731
 800576c:	08005731 	.word	0x08005731
 8005770:	08005731 	.word	0x08005731
 8005774:	080058b7 	.word	0x080058b7
 8005778:	080057df 	.word	0x080057df
 800577c:	08005871 	.word	0x08005871
 8005780:	08005731 	.word	0x08005731
 8005784:	08005731 	.word	0x08005731
 8005788:	080058d9 	.word	0x080058d9
 800578c:	08005731 	.word	0x08005731
 8005790:	080057df 	.word	0x080057df
 8005794:	08005731 	.word	0x08005731
 8005798:	08005731 	.word	0x08005731
 800579c:	08005879 	.word	0x08005879
 80057a0:	6833      	ldr	r3, [r6, #0]
 80057a2:	1d1a      	adds	r2, r3, #4
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6032      	str	r2, [r6, #0]
 80057a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80057b0:	2301      	movs	r3, #1
 80057b2:	e09e      	b.n	80058f2 <_printf_i+0x1ea>
 80057b4:	6833      	ldr	r3, [r6, #0]
 80057b6:	6820      	ldr	r0, [r4, #0]
 80057b8:	1d19      	adds	r1, r3, #4
 80057ba:	6031      	str	r1, [r6, #0]
 80057bc:	0606      	lsls	r6, r0, #24
 80057be:	d501      	bpl.n	80057c4 <_printf_i+0xbc>
 80057c0:	681d      	ldr	r5, [r3, #0]
 80057c2:	e003      	b.n	80057cc <_printf_i+0xc4>
 80057c4:	0645      	lsls	r5, r0, #25
 80057c6:	d5fb      	bpl.n	80057c0 <_printf_i+0xb8>
 80057c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80057cc:	2d00      	cmp	r5, #0
 80057ce:	da03      	bge.n	80057d8 <_printf_i+0xd0>
 80057d0:	232d      	movs	r3, #45	@ 0x2d
 80057d2:	426d      	negs	r5, r5
 80057d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057d8:	230a      	movs	r3, #10
 80057da:	4859      	ldr	r0, [pc, #356]	@ (8005940 <_printf_i+0x238>)
 80057dc:	e011      	b.n	8005802 <_printf_i+0xfa>
 80057de:	6821      	ldr	r1, [r4, #0]
 80057e0:	6833      	ldr	r3, [r6, #0]
 80057e2:	0608      	lsls	r0, r1, #24
 80057e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80057e8:	d402      	bmi.n	80057f0 <_printf_i+0xe8>
 80057ea:	0649      	lsls	r1, r1, #25
 80057ec:	bf48      	it	mi
 80057ee:	b2ad      	uxthmi	r5, r5
 80057f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80057f2:	6033      	str	r3, [r6, #0]
 80057f4:	bf14      	ite	ne
 80057f6:	230a      	movne	r3, #10
 80057f8:	2308      	moveq	r3, #8
 80057fa:	4851      	ldr	r0, [pc, #324]	@ (8005940 <_printf_i+0x238>)
 80057fc:	2100      	movs	r1, #0
 80057fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005802:	6866      	ldr	r6, [r4, #4]
 8005804:	2e00      	cmp	r6, #0
 8005806:	bfa8      	it	ge
 8005808:	6821      	ldrge	r1, [r4, #0]
 800580a:	60a6      	str	r6, [r4, #8]
 800580c:	bfa4      	itt	ge
 800580e:	f021 0104 	bicge.w	r1, r1, #4
 8005812:	6021      	strge	r1, [r4, #0]
 8005814:	b90d      	cbnz	r5, 800581a <_printf_i+0x112>
 8005816:	2e00      	cmp	r6, #0
 8005818:	d04b      	beq.n	80058b2 <_printf_i+0x1aa>
 800581a:	4616      	mov	r6, r2
 800581c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005820:	fb03 5711 	mls	r7, r3, r1, r5
 8005824:	5dc7      	ldrb	r7, [r0, r7]
 8005826:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800582a:	462f      	mov	r7, r5
 800582c:	42bb      	cmp	r3, r7
 800582e:	460d      	mov	r5, r1
 8005830:	d9f4      	bls.n	800581c <_printf_i+0x114>
 8005832:	2b08      	cmp	r3, #8
 8005834:	d10b      	bne.n	800584e <_printf_i+0x146>
 8005836:	6823      	ldr	r3, [r4, #0]
 8005838:	07df      	lsls	r7, r3, #31
 800583a:	d508      	bpl.n	800584e <_printf_i+0x146>
 800583c:	6923      	ldr	r3, [r4, #16]
 800583e:	6861      	ldr	r1, [r4, #4]
 8005840:	4299      	cmp	r1, r3
 8005842:	bfde      	ittt	le
 8005844:	2330      	movle	r3, #48	@ 0x30
 8005846:	f806 3c01 	strble.w	r3, [r6, #-1]
 800584a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800584e:	1b92      	subs	r2, r2, r6
 8005850:	6122      	str	r2, [r4, #16]
 8005852:	464b      	mov	r3, r9
 8005854:	4621      	mov	r1, r4
 8005856:	4640      	mov	r0, r8
 8005858:	f8cd a000 	str.w	sl, [sp]
 800585c:	aa03      	add	r2, sp, #12
 800585e:	f7ff fee1 	bl	8005624 <_printf_common>
 8005862:	3001      	adds	r0, #1
 8005864:	d14a      	bne.n	80058fc <_printf_i+0x1f4>
 8005866:	f04f 30ff 	mov.w	r0, #4294967295
 800586a:	b004      	add	sp, #16
 800586c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005870:	6823      	ldr	r3, [r4, #0]
 8005872:	f043 0320 	orr.w	r3, r3, #32
 8005876:	6023      	str	r3, [r4, #0]
 8005878:	2778      	movs	r7, #120	@ 0x78
 800587a:	4832      	ldr	r0, [pc, #200]	@ (8005944 <_printf_i+0x23c>)
 800587c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005880:	6823      	ldr	r3, [r4, #0]
 8005882:	6831      	ldr	r1, [r6, #0]
 8005884:	061f      	lsls	r7, r3, #24
 8005886:	f851 5b04 	ldr.w	r5, [r1], #4
 800588a:	d402      	bmi.n	8005892 <_printf_i+0x18a>
 800588c:	065f      	lsls	r7, r3, #25
 800588e:	bf48      	it	mi
 8005890:	b2ad      	uxthmi	r5, r5
 8005892:	6031      	str	r1, [r6, #0]
 8005894:	07d9      	lsls	r1, r3, #31
 8005896:	bf44      	itt	mi
 8005898:	f043 0320 	orrmi.w	r3, r3, #32
 800589c:	6023      	strmi	r3, [r4, #0]
 800589e:	b11d      	cbz	r5, 80058a8 <_printf_i+0x1a0>
 80058a0:	2310      	movs	r3, #16
 80058a2:	e7ab      	b.n	80057fc <_printf_i+0xf4>
 80058a4:	4826      	ldr	r0, [pc, #152]	@ (8005940 <_printf_i+0x238>)
 80058a6:	e7e9      	b.n	800587c <_printf_i+0x174>
 80058a8:	6823      	ldr	r3, [r4, #0]
 80058aa:	f023 0320 	bic.w	r3, r3, #32
 80058ae:	6023      	str	r3, [r4, #0]
 80058b0:	e7f6      	b.n	80058a0 <_printf_i+0x198>
 80058b2:	4616      	mov	r6, r2
 80058b4:	e7bd      	b.n	8005832 <_printf_i+0x12a>
 80058b6:	6833      	ldr	r3, [r6, #0]
 80058b8:	6825      	ldr	r5, [r4, #0]
 80058ba:	1d18      	adds	r0, r3, #4
 80058bc:	6961      	ldr	r1, [r4, #20]
 80058be:	6030      	str	r0, [r6, #0]
 80058c0:	062e      	lsls	r6, r5, #24
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	d501      	bpl.n	80058ca <_printf_i+0x1c2>
 80058c6:	6019      	str	r1, [r3, #0]
 80058c8:	e002      	b.n	80058d0 <_printf_i+0x1c8>
 80058ca:	0668      	lsls	r0, r5, #25
 80058cc:	d5fb      	bpl.n	80058c6 <_printf_i+0x1be>
 80058ce:	8019      	strh	r1, [r3, #0]
 80058d0:	2300      	movs	r3, #0
 80058d2:	4616      	mov	r6, r2
 80058d4:	6123      	str	r3, [r4, #16]
 80058d6:	e7bc      	b.n	8005852 <_printf_i+0x14a>
 80058d8:	6833      	ldr	r3, [r6, #0]
 80058da:	2100      	movs	r1, #0
 80058dc:	1d1a      	adds	r2, r3, #4
 80058de:	6032      	str	r2, [r6, #0]
 80058e0:	681e      	ldr	r6, [r3, #0]
 80058e2:	6862      	ldr	r2, [r4, #4]
 80058e4:	4630      	mov	r0, r6
 80058e6:	f000 fa34 	bl	8005d52 <memchr>
 80058ea:	b108      	cbz	r0, 80058f0 <_printf_i+0x1e8>
 80058ec:	1b80      	subs	r0, r0, r6
 80058ee:	6060      	str	r0, [r4, #4]
 80058f0:	6863      	ldr	r3, [r4, #4]
 80058f2:	6123      	str	r3, [r4, #16]
 80058f4:	2300      	movs	r3, #0
 80058f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058fa:	e7aa      	b.n	8005852 <_printf_i+0x14a>
 80058fc:	4632      	mov	r2, r6
 80058fe:	4649      	mov	r1, r9
 8005900:	4640      	mov	r0, r8
 8005902:	6923      	ldr	r3, [r4, #16]
 8005904:	47d0      	blx	sl
 8005906:	3001      	adds	r0, #1
 8005908:	d0ad      	beq.n	8005866 <_printf_i+0x15e>
 800590a:	6823      	ldr	r3, [r4, #0]
 800590c:	079b      	lsls	r3, r3, #30
 800590e:	d413      	bmi.n	8005938 <_printf_i+0x230>
 8005910:	68e0      	ldr	r0, [r4, #12]
 8005912:	9b03      	ldr	r3, [sp, #12]
 8005914:	4298      	cmp	r0, r3
 8005916:	bfb8      	it	lt
 8005918:	4618      	movlt	r0, r3
 800591a:	e7a6      	b.n	800586a <_printf_i+0x162>
 800591c:	2301      	movs	r3, #1
 800591e:	4632      	mov	r2, r6
 8005920:	4649      	mov	r1, r9
 8005922:	4640      	mov	r0, r8
 8005924:	47d0      	blx	sl
 8005926:	3001      	adds	r0, #1
 8005928:	d09d      	beq.n	8005866 <_printf_i+0x15e>
 800592a:	3501      	adds	r5, #1
 800592c:	68e3      	ldr	r3, [r4, #12]
 800592e:	9903      	ldr	r1, [sp, #12]
 8005930:	1a5b      	subs	r3, r3, r1
 8005932:	42ab      	cmp	r3, r5
 8005934:	dcf2      	bgt.n	800591c <_printf_i+0x214>
 8005936:	e7eb      	b.n	8005910 <_printf_i+0x208>
 8005938:	2500      	movs	r5, #0
 800593a:	f104 0619 	add.w	r6, r4, #25
 800593e:	e7f5      	b.n	800592c <_printf_i+0x224>
 8005940:	080087d2 	.word	0x080087d2
 8005944:	080087e3 	.word	0x080087e3

08005948 <std>:
 8005948:	2300      	movs	r3, #0
 800594a:	b510      	push	{r4, lr}
 800594c:	4604      	mov	r4, r0
 800594e:	e9c0 3300 	strd	r3, r3, [r0]
 8005952:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005956:	6083      	str	r3, [r0, #8]
 8005958:	8181      	strh	r1, [r0, #12]
 800595a:	6643      	str	r3, [r0, #100]	@ 0x64
 800595c:	81c2      	strh	r2, [r0, #14]
 800595e:	6183      	str	r3, [r0, #24]
 8005960:	4619      	mov	r1, r3
 8005962:	2208      	movs	r2, #8
 8005964:	305c      	adds	r0, #92	@ 0x5c
 8005966:	f000 f974 	bl	8005c52 <memset>
 800596a:	4b0d      	ldr	r3, [pc, #52]	@ (80059a0 <std+0x58>)
 800596c:	6224      	str	r4, [r4, #32]
 800596e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005970:	4b0c      	ldr	r3, [pc, #48]	@ (80059a4 <std+0x5c>)
 8005972:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005974:	4b0c      	ldr	r3, [pc, #48]	@ (80059a8 <std+0x60>)
 8005976:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005978:	4b0c      	ldr	r3, [pc, #48]	@ (80059ac <std+0x64>)
 800597a:	6323      	str	r3, [r4, #48]	@ 0x30
 800597c:	4b0c      	ldr	r3, [pc, #48]	@ (80059b0 <std+0x68>)
 800597e:	429c      	cmp	r4, r3
 8005980:	d006      	beq.n	8005990 <std+0x48>
 8005982:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005986:	4294      	cmp	r4, r2
 8005988:	d002      	beq.n	8005990 <std+0x48>
 800598a:	33d0      	adds	r3, #208	@ 0xd0
 800598c:	429c      	cmp	r4, r3
 800598e:	d105      	bne.n	800599c <std+0x54>
 8005990:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005998:	f000 b9d8 	b.w	8005d4c <__retarget_lock_init_recursive>
 800599c:	bd10      	pop	{r4, pc}
 800599e:	bf00      	nop
 80059a0:	08005bc9 	.word	0x08005bc9
 80059a4:	08005bef 	.word	0x08005bef
 80059a8:	08005c27 	.word	0x08005c27
 80059ac:	08005c4b 	.word	0x08005c4b
 80059b0:	20000440 	.word	0x20000440

080059b4 <stdio_exit_handler>:
 80059b4:	4a02      	ldr	r2, [pc, #8]	@ (80059c0 <stdio_exit_handler+0xc>)
 80059b6:	4903      	ldr	r1, [pc, #12]	@ (80059c4 <stdio_exit_handler+0x10>)
 80059b8:	4803      	ldr	r0, [pc, #12]	@ (80059c8 <stdio_exit_handler+0x14>)
 80059ba:	f000 b869 	b.w	8005a90 <_fwalk_sglue>
 80059be:	bf00      	nop
 80059c0:	200000e4 	.word	0x200000e4
 80059c4:	08007ce9 	.word	0x08007ce9
 80059c8:	200000f4 	.word	0x200000f4

080059cc <cleanup_stdio>:
 80059cc:	6841      	ldr	r1, [r0, #4]
 80059ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005a00 <cleanup_stdio+0x34>)
 80059d0:	b510      	push	{r4, lr}
 80059d2:	4299      	cmp	r1, r3
 80059d4:	4604      	mov	r4, r0
 80059d6:	d001      	beq.n	80059dc <cleanup_stdio+0x10>
 80059d8:	f002 f986 	bl	8007ce8 <_fflush_r>
 80059dc:	68a1      	ldr	r1, [r4, #8]
 80059de:	4b09      	ldr	r3, [pc, #36]	@ (8005a04 <cleanup_stdio+0x38>)
 80059e0:	4299      	cmp	r1, r3
 80059e2:	d002      	beq.n	80059ea <cleanup_stdio+0x1e>
 80059e4:	4620      	mov	r0, r4
 80059e6:	f002 f97f 	bl	8007ce8 <_fflush_r>
 80059ea:	68e1      	ldr	r1, [r4, #12]
 80059ec:	4b06      	ldr	r3, [pc, #24]	@ (8005a08 <cleanup_stdio+0x3c>)
 80059ee:	4299      	cmp	r1, r3
 80059f0:	d004      	beq.n	80059fc <cleanup_stdio+0x30>
 80059f2:	4620      	mov	r0, r4
 80059f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059f8:	f002 b976 	b.w	8007ce8 <_fflush_r>
 80059fc:	bd10      	pop	{r4, pc}
 80059fe:	bf00      	nop
 8005a00:	20000440 	.word	0x20000440
 8005a04:	200004a8 	.word	0x200004a8
 8005a08:	20000510 	.word	0x20000510

08005a0c <global_stdio_init.part.0>:
 8005a0c:	b510      	push	{r4, lr}
 8005a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a3c <global_stdio_init.part.0+0x30>)
 8005a10:	4c0b      	ldr	r4, [pc, #44]	@ (8005a40 <global_stdio_init.part.0+0x34>)
 8005a12:	4a0c      	ldr	r2, [pc, #48]	@ (8005a44 <global_stdio_init.part.0+0x38>)
 8005a14:	4620      	mov	r0, r4
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	2104      	movs	r1, #4
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f7ff ff94 	bl	8005948 <std>
 8005a20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a24:	2201      	movs	r2, #1
 8005a26:	2109      	movs	r1, #9
 8005a28:	f7ff ff8e 	bl	8005948 <std>
 8005a2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a30:	2202      	movs	r2, #2
 8005a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a36:	2112      	movs	r1, #18
 8005a38:	f7ff bf86 	b.w	8005948 <std>
 8005a3c:	20000578 	.word	0x20000578
 8005a40:	20000440 	.word	0x20000440
 8005a44:	080059b5 	.word	0x080059b5

08005a48 <__sfp_lock_acquire>:
 8005a48:	4801      	ldr	r0, [pc, #4]	@ (8005a50 <__sfp_lock_acquire+0x8>)
 8005a4a:	f000 b980 	b.w	8005d4e <__retarget_lock_acquire_recursive>
 8005a4e:	bf00      	nop
 8005a50:	20000581 	.word	0x20000581

08005a54 <__sfp_lock_release>:
 8005a54:	4801      	ldr	r0, [pc, #4]	@ (8005a5c <__sfp_lock_release+0x8>)
 8005a56:	f000 b97b 	b.w	8005d50 <__retarget_lock_release_recursive>
 8005a5a:	bf00      	nop
 8005a5c:	20000581 	.word	0x20000581

08005a60 <__sinit>:
 8005a60:	b510      	push	{r4, lr}
 8005a62:	4604      	mov	r4, r0
 8005a64:	f7ff fff0 	bl	8005a48 <__sfp_lock_acquire>
 8005a68:	6a23      	ldr	r3, [r4, #32]
 8005a6a:	b11b      	cbz	r3, 8005a74 <__sinit+0x14>
 8005a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a70:	f7ff bff0 	b.w	8005a54 <__sfp_lock_release>
 8005a74:	4b04      	ldr	r3, [pc, #16]	@ (8005a88 <__sinit+0x28>)
 8005a76:	6223      	str	r3, [r4, #32]
 8005a78:	4b04      	ldr	r3, [pc, #16]	@ (8005a8c <__sinit+0x2c>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1f5      	bne.n	8005a6c <__sinit+0xc>
 8005a80:	f7ff ffc4 	bl	8005a0c <global_stdio_init.part.0>
 8005a84:	e7f2      	b.n	8005a6c <__sinit+0xc>
 8005a86:	bf00      	nop
 8005a88:	080059cd 	.word	0x080059cd
 8005a8c:	20000578 	.word	0x20000578

08005a90 <_fwalk_sglue>:
 8005a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a94:	4607      	mov	r7, r0
 8005a96:	4688      	mov	r8, r1
 8005a98:	4614      	mov	r4, r2
 8005a9a:	2600      	movs	r6, #0
 8005a9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005aa0:	f1b9 0901 	subs.w	r9, r9, #1
 8005aa4:	d505      	bpl.n	8005ab2 <_fwalk_sglue+0x22>
 8005aa6:	6824      	ldr	r4, [r4, #0]
 8005aa8:	2c00      	cmp	r4, #0
 8005aaa:	d1f7      	bne.n	8005a9c <_fwalk_sglue+0xc>
 8005aac:	4630      	mov	r0, r6
 8005aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ab2:	89ab      	ldrh	r3, [r5, #12]
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d907      	bls.n	8005ac8 <_fwalk_sglue+0x38>
 8005ab8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005abc:	3301      	adds	r3, #1
 8005abe:	d003      	beq.n	8005ac8 <_fwalk_sglue+0x38>
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	4638      	mov	r0, r7
 8005ac4:	47c0      	blx	r8
 8005ac6:	4306      	orrs	r6, r0
 8005ac8:	3568      	adds	r5, #104	@ 0x68
 8005aca:	e7e9      	b.n	8005aa0 <_fwalk_sglue+0x10>

08005acc <sniprintf>:
 8005acc:	b40c      	push	{r2, r3}
 8005ace:	b530      	push	{r4, r5, lr}
 8005ad0:	4b17      	ldr	r3, [pc, #92]	@ (8005b30 <sniprintf+0x64>)
 8005ad2:	1e0c      	subs	r4, r1, #0
 8005ad4:	681d      	ldr	r5, [r3, #0]
 8005ad6:	b09d      	sub	sp, #116	@ 0x74
 8005ad8:	da08      	bge.n	8005aec <sniprintf+0x20>
 8005ada:	238b      	movs	r3, #139	@ 0x8b
 8005adc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae0:	602b      	str	r3, [r5, #0]
 8005ae2:	b01d      	add	sp, #116	@ 0x74
 8005ae4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005ae8:	b002      	add	sp, #8
 8005aea:	4770      	bx	lr
 8005aec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005af0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005af4:	bf0c      	ite	eq
 8005af6:	4623      	moveq	r3, r4
 8005af8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005afc:	9304      	str	r3, [sp, #16]
 8005afe:	9307      	str	r3, [sp, #28]
 8005b00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b04:	9002      	str	r0, [sp, #8]
 8005b06:	9006      	str	r0, [sp, #24]
 8005b08:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005b0c:	4628      	mov	r0, r5
 8005b0e:	ab21      	add	r3, sp, #132	@ 0x84
 8005b10:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005b12:	a902      	add	r1, sp, #8
 8005b14:	9301      	str	r3, [sp, #4]
 8005b16:	f001 fc55 	bl	80073c4 <_svfiprintf_r>
 8005b1a:	1c43      	adds	r3, r0, #1
 8005b1c:	bfbc      	itt	lt
 8005b1e:	238b      	movlt	r3, #139	@ 0x8b
 8005b20:	602b      	strlt	r3, [r5, #0]
 8005b22:	2c00      	cmp	r4, #0
 8005b24:	d0dd      	beq.n	8005ae2 <sniprintf+0x16>
 8005b26:	2200      	movs	r2, #0
 8005b28:	9b02      	ldr	r3, [sp, #8]
 8005b2a:	701a      	strb	r2, [r3, #0]
 8005b2c:	e7d9      	b.n	8005ae2 <sniprintf+0x16>
 8005b2e:	bf00      	nop
 8005b30:	200000f0 	.word	0x200000f0

08005b34 <siprintf>:
 8005b34:	b40e      	push	{r1, r2, r3}
 8005b36:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b3a:	b500      	push	{lr}
 8005b3c:	b09c      	sub	sp, #112	@ 0x70
 8005b3e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005b40:	9002      	str	r0, [sp, #8]
 8005b42:	9006      	str	r0, [sp, #24]
 8005b44:	9107      	str	r1, [sp, #28]
 8005b46:	9104      	str	r1, [sp, #16]
 8005b48:	4808      	ldr	r0, [pc, #32]	@ (8005b6c <siprintf+0x38>)
 8005b4a:	4909      	ldr	r1, [pc, #36]	@ (8005b70 <siprintf+0x3c>)
 8005b4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b50:	9105      	str	r1, [sp, #20]
 8005b52:	6800      	ldr	r0, [r0, #0]
 8005b54:	a902      	add	r1, sp, #8
 8005b56:	9301      	str	r3, [sp, #4]
 8005b58:	f001 fc34 	bl	80073c4 <_svfiprintf_r>
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	9b02      	ldr	r3, [sp, #8]
 8005b60:	701a      	strb	r2, [r3, #0]
 8005b62:	b01c      	add	sp, #112	@ 0x70
 8005b64:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b68:	b003      	add	sp, #12
 8005b6a:	4770      	bx	lr
 8005b6c:	200000f0 	.word	0x200000f0
 8005b70:	ffff0208 	.word	0xffff0208

08005b74 <siscanf>:
 8005b74:	b40e      	push	{r1, r2, r3}
 8005b76:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005b7a:	b530      	push	{r4, r5, lr}
 8005b7c:	b09c      	sub	sp, #112	@ 0x70
 8005b7e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8005b80:	f854 5b04 	ldr.w	r5, [r4], #4
 8005b84:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005b88:	9002      	str	r0, [sp, #8]
 8005b8a:	9006      	str	r0, [sp, #24]
 8005b8c:	f7fa fae0 	bl	8000150 <strlen>
 8005b90:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc0 <siscanf+0x4c>)
 8005b92:	9003      	str	r0, [sp, #12]
 8005b94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b96:	2300      	movs	r3, #0
 8005b98:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005b9a:	9314      	str	r3, [sp, #80]	@ 0x50
 8005b9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005ba0:	9007      	str	r0, [sp, #28]
 8005ba2:	4808      	ldr	r0, [pc, #32]	@ (8005bc4 <siscanf+0x50>)
 8005ba4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005ba8:	462a      	mov	r2, r5
 8005baa:	4623      	mov	r3, r4
 8005bac:	a902      	add	r1, sp, #8
 8005bae:	6800      	ldr	r0, [r0, #0]
 8005bb0:	9401      	str	r4, [sp, #4]
 8005bb2:	f001 fd5b 	bl	800766c <__ssvfiscanf_r>
 8005bb6:	b01c      	add	sp, #112	@ 0x70
 8005bb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005bbc:	b003      	add	sp, #12
 8005bbe:	4770      	bx	lr
 8005bc0:	08005beb 	.word	0x08005beb
 8005bc4:	200000f0 	.word	0x200000f0

08005bc8 <__sread>:
 8005bc8:	b510      	push	{r4, lr}
 8005bca:	460c      	mov	r4, r1
 8005bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bd0:	f000 f86e 	bl	8005cb0 <_read_r>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	bfab      	itete	ge
 8005bd8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005bda:	89a3      	ldrhlt	r3, [r4, #12]
 8005bdc:	181b      	addge	r3, r3, r0
 8005bde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005be2:	bfac      	ite	ge
 8005be4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005be6:	81a3      	strhlt	r3, [r4, #12]
 8005be8:	bd10      	pop	{r4, pc}

08005bea <__seofread>:
 8005bea:	2000      	movs	r0, #0
 8005bec:	4770      	bx	lr

08005bee <__swrite>:
 8005bee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bf2:	461f      	mov	r7, r3
 8005bf4:	898b      	ldrh	r3, [r1, #12]
 8005bf6:	4605      	mov	r5, r0
 8005bf8:	05db      	lsls	r3, r3, #23
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	4616      	mov	r6, r2
 8005bfe:	d505      	bpl.n	8005c0c <__swrite+0x1e>
 8005c00:	2302      	movs	r3, #2
 8005c02:	2200      	movs	r2, #0
 8005c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c08:	f000 f840 	bl	8005c8c <_lseek_r>
 8005c0c:	89a3      	ldrh	r3, [r4, #12]
 8005c0e:	4632      	mov	r2, r6
 8005c10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c14:	81a3      	strh	r3, [r4, #12]
 8005c16:	4628      	mov	r0, r5
 8005c18:	463b      	mov	r3, r7
 8005c1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c22:	f000 b857 	b.w	8005cd4 <_write_r>

08005c26 <__sseek>:
 8005c26:	b510      	push	{r4, lr}
 8005c28:	460c      	mov	r4, r1
 8005c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c2e:	f000 f82d 	bl	8005c8c <_lseek_r>
 8005c32:	1c43      	adds	r3, r0, #1
 8005c34:	89a3      	ldrh	r3, [r4, #12]
 8005c36:	bf15      	itete	ne
 8005c38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c42:	81a3      	strheq	r3, [r4, #12]
 8005c44:	bf18      	it	ne
 8005c46:	81a3      	strhne	r3, [r4, #12]
 8005c48:	bd10      	pop	{r4, pc}

08005c4a <__sclose>:
 8005c4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c4e:	f000 b80d 	b.w	8005c6c <_close_r>

08005c52 <memset>:
 8005c52:	4603      	mov	r3, r0
 8005c54:	4402      	add	r2, r0
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d100      	bne.n	8005c5c <memset+0xa>
 8005c5a:	4770      	bx	lr
 8005c5c:	f803 1b01 	strb.w	r1, [r3], #1
 8005c60:	e7f9      	b.n	8005c56 <memset+0x4>
	...

08005c64 <_localeconv_r>:
 8005c64:	4800      	ldr	r0, [pc, #0]	@ (8005c68 <_localeconv_r+0x4>)
 8005c66:	4770      	bx	lr
 8005c68:	20000230 	.word	0x20000230

08005c6c <_close_r>:
 8005c6c:	b538      	push	{r3, r4, r5, lr}
 8005c6e:	2300      	movs	r3, #0
 8005c70:	4d05      	ldr	r5, [pc, #20]	@ (8005c88 <_close_r+0x1c>)
 8005c72:	4604      	mov	r4, r0
 8005c74:	4608      	mov	r0, r1
 8005c76:	602b      	str	r3, [r5, #0]
 8005c78:	f7fc fb05 	bl	8002286 <_close>
 8005c7c:	1c43      	adds	r3, r0, #1
 8005c7e:	d102      	bne.n	8005c86 <_close_r+0x1a>
 8005c80:	682b      	ldr	r3, [r5, #0]
 8005c82:	b103      	cbz	r3, 8005c86 <_close_r+0x1a>
 8005c84:	6023      	str	r3, [r4, #0]
 8005c86:	bd38      	pop	{r3, r4, r5, pc}
 8005c88:	2000057c 	.word	0x2000057c

08005c8c <_lseek_r>:
 8005c8c:	b538      	push	{r3, r4, r5, lr}
 8005c8e:	4604      	mov	r4, r0
 8005c90:	4608      	mov	r0, r1
 8005c92:	4611      	mov	r1, r2
 8005c94:	2200      	movs	r2, #0
 8005c96:	4d05      	ldr	r5, [pc, #20]	@ (8005cac <_lseek_r+0x20>)
 8005c98:	602a      	str	r2, [r5, #0]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f7fc fb17 	bl	80022ce <_lseek>
 8005ca0:	1c43      	adds	r3, r0, #1
 8005ca2:	d102      	bne.n	8005caa <_lseek_r+0x1e>
 8005ca4:	682b      	ldr	r3, [r5, #0]
 8005ca6:	b103      	cbz	r3, 8005caa <_lseek_r+0x1e>
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	bd38      	pop	{r3, r4, r5, pc}
 8005cac:	2000057c 	.word	0x2000057c

08005cb0 <_read_r>:
 8005cb0:	b538      	push	{r3, r4, r5, lr}
 8005cb2:	4604      	mov	r4, r0
 8005cb4:	4608      	mov	r0, r1
 8005cb6:	4611      	mov	r1, r2
 8005cb8:	2200      	movs	r2, #0
 8005cba:	4d05      	ldr	r5, [pc, #20]	@ (8005cd0 <_read_r+0x20>)
 8005cbc:	602a      	str	r2, [r5, #0]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f7fc faa8 	bl	8002214 <_read>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_read_r+0x1e>
 8005cc8:	682b      	ldr	r3, [r5, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_read_r+0x1e>
 8005ccc:	6023      	str	r3, [r4, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	2000057c 	.word	0x2000057c

08005cd4 <_write_r>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	4604      	mov	r4, r0
 8005cd8:	4608      	mov	r0, r1
 8005cda:	4611      	mov	r1, r2
 8005cdc:	2200      	movs	r2, #0
 8005cde:	4d05      	ldr	r5, [pc, #20]	@ (8005cf4 <_write_r+0x20>)
 8005ce0:	602a      	str	r2, [r5, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	f7fc fab3 	bl	800224e <_write>
 8005ce8:	1c43      	adds	r3, r0, #1
 8005cea:	d102      	bne.n	8005cf2 <_write_r+0x1e>
 8005cec:	682b      	ldr	r3, [r5, #0]
 8005cee:	b103      	cbz	r3, 8005cf2 <_write_r+0x1e>
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	bd38      	pop	{r3, r4, r5, pc}
 8005cf4:	2000057c 	.word	0x2000057c

08005cf8 <__errno>:
 8005cf8:	4b01      	ldr	r3, [pc, #4]	@ (8005d00 <__errno+0x8>)
 8005cfa:	6818      	ldr	r0, [r3, #0]
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	200000f0 	.word	0x200000f0

08005d04 <__libc_init_array>:
 8005d04:	b570      	push	{r4, r5, r6, lr}
 8005d06:	2600      	movs	r6, #0
 8005d08:	4d0c      	ldr	r5, [pc, #48]	@ (8005d3c <__libc_init_array+0x38>)
 8005d0a:	4c0d      	ldr	r4, [pc, #52]	@ (8005d40 <__libc_init_array+0x3c>)
 8005d0c:	1b64      	subs	r4, r4, r5
 8005d0e:	10a4      	asrs	r4, r4, #2
 8005d10:	42a6      	cmp	r6, r4
 8005d12:	d109      	bne.n	8005d28 <__libc_init_array+0x24>
 8005d14:	f002 fce2 	bl	80086dc <_init>
 8005d18:	2600      	movs	r6, #0
 8005d1a:	4d0a      	ldr	r5, [pc, #40]	@ (8005d44 <__libc_init_array+0x40>)
 8005d1c:	4c0a      	ldr	r4, [pc, #40]	@ (8005d48 <__libc_init_array+0x44>)
 8005d1e:	1b64      	subs	r4, r4, r5
 8005d20:	10a4      	asrs	r4, r4, #2
 8005d22:	42a6      	cmp	r6, r4
 8005d24:	d105      	bne.n	8005d32 <__libc_init_array+0x2e>
 8005d26:	bd70      	pop	{r4, r5, r6, pc}
 8005d28:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d2c:	4798      	blx	r3
 8005d2e:	3601      	adds	r6, #1
 8005d30:	e7ee      	b.n	8005d10 <__libc_init_array+0xc>
 8005d32:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d36:	4798      	blx	r3
 8005d38:	3601      	adds	r6, #1
 8005d3a:	e7f2      	b.n	8005d22 <__libc_init_array+0x1e>
 8005d3c:	08008b54 	.word	0x08008b54
 8005d40:	08008b54 	.word	0x08008b54
 8005d44:	08008b54 	.word	0x08008b54
 8005d48:	08008b58 	.word	0x08008b58

08005d4c <__retarget_lock_init_recursive>:
 8005d4c:	4770      	bx	lr

08005d4e <__retarget_lock_acquire_recursive>:
 8005d4e:	4770      	bx	lr

08005d50 <__retarget_lock_release_recursive>:
 8005d50:	4770      	bx	lr

08005d52 <memchr>:
 8005d52:	4603      	mov	r3, r0
 8005d54:	b510      	push	{r4, lr}
 8005d56:	b2c9      	uxtb	r1, r1
 8005d58:	4402      	add	r2, r0
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	d101      	bne.n	8005d64 <memchr+0x12>
 8005d60:	2000      	movs	r0, #0
 8005d62:	e003      	b.n	8005d6c <memchr+0x1a>
 8005d64:	7804      	ldrb	r4, [r0, #0]
 8005d66:	3301      	adds	r3, #1
 8005d68:	428c      	cmp	r4, r1
 8005d6a:	d1f6      	bne.n	8005d5a <memchr+0x8>
 8005d6c:	bd10      	pop	{r4, pc}

08005d6e <quorem>:
 8005d6e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d72:	6903      	ldr	r3, [r0, #16]
 8005d74:	690c      	ldr	r4, [r1, #16]
 8005d76:	4607      	mov	r7, r0
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	db7e      	blt.n	8005e7a <quorem+0x10c>
 8005d7c:	3c01      	subs	r4, #1
 8005d7e:	00a3      	lsls	r3, r4, #2
 8005d80:	f100 0514 	add.w	r5, r0, #20
 8005d84:	f101 0814 	add.w	r8, r1, #20
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d8e:	9301      	str	r3, [sp, #4]
 8005d90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d98:	3301      	adds	r3, #1
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005da0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005da4:	d32e      	bcc.n	8005e04 <quorem+0x96>
 8005da6:	f04f 0a00 	mov.w	sl, #0
 8005daa:	46c4      	mov	ip, r8
 8005dac:	46ae      	mov	lr, r5
 8005dae:	46d3      	mov	fp, sl
 8005db0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005db4:	b298      	uxth	r0, r3
 8005db6:	fb06 a000 	mla	r0, r6, r0, sl
 8005dba:	0c1b      	lsrs	r3, r3, #16
 8005dbc:	0c02      	lsrs	r2, r0, #16
 8005dbe:	fb06 2303 	mla	r3, r6, r3, r2
 8005dc2:	f8de 2000 	ldr.w	r2, [lr]
 8005dc6:	b280      	uxth	r0, r0
 8005dc8:	b292      	uxth	r2, r2
 8005dca:	1a12      	subs	r2, r2, r0
 8005dcc:	445a      	add	r2, fp
 8005dce:	f8de 0000 	ldr.w	r0, [lr]
 8005dd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005ddc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005de0:	b292      	uxth	r2, r2
 8005de2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005de6:	45e1      	cmp	r9, ip
 8005de8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005dec:	f84e 2b04 	str.w	r2, [lr], #4
 8005df0:	d2de      	bcs.n	8005db0 <quorem+0x42>
 8005df2:	9b00      	ldr	r3, [sp, #0]
 8005df4:	58eb      	ldr	r3, [r5, r3]
 8005df6:	b92b      	cbnz	r3, 8005e04 <quorem+0x96>
 8005df8:	9b01      	ldr	r3, [sp, #4]
 8005dfa:	3b04      	subs	r3, #4
 8005dfc:	429d      	cmp	r5, r3
 8005dfe:	461a      	mov	r2, r3
 8005e00:	d32f      	bcc.n	8005e62 <quorem+0xf4>
 8005e02:	613c      	str	r4, [r7, #16]
 8005e04:	4638      	mov	r0, r7
 8005e06:	f001 f979 	bl	80070fc <__mcmp>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	db25      	blt.n	8005e5a <quorem+0xec>
 8005e0e:	4629      	mov	r1, r5
 8005e10:	2000      	movs	r0, #0
 8005e12:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e16:	f8d1 c000 	ldr.w	ip, [r1]
 8005e1a:	fa1f fe82 	uxth.w	lr, r2
 8005e1e:	fa1f f38c 	uxth.w	r3, ip
 8005e22:	eba3 030e 	sub.w	r3, r3, lr
 8005e26:	4403      	add	r3, r0
 8005e28:	0c12      	lsrs	r2, r2, #16
 8005e2a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005e2e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e38:	45c1      	cmp	r9, r8
 8005e3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e3e:	f841 3b04 	str.w	r3, [r1], #4
 8005e42:	d2e6      	bcs.n	8005e12 <quorem+0xa4>
 8005e44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e4c:	b922      	cbnz	r2, 8005e58 <quorem+0xea>
 8005e4e:	3b04      	subs	r3, #4
 8005e50:	429d      	cmp	r5, r3
 8005e52:	461a      	mov	r2, r3
 8005e54:	d30b      	bcc.n	8005e6e <quorem+0x100>
 8005e56:	613c      	str	r4, [r7, #16]
 8005e58:	3601      	adds	r6, #1
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	b003      	add	sp, #12
 8005e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e62:	6812      	ldr	r2, [r2, #0]
 8005e64:	3b04      	subs	r3, #4
 8005e66:	2a00      	cmp	r2, #0
 8005e68:	d1cb      	bne.n	8005e02 <quorem+0x94>
 8005e6a:	3c01      	subs	r4, #1
 8005e6c:	e7c6      	b.n	8005dfc <quorem+0x8e>
 8005e6e:	6812      	ldr	r2, [r2, #0]
 8005e70:	3b04      	subs	r3, #4
 8005e72:	2a00      	cmp	r2, #0
 8005e74:	d1ef      	bne.n	8005e56 <quorem+0xe8>
 8005e76:	3c01      	subs	r4, #1
 8005e78:	e7ea      	b.n	8005e50 <quorem+0xe2>
 8005e7a:	2000      	movs	r0, #0
 8005e7c:	e7ee      	b.n	8005e5c <quorem+0xee>
	...

08005e80 <_dtoa_r>:
 8005e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e84:	4614      	mov	r4, r2
 8005e86:	461d      	mov	r5, r3
 8005e88:	69c7      	ldr	r7, [r0, #28]
 8005e8a:	b097      	sub	sp, #92	@ 0x5c
 8005e8c:	4683      	mov	fp, r0
 8005e8e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005e92:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e94:	b97f      	cbnz	r7, 8005eb6 <_dtoa_r+0x36>
 8005e96:	2010      	movs	r0, #16
 8005e98:	f000 fe02 	bl	8006aa0 <malloc>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	f8cb 001c 	str.w	r0, [fp, #28]
 8005ea2:	b920      	cbnz	r0, 8005eae <_dtoa_r+0x2e>
 8005ea4:	21ef      	movs	r1, #239	@ 0xef
 8005ea6:	4ba8      	ldr	r3, [pc, #672]	@ (8006148 <_dtoa_r+0x2c8>)
 8005ea8:	48a8      	ldr	r0, [pc, #672]	@ (800614c <_dtoa_r+0x2cc>)
 8005eaa:	f001 ffef 	bl	8007e8c <__assert_func>
 8005eae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005eb2:	6007      	str	r7, [r0, #0]
 8005eb4:	60c7      	str	r7, [r0, #12]
 8005eb6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005eba:	6819      	ldr	r1, [r3, #0]
 8005ebc:	b159      	cbz	r1, 8005ed6 <_dtoa_r+0x56>
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	4093      	lsls	r3, r2
 8005ec4:	604a      	str	r2, [r1, #4]
 8005ec6:	608b      	str	r3, [r1, #8]
 8005ec8:	4658      	mov	r0, fp
 8005eca:	f000 fedf 	bl	8006c8c <_Bfree>
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005ed4:	601a      	str	r2, [r3, #0]
 8005ed6:	1e2b      	subs	r3, r5, #0
 8005ed8:	bfaf      	iteee	ge
 8005eda:	2300      	movge	r3, #0
 8005edc:	2201      	movlt	r2, #1
 8005ede:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005ee2:	9303      	strlt	r3, [sp, #12]
 8005ee4:	bfa8      	it	ge
 8005ee6:	6033      	strge	r3, [r6, #0]
 8005ee8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005eec:	4b98      	ldr	r3, [pc, #608]	@ (8006150 <_dtoa_r+0x2d0>)
 8005eee:	bfb8      	it	lt
 8005ef0:	6032      	strlt	r2, [r6, #0]
 8005ef2:	ea33 0308 	bics.w	r3, r3, r8
 8005ef6:	d112      	bne.n	8005f1e <_dtoa_r+0x9e>
 8005ef8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005efc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f04:	4323      	orrs	r3, r4
 8005f06:	f000 8550 	beq.w	80069aa <_dtoa_r+0xb2a>
 8005f0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f0c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006154 <_dtoa_r+0x2d4>
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 8552 	beq.w	80069ba <_dtoa_r+0xb3a>
 8005f16:	f10a 0303 	add.w	r3, sl, #3
 8005f1a:	f000 bd4c 	b.w	80069b6 <_dtoa_r+0xb36>
 8005f1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f22:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005f26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	f7fa fd3b 	bl	80009a8 <__aeabi_dcmpeq>
 8005f32:	4607      	mov	r7, r0
 8005f34:	b158      	cbz	r0, 8005f4e <_dtoa_r+0xce>
 8005f36:	2301      	movs	r3, #1
 8005f38:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f3a:	6013      	str	r3, [r2, #0]
 8005f3c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f3e:	b113      	cbz	r3, 8005f46 <_dtoa_r+0xc6>
 8005f40:	4b85      	ldr	r3, [pc, #532]	@ (8006158 <_dtoa_r+0x2d8>)
 8005f42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005f44:	6013      	str	r3, [r2, #0]
 8005f46:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800615c <_dtoa_r+0x2dc>
 8005f4a:	f000 bd36 	b.w	80069ba <_dtoa_r+0xb3a>
 8005f4e:	ab14      	add	r3, sp, #80	@ 0x50
 8005f50:	9301      	str	r3, [sp, #4]
 8005f52:	ab15      	add	r3, sp, #84	@ 0x54
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	4658      	mov	r0, fp
 8005f58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005f5c:	f001 f97e 	bl	800725c <__d2b>
 8005f60:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005f64:	4681      	mov	r9, r0
 8005f66:	2e00      	cmp	r6, #0
 8005f68:	d077      	beq.n	800605a <_dtoa_r+0x1da>
 8005f6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f70:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f78:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f7c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f80:	9712      	str	r7, [sp, #72]	@ 0x48
 8005f82:	4619      	mov	r1, r3
 8005f84:	2200      	movs	r2, #0
 8005f86:	4b76      	ldr	r3, [pc, #472]	@ (8006160 <_dtoa_r+0x2e0>)
 8005f88:	f7fa f8ee 	bl	8000168 <__aeabi_dsub>
 8005f8c:	a368      	add	r3, pc, #416	@ (adr r3, 8006130 <_dtoa_r+0x2b0>)
 8005f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f92:	f7fa faa1 	bl	80004d8 <__aeabi_dmul>
 8005f96:	a368      	add	r3, pc, #416	@ (adr r3, 8006138 <_dtoa_r+0x2b8>)
 8005f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9c:	f7fa f8e6 	bl	800016c <__adddf3>
 8005fa0:	4604      	mov	r4, r0
 8005fa2:	4630      	mov	r0, r6
 8005fa4:	460d      	mov	r5, r1
 8005fa6:	f7fa fa2d 	bl	8000404 <__aeabi_i2d>
 8005faa:	a365      	add	r3, pc, #404	@ (adr r3, 8006140 <_dtoa_r+0x2c0>)
 8005fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb0:	f7fa fa92 	bl	80004d8 <__aeabi_dmul>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	4620      	mov	r0, r4
 8005fba:	4629      	mov	r1, r5
 8005fbc:	f7fa f8d6 	bl	800016c <__adddf3>
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	460d      	mov	r5, r1
 8005fc4:	f7fa fd38 	bl	8000a38 <__aeabi_d2iz>
 8005fc8:	2200      	movs	r2, #0
 8005fca:	4607      	mov	r7, r0
 8005fcc:	2300      	movs	r3, #0
 8005fce:	4620      	mov	r0, r4
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	f7fa fcf3 	bl	80009bc <__aeabi_dcmplt>
 8005fd6:	b140      	cbz	r0, 8005fea <_dtoa_r+0x16a>
 8005fd8:	4638      	mov	r0, r7
 8005fda:	f7fa fa13 	bl	8000404 <__aeabi_i2d>
 8005fde:	4622      	mov	r2, r4
 8005fe0:	462b      	mov	r3, r5
 8005fe2:	f7fa fce1 	bl	80009a8 <__aeabi_dcmpeq>
 8005fe6:	b900      	cbnz	r0, 8005fea <_dtoa_r+0x16a>
 8005fe8:	3f01      	subs	r7, #1
 8005fea:	2f16      	cmp	r7, #22
 8005fec:	d853      	bhi.n	8006096 <_dtoa_r+0x216>
 8005fee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ff2:	4b5c      	ldr	r3, [pc, #368]	@ (8006164 <_dtoa_r+0x2e4>)
 8005ff4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffc:	f7fa fcde 	bl	80009bc <__aeabi_dcmplt>
 8006000:	2800      	cmp	r0, #0
 8006002:	d04a      	beq.n	800609a <_dtoa_r+0x21a>
 8006004:	2300      	movs	r3, #0
 8006006:	3f01      	subs	r7, #1
 8006008:	930f      	str	r3, [sp, #60]	@ 0x3c
 800600a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800600c:	1b9b      	subs	r3, r3, r6
 800600e:	1e5a      	subs	r2, r3, #1
 8006010:	bf46      	itte	mi
 8006012:	f1c3 0801 	rsbmi	r8, r3, #1
 8006016:	2300      	movmi	r3, #0
 8006018:	f04f 0800 	movpl.w	r8, #0
 800601c:	9209      	str	r2, [sp, #36]	@ 0x24
 800601e:	bf48      	it	mi
 8006020:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006022:	2f00      	cmp	r7, #0
 8006024:	db3b      	blt.n	800609e <_dtoa_r+0x21e>
 8006026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006028:	970e      	str	r7, [sp, #56]	@ 0x38
 800602a:	443b      	add	r3, r7
 800602c:	9309      	str	r3, [sp, #36]	@ 0x24
 800602e:	2300      	movs	r3, #0
 8006030:	930a      	str	r3, [sp, #40]	@ 0x28
 8006032:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006034:	2b09      	cmp	r3, #9
 8006036:	d866      	bhi.n	8006106 <_dtoa_r+0x286>
 8006038:	2b05      	cmp	r3, #5
 800603a:	bfc4      	itt	gt
 800603c:	3b04      	subgt	r3, #4
 800603e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006040:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006042:	bfc8      	it	gt
 8006044:	2400      	movgt	r4, #0
 8006046:	f1a3 0302 	sub.w	r3, r3, #2
 800604a:	bfd8      	it	le
 800604c:	2401      	movle	r4, #1
 800604e:	2b03      	cmp	r3, #3
 8006050:	d864      	bhi.n	800611c <_dtoa_r+0x29c>
 8006052:	e8df f003 	tbb	[pc, r3]
 8006056:	382b      	.short	0x382b
 8006058:	5636      	.short	0x5636
 800605a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800605e:	441e      	add	r6, r3
 8006060:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006064:	2b20      	cmp	r3, #32
 8006066:	bfc1      	itttt	gt
 8006068:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800606c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006070:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006074:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006078:	bfd6      	itet	le
 800607a:	f1c3 0320 	rsble	r3, r3, #32
 800607e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006082:	fa04 f003 	lslle.w	r0, r4, r3
 8006086:	f7fa f9ad 	bl	80003e4 <__aeabi_ui2d>
 800608a:	2201      	movs	r2, #1
 800608c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006090:	3e01      	subs	r6, #1
 8006092:	9212      	str	r2, [sp, #72]	@ 0x48
 8006094:	e775      	b.n	8005f82 <_dtoa_r+0x102>
 8006096:	2301      	movs	r3, #1
 8006098:	e7b6      	b.n	8006008 <_dtoa_r+0x188>
 800609a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800609c:	e7b5      	b.n	800600a <_dtoa_r+0x18a>
 800609e:	427b      	negs	r3, r7
 80060a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a2:	2300      	movs	r3, #0
 80060a4:	eba8 0807 	sub.w	r8, r8, r7
 80060a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80060aa:	e7c2      	b.n	8006032 <_dtoa_r+0x1b2>
 80060ac:	2300      	movs	r3, #0
 80060ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	dc35      	bgt.n	8006122 <_dtoa_r+0x2a2>
 80060b6:	2301      	movs	r3, #1
 80060b8:	461a      	mov	r2, r3
 80060ba:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80060be:	9221      	str	r2, [sp, #132]	@ 0x84
 80060c0:	e00b      	b.n	80060da <_dtoa_r+0x25a>
 80060c2:	2301      	movs	r3, #1
 80060c4:	e7f3      	b.n	80060ae <_dtoa_r+0x22e>
 80060c6:	2300      	movs	r3, #0
 80060c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060cc:	18fb      	adds	r3, r7, r3
 80060ce:	9308      	str	r3, [sp, #32]
 80060d0:	3301      	adds	r3, #1
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	9307      	str	r3, [sp, #28]
 80060d6:	bfb8      	it	lt
 80060d8:	2301      	movlt	r3, #1
 80060da:	2100      	movs	r1, #0
 80060dc:	2204      	movs	r2, #4
 80060de:	f8db 001c 	ldr.w	r0, [fp, #28]
 80060e2:	f102 0514 	add.w	r5, r2, #20
 80060e6:	429d      	cmp	r5, r3
 80060e8:	d91f      	bls.n	800612a <_dtoa_r+0x2aa>
 80060ea:	6041      	str	r1, [r0, #4]
 80060ec:	4658      	mov	r0, fp
 80060ee:	f000 fd8d 	bl	8006c0c <_Balloc>
 80060f2:	4682      	mov	sl, r0
 80060f4:	2800      	cmp	r0, #0
 80060f6:	d139      	bne.n	800616c <_dtoa_r+0x2ec>
 80060f8:	4602      	mov	r2, r0
 80060fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80060fe:	4b1a      	ldr	r3, [pc, #104]	@ (8006168 <_dtoa_r+0x2e8>)
 8006100:	e6d2      	b.n	8005ea8 <_dtoa_r+0x28>
 8006102:	2301      	movs	r3, #1
 8006104:	e7e0      	b.n	80060c8 <_dtoa_r+0x248>
 8006106:	2401      	movs	r4, #1
 8006108:	2300      	movs	r3, #0
 800610a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800610c:	9320      	str	r3, [sp, #128]	@ 0x80
 800610e:	f04f 33ff 	mov.w	r3, #4294967295
 8006112:	2200      	movs	r2, #0
 8006114:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006118:	2312      	movs	r3, #18
 800611a:	e7d0      	b.n	80060be <_dtoa_r+0x23e>
 800611c:	2301      	movs	r3, #1
 800611e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006120:	e7f5      	b.n	800610e <_dtoa_r+0x28e>
 8006122:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006124:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006128:	e7d7      	b.n	80060da <_dtoa_r+0x25a>
 800612a:	3101      	adds	r1, #1
 800612c:	0052      	lsls	r2, r2, #1
 800612e:	e7d8      	b.n	80060e2 <_dtoa_r+0x262>
 8006130:	636f4361 	.word	0x636f4361
 8006134:	3fd287a7 	.word	0x3fd287a7
 8006138:	8b60c8b3 	.word	0x8b60c8b3
 800613c:	3fc68a28 	.word	0x3fc68a28
 8006140:	509f79fb 	.word	0x509f79fb
 8006144:	3fd34413 	.word	0x3fd34413
 8006148:	08008801 	.word	0x08008801
 800614c:	08008818 	.word	0x08008818
 8006150:	7ff00000 	.word	0x7ff00000
 8006154:	080087fd 	.word	0x080087fd
 8006158:	08008a00 	.word	0x08008a00
 800615c:	080089ff 	.word	0x080089ff
 8006160:	3ff80000 	.word	0x3ff80000
 8006164:	08008910 	.word	0x08008910
 8006168:	08008870 	.word	0x08008870
 800616c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006170:	6018      	str	r0, [r3, #0]
 8006172:	9b07      	ldr	r3, [sp, #28]
 8006174:	2b0e      	cmp	r3, #14
 8006176:	f200 80a4 	bhi.w	80062c2 <_dtoa_r+0x442>
 800617a:	2c00      	cmp	r4, #0
 800617c:	f000 80a1 	beq.w	80062c2 <_dtoa_r+0x442>
 8006180:	2f00      	cmp	r7, #0
 8006182:	dd33      	ble.n	80061ec <_dtoa_r+0x36c>
 8006184:	4b86      	ldr	r3, [pc, #536]	@ (80063a0 <_dtoa_r+0x520>)
 8006186:	f007 020f 	and.w	r2, r7, #15
 800618a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800618e:	05f8      	lsls	r0, r7, #23
 8006190:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006194:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006198:	ea4f 1427 	mov.w	r4, r7, asr #4
 800619c:	d516      	bpl.n	80061cc <_dtoa_r+0x34c>
 800619e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061a2:	4b80      	ldr	r3, [pc, #512]	@ (80063a4 <_dtoa_r+0x524>)
 80061a4:	2603      	movs	r6, #3
 80061a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061aa:	f7fa fabf 	bl	800072c <__aeabi_ddiv>
 80061ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061b2:	f004 040f 	and.w	r4, r4, #15
 80061b6:	4d7b      	ldr	r5, [pc, #492]	@ (80063a4 <_dtoa_r+0x524>)
 80061b8:	b954      	cbnz	r4, 80061d0 <_dtoa_r+0x350>
 80061ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061c2:	f7fa fab3 	bl	800072c <__aeabi_ddiv>
 80061c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061ca:	e028      	b.n	800621e <_dtoa_r+0x39e>
 80061cc:	2602      	movs	r6, #2
 80061ce:	e7f2      	b.n	80061b6 <_dtoa_r+0x336>
 80061d0:	07e1      	lsls	r1, r4, #31
 80061d2:	d508      	bpl.n	80061e6 <_dtoa_r+0x366>
 80061d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061dc:	f7fa f97c 	bl	80004d8 <__aeabi_dmul>
 80061e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061e4:	3601      	adds	r6, #1
 80061e6:	1064      	asrs	r4, r4, #1
 80061e8:	3508      	adds	r5, #8
 80061ea:	e7e5      	b.n	80061b8 <_dtoa_r+0x338>
 80061ec:	f000 80d2 	beq.w	8006394 <_dtoa_r+0x514>
 80061f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061f4:	427c      	negs	r4, r7
 80061f6:	4b6a      	ldr	r3, [pc, #424]	@ (80063a0 <_dtoa_r+0x520>)
 80061f8:	f004 020f 	and.w	r2, r4, #15
 80061fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006204:	f7fa f968 	bl	80004d8 <__aeabi_dmul>
 8006208:	2602      	movs	r6, #2
 800620a:	2300      	movs	r3, #0
 800620c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006210:	4d64      	ldr	r5, [pc, #400]	@ (80063a4 <_dtoa_r+0x524>)
 8006212:	1124      	asrs	r4, r4, #4
 8006214:	2c00      	cmp	r4, #0
 8006216:	f040 80b2 	bne.w	800637e <_dtoa_r+0x4fe>
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1d3      	bne.n	80061c6 <_dtoa_r+0x346>
 800621e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006222:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006224:	2b00      	cmp	r3, #0
 8006226:	f000 80b7 	beq.w	8006398 <_dtoa_r+0x518>
 800622a:	2200      	movs	r2, #0
 800622c:	4620      	mov	r0, r4
 800622e:	4629      	mov	r1, r5
 8006230:	4b5d      	ldr	r3, [pc, #372]	@ (80063a8 <_dtoa_r+0x528>)
 8006232:	f7fa fbc3 	bl	80009bc <__aeabi_dcmplt>
 8006236:	2800      	cmp	r0, #0
 8006238:	f000 80ae 	beq.w	8006398 <_dtoa_r+0x518>
 800623c:	9b07      	ldr	r3, [sp, #28]
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 80aa 	beq.w	8006398 <_dtoa_r+0x518>
 8006244:	9b08      	ldr	r3, [sp, #32]
 8006246:	2b00      	cmp	r3, #0
 8006248:	dd37      	ble.n	80062ba <_dtoa_r+0x43a>
 800624a:	1e7b      	subs	r3, r7, #1
 800624c:	4620      	mov	r0, r4
 800624e:	9304      	str	r3, [sp, #16]
 8006250:	2200      	movs	r2, #0
 8006252:	4629      	mov	r1, r5
 8006254:	4b55      	ldr	r3, [pc, #340]	@ (80063ac <_dtoa_r+0x52c>)
 8006256:	f7fa f93f 	bl	80004d8 <__aeabi_dmul>
 800625a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800625e:	9c08      	ldr	r4, [sp, #32]
 8006260:	3601      	adds	r6, #1
 8006262:	4630      	mov	r0, r6
 8006264:	f7fa f8ce 	bl	8000404 <__aeabi_i2d>
 8006268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800626c:	f7fa f934 	bl	80004d8 <__aeabi_dmul>
 8006270:	2200      	movs	r2, #0
 8006272:	4b4f      	ldr	r3, [pc, #316]	@ (80063b0 <_dtoa_r+0x530>)
 8006274:	f7f9 ff7a 	bl	800016c <__adddf3>
 8006278:	4605      	mov	r5, r0
 800627a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800627e:	2c00      	cmp	r4, #0
 8006280:	f040 809a 	bne.w	80063b8 <_dtoa_r+0x538>
 8006284:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006288:	2200      	movs	r2, #0
 800628a:	4b4a      	ldr	r3, [pc, #296]	@ (80063b4 <_dtoa_r+0x534>)
 800628c:	f7f9 ff6c 	bl	8000168 <__aeabi_dsub>
 8006290:	4602      	mov	r2, r0
 8006292:	460b      	mov	r3, r1
 8006294:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006298:	462a      	mov	r2, r5
 800629a:	4633      	mov	r3, r6
 800629c:	f7fa fbac 	bl	80009f8 <__aeabi_dcmpgt>
 80062a0:	2800      	cmp	r0, #0
 80062a2:	f040 828e 	bne.w	80067c2 <_dtoa_r+0x942>
 80062a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062aa:	462a      	mov	r2, r5
 80062ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80062b0:	f7fa fb84 	bl	80009bc <__aeabi_dcmplt>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	f040 8127 	bne.w	8006508 <_dtoa_r+0x688>
 80062ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80062be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80062c2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	f2c0 8163 	blt.w	8006590 <_dtoa_r+0x710>
 80062ca:	2f0e      	cmp	r7, #14
 80062cc:	f300 8160 	bgt.w	8006590 <_dtoa_r+0x710>
 80062d0:	4b33      	ldr	r3, [pc, #204]	@ (80063a0 <_dtoa_r+0x520>)
 80062d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80062d6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80062da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80062de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	da03      	bge.n	80062ec <_dtoa_r+0x46c>
 80062e4:	9b07      	ldr	r3, [sp, #28]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f340 8100 	ble.w	80064ec <_dtoa_r+0x66c>
 80062ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80062f0:	4656      	mov	r6, sl
 80062f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062f6:	4620      	mov	r0, r4
 80062f8:	4629      	mov	r1, r5
 80062fa:	f7fa fa17 	bl	800072c <__aeabi_ddiv>
 80062fe:	f7fa fb9b 	bl	8000a38 <__aeabi_d2iz>
 8006302:	4680      	mov	r8, r0
 8006304:	f7fa f87e 	bl	8000404 <__aeabi_i2d>
 8006308:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800630c:	f7fa f8e4 	bl	80004d8 <__aeabi_dmul>
 8006310:	4602      	mov	r2, r0
 8006312:	460b      	mov	r3, r1
 8006314:	4620      	mov	r0, r4
 8006316:	4629      	mov	r1, r5
 8006318:	f7f9 ff26 	bl	8000168 <__aeabi_dsub>
 800631c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006320:	9d07      	ldr	r5, [sp, #28]
 8006322:	f806 4b01 	strb.w	r4, [r6], #1
 8006326:	eba6 040a 	sub.w	r4, r6, sl
 800632a:	42a5      	cmp	r5, r4
 800632c:	4602      	mov	r2, r0
 800632e:	460b      	mov	r3, r1
 8006330:	f040 8116 	bne.w	8006560 <_dtoa_r+0x6e0>
 8006334:	f7f9 ff1a 	bl	800016c <__adddf3>
 8006338:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800633c:	4604      	mov	r4, r0
 800633e:	460d      	mov	r5, r1
 8006340:	f7fa fb5a 	bl	80009f8 <__aeabi_dcmpgt>
 8006344:	2800      	cmp	r0, #0
 8006346:	f040 80f8 	bne.w	800653a <_dtoa_r+0x6ba>
 800634a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800634e:	4620      	mov	r0, r4
 8006350:	4629      	mov	r1, r5
 8006352:	f7fa fb29 	bl	80009a8 <__aeabi_dcmpeq>
 8006356:	b118      	cbz	r0, 8006360 <_dtoa_r+0x4e0>
 8006358:	f018 0f01 	tst.w	r8, #1
 800635c:	f040 80ed 	bne.w	800653a <_dtoa_r+0x6ba>
 8006360:	4649      	mov	r1, r9
 8006362:	4658      	mov	r0, fp
 8006364:	f000 fc92 	bl	8006c8c <_Bfree>
 8006368:	2300      	movs	r3, #0
 800636a:	7033      	strb	r3, [r6, #0]
 800636c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800636e:	3701      	adds	r7, #1
 8006370:	601f      	str	r7, [r3, #0]
 8006372:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 8320 	beq.w	80069ba <_dtoa_r+0xb3a>
 800637a:	601e      	str	r6, [r3, #0]
 800637c:	e31d      	b.n	80069ba <_dtoa_r+0xb3a>
 800637e:	07e2      	lsls	r2, r4, #31
 8006380:	d505      	bpl.n	800638e <_dtoa_r+0x50e>
 8006382:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006386:	f7fa f8a7 	bl	80004d8 <__aeabi_dmul>
 800638a:	2301      	movs	r3, #1
 800638c:	3601      	adds	r6, #1
 800638e:	1064      	asrs	r4, r4, #1
 8006390:	3508      	adds	r5, #8
 8006392:	e73f      	b.n	8006214 <_dtoa_r+0x394>
 8006394:	2602      	movs	r6, #2
 8006396:	e742      	b.n	800621e <_dtoa_r+0x39e>
 8006398:	9c07      	ldr	r4, [sp, #28]
 800639a:	9704      	str	r7, [sp, #16]
 800639c:	e761      	b.n	8006262 <_dtoa_r+0x3e2>
 800639e:	bf00      	nop
 80063a0:	08008910 	.word	0x08008910
 80063a4:	080088e8 	.word	0x080088e8
 80063a8:	3ff00000 	.word	0x3ff00000
 80063ac:	40240000 	.word	0x40240000
 80063b0:	401c0000 	.word	0x401c0000
 80063b4:	40140000 	.word	0x40140000
 80063b8:	4b70      	ldr	r3, [pc, #448]	@ (800657c <_dtoa_r+0x6fc>)
 80063ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063c4:	4454      	add	r4, sl
 80063c6:	2900      	cmp	r1, #0
 80063c8:	d045      	beq.n	8006456 <_dtoa_r+0x5d6>
 80063ca:	2000      	movs	r0, #0
 80063cc:	496c      	ldr	r1, [pc, #432]	@ (8006580 <_dtoa_r+0x700>)
 80063ce:	f7fa f9ad 	bl	800072c <__aeabi_ddiv>
 80063d2:	4633      	mov	r3, r6
 80063d4:	462a      	mov	r2, r5
 80063d6:	f7f9 fec7 	bl	8000168 <__aeabi_dsub>
 80063da:	4656      	mov	r6, sl
 80063dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063e4:	f7fa fb28 	bl	8000a38 <__aeabi_d2iz>
 80063e8:	4605      	mov	r5, r0
 80063ea:	f7fa f80b 	bl	8000404 <__aeabi_i2d>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063f6:	f7f9 feb7 	bl	8000168 <__aeabi_dsub>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	3530      	adds	r5, #48	@ 0x30
 8006400:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006404:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006408:	f806 5b01 	strb.w	r5, [r6], #1
 800640c:	f7fa fad6 	bl	80009bc <__aeabi_dcmplt>
 8006410:	2800      	cmp	r0, #0
 8006412:	d163      	bne.n	80064dc <_dtoa_r+0x65c>
 8006414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006418:	2000      	movs	r0, #0
 800641a:	495a      	ldr	r1, [pc, #360]	@ (8006584 <_dtoa_r+0x704>)
 800641c:	f7f9 fea4 	bl	8000168 <__aeabi_dsub>
 8006420:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006424:	f7fa faca 	bl	80009bc <__aeabi_dcmplt>
 8006428:	2800      	cmp	r0, #0
 800642a:	f040 8087 	bne.w	800653c <_dtoa_r+0x6bc>
 800642e:	42a6      	cmp	r6, r4
 8006430:	f43f af43 	beq.w	80062ba <_dtoa_r+0x43a>
 8006434:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006438:	2200      	movs	r2, #0
 800643a:	4b53      	ldr	r3, [pc, #332]	@ (8006588 <_dtoa_r+0x708>)
 800643c:	f7fa f84c 	bl	80004d8 <__aeabi_dmul>
 8006440:	2200      	movs	r2, #0
 8006442:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006446:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800644a:	4b4f      	ldr	r3, [pc, #316]	@ (8006588 <_dtoa_r+0x708>)
 800644c:	f7fa f844 	bl	80004d8 <__aeabi_dmul>
 8006450:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006454:	e7c4      	b.n	80063e0 <_dtoa_r+0x560>
 8006456:	4631      	mov	r1, r6
 8006458:	4628      	mov	r0, r5
 800645a:	f7fa f83d 	bl	80004d8 <__aeabi_dmul>
 800645e:	4656      	mov	r6, sl
 8006460:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006464:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006466:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800646a:	f7fa fae5 	bl	8000a38 <__aeabi_d2iz>
 800646e:	4605      	mov	r5, r0
 8006470:	f7f9 ffc8 	bl	8000404 <__aeabi_i2d>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800647c:	f7f9 fe74 	bl	8000168 <__aeabi_dsub>
 8006480:	4602      	mov	r2, r0
 8006482:	460b      	mov	r3, r1
 8006484:	3530      	adds	r5, #48	@ 0x30
 8006486:	f806 5b01 	strb.w	r5, [r6], #1
 800648a:	42a6      	cmp	r6, r4
 800648c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006490:	f04f 0200 	mov.w	r2, #0
 8006494:	d124      	bne.n	80064e0 <_dtoa_r+0x660>
 8006496:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800649a:	4b39      	ldr	r3, [pc, #228]	@ (8006580 <_dtoa_r+0x700>)
 800649c:	f7f9 fe66 	bl	800016c <__adddf3>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064a8:	f7fa faa6 	bl	80009f8 <__aeabi_dcmpgt>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	d145      	bne.n	800653c <_dtoa_r+0x6bc>
 80064b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064b4:	2000      	movs	r0, #0
 80064b6:	4932      	ldr	r1, [pc, #200]	@ (8006580 <_dtoa_r+0x700>)
 80064b8:	f7f9 fe56 	bl	8000168 <__aeabi_dsub>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064c4:	f7fa fa7a 	bl	80009bc <__aeabi_dcmplt>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	f43f aef6 	beq.w	80062ba <_dtoa_r+0x43a>
 80064ce:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80064d0:	1e73      	subs	r3, r6, #1
 80064d2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80064d4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80064d8:	2b30      	cmp	r3, #48	@ 0x30
 80064da:	d0f8      	beq.n	80064ce <_dtoa_r+0x64e>
 80064dc:	9f04      	ldr	r7, [sp, #16]
 80064de:	e73f      	b.n	8006360 <_dtoa_r+0x4e0>
 80064e0:	4b29      	ldr	r3, [pc, #164]	@ (8006588 <_dtoa_r+0x708>)
 80064e2:	f7f9 fff9 	bl	80004d8 <__aeabi_dmul>
 80064e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064ea:	e7bc      	b.n	8006466 <_dtoa_r+0x5e6>
 80064ec:	d10c      	bne.n	8006508 <_dtoa_r+0x688>
 80064ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064f2:	2200      	movs	r2, #0
 80064f4:	4b25      	ldr	r3, [pc, #148]	@ (800658c <_dtoa_r+0x70c>)
 80064f6:	f7f9 ffef 	bl	80004d8 <__aeabi_dmul>
 80064fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064fe:	f7fa fa71 	bl	80009e4 <__aeabi_dcmpge>
 8006502:	2800      	cmp	r0, #0
 8006504:	f000 815b 	beq.w	80067be <_dtoa_r+0x93e>
 8006508:	2400      	movs	r4, #0
 800650a:	4625      	mov	r5, r4
 800650c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800650e:	4656      	mov	r6, sl
 8006510:	43db      	mvns	r3, r3
 8006512:	9304      	str	r3, [sp, #16]
 8006514:	2700      	movs	r7, #0
 8006516:	4621      	mov	r1, r4
 8006518:	4658      	mov	r0, fp
 800651a:	f000 fbb7 	bl	8006c8c <_Bfree>
 800651e:	2d00      	cmp	r5, #0
 8006520:	d0dc      	beq.n	80064dc <_dtoa_r+0x65c>
 8006522:	b12f      	cbz	r7, 8006530 <_dtoa_r+0x6b0>
 8006524:	42af      	cmp	r7, r5
 8006526:	d003      	beq.n	8006530 <_dtoa_r+0x6b0>
 8006528:	4639      	mov	r1, r7
 800652a:	4658      	mov	r0, fp
 800652c:	f000 fbae 	bl	8006c8c <_Bfree>
 8006530:	4629      	mov	r1, r5
 8006532:	4658      	mov	r0, fp
 8006534:	f000 fbaa 	bl	8006c8c <_Bfree>
 8006538:	e7d0      	b.n	80064dc <_dtoa_r+0x65c>
 800653a:	9704      	str	r7, [sp, #16]
 800653c:	4633      	mov	r3, r6
 800653e:	461e      	mov	r6, r3
 8006540:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006544:	2a39      	cmp	r2, #57	@ 0x39
 8006546:	d107      	bne.n	8006558 <_dtoa_r+0x6d8>
 8006548:	459a      	cmp	sl, r3
 800654a:	d1f8      	bne.n	800653e <_dtoa_r+0x6be>
 800654c:	9a04      	ldr	r2, [sp, #16]
 800654e:	3201      	adds	r2, #1
 8006550:	9204      	str	r2, [sp, #16]
 8006552:	2230      	movs	r2, #48	@ 0x30
 8006554:	f88a 2000 	strb.w	r2, [sl]
 8006558:	781a      	ldrb	r2, [r3, #0]
 800655a:	3201      	adds	r2, #1
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	e7bd      	b.n	80064dc <_dtoa_r+0x65c>
 8006560:	2200      	movs	r2, #0
 8006562:	4b09      	ldr	r3, [pc, #36]	@ (8006588 <_dtoa_r+0x708>)
 8006564:	f7f9 ffb8 	bl	80004d8 <__aeabi_dmul>
 8006568:	2200      	movs	r2, #0
 800656a:	2300      	movs	r3, #0
 800656c:	4604      	mov	r4, r0
 800656e:	460d      	mov	r5, r1
 8006570:	f7fa fa1a 	bl	80009a8 <__aeabi_dcmpeq>
 8006574:	2800      	cmp	r0, #0
 8006576:	f43f aebc 	beq.w	80062f2 <_dtoa_r+0x472>
 800657a:	e6f1      	b.n	8006360 <_dtoa_r+0x4e0>
 800657c:	08008910 	.word	0x08008910
 8006580:	3fe00000 	.word	0x3fe00000
 8006584:	3ff00000 	.word	0x3ff00000
 8006588:	40240000 	.word	0x40240000
 800658c:	40140000 	.word	0x40140000
 8006590:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006592:	2a00      	cmp	r2, #0
 8006594:	f000 80db 	beq.w	800674e <_dtoa_r+0x8ce>
 8006598:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800659a:	2a01      	cmp	r2, #1
 800659c:	f300 80bf 	bgt.w	800671e <_dtoa_r+0x89e>
 80065a0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80065a2:	2a00      	cmp	r2, #0
 80065a4:	f000 80b7 	beq.w	8006716 <_dtoa_r+0x896>
 80065a8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80065ac:	4646      	mov	r6, r8
 80065ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065b2:	2101      	movs	r1, #1
 80065b4:	441a      	add	r2, r3
 80065b6:	4658      	mov	r0, fp
 80065b8:	4498      	add	r8, r3
 80065ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80065bc:	f000 fc1a 	bl	8006df4 <__i2b>
 80065c0:	4605      	mov	r5, r0
 80065c2:	b15e      	cbz	r6, 80065dc <_dtoa_r+0x75c>
 80065c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	dd08      	ble.n	80065dc <_dtoa_r+0x75c>
 80065ca:	42b3      	cmp	r3, r6
 80065cc:	bfa8      	it	ge
 80065ce:	4633      	movge	r3, r6
 80065d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065d2:	eba8 0803 	sub.w	r8, r8, r3
 80065d6:	1af6      	subs	r6, r6, r3
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	9309      	str	r3, [sp, #36]	@ 0x24
 80065dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065de:	b1f3      	cbz	r3, 800661e <_dtoa_r+0x79e>
 80065e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	f000 80b7 	beq.w	8006756 <_dtoa_r+0x8d6>
 80065e8:	b18c      	cbz	r4, 800660e <_dtoa_r+0x78e>
 80065ea:	4629      	mov	r1, r5
 80065ec:	4622      	mov	r2, r4
 80065ee:	4658      	mov	r0, fp
 80065f0:	f000 fcbe 	bl	8006f70 <__pow5mult>
 80065f4:	464a      	mov	r2, r9
 80065f6:	4601      	mov	r1, r0
 80065f8:	4605      	mov	r5, r0
 80065fa:	4658      	mov	r0, fp
 80065fc:	f000 fc10 	bl	8006e20 <__multiply>
 8006600:	4649      	mov	r1, r9
 8006602:	9004      	str	r0, [sp, #16]
 8006604:	4658      	mov	r0, fp
 8006606:	f000 fb41 	bl	8006c8c <_Bfree>
 800660a:	9b04      	ldr	r3, [sp, #16]
 800660c:	4699      	mov	r9, r3
 800660e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006610:	1b1a      	subs	r2, r3, r4
 8006612:	d004      	beq.n	800661e <_dtoa_r+0x79e>
 8006614:	4649      	mov	r1, r9
 8006616:	4658      	mov	r0, fp
 8006618:	f000 fcaa 	bl	8006f70 <__pow5mult>
 800661c:	4681      	mov	r9, r0
 800661e:	2101      	movs	r1, #1
 8006620:	4658      	mov	r0, fp
 8006622:	f000 fbe7 	bl	8006df4 <__i2b>
 8006626:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006628:	4604      	mov	r4, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 81c9 	beq.w	80069c2 <_dtoa_r+0xb42>
 8006630:	461a      	mov	r2, r3
 8006632:	4601      	mov	r1, r0
 8006634:	4658      	mov	r0, fp
 8006636:	f000 fc9b 	bl	8006f70 <__pow5mult>
 800663a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800663c:	4604      	mov	r4, r0
 800663e:	2b01      	cmp	r3, #1
 8006640:	f300 808f 	bgt.w	8006762 <_dtoa_r+0x8e2>
 8006644:	9b02      	ldr	r3, [sp, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	f040 8087 	bne.w	800675a <_dtoa_r+0x8da>
 800664c:	9b03      	ldr	r3, [sp, #12]
 800664e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006652:	2b00      	cmp	r3, #0
 8006654:	f040 8083 	bne.w	800675e <_dtoa_r+0x8de>
 8006658:	9b03      	ldr	r3, [sp, #12]
 800665a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800665e:	0d1b      	lsrs	r3, r3, #20
 8006660:	051b      	lsls	r3, r3, #20
 8006662:	b12b      	cbz	r3, 8006670 <_dtoa_r+0x7f0>
 8006664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006666:	f108 0801 	add.w	r8, r8, #1
 800666a:	3301      	adds	r3, #1
 800666c:	9309      	str	r3, [sp, #36]	@ 0x24
 800666e:	2301      	movs	r3, #1
 8006670:	930a      	str	r3, [sp, #40]	@ 0x28
 8006672:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006674:	2b00      	cmp	r3, #0
 8006676:	f000 81aa 	beq.w	80069ce <_dtoa_r+0xb4e>
 800667a:	6923      	ldr	r3, [r4, #16]
 800667c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006680:	6918      	ldr	r0, [r3, #16]
 8006682:	f000 fb6b 	bl	8006d5c <__hi0bits>
 8006686:	f1c0 0020 	rsb	r0, r0, #32
 800668a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800668c:	4418      	add	r0, r3
 800668e:	f010 001f 	ands.w	r0, r0, #31
 8006692:	d071      	beq.n	8006778 <_dtoa_r+0x8f8>
 8006694:	f1c0 0320 	rsb	r3, r0, #32
 8006698:	2b04      	cmp	r3, #4
 800669a:	dd65      	ble.n	8006768 <_dtoa_r+0x8e8>
 800669c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800669e:	f1c0 001c 	rsb	r0, r0, #28
 80066a2:	4403      	add	r3, r0
 80066a4:	4480      	add	r8, r0
 80066a6:	4406      	add	r6, r0
 80066a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80066aa:	f1b8 0f00 	cmp.w	r8, #0
 80066ae:	dd05      	ble.n	80066bc <_dtoa_r+0x83c>
 80066b0:	4649      	mov	r1, r9
 80066b2:	4642      	mov	r2, r8
 80066b4:	4658      	mov	r0, fp
 80066b6:	f000 fcb5 	bl	8007024 <__lshift>
 80066ba:	4681      	mov	r9, r0
 80066bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066be:	2b00      	cmp	r3, #0
 80066c0:	dd05      	ble.n	80066ce <_dtoa_r+0x84e>
 80066c2:	4621      	mov	r1, r4
 80066c4:	461a      	mov	r2, r3
 80066c6:	4658      	mov	r0, fp
 80066c8:	f000 fcac 	bl	8007024 <__lshift>
 80066cc:	4604      	mov	r4, r0
 80066ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d053      	beq.n	800677c <_dtoa_r+0x8fc>
 80066d4:	4621      	mov	r1, r4
 80066d6:	4648      	mov	r0, r9
 80066d8:	f000 fd10 	bl	80070fc <__mcmp>
 80066dc:	2800      	cmp	r0, #0
 80066de:	da4d      	bge.n	800677c <_dtoa_r+0x8fc>
 80066e0:	1e7b      	subs	r3, r7, #1
 80066e2:	4649      	mov	r1, r9
 80066e4:	9304      	str	r3, [sp, #16]
 80066e6:	220a      	movs	r2, #10
 80066e8:	2300      	movs	r3, #0
 80066ea:	4658      	mov	r0, fp
 80066ec:	f000 faf0 	bl	8006cd0 <__multadd>
 80066f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066f2:	4681      	mov	r9, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 816c 	beq.w	80069d2 <_dtoa_r+0xb52>
 80066fa:	2300      	movs	r3, #0
 80066fc:	4629      	mov	r1, r5
 80066fe:	220a      	movs	r2, #10
 8006700:	4658      	mov	r0, fp
 8006702:	f000 fae5 	bl	8006cd0 <__multadd>
 8006706:	9b08      	ldr	r3, [sp, #32]
 8006708:	4605      	mov	r5, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	dc61      	bgt.n	80067d2 <_dtoa_r+0x952>
 800670e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006710:	2b02      	cmp	r3, #2
 8006712:	dc3b      	bgt.n	800678c <_dtoa_r+0x90c>
 8006714:	e05d      	b.n	80067d2 <_dtoa_r+0x952>
 8006716:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006718:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800671c:	e746      	b.n	80065ac <_dtoa_r+0x72c>
 800671e:	9b07      	ldr	r3, [sp, #28]
 8006720:	1e5c      	subs	r4, r3, #1
 8006722:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006724:	42a3      	cmp	r3, r4
 8006726:	bfbf      	itttt	lt
 8006728:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800672a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800672c:	1ae3      	sublt	r3, r4, r3
 800672e:	18d2      	addlt	r2, r2, r3
 8006730:	bfa8      	it	ge
 8006732:	1b1c      	subge	r4, r3, r4
 8006734:	9b07      	ldr	r3, [sp, #28]
 8006736:	bfbe      	ittt	lt
 8006738:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800673a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800673c:	2400      	movlt	r4, #0
 800673e:	2b00      	cmp	r3, #0
 8006740:	bfb5      	itete	lt
 8006742:	eba8 0603 	sublt.w	r6, r8, r3
 8006746:	4646      	movge	r6, r8
 8006748:	2300      	movlt	r3, #0
 800674a:	9b07      	ldrge	r3, [sp, #28]
 800674c:	e730      	b.n	80065b0 <_dtoa_r+0x730>
 800674e:	4646      	mov	r6, r8
 8006750:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006752:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006754:	e735      	b.n	80065c2 <_dtoa_r+0x742>
 8006756:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006758:	e75c      	b.n	8006614 <_dtoa_r+0x794>
 800675a:	2300      	movs	r3, #0
 800675c:	e788      	b.n	8006670 <_dtoa_r+0x7f0>
 800675e:	9b02      	ldr	r3, [sp, #8]
 8006760:	e786      	b.n	8006670 <_dtoa_r+0x7f0>
 8006762:	2300      	movs	r3, #0
 8006764:	930a      	str	r3, [sp, #40]	@ 0x28
 8006766:	e788      	b.n	800667a <_dtoa_r+0x7fa>
 8006768:	d09f      	beq.n	80066aa <_dtoa_r+0x82a>
 800676a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800676c:	331c      	adds	r3, #28
 800676e:	441a      	add	r2, r3
 8006770:	4498      	add	r8, r3
 8006772:	441e      	add	r6, r3
 8006774:	9209      	str	r2, [sp, #36]	@ 0x24
 8006776:	e798      	b.n	80066aa <_dtoa_r+0x82a>
 8006778:	4603      	mov	r3, r0
 800677a:	e7f6      	b.n	800676a <_dtoa_r+0x8ea>
 800677c:	9b07      	ldr	r3, [sp, #28]
 800677e:	9704      	str	r7, [sp, #16]
 8006780:	2b00      	cmp	r3, #0
 8006782:	dc20      	bgt.n	80067c6 <_dtoa_r+0x946>
 8006784:	9308      	str	r3, [sp, #32]
 8006786:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006788:	2b02      	cmp	r3, #2
 800678a:	dd1e      	ble.n	80067ca <_dtoa_r+0x94a>
 800678c:	9b08      	ldr	r3, [sp, #32]
 800678e:	2b00      	cmp	r3, #0
 8006790:	f47f aebc 	bne.w	800650c <_dtoa_r+0x68c>
 8006794:	4621      	mov	r1, r4
 8006796:	2205      	movs	r2, #5
 8006798:	4658      	mov	r0, fp
 800679a:	f000 fa99 	bl	8006cd0 <__multadd>
 800679e:	4601      	mov	r1, r0
 80067a0:	4604      	mov	r4, r0
 80067a2:	4648      	mov	r0, r9
 80067a4:	f000 fcaa 	bl	80070fc <__mcmp>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	f77f aeaf 	ble.w	800650c <_dtoa_r+0x68c>
 80067ae:	2331      	movs	r3, #49	@ 0x31
 80067b0:	4656      	mov	r6, sl
 80067b2:	f806 3b01 	strb.w	r3, [r6], #1
 80067b6:	9b04      	ldr	r3, [sp, #16]
 80067b8:	3301      	adds	r3, #1
 80067ba:	9304      	str	r3, [sp, #16]
 80067bc:	e6aa      	b.n	8006514 <_dtoa_r+0x694>
 80067be:	9c07      	ldr	r4, [sp, #28]
 80067c0:	9704      	str	r7, [sp, #16]
 80067c2:	4625      	mov	r5, r4
 80067c4:	e7f3      	b.n	80067ae <_dtoa_r+0x92e>
 80067c6:	9b07      	ldr	r3, [sp, #28]
 80067c8:	9308      	str	r3, [sp, #32]
 80067ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f000 8104 	beq.w	80069da <_dtoa_r+0xb5a>
 80067d2:	2e00      	cmp	r6, #0
 80067d4:	dd05      	ble.n	80067e2 <_dtoa_r+0x962>
 80067d6:	4629      	mov	r1, r5
 80067d8:	4632      	mov	r2, r6
 80067da:	4658      	mov	r0, fp
 80067dc:	f000 fc22 	bl	8007024 <__lshift>
 80067e0:	4605      	mov	r5, r0
 80067e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d05a      	beq.n	800689e <_dtoa_r+0xa1e>
 80067e8:	4658      	mov	r0, fp
 80067ea:	6869      	ldr	r1, [r5, #4]
 80067ec:	f000 fa0e 	bl	8006c0c <_Balloc>
 80067f0:	4606      	mov	r6, r0
 80067f2:	b928      	cbnz	r0, 8006800 <_dtoa_r+0x980>
 80067f4:	4602      	mov	r2, r0
 80067f6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80067fa:	4b83      	ldr	r3, [pc, #524]	@ (8006a08 <_dtoa_r+0xb88>)
 80067fc:	f7ff bb54 	b.w	8005ea8 <_dtoa_r+0x28>
 8006800:	692a      	ldr	r2, [r5, #16]
 8006802:	f105 010c 	add.w	r1, r5, #12
 8006806:	3202      	adds	r2, #2
 8006808:	0092      	lsls	r2, r2, #2
 800680a:	300c      	adds	r0, #12
 800680c:	f001 fb30 	bl	8007e70 <memcpy>
 8006810:	2201      	movs	r2, #1
 8006812:	4631      	mov	r1, r6
 8006814:	4658      	mov	r0, fp
 8006816:	f000 fc05 	bl	8007024 <__lshift>
 800681a:	462f      	mov	r7, r5
 800681c:	4605      	mov	r5, r0
 800681e:	f10a 0301 	add.w	r3, sl, #1
 8006822:	9307      	str	r3, [sp, #28]
 8006824:	9b08      	ldr	r3, [sp, #32]
 8006826:	4453      	add	r3, sl
 8006828:	930b      	str	r3, [sp, #44]	@ 0x2c
 800682a:	9b02      	ldr	r3, [sp, #8]
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	930a      	str	r3, [sp, #40]	@ 0x28
 8006832:	9b07      	ldr	r3, [sp, #28]
 8006834:	4621      	mov	r1, r4
 8006836:	3b01      	subs	r3, #1
 8006838:	4648      	mov	r0, r9
 800683a:	9302      	str	r3, [sp, #8]
 800683c:	f7ff fa97 	bl	8005d6e <quorem>
 8006840:	4639      	mov	r1, r7
 8006842:	9008      	str	r0, [sp, #32]
 8006844:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006848:	4648      	mov	r0, r9
 800684a:	f000 fc57 	bl	80070fc <__mcmp>
 800684e:	462a      	mov	r2, r5
 8006850:	9009      	str	r0, [sp, #36]	@ 0x24
 8006852:	4621      	mov	r1, r4
 8006854:	4658      	mov	r0, fp
 8006856:	f000 fc6d 	bl	8007134 <__mdiff>
 800685a:	68c2      	ldr	r2, [r0, #12]
 800685c:	4606      	mov	r6, r0
 800685e:	bb02      	cbnz	r2, 80068a2 <_dtoa_r+0xa22>
 8006860:	4601      	mov	r1, r0
 8006862:	4648      	mov	r0, r9
 8006864:	f000 fc4a 	bl	80070fc <__mcmp>
 8006868:	4602      	mov	r2, r0
 800686a:	4631      	mov	r1, r6
 800686c:	4658      	mov	r0, fp
 800686e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006870:	f000 fa0c 	bl	8006c8c <_Bfree>
 8006874:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006876:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006878:	9e07      	ldr	r6, [sp, #28]
 800687a:	ea43 0102 	orr.w	r1, r3, r2
 800687e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006880:	4319      	orrs	r1, r3
 8006882:	d110      	bne.n	80068a6 <_dtoa_r+0xa26>
 8006884:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006888:	d029      	beq.n	80068de <_dtoa_r+0xa5e>
 800688a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800688c:	2b00      	cmp	r3, #0
 800688e:	dd02      	ble.n	8006896 <_dtoa_r+0xa16>
 8006890:	9b08      	ldr	r3, [sp, #32]
 8006892:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006896:	9b02      	ldr	r3, [sp, #8]
 8006898:	f883 8000 	strb.w	r8, [r3]
 800689c:	e63b      	b.n	8006516 <_dtoa_r+0x696>
 800689e:	4628      	mov	r0, r5
 80068a0:	e7bb      	b.n	800681a <_dtoa_r+0x99a>
 80068a2:	2201      	movs	r2, #1
 80068a4:	e7e1      	b.n	800686a <_dtoa_r+0x9ea>
 80068a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	db04      	blt.n	80068b6 <_dtoa_r+0xa36>
 80068ac:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80068ae:	430b      	orrs	r3, r1
 80068b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068b2:	430b      	orrs	r3, r1
 80068b4:	d120      	bne.n	80068f8 <_dtoa_r+0xa78>
 80068b6:	2a00      	cmp	r2, #0
 80068b8:	dded      	ble.n	8006896 <_dtoa_r+0xa16>
 80068ba:	4649      	mov	r1, r9
 80068bc:	2201      	movs	r2, #1
 80068be:	4658      	mov	r0, fp
 80068c0:	f000 fbb0 	bl	8007024 <__lshift>
 80068c4:	4621      	mov	r1, r4
 80068c6:	4681      	mov	r9, r0
 80068c8:	f000 fc18 	bl	80070fc <__mcmp>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	dc03      	bgt.n	80068d8 <_dtoa_r+0xa58>
 80068d0:	d1e1      	bne.n	8006896 <_dtoa_r+0xa16>
 80068d2:	f018 0f01 	tst.w	r8, #1
 80068d6:	d0de      	beq.n	8006896 <_dtoa_r+0xa16>
 80068d8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80068dc:	d1d8      	bne.n	8006890 <_dtoa_r+0xa10>
 80068de:	2339      	movs	r3, #57	@ 0x39
 80068e0:	9a02      	ldr	r2, [sp, #8]
 80068e2:	7013      	strb	r3, [r2, #0]
 80068e4:	4633      	mov	r3, r6
 80068e6:	461e      	mov	r6, r3
 80068e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80068ec:	3b01      	subs	r3, #1
 80068ee:	2a39      	cmp	r2, #57	@ 0x39
 80068f0:	d052      	beq.n	8006998 <_dtoa_r+0xb18>
 80068f2:	3201      	adds	r2, #1
 80068f4:	701a      	strb	r2, [r3, #0]
 80068f6:	e60e      	b.n	8006516 <_dtoa_r+0x696>
 80068f8:	2a00      	cmp	r2, #0
 80068fa:	dd07      	ble.n	800690c <_dtoa_r+0xa8c>
 80068fc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006900:	d0ed      	beq.n	80068de <_dtoa_r+0xa5e>
 8006902:	9a02      	ldr	r2, [sp, #8]
 8006904:	f108 0301 	add.w	r3, r8, #1
 8006908:	7013      	strb	r3, [r2, #0]
 800690a:	e604      	b.n	8006516 <_dtoa_r+0x696>
 800690c:	9b07      	ldr	r3, [sp, #28]
 800690e:	9a07      	ldr	r2, [sp, #28]
 8006910:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006914:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006916:	4293      	cmp	r3, r2
 8006918:	d028      	beq.n	800696c <_dtoa_r+0xaec>
 800691a:	4649      	mov	r1, r9
 800691c:	2300      	movs	r3, #0
 800691e:	220a      	movs	r2, #10
 8006920:	4658      	mov	r0, fp
 8006922:	f000 f9d5 	bl	8006cd0 <__multadd>
 8006926:	42af      	cmp	r7, r5
 8006928:	4681      	mov	r9, r0
 800692a:	f04f 0300 	mov.w	r3, #0
 800692e:	f04f 020a 	mov.w	r2, #10
 8006932:	4639      	mov	r1, r7
 8006934:	4658      	mov	r0, fp
 8006936:	d107      	bne.n	8006948 <_dtoa_r+0xac8>
 8006938:	f000 f9ca 	bl	8006cd0 <__multadd>
 800693c:	4607      	mov	r7, r0
 800693e:	4605      	mov	r5, r0
 8006940:	9b07      	ldr	r3, [sp, #28]
 8006942:	3301      	adds	r3, #1
 8006944:	9307      	str	r3, [sp, #28]
 8006946:	e774      	b.n	8006832 <_dtoa_r+0x9b2>
 8006948:	f000 f9c2 	bl	8006cd0 <__multadd>
 800694c:	4629      	mov	r1, r5
 800694e:	4607      	mov	r7, r0
 8006950:	2300      	movs	r3, #0
 8006952:	220a      	movs	r2, #10
 8006954:	4658      	mov	r0, fp
 8006956:	f000 f9bb 	bl	8006cd0 <__multadd>
 800695a:	4605      	mov	r5, r0
 800695c:	e7f0      	b.n	8006940 <_dtoa_r+0xac0>
 800695e:	9b08      	ldr	r3, [sp, #32]
 8006960:	2700      	movs	r7, #0
 8006962:	2b00      	cmp	r3, #0
 8006964:	bfcc      	ite	gt
 8006966:	461e      	movgt	r6, r3
 8006968:	2601      	movle	r6, #1
 800696a:	4456      	add	r6, sl
 800696c:	4649      	mov	r1, r9
 800696e:	2201      	movs	r2, #1
 8006970:	4658      	mov	r0, fp
 8006972:	f000 fb57 	bl	8007024 <__lshift>
 8006976:	4621      	mov	r1, r4
 8006978:	4681      	mov	r9, r0
 800697a:	f000 fbbf 	bl	80070fc <__mcmp>
 800697e:	2800      	cmp	r0, #0
 8006980:	dcb0      	bgt.n	80068e4 <_dtoa_r+0xa64>
 8006982:	d102      	bne.n	800698a <_dtoa_r+0xb0a>
 8006984:	f018 0f01 	tst.w	r8, #1
 8006988:	d1ac      	bne.n	80068e4 <_dtoa_r+0xa64>
 800698a:	4633      	mov	r3, r6
 800698c:	461e      	mov	r6, r3
 800698e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006992:	2a30      	cmp	r2, #48	@ 0x30
 8006994:	d0fa      	beq.n	800698c <_dtoa_r+0xb0c>
 8006996:	e5be      	b.n	8006516 <_dtoa_r+0x696>
 8006998:	459a      	cmp	sl, r3
 800699a:	d1a4      	bne.n	80068e6 <_dtoa_r+0xa66>
 800699c:	9b04      	ldr	r3, [sp, #16]
 800699e:	3301      	adds	r3, #1
 80069a0:	9304      	str	r3, [sp, #16]
 80069a2:	2331      	movs	r3, #49	@ 0x31
 80069a4:	f88a 3000 	strb.w	r3, [sl]
 80069a8:	e5b5      	b.n	8006516 <_dtoa_r+0x696>
 80069aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80069ac:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006a0c <_dtoa_r+0xb8c>
 80069b0:	b11b      	cbz	r3, 80069ba <_dtoa_r+0xb3a>
 80069b2:	f10a 0308 	add.w	r3, sl, #8
 80069b6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80069b8:	6013      	str	r3, [r2, #0]
 80069ba:	4650      	mov	r0, sl
 80069bc:	b017      	add	sp, #92	@ 0x5c
 80069be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	f77f ae3d 	ble.w	8006644 <_dtoa_r+0x7c4>
 80069ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80069ce:	2001      	movs	r0, #1
 80069d0:	e65b      	b.n	800668a <_dtoa_r+0x80a>
 80069d2:	9b08      	ldr	r3, [sp, #32]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f77f aed6 	ble.w	8006786 <_dtoa_r+0x906>
 80069da:	4656      	mov	r6, sl
 80069dc:	4621      	mov	r1, r4
 80069de:	4648      	mov	r0, r9
 80069e0:	f7ff f9c5 	bl	8005d6e <quorem>
 80069e4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80069e8:	9b08      	ldr	r3, [sp, #32]
 80069ea:	f806 8b01 	strb.w	r8, [r6], #1
 80069ee:	eba6 020a 	sub.w	r2, r6, sl
 80069f2:	4293      	cmp	r3, r2
 80069f4:	ddb3      	ble.n	800695e <_dtoa_r+0xade>
 80069f6:	4649      	mov	r1, r9
 80069f8:	2300      	movs	r3, #0
 80069fa:	220a      	movs	r2, #10
 80069fc:	4658      	mov	r0, fp
 80069fe:	f000 f967 	bl	8006cd0 <__multadd>
 8006a02:	4681      	mov	r9, r0
 8006a04:	e7ea      	b.n	80069dc <_dtoa_r+0xb5c>
 8006a06:	bf00      	nop
 8006a08:	08008870 	.word	0x08008870
 8006a0c:	080087f4 	.word	0x080087f4

08006a10 <_free_r>:
 8006a10:	b538      	push	{r3, r4, r5, lr}
 8006a12:	4605      	mov	r5, r0
 8006a14:	2900      	cmp	r1, #0
 8006a16:	d040      	beq.n	8006a9a <_free_r+0x8a>
 8006a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a1c:	1f0c      	subs	r4, r1, #4
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	bfb8      	it	lt
 8006a22:	18e4      	addlt	r4, r4, r3
 8006a24:	f000 f8e6 	bl	8006bf4 <__malloc_lock>
 8006a28:	4a1c      	ldr	r2, [pc, #112]	@ (8006a9c <_free_r+0x8c>)
 8006a2a:	6813      	ldr	r3, [r2, #0]
 8006a2c:	b933      	cbnz	r3, 8006a3c <_free_r+0x2c>
 8006a2e:	6063      	str	r3, [r4, #4]
 8006a30:	6014      	str	r4, [r2, #0]
 8006a32:	4628      	mov	r0, r5
 8006a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a38:	f000 b8e2 	b.w	8006c00 <__malloc_unlock>
 8006a3c:	42a3      	cmp	r3, r4
 8006a3e:	d908      	bls.n	8006a52 <_free_r+0x42>
 8006a40:	6820      	ldr	r0, [r4, #0]
 8006a42:	1821      	adds	r1, r4, r0
 8006a44:	428b      	cmp	r3, r1
 8006a46:	bf01      	itttt	eq
 8006a48:	6819      	ldreq	r1, [r3, #0]
 8006a4a:	685b      	ldreq	r3, [r3, #4]
 8006a4c:	1809      	addeq	r1, r1, r0
 8006a4e:	6021      	streq	r1, [r4, #0]
 8006a50:	e7ed      	b.n	8006a2e <_free_r+0x1e>
 8006a52:	461a      	mov	r2, r3
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	b10b      	cbz	r3, 8006a5c <_free_r+0x4c>
 8006a58:	42a3      	cmp	r3, r4
 8006a5a:	d9fa      	bls.n	8006a52 <_free_r+0x42>
 8006a5c:	6811      	ldr	r1, [r2, #0]
 8006a5e:	1850      	adds	r0, r2, r1
 8006a60:	42a0      	cmp	r0, r4
 8006a62:	d10b      	bne.n	8006a7c <_free_r+0x6c>
 8006a64:	6820      	ldr	r0, [r4, #0]
 8006a66:	4401      	add	r1, r0
 8006a68:	1850      	adds	r0, r2, r1
 8006a6a:	4283      	cmp	r3, r0
 8006a6c:	6011      	str	r1, [r2, #0]
 8006a6e:	d1e0      	bne.n	8006a32 <_free_r+0x22>
 8006a70:	6818      	ldr	r0, [r3, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	4408      	add	r0, r1
 8006a76:	6010      	str	r0, [r2, #0]
 8006a78:	6053      	str	r3, [r2, #4]
 8006a7a:	e7da      	b.n	8006a32 <_free_r+0x22>
 8006a7c:	d902      	bls.n	8006a84 <_free_r+0x74>
 8006a7e:	230c      	movs	r3, #12
 8006a80:	602b      	str	r3, [r5, #0]
 8006a82:	e7d6      	b.n	8006a32 <_free_r+0x22>
 8006a84:	6820      	ldr	r0, [r4, #0]
 8006a86:	1821      	adds	r1, r4, r0
 8006a88:	428b      	cmp	r3, r1
 8006a8a:	bf01      	itttt	eq
 8006a8c:	6819      	ldreq	r1, [r3, #0]
 8006a8e:	685b      	ldreq	r3, [r3, #4]
 8006a90:	1809      	addeq	r1, r1, r0
 8006a92:	6021      	streq	r1, [r4, #0]
 8006a94:	6063      	str	r3, [r4, #4]
 8006a96:	6054      	str	r4, [r2, #4]
 8006a98:	e7cb      	b.n	8006a32 <_free_r+0x22>
 8006a9a:	bd38      	pop	{r3, r4, r5, pc}
 8006a9c:	20000588 	.word	0x20000588

08006aa0 <malloc>:
 8006aa0:	4b02      	ldr	r3, [pc, #8]	@ (8006aac <malloc+0xc>)
 8006aa2:	4601      	mov	r1, r0
 8006aa4:	6818      	ldr	r0, [r3, #0]
 8006aa6:	f000 b825 	b.w	8006af4 <_malloc_r>
 8006aaa:	bf00      	nop
 8006aac:	200000f0 	.word	0x200000f0

08006ab0 <sbrk_aligned>:
 8006ab0:	b570      	push	{r4, r5, r6, lr}
 8006ab2:	4e0f      	ldr	r6, [pc, #60]	@ (8006af0 <sbrk_aligned+0x40>)
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	6831      	ldr	r1, [r6, #0]
 8006ab8:	4605      	mov	r5, r0
 8006aba:	b911      	cbnz	r1, 8006ac2 <sbrk_aligned+0x12>
 8006abc:	f001 f9c8 	bl	8007e50 <_sbrk_r>
 8006ac0:	6030      	str	r0, [r6, #0]
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	f001 f9c3 	bl	8007e50 <_sbrk_r>
 8006aca:	1c43      	adds	r3, r0, #1
 8006acc:	d103      	bne.n	8006ad6 <sbrk_aligned+0x26>
 8006ace:	f04f 34ff 	mov.w	r4, #4294967295
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	bd70      	pop	{r4, r5, r6, pc}
 8006ad6:	1cc4      	adds	r4, r0, #3
 8006ad8:	f024 0403 	bic.w	r4, r4, #3
 8006adc:	42a0      	cmp	r0, r4
 8006ade:	d0f8      	beq.n	8006ad2 <sbrk_aligned+0x22>
 8006ae0:	1a21      	subs	r1, r4, r0
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f001 f9b4 	bl	8007e50 <_sbrk_r>
 8006ae8:	3001      	adds	r0, #1
 8006aea:	d1f2      	bne.n	8006ad2 <sbrk_aligned+0x22>
 8006aec:	e7ef      	b.n	8006ace <sbrk_aligned+0x1e>
 8006aee:	bf00      	nop
 8006af0:	20000584 	.word	0x20000584

08006af4 <_malloc_r>:
 8006af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006af8:	1ccd      	adds	r5, r1, #3
 8006afa:	f025 0503 	bic.w	r5, r5, #3
 8006afe:	3508      	adds	r5, #8
 8006b00:	2d0c      	cmp	r5, #12
 8006b02:	bf38      	it	cc
 8006b04:	250c      	movcc	r5, #12
 8006b06:	2d00      	cmp	r5, #0
 8006b08:	4606      	mov	r6, r0
 8006b0a:	db01      	blt.n	8006b10 <_malloc_r+0x1c>
 8006b0c:	42a9      	cmp	r1, r5
 8006b0e:	d904      	bls.n	8006b1a <_malloc_r+0x26>
 8006b10:	230c      	movs	r3, #12
 8006b12:	6033      	str	r3, [r6, #0]
 8006b14:	2000      	movs	r0, #0
 8006b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bf0 <_malloc_r+0xfc>
 8006b1e:	f000 f869 	bl	8006bf4 <__malloc_lock>
 8006b22:	f8d8 3000 	ldr.w	r3, [r8]
 8006b26:	461c      	mov	r4, r3
 8006b28:	bb44      	cbnz	r4, 8006b7c <_malloc_r+0x88>
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	4630      	mov	r0, r6
 8006b2e:	f7ff ffbf 	bl	8006ab0 <sbrk_aligned>
 8006b32:	1c43      	adds	r3, r0, #1
 8006b34:	4604      	mov	r4, r0
 8006b36:	d158      	bne.n	8006bea <_malloc_r+0xf6>
 8006b38:	f8d8 4000 	ldr.w	r4, [r8]
 8006b3c:	4627      	mov	r7, r4
 8006b3e:	2f00      	cmp	r7, #0
 8006b40:	d143      	bne.n	8006bca <_malloc_r+0xd6>
 8006b42:	2c00      	cmp	r4, #0
 8006b44:	d04b      	beq.n	8006bde <_malloc_r+0xea>
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	4639      	mov	r1, r7
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	eb04 0903 	add.w	r9, r4, r3
 8006b50:	f001 f97e 	bl	8007e50 <_sbrk_r>
 8006b54:	4581      	cmp	r9, r0
 8006b56:	d142      	bne.n	8006bde <_malloc_r+0xea>
 8006b58:	6821      	ldr	r1, [r4, #0]
 8006b5a:	4630      	mov	r0, r6
 8006b5c:	1a6d      	subs	r5, r5, r1
 8006b5e:	4629      	mov	r1, r5
 8006b60:	f7ff ffa6 	bl	8006ab0 <sbrk_aligned>
 8006b64:	3001      	adds	r0, #1
 8006b66:	d03a      	beq.n	8006bde <_malloc_r+0xea>
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	442b      	add	r3, r5
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	bb62      	cbnz	r2, 8006bd0 <_malloc_r+0xdc>
 8006b76:	f8c8 7000 	str.w	r7, [r8]
 8006b7a:	e00f      	b.n	8006b9c <_malloc_r+0xa8>
 8006b7c:	6822      	ldr	r2, [r4, #0]
 8006b7e:	1b52      	subs	r2, r2, r5
 8006b80:	d420      	bmi.n	8006bc4 <_malloc_r+0xd0>
 8006b82:	2a0b      	cmp	r2, #11
 8006b84:	d917      	bls.n	8006bb6 <_malloc_r+0xc2>
 8006b86:	1961      	adds	r1, r4, r5
 8006b88:	42a3      	cmp	r3, r4
 8006b8a:	6025      	str	r5, [r4, #0]
 8006b8c:	bf18      	it	ne
 8006b8e:	6059      	strne	r1, [r3, #4]
 8006b90:	6863      	ldr	r3, [r4, #4]
 8006b92:	bf08      	it	eq
 8006b94:	f8c8 1000 	streq.w	r1, [r8]
 8006b98:	5162      	str	r2, [r4, r5]
 8006b9a:	604b      	str	r3, [r1, #4]
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	f000 f82f 	bl	8006c00 <__malloc_unlock>
 8006ba2:	f104 000b 	add.w	r0, r4, #11
 8006ba6:	1d23      	adds	r3, r4, #4
 8006ba8:	f020 0007 	bic.w	r0, r0, #7
 8006bac:	1ac2      	subs	r2, r0, r3
 8006bae:	bf1c      	itt	ne
 8006bb0:	1a1b      	subne	r3, r3, r0
 8006bb2:	50a3      	strne	r3, [r4, r2]
 8006bb4:	e7af      	b.n	8006b16 <_malloc_r+0x22>
 8006bb6:	6862      	ldr	r2, [r4, #4]
 8006bb8:	42a3      	cmp	r3, r4
 8006bba:	bf0c      	ite	eq
 8006bbc:	f8c8 2000 	streq.w	r2, [r8]
 8006bc0:	605a      	strne	r2, [r3, #4]
 8006bc2:	e7eb      	b.n	8006b9c <_malloc_r+0xa8>
 8006bc4:	4623      	mov	r3, r4
 8006bc6:	6864      	ldr	r4, [r4, #4]
 8006bc8:	e7ae      	b.n	8006b28 <_malloc_r+0x34>
 8006bca:	463c      	mov	r4, r7
 8006bcc:	687f      	ldr	r7, [r7, #4]
 8006bce:	e7b6      	b.n	8006b3e <_malloc_r+0x4a>
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	42a3      	cmp	r3, r4
 8006bd6:	d1fb      	bne.n	8006bd0 <_malloc_r+0xdc>
 8006bd8:	2300      	movs	r3, #0
 8006bda:	6053      	str	r3, [r2, #4]
 8006bdc:	e7de      	b.n	8006b9c <_malloc_r+0xa8>
 8006bde:	230c      	movs	r3, #12
 8006be0:	4630      	mov	r0, r6
 8006be2:	6033      	str	r3, [r6, #0]
 8006be4:	f000 f80c 	bl	8006c00 <__malloc_unlock>
 8006be8:	e794      	b.n	8006b14 <_malloc_r+0x20>
 8006bea:	6005      	str	r5, [r0, #0]
 8006bec:	e7d6      	b.n	8006b9c <_malloc_r+0xa8>
 8006bee:	bf00      	nop
 8006bf0:	20000588 	.word	0x20000588

08006bf4 <__malloc_lock>:
 8006bf4:	4801      	ldr	r0, [pc, #4]	@ (8006bfc <__malloc_lock+0x8>)
 8006bf6:	f7ff b8aa 	b.w	8005d4e <__retarget_lock_acquire_recursive>
 8006bfa:	bf00      	nop
 8006bfc:	20000580 	.word	0x20000580

08006c00 <__malloc_unlock>:
 8006c00:	4801      	ldr	r0, [pc, #4]	@ (8006c08 <__malloc_unlock+0x8>)
 8006c02:	f7ff b8a5 	b.w	8005d50 <__retarget_lock_release_recursive>
 8006c06:	bf00      	nop
 8006c08:	20000580 	.word	0x20000580

08006c0c <_Balloc>:
 8006c0c:	b570      	push	{r4, r5, r6, lr}
 8006c0e:	69c6      	ldr	r6, [r0, #28]
 8006c10:	4604      	mov	r4, r0
 8006c12:	460d      	mov	r5, r1
 8006c14:	b976      	cbnz	r6, 8006c34 <_Balloc+0x28>
 8006c16:	2010      	movs	r0, #16
 8006c18:	f7ff ff42 	bl	8006aa0 <malloc>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	61e0      	str	r0, [r4, #28]
 8006c20:	b920      	cbnz	r0, 8006c2c <_Balloc+0x20>
 8006c22:	216b      	movs	r1, #107	@ 0x6b
 8006c24:	4b17      	ldr	r3, [pc, #92]	@ (8006c84 <_Balloc+0x78>)
 8006c26:	4818      	ldr	r0, [pc, #96]	@ (8006c88 <_Balloc+0x7c>)
 8006c28:	f001 f930 	bl	8007e8c <__assert_func>
 8006c2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c30:	6006      	str	r6, [r0, #0]
 8006c32:	60c6      	str	r6, [r0, #12]
 8006c34:	69e6      	ldr	r6, [r4, #28]
 8006c36:	68f3      	ldr	r3, [r6, #12]
 8006c38:	b183      	cbz	r3, 8006c5c <_Balloc+0x50>
 8006c3a:	69e3      	ldr	r3, [r4, #28]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c42:	b9b8      	cbnz	r0, 8006c74 <_Balloc+0x68>
 8006c44:	2101      	movs	r1, #1
 8006c46:	fa01 f605 	lsl.w	r6, r1, r5
 8006c4a:	1d72      	adds	r2, r6, #5
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	0092      	lsls	r2, r2, #2
 8006c50:	f001 f93a 	bl	8007ec8 <_calloc_r>
 8006c54:	b160      	cbz	r0, 8006c70 <_Balloc+0x64>
 8006c56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c5a:	e00e      	b.n	8006c7a <_Balloc+0x6e>
 8006c5c:	2221      	movs	r2, #33	@ 0x21
 8006c5e:	2104      	movs	r1, #4
 8006c60:	4620      	mov	r0, r4
 8006c62:	f001 f931 	bl	8007ec8 <_calloc_r>
 8006c66:	69e3      	ldr	r3, [r4, #28]
 8006c68:	60f0      	str	r0, [r6, #12]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1e4      	bne.n	8006c3a <_Balloc+0x2e>
 8006c70:	2000      	movs	r0, #0
 8006c72:	bd70      	pop	{r4, r5, r6, pc}
 8006c74:	6802      	ldr	r2, [r0, #0]
 8006c76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c80:	e7f7      	b.n	8006c72 <_Balloc+0x66>
 8006c82:	bf00      	nop
 8006c84:	08008801 	.word	0x08008801
 8006c88:	08008881 	.word	0x08008881

08006c8c <_Bfree>:
 8006c8c:	b570      	push	{r4, r5, r6, lr}
 8006c8e:	69c6      	ldr	r6, [r0, #28]
 8006c90:	4605      	mov	r5, r0
 8006c92:	460c      	mov	r4, r1
 8006c94:	b976      	cbnz	r6, 8006cb4 <_Bfree+0x28>
 8006c96:	2010      	movs	r0, #16
 8006c98:	f7ff ff02 	bl	8006aa0 <malloc>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	61e8      	str	r0, [r5, #28]
 8006ca0:	b920      	cbnz	r0, 8006cac <_Bfree+0x20>
 8006ca2:	218f      	movs	r1, #143	@ 0x8f
 8006ca4:	4b08      	ldr	r3, [pc, #32]	@ (8006cc8 <_Bfree+0x3c>)
 8006ca6:	4809      	ldr	r0, [pc, #36]	@ (8006ccc <_Bfree+0x40>)
 8006ca8:	f001 f8f0 	bl	8007e8c <__assert_func>
 8006cac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cb0:	6006      	str	r6, [r0, #0]
 8006cb2:	60c6      	str	r6, [r0, #12]
 8006cb4:	b13c      	cbz	r4, 8006cc6 <_Bfree+0x3a>
 8006cb6:	69eb      	ldr	r3, [r5, #28]
 8006cb8:	6862      	ldr	r2, [r4, #4]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006cc0:	6021      	str	r1, [r4, #0]
 8006cc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006cc6:	bd70      	pop	{r4, r5, r6, pc}
 8006cc8:	08008801 	.word	0x08008801
 8006ccc:	08008881 	.word	0x08008881

08006cd0 <__multadd>:
 8006cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cd4:	4607      	mov	r7, r0
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	461e      	mov	r6, r3
 8006cda:	2000      	movs	r0, #0
 8006cdc:	690d      	ldr	r5, [r1, #16]
 8006cde:	f101 0c14 	add.w	ip, r1, #20
 8006ce2:	f8dc 3000 	ldr.w	r3, [ip]
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	b299      	uxth	r1, r3
 8006cea:	fb02 6101 	mla	r1, r2, r1, r6
 8006cee:	0c1e      	lsrs	r6, r3, #16
 8006cf0:	0c0b      	lsrs	r3, r1, #16
 8006cf2:	fb02 3306 	mla	r3, r2, r6, r3
 8006cf6:	b289      	uxth	r1, r1
 8006cf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cfc:	4285      	cmp	r5, r0
 8006cfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d02:	f84c 1b04 	str.w	r1, [ip], #4
 8006d06:	dcec      	bgt.n	8006ce2 <__multadd+0x12>
 8006d08:	b30e      	cbz	r6, 8006d4e <__multadd+0x7e>
 8006d0a:	68a3      	ldr	r3, [r4, #8]
 8006d0c:	42ab      	cmp	r3, r5
 8006d0e:	dc19      	bgt.n	8006d44 <__multadd+0x74>
 8006d10:	6861      	ldr	r1, [r4, #4]
 8006d12:	4638      	mov	r0, r7
 8006d14:	3101      	adds	r1, #1
 8006d16:	f7ff ff79 	bl	8006c0c <_Balloc>
 8006d1a:	4680      	mov	r8, r0
 8006d1c:	b928      	cbnz	r0, 8006d2a <__multadd+0x5a>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	21ba      	movs	r1, #186	@ 0xba
 8006d22:	4b0c      	ldr	r3, [pc, #48]	@ (8006d54 <__multadd+0x84>)
 8006d24:	480c      	ldr	r0, [pc, #48]	@ (8006d58 <__multadd+0x88>)
 8006d26:	f001 f8b1 	bl	8007e8c <__assert_func>
 8006d2a:	6922      	ldr	r2, [r4, #16]
 8006d2c:	f104 010c 	add.w	r1, r4, #12
 8006d30:	3202      	adds	r2, #2
 8006d32:	0092      	lsls	r2, r2, #2
 8006d34:	300c      	adds	r0, #12
 8006d36:	f001 f89b 	bl	8007e70 <memcpy>
 8006d3a:	4621      	mov	r1, r4
 8006d3c:	4638      	mov	r0, r7
 8006d3e:	f7ff ffa5 	bl	8006c8c <_Bfree>
 8006d42:	4644      	mov	r4, r8
 8006d44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d48:	3501      	adds	r5, #1
 8006d4a:	615e      	str	r6, [r3, #20]
 8006d4c:	6125      	str	r5, [r4, #16]
 8006d4e:	4620      	mov	r0, r4
 8006d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d54:	08008870 	.word	0x08008870
 8006d58:	08008881 	.word	0x08008881

08006d5c <__hi0bits>:
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d62:	bf3a      	itte	cc
 8006d64:	0403      	lslcc	r3, r0, #16
 8006d66:	2010      	movcc	r0, #16
 8006d68:	2000      	movcs	r0, #0
 8006d6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d6e:	bf3c      	itt	cc
 8006d70:	021b      	lslcc	r3, r3, #8
 8006d72:	3008      	addcc	r0, #8
 8006d74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d78:	bf3c      	itt	cc
 8006d7a:	011b      	lslcc	r3, r3, #4
 8006d7c:	3004      	addcc	r0, #4
 8006d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d82:	bf3c      	itt	cc
 8006d84:	009b      	lslcc	r3, r3, #2
 8006d86:	3002      	addcc	r0, #2
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	db05      	blt.n	8006d98 <__hi0bits+0x3c>
 8006d8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d90:	f100 0001 	add.w	r0, r0, #1
 8006d94:	bf08      	it	eq
 8006d96:	2020      	moveq	r0, #32
 8006d98:	4770      	bx	lr

08006d9a <__lo0bits>:
 8006d9a:	6803      	ldr	r3, [r0, #0]
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	f013 0007 	ands.w	r0, r3, #7
 8006da2:	d00b      	beq.n	8006dbc <__lo0bits+0x22>
 8006da4:	07d9      	lsls	r1, r3, #31
 8006da6:	d421      	bmi.n	8006dec <__lo0bits+0x52>
 8006da8:	0798      	lsls	r0, r3, #30
 8006daa:	bf49      	itett	mi
 8006dac:	085b      	lsrmi	r3, r3, #1
 8006dae:	089b      	lsrpl	r3, r3, #2
 8006db0:	2001      	movmi	r0, #1
 8006db2:	6013      	strmi	r3, [r2, #0]
 8006db4:	bf5c      	itt	pl
 8006db6:	2002      	movpl	r0, #2
 8006db8:	6013      	strpl	r3, [r2, #0]
 8006dba:	4770      	bx	lr
 8006dbc:	b299      	uxth	r1, r3
 8006dbe:	b909      	cbnz	r1, 8006dc4 <__lo0bits+0x2a>
 8006dc0:	2010      	movs	r0, #16
 8006dc2:	0c1b      	lsrs	r3, r3, #16
 8006dc4:	b2d9      	uxtb	r1, r3
 8006dc6:	b909      	cbnz	r1, 8006dcc <__lo0bits+0x32>
 8006dc8:	3008      	adds	r0, #8
 8006dca:	0a1b      	lsrs	r3, r3, #8
 8006dcc:	0719      	lsls	r1, r3, #28
 8006dce:	bf04      	itt	eq
 8006dd0:	091b      	lsreq	r3, r3, #4
 8006dd2:	3004      	addeq	r0, #4
 8006dd4:	0799      	lsls	r1, r3, #30
 8006dd6:	bf04      	itt	eq
 8006dd8:	089b      	lsreq	r3, r3, #2
 8006dda:	3002      	addeq	r0, #2
 8006ddc:	07d9      	lsls	r1, r3, #31
 8006dde:	d403      	bmi.n	8006de8 <__lo0bits+0x4e>
 8006de0:	085b      	lsrs	r3, r3, #1
 8006de2:	f100 0001 	add.w	r0, r0, #1
 8006de6:	d003      	beq.n	8006df0 <__lo0bits+0x56>
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	4770      	bx	lr
 8006dec:	2000      	movs	r0, #0
 8006dee:	4770      	bx	lr
 8006df0:	2020      	movs	r0, #32
 8006df2:	4770      	bx	lr

08006df4 <__i2b>:
 8006df4:	b510      	push	{r4, lr}
 8006df6:	460c      	mov	r4, r1
 8006df8:	2101      	movs	r1, #1
 8006dfa:	f7ff ff07 	bl	8006c0c <_Balloc>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	b928      	cbnz	r0, 8006e0e <__i2b+0x1a>
 8006e02:	f240 1145 	movw	r1, #325	@ 0x145
 8006e06:	4b04      	ldr	r3, [pc, #16]	@ (8006e18 <__i2b+0x24>)
 8006e08:	4804      	ldr	r0, [pc, #16]	@ (8006e1c <__i2b+0x28>)
 8006e0a:	f001 f83f 	bl	8007e8c <__assert_func>
 8006e0e:	2301      	movs	r3, #1
 8006e10:	6144      	str	r4, [r0, #20]
 8006e12:	6103      	str	r3, [r0, #16]
 8006e14:	bd10      	pop	{r4, pc}
 8006e16:	bf00      	nop
 8006e18:	08008870 	.word	0x08008870
 8006e1c:	08008881 	.word	0x08008881

08006e20 <__multiply>:
 8006e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e24:	4614      	mov	r4, r2
 8006e26:	690a      	ldr	r2, [r1, #16]
 8006e28:	6923      	ldr	r3, [r4, #16]
 8006e2a:	460f      	mov	r7, r1
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	bfa2      	ittt	ge
 8006e30:	4623      	movge	r3, r4
 8006e32:	460c      	movge	r4, r1
 8006e34:	461f      	movge	r7, r3
 8006e36:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006e3a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006e3e:	68a3      	ldr	r3, [r4, #8]
 8006e40:	6861      	ldr	r1, [r4, #4]
 8006e42:	eb0a 0609 	add.w	r6, sl, r9
 8006e46:	42b3      	cmp	r3, r6
 8006e48:	b085      	sub	sp, #20
 8006e4a:	bfb8      	it	lt
 8006e4c:	3101      	addlt	r1, #1
 8006e4e:	f7ff fedd 	bl	8006c0c <_Balloc>
 8006e52:	b930      	cbnz	r0, 8006e62 <__multiply+0x42>
 8006e54:	4602      	mov	r2, r0
 8006e56:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e5a:	4b43      	ldr	r3, [pc, #268]	@ (8006f68 <__multiply+0x148>)
 8006e5c:	4843      	ldr	r0, [pc, #268]	@ (8006f6c <__multiply+0x14c>)
 8006e5e:	f001 f815 	bl	8007e8c <__assert_func>
 8006e62:	f100 0514 	add.w	r5, r0, #20
 8006e66:	462b      	mov	r3, r5
 8006e68:	2200      	movs	r2, #0
 8006e6a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006e6e:	4543      	cmp	r3, r8
 8006e70:	d321      	bcc.n	8006eb6 <__multiply+0x96>
 8006e72:	f107 0114 	add.w	r1, r7, #20
 8006e76:	f104 0214 	add.w	r2, r4, #20
 8006e7a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006e7e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006e82:	9302      	str	r3, [sp, #8]
 8006e84:	1b13      	subs	r3, r2, r4
 8006e86:	3b15      	subs	r3, #21
 8006e88:	f023 0303 	bic.w	r3, r3, #3
 8006e8c:	3304      	adds	r3, #4
 8006e8e:	f104 0715 	add.w	r7, r4, #21
 8006e92:	42ba      	cmp	r2, r7
 8006e94:	bf38      	it	cc
 8006e96:	2304      	movcc	r3, #4
 8006e98:	9301      	str	r3, [sp, #4]
 8006e9a:	9b02      	ldr	r3, [sp, #8]
 8006e9c:	9103      	str	r1, [sp, #12]
 8006e9e:	428b      	cmp	r3, r1
 8006ea0:	d80c      	bhi.n	8006ebc <__multiply+0x9c>
 8006ea2:	2e00      	cmp	r6, #0
 8006ea4:	dd03      	ble.n	8006eae <__multiply+0x8e>
 8006ea6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d05a      	beq.n	8006f64 <__multiply+0x144>
 8006eae:	6106      	str	r6, [r0, #16]
 8006eb0:	b005      	add	sp, #20
 8006eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb6:	f843 2b04 	str.w	r2, [r3], #4
 8006eba:	e7d8      	b.n	8006e6e <__multiply+0x4e>
 8006ebc:	f8b1 a000 	ldrh.w	sl, [r1]
 8006ec0:	f1ba 0f00 	cmp.w	sl, #0
 8006ec4:	d023      	beq.n	8006f0e <__multiply+0xee>
 8006ec6:	46a9      	mov	r9, r5
 8006ec8:	f04f 0c00 	mov.w	ip, #0
 8006ecc:	f104 0e14 	add.w	lr, r4, #20
 8006ed0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006ed4:	f8d9 3000 	ldr.w	r3, [r9]
 8006ed8:	fa1f fb87 	uxth.w	fp, r7
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	fb0a 330b 	mla	r3, sl, fp, r3
 8006ee2:	4463      	add	r3, ip
 8006ee4:	f8d9 c000 	ldr.w	ip, [r9]
 8006ee8:	0c3f      	lsrs	r7, r7, #16
 8006eea:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006eee:	fb0a c707 	mla	r7, sl, r7, ip
 8006ef2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006efc:	4572      	cmp	r2, lr
 8006efe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006f02:	f849 3b04 	str.w	r3, [r9], #4
 8006f06:	d8e3      	bhi.n	8006ed0 <__multiply+0xb0>
 8006f08:	9b01      	ldr	r3, [sp, #4]
 8006f0a:	f845 c003 	str.w	ip, [r5, r3]
 8006f0e:	9b03      	ldr	r3, [sp, #12]
 8006f10:	3104      	adds	r1, #4
 8006f12:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f16:	f1b9 0f00 	cmp.w	r9, #0
 8006f1a:	d021      	beq.n	8006f60 <__multiply+0x140>
 8006f1c:	46ae      	mov	lr, r5
 8006f1e:	f04f 0a00 	mov.w	sl, #0
 8006f22:	682b      	ldr	r3, [r5, #0]
 8006f24:	f104 0c14 	add.w	ip, r4, #20
 8006f28:	f8bc b000 	ldrh.w	fp, [ip]
 8006f2c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	fb09 770b 	mla	r7, r9, fp, r7
 8006f36:	4457      	add	r7, sl
 8006f38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006f3c:	f84e 3b04 	str.w	r3, [lr], #4
 8006f40:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006f44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f48:	f8be 3000 	ldrh.w	r3, [lr]
 8006f4c:	4562      	cmp	r2, ip
 8006f4e:	fb09 330a 	mla	r3, r9, sl, r3
 8006f52:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006f56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f5a:	d8e5      	bhi.n	8006f28 <__multiply+0x108>
 8006f5c:	9f01      	ldr	r7, [sp, #4]
 8006f5e:	51eb      	str	r3, [r5, r7]
 8006f60:	3504      	adds	r5, #4
 8006f62:	e79a      	b.n	8006e9a <__multiply+0x7a>
 8006f64:	3e01      	subs	r6, #1
 8006f66:	e79c      	b.n	8006ea2 <__multiply+0x82>
 8006f68:	08008870 	.word	0x08008870
 8006f6c:	08008881 	.word	0x08008881

08006f70 <__pow5mult>:
 8006f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f74:	4615      	mov	r5, r2
 8006f76:	f012 0203 	ands.w	r2, r2, #3
 8006f7a:	4607      	mov	r7, r0
 8006f7c:	460e      	mov	r6, r1
 8006f7e:	d007      	beq.n	8006f90 <__pow5mult+0x20>
 8006f80:	4c25      	ldr	r4, [pc, #148]	@ (8007018 <__pow5mult+0xa8>)
 8006f82:	3a01      	subs	r2, #1
 8006f84:	2300      	movs	r3, #0
 8006f86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f8a:	f7ff fea1 	bl	8006cd0 <__multadd>
 8006f8e:	4606      	mov	r6, r0
 8006f90:	10ad      	asrs	r5, r5, #2
 8006f92:	d03d      	beq.n	8007010 <__pow5mult+0xa0>
 8006f94:	69fc      	ldr	r4, [r7, #28]
 8006f96:	b97c      	cbnz	r4, 8006fb8 <__pow5mult+0x48>
 8006f98:	2010      	movs	r0, #16
 8006f9a:	f7ff fd81 	bl	8006aa0 <malloc>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	61f8      	str	r0, [r7, #28]
 8006fa2:	b928      	cbnz	r0, 8006fb0 <__pow5mult+0x40>
 8006fa4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800701c <__pow5mult+0xac>)
 8006faa:	481d      	ldr	r0, [pc, #116]	@ (8007020 <__pow5mult+0xb0>)
 8006fac:	f000 ff6e 	bl	8007e8c <__assert_func>
 8006fb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fb4:	6004      	str	r4, [r0, #0]
 8006fb6:	60c4      	str	r4, [r0, #12]
 8006fb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006fbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006fc0:	b94c      	cbnz	r4, 8006fd6 <__pow5mult+0x66>
 8006fc2:	f240 2171 	movw	r1, #625	@ 0x271
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	f7ff ff14 	bl	8006df4 <__i2b>
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4604      	mov	r4, r0
 8006fd0:	f8c8 0008 	str.w	r0, [r8, #8]
 8006fd4:	6003      	str	r3, [r0, #0]
 8006fd6:	f04f 0900 	mov.w	r9, #0
 8006fda:	07eb      	lsls	r3, r5, #31
 8006fdc:	d50a      	bpl.n	8006ff4 <__pow5mult+0x84>
 8006fde:	4631      	mov	r1, r6
 8006fe0:	4622      	mov	r2, r4
 8006fe2:	4638      	mov	r0, r7
 8006fe4:	f7ff ff1c 	bl	8006e20 <__multiply>
 8006fe8:	4680      	mov	r8, r0
 8006fea:	4631      	mov	r1, r6
 8006fec:	4638      	mov	r0, r7
 8006fee:	f7ff fe4d 	bl	8006c8c <_Bfree>
 8006ff2:	4646      	mov	r6, r8
 8006ff4:	106d      	asrs	r5, r5, #1
 8006ff6:	d00b      	beq.n	8007010 <__pow5mult+0xa0>
 8006ff8:	6820      	ldr	r0, [r4, #0]
 8006ffa:	b938      	cbnz	r0, 800700c <__pow5mult+0x9c>
 8006ffc:	4622      	mov	r2, r4
 8006ffe:	4621      	mov	r1, r4
 8007000:	4638      	mov	r0, r7
 8007002:	f7ff ff0d 	bl	8006e20 <__multiply>
 8007006:	6020      	str	r0, [r4, #0]
 8007008:	f8c0 9000 	str.w	r9, [r0]
 800700c:	4604      	mov	r4, r0
 800700e:	e7e4      	b.n	8006fda <__pow5mult+0x6a>
 8007010:	4630      	mov	r0, r6
 8007012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007016:	bf00      	nop
 8007018:	080088dc 	.word	0x080088dc
 800701c:	08008801 	.word	0x08008801
 8007020:	08008881 	.word	0x08008881

08007024 <__lshift>:
 8007024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007028:	460c      	mov	r4, r1
 800702a:	4607      	mov	r7, r0
 800702c:	4691      	mov	r9, r2
 800702e:	6923      	ldr	r3, [r4, #16]
 8007030:	6849      	ldr	r1, [r1, #4]
 8007032:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007036:	68a3      	ldr	r3, [r4, #8]
 8007038:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800703c:	f108 0601 	add.w	r6, r8, #1
 8007040:	42b3      	cmp	r3, r6
 8007042:	db0b      	blt.n	800705c <__lshift+0x38>
 8007044:	4638      	mov	r0, r7
 8007046:	f7ff fde1 	bl	8006c0c <_Balloc>
 800704a:	4605      	mov	r5, r0
 800704c:	b948      	cbnz	r0, 8007062 <__lshift+0x3e>
 800704e:	4602      	mov	r2, r0
 8007050:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007054:	4b27      	ldr	r3, [pc, #156]	@ (80070f4 <__lshift+0xd0>)
 8007056:	4828      	ldr	r0, [pc, #160]	@ (80070f8 <__lshift+0xd4>)
 8007058:	f000 ff18 	bl	8007e8c <__assert_func>
 800705c:	3101      	adds	r1, #1
 800705e:	005b      	lsls	r3, r3, #1
 8007060:	e7ee      	b.n	8007040 <__lshift+0x1c>
 8007062:	2300      	movs	r3, #0
 8007064:	f100 0114 	add.w	r1, r0, #20
 8007068:	f100 0210 	add.w	r2, r0, #16
 800706c:	4618      	mov	r0, r3
 800706e:	4553      	cmp	r3, sl
 8007070:	db33      	blt.n	80070da <__lshift+0xb6>
 8007072:	6920      	ldr	r0, [r4, #16]
 8007074:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007078:	f104 0314 	add.w	r3, r4, #20
 800707c:	f019 091f 	ands.w	r9, r9, #31
 8007080:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007084:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007088:	d02b      	beq.n	80070e2 <__lshift+0xbe>
 800708a:	468a      	mov	sl, r1
 800708c:	2200      	movs	r2, #0
 800708e:	f1c9 0e20 	rsb	lr, r9, #32
 8007092:	6818      	ldr	r0, [r3, #0]
 8007094:	fa00 f009 	lsl.w	r0, r0, r9
 8007098:	4310      	orrs	r0, r2
 800709a:	f84a 0b04 	str.w	r0, [sl], #4
 800709e:	f853 2b04 	ldr.w	r2, [r3], #4
 80070a2:	459c      	cmp	ip, r3
 80070a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80070a8:	d8f3      	bhi.n	8007092 <__lshift+0x6e>
 80070aa:	ebac 0304 	sub.w	r3, ip, r4
 80070ae:	3b15      	subs	r3, #21
 80070b0:	f023 0303 	bic.w	r3, r3, #3
 80070b4:	3304      	adds	r3, #4
 80070b6:	f104 0015 	add.w	r0, r4, #21
 80070ba:	4584      	cmp	ip, r0
 80070bc:	bf38      	it	cc
 80070be:	2304      	movcc	r3, #4
 80070c0:	50ca      	str	r2, [r1, r3]
 80070c2:	b10a      	cbz	r2, 80070c8 <__lshift+0xa4>
 80070c4:	f108 0602 	add.w	r6, r8, #2
 80070c8:	3e01      	subs	r6, #1
 80070ca:	4638      	mov	r0, r7
 80070cc:	4621      	mov	r1, r4
 80070ce:	612e      	str	r6, [r5, #16]
 80070d0:	f7ff fddc 	bl	8006c8c <_Bfree>
 80070d4:	4628      	mov	r0, r5
 80070d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070da:	f842 0f04 	str.w	r0, [r2, #4]!
 80070de:	3301      	adds	r3, #1
 80070e0:	e7c5      	b.n	800706e <__lshift+0x4a>
 80070e2:	3904      	subs	r1, #4
 80070e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80070e8:	459c      	cmp	ip, r3
 80070ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80070ee:	d8f9      	bhi.n	80070e4 <__lshift+0xc0>
 80070f0:	e7ea      	b.n	80070c8 <__lshift+0xa4>
 80070f2:	bf00      	nop
 80070f4:	08008870 	.word	0x08008870
 80070f8:	08008881 	.word	0x08008881

080070fc <__mcmp>:
 80070fc:	4603      	mov	r3, r0
 80070fe:	690a      	ldr	r2, [r1, #16]
 8007100:	6900      	ldr	r0, [r0, #16]
 8007102:	b530      	push	{r4, r5, lr}
 8007104:	1a80      	subs	r0, r0, r2
 8007106:	d10e      	bne.n	8007126 <__mcmp+0x2a>
 8007108:	3314      	adds	r3, #20
 800710a:	3114      	adds	r1, #20
 800710c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007110:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007114:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007118:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800711c:	4295      	cmp	r5, r2
 800711e:	d003      	beq.n	8007128 <__mcmp+0x2c>
 8007120:	d205      	bcs.n	800712e <__mcmp+0x32>
 8007122:	f04f 30ff 	mov.w	r0, #4294967295
 8007126:	bd30      	pop	{r4, r5, pc}
 8007128:	42a3      	cmp	r3, r4
 800712a:	d3f3      	bcc.n	8007114 <__mcmp+0x18>
 800712c:	e7fb      	b.n	8007126 <__mcmp+0x2a>
 800712e:	2001      	movs	r0, #1
 8007130:	e7f9      	b.n	8007126 <__mcmp+0x2a>
	...

08007134 <__mdiff>:
 8007134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007138:	4689      	mov	r9, r1
 800713a:	4606      	mov	r6, r0
 800713c:	4611      	mov	r1, r2
 800713e:	4648      	mov	r0, r9
 8007140:	4614      	mov	r4, r2
 8007142:	f7ff ffdb 	bl	80070fc <__mcmp>
 8007146:	1e05      	subs	r5, r0, #0
 8007148:	d112      	bne.n	8007170 <__mdiff+0x3c>
 800714a:	4629      	mov	r1, r5
 800714c:	4630      	mov	r0, r6
 800714e:	f7ff fd5d 	bl	8006c0c <_Balloc>
 8007152:	4602      	mov	r2, r0
 8007154:	b928      	cbnz	r0, 8007162 <__mdiff+0x2e>
 8007156:	f240 2137 	movw	r1, #567	@ 0x237
 800715a:	4b3e      	ldr	r3, [pc, #248]	@ (8007254 <__mdiff+0x120>)
 800715c:	483e      	ldr	r0, [pc, #248]	@ (8007258 <__mdiff+0x124>)
 800715e:	f000 fe95 	bl	8007e8c <__assert_func>
 8007162:	2301      	movs	r3, #1
 8007164:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007168:	4610      	mov	r0, r2
 800716a:	b003      	add	sp, #12
 800716c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007170:	bfbc      	itt	lt
 8007172:	464b      	movlt	r3, r9
 8007174:	46a1      	movlt	r9, r4
 8007176:	4630      	mov	r0, r6
 8007178:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800717c:	bfba      	itte	lt
 800717e:	461c      	movlt	r4, r3
 8007180:	2501      	movlt	r5, #1
 8007182:	2500      	movge	r5, #0
 8007184:	f7ff fd42 	bl	8006c0c <_Balloc>
 8007188:	4602      	mov	r2, r0
 800718a:	b918      	cbnz	r0, 8007194 <__mdiff+0x60>
 800718c:	f240 2145 	movw	r1, #581	@ 0x245
 8007190:	4b30      	ldr	r3, [pc, #192]	@ (8007254 <__mdiff+0x120>)
 8007192:	e7e3      	b.n	800715c <__mdiff+0x28>
 8007194:	f100 0b14 	add.w	fp, r0, #20
 8007198:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800719c:	f109 0310 	add.w	r3, r9, #16
 80071a0:	60c5      	str	r5, [r0, #12]
 80071a2:	f04f 0c00 	mov.w	ip, #0
 80071a6:	f109 0514 	add.w	r5, r9, #20
 80071aa:	46d9      	mov	r9, fp
 80071ac:	6926      	ldr	r6, [r4, #16]
 80071ae:	f104 0e14 	add.w	lr, r4, #20
 80071b2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80071b6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80071ba:	9301      	str	r3, [sp, #4]
 80071bc:	9b01      	ldr	r3, [sp, #4]
 80071be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80071c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80071c6:	b281      	uxth	r1, r0
 80071c8:	9301      	str	r3, [sp, #4]
 80071ca:	fa1f f38a 	uxth.w	r3, sl
 80071ce:	1a5b      	subs	r3, r3, r1
 80071d0:	0c00      	lsrs	r0, r0, #16
 80071d2:	4463      	add	r3, ip
 80071d4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80071d8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80071dc:	b29b      	uxth	r3, r3
 80071de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80071e2:	4576      	cmp	r6, lr
 80071e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071e8:	f849 3b04 	str.w	r3, [r9], #4
 80071ec:	d8e6      	bhi.n	80071bc <__mdiff+0x88>
 80071ee:	1b33      	subs	r3, r6, r4
 80071f0:	3b15      	subs	r3, #21
 80071f2:	f023 0303 	bic.w	r3, r3, #3
 80071f6:	3415      	adds	r4, #21
 80071f8:	3304      	adds	r3, #4
 80071fa:	42a6      	cmp	r6, r4
 80071fc:	bf38      	it	cc
 80071fe:	2304      	movcc	r3, #4
 8007200:	441d      	add	r5, r3
 8007202:	445b      	add	r3, fp
 8007204:	461e      	mov	r6, r3
 8007206:	462c      	mov	r4, r5
 8007208:	4544      	cmp	r4, r8
 800720a:	d30e      	bcc.n	800722a <__mdiff+0xf6>
 800720c:	f108 0103 	add.w	r1, r8, #3
 8007210:	1b49      	subs	r1, r1, r5
 8007212:	f021 0103 	bic.w	r1, r1, #3
 8007216:	3d03      	subs	r5, #3
 8007218:	45a8      	cmp	r8, r5
 800721a:	bf38      	it	cc
 800721c:	2100      	movcc	r1, #0
 800721e:	440b      	add	r3, r1
 8007220:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007224:	b199      	cbz	r1, 800724e <__mdiff+0x11a>
 8007226:	6117      	str	r7, [r2, #16]
 8007228:	e79e      	b.n	8007168 <__mdiff+0x34>
 800722a:	46e6      	mov	lr, ip
 800722c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007230:	fa1f fc81 	uxth.w	ip, r1
 8007234:	44f4      	add	ip, lr
 8007236:	0c08      	lsrs	r0, r1, #16
 8007238:	4471      	add	r1, lr
 800723a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800723e:	b289      	uxth	r1, r1
 8007240:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007244:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007248:	f846 1b04 	str.w	r1, [r6], #4
 800724c:	e7dc      	b.n	8007208 <__mdiff+0xd4>
 800724e:	3f01      	subs	r7, #1
 8007250:	e7e6      	b.n	8007220 <__mdiff+0xec>
 8007252:	bf00      	nop
 8007254:	08008870 	.word	0x08008870
 8007258:	08008881 	.word	0x08008881

0800725c <__d2b>:
 800725c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007260:	2101      	movs	r1, #1
 8007262:	4690      	mov	r8, r2
 8007264:	4699      	mov	r9, r3
 8007266:	9e08      	ldr	r6, [sp, #32]
 8007268:	f7ff fcd0 	bl	8006c0c <_Balloc>
 800726c:	4604      	mov	r4, r0
 800726e:	b930      	cbnz	r0, 800727e <__d2b+0x22>
 8007270:	4602      	mov	r2, r0
 8007272:	f240 310f 	movw	r1, #783	@ 0x30f
 8007276:	4b23      	ldr	r3, [pc, #140]	@ (8007304 <__d2b+0xa8>)
 8007278:	4823      	ldr	r0, [pc, #140]	@ (8007308 <__d2b+0xac>)
 800727a:	f000 fe07 	bl	8007e8c <__assert_func>
 800727e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007282:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007286:	b10d      	cbz	r5, 800728c <__d2b+0x30>
 8007288:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800728c:	9301      	str	r3, [sp, #4]
 800728e:	f1b8 0300 	subs.w	r3, r8, #0
 8007292:	d024      	beq.n	80072de <__d2b+0x82>
 8007294:	4668      	mov	r0, sp
 8007296:	9300      	str	r3, [sp, #0]
 8007298:	f7ff fd7f 	bl	8006d9a <__lo0bits>
 800729c:	e9dd 1200 	ldrd	r1, r2, [sp]
 80072a0:	b1d8      	cbz	r0, 80072da <__d2b+0x7e>
 80072a2:	f1c0 0320 	rsb	r3, r0, #32
 80072a6:	fa02 f303 	lsl.w	r3, r2, r3
 80072aa:	430b      	orrs	r3, r1
 80072ac:	40c2      	lsrs	r2, r0
 80072ae:	6163      	str	r3, [r4, #20]
 80072b0:	9201      	str	r2, [sp, #4]
 80072b2:	9b01      	ldr	r3, [sp, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	bf0c      	ite	eq
 80072b8:	2201      	moveq	r2, #1
 80072ba:	2202      	movne	r2, #2
 80072bc:	61a3      	str	r3, [r4, #24]
 80072be:	6122      	str	r2, [r4, #16]
 80072c0:	b1ad      	cbz	r5, 80072ee <__d2b+0x92>
 80072c2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80072c6:	4405      	add	r5, r0
 80072c8:	6035      	str	r5, [r6, #0]
 80072ca:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80072ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d0:	6018      	str	r0, [r3, #0]
 80072d2:	4620      	mov	r0, r4
 80072d4:	b002      	add	sp, #8
 80072d6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80072da:	6161      	str	r1, [r4, #20]
 80072dc:	e7e9      	b.n	80072b2 <__d2b+0x56>
 80072de:	a801      	add	r0, sp, #4
 80072e0:	f7ff fd5b 	bl	8006d9a <__lo0bits>
 80072e4:	9b01      	ldr	r3, [sp, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	6163      	str	r3, [r4, #20]
 80072ea:	3020      	adds	r0, #32
 80072ec:	e7e7      	b.n	80072be <__d2b+0x62>
 80072ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80072f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80072f6:	6030      	str	r0, [r6, #0]
 80072f8:	6918      	ldr	r0, [r3, #16]
 80072fa:	f7ff fd2f 	bl	8006d5c <__hi0bits>
 80072fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007302:	e7e4      	b.n	80072ce <__d2b+0x72>
 8007304:	08008870 	.word	0x08008870
 8007308:	08008881 	.word	0x08008881

0800730c <__ssputs_r>:
 800730c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007310:	461f      	mov	r7, r3
 8007312:	688e      	ldr	r6, [r1, #8]
 8007314:	4682      	mov	sl, r0
 8007316:	42be      	cmp	r6, r7
 8007318:	460c      	mov	r4, r1
 800731a:	4690      	mov	r8, r2
 800731c:	680b      	ldr	r3, [r1, #0]
 800731e:	d82d      	bhi.n	800737c <__ssputs_r+0x70>
 8007320:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007324:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007328:	d026      	beq.n	8007378 <__ssputs_r+0x6c>
 800732a:	6965      	ldr	r5, [r4, #20]
 800732c:	6909      	ldr	r1, [r1, #16]
 800732e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007332:	eba3 0901 	sub.w	r9, r3, r1
 8007336:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800733a:	1c7b      	adds	r3, r7, #1
 800733c:	444b      	add	r3, r9
 800733e:	106d      	asrs	r5, r5, #1
 8007340:	429d      	cmp	r5, r3
 8007342:	bf38      	it	cc
 8007344:	461d      	movcc	r5, r3
 8007346:	0553      	lsls	r3, r2, #21
 8007348:	d527      	bpl.n	800739a <__ssputs_r+0x8e>
 800734a:	4629      	mov	r1, r5
 800734c:	f7ff fbd2 	bl	8006af4 <_malloc_r>
 8007350:	4606      	mov	r6, r0
 8007352:	b360      	cbz	r0, 80073ae <__ssputs_r+0xa2>
 8007354:	464a      	mov	r2, r9
 8007356:	6921      	ldr	r1, [r4, #16]
 8007358:	f000 fd8a 	bl	8007e70 <memcpy>
 800735c:	89a3      	ldrh	r3, [r4, #12]
 800735e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007366:	81a3      	strh	r3, [r4, #12]
 8007368:	6126      	str	r6, [r4, #16]
 800736a:	444e      	add	r6, r9
 800736c:	6026      	str	r6, [r4, #0]
 800736e:	463e      	mov	r6, r7
 8007370:	6165      	str	r5, [r4, #20]
 8007372:	eba5 0509 	sub.w	r5, r5, r9
 8007376:	60a5      	str	r5, [r4, #8]
 8007378:	42be      	cmp	r6, r7
 800737a:	d900      	bls.n	800737e <__ssputs_r+0x72>
 800737c:	463e      	mov	r6, r7
 800737e:	4632      	mov	r2, r6
 8007380:	4641      	mov	r1, r8
 8007382:	6820      	ldr	r0, [r4, #0]
 8007384:	f000 fd49 	bl	8007e1a <memmove>
 8007388:	2000      	movs	r0, #0
 800738a:	68a3      	ldr	r3, [r4, #8]
 800738c:	1b9b      	subs	r3, r3, r6
 800738e:	60a3      	str	r3, [r4, #8]
 8007390:	6823      	ldr	r3, [r4, #0]
 8007392:	4433      	add	r3, r6
 8007394:	6023      	str	r3, [r4, #0]
 8007396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800739a:	462a      	mov	r2, r5
 800739c:	f000 fdba 	bl	8007f14 <_realloc_r>
 80073a0:	4606      	mov	r6, r0
 80073a2:	2800      	cmp	r0, #0
 80073a4:	d1e0      	bne.n	8007368 <__ssputs_r+0x5c>
 80073a6:	4650      	mov	r0, sl
 80073a8:	6921      	ldr	r1, [r4, #16]
 80073aa:	f7ff fb31 	bl	8006a10 <_free_r>
 80073ae:	230c      	movs	r3, #12
 80073b0:	f8ca 3000 	str.w	r3, [sl]
 80073b4:	89a3      	ldrh	r3, [r4, #12]
 80073b6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073be:	81a3      	strh	r3, [r4, #12]
 80073c0:	e7e9      	b.n	8007396 <__ssputs_r+0x8a>
	...

080073c4 <_svfiprintf_r>:
 80073c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c8:	4698      	mov	r8, r3
 80073ca:	898b      	ldrh	r3, [r1, #12]
 80073cc:	4607      	mov	r7, r0
 80073ce:	061b      	lsls	r3, r3, #24
 80073d0:	460d      	mov	r5, r1
 80073d2:	4614      	mov	r4, r2
 80073d4:	b09d      	sub	sp, #116	@ 0x74
 80073d6:	d510      	bpl.n	80073fa <_svfiprintf_r+0x36>
 80073d8:	690b      	ldr	r3, [r1, #16]
 80073da:	b973      	cbnz	r3, 80073fa <_svfiprintf_r+0x36>
 80073dc:	2140      	movs	r1, #64	@ 0x40
 80073de:	f7ff fb89 	bl	8006af4 <_malloc_r>
 80073e2:	6028      	str	r0, [r5, #0]
 80073e4:	6128      	str	r0, [r5, #16]
 80073e6:	b930      	cbnz	r0, 80073f6 <_svfiprintf_r+0x32>
 80073e8:	230c      	movs	r3, #12
 80073ea:	603b      	str	r3, [r7, #0]
 80073ec:	f04f 30ff 	mov.w	r0, #4294967295
 80073f0:	b01d      	add	sp, #116	@ 0x74
 80073f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f6:	2340      	movs	r3, #64	@ 0x40
 80073f8:	616b      	str	r3, [r5, #20]
 80073fa:	2300      	movs	r3, #0
 80073fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80073fe:	2320      	movs	r3, #32
 8007400:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007404:	2330      	movs	r3, #48	@ 0x30
 8007406:	f04f 0901 	mov.w	r9, #1
 800740a:	f8cd 800c 	str.w	r8, [sp, #12]
 800740e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80075a8 <_svfiprintf_r+0x1e4>
 8007412:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007416:	4623      	mov	r3, r4
 8007418:	469a      	mov	sl, r3
 800741a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800741e:	b10a      	cbz	r2, 8007424 <_svfiprintf_r+0x60>
 8007420:	2a25      	cmp	r2, #37	@ 0x25
 8007422:	d1f9      	bne.n	8007418 <_svfiprintf_r+0x54>
 8007424:	ebba 0b04 	subs.w	fp, sl, r4
 8007428:	d00b      	beq.n	8007442 <_svfiprintf_r+0x7e>
 800742a:	465b      	mov	r3, fp
 800742c:	4622      	mov	r2, r4
 800742e:	4629      	mov	r1, r5
 8007430:	4638      	mov	r0, r7
 8007432:	f7ff ff6b 	bl	800730c <__ssputs_r>
 8007436:	3001      	adds	r0, #1
 8007438:	f000 80a7 	beq.w	800758a <_svfiprintf_r+0x1c6>
 800743c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800743e:	445a      	add	r2, fp
 8007440:	9209      	str	r2, [sp, #36]	@ 0x24
 8007442:	f89a 3000 	ldrb.w	r3, [sl]
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 809f 	beq.w	800758a <_svfiprintf_r+0x1c6>
 800744c:	2300      	movs	r3, #0
 800744e:	f04f 32ff 	mov.w	r2, #4294967295
 8007452:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007456:	f10a 0a01 	add.w	sl, sl, #1
 800745a:	9304      	str	r3, [sp, #16]
 800745c:	9307      	str	r3, [sp, #28]
 800745e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007462:	931a      	str	r3, [sp, #104]	@ 0x68
 8007464:	4654      	mov	r4, sl
 8007466:	2205      	movs	r2, #5
 8007468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800746c:	484e      	ldr	r0, [pc, #312]	@ (80075a8 <_svfiprintf_r+0x1e4>)
 800746e:	f7fe fc70 	bl	8005d52 <memchr>
 8007472:	9a04      	ldr	r2, [sp, #16]
 8007474:	b9d8      	cbnz	r0, 80074ae <_svfiprintf_r+0xea>
 8007476:	06d0      	lsls	r0, r2, #27
 8007478:	bf44      	itt	mi
 800747a:	2320      	movmi	r3, #32
 800747c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007480:	0711      	lsls	r1, r2, #28
 8007482:	bf44      	itt	mi
 8007484:	232b      	movmi	r3, #43	@ 0x2b
 8007486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800748a:	f89a 3000 	ldrb.w	r3, [sl]
 800748e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007490:	d015      	beq.n	80074be <_svfiprintf_r+0xfa>
 8007492:	4654      	mov	r4, sl
 8007494:	2000      	movs	r0, #0
 8007496:	f04f 0c0a 	mov.w	ip, #10
 800749a:	9a07      	ldr	r2, [sp, #28]
 800749c:	4621      	mov	r1, r4
 800749e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074a2:	3b30      	subs	r3, #48	@ 0x30
 80074a4:	2b09      	cmp	r3, #9
 80074a6:	d94b      	bls.n	8007540 <_svfiprintf_r+0x17c>
 80074a8:	b1b0      	cbz	r0, 80074d8 <_svfiprintf_r+0x114>
 80074aa:	9207      	str	r2, [sp, #28]
 80074ac:	e014      	b.n	80074d8 <_svfiprintf_r+0x114>
 80074ae:	eba0 0308 	sub.w	r3, r0, r8
 80074b2:	fa09 f303 	lsl.w	r3, r9, r3
 80074b6:	4313      	orrs	r3, r2
 80074b8:	46a2      	mov	sl, r4
 80074ba:	9304      	str	r3, [sp, #16]
 80074bc:	e7d2      	b.n	8007464 <_svfiprintf_r+0xa0>
 80074be:	9b03      	ldr	r3, [sp, #12]
 80074c0:	1d19      	adds	r1, r3, #4
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	9103      	str	r1, [sp, #12]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	bfbb      	ittet	lt
 80074ca:	425b      	neglt	r3, r3
 80074cc:	f042 0202 	orrlt.w	r2, r2, #2
 80074d0:	9307      	strge	r3, [sp, #28]
 80074d2:	9307      	strlt	r3, [sp, #28]
 80074d4:	bfb8      	it	lt
 80074d6:	9204      	strlt	r2, [sp, #16]
 80074d8:	7823      	ldrb	r3, [r4, #0]
 80074da:	2b2e      	cmp	r3, #46	@ 0x2e
 80074dc:	d10a      	bne.n	80074f4 <_svfiprintf_r+0x130>
 80074de:	7863      	ldrb	r3, [r4, #1]
 80074e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80074e2:	d132      	bne.n	800754a <_svfiprintf_r+0x186>
 80074e4:	9b03      	ldr	r3, [sp, #12]
 80074e6:	3402      	adds	r4, #2
 80074e8:	1d1a      	adds	r2, r3, #4
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	9203      	str	r2, [sp, #12]
 80074ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074f2:	9305      	str	r3, [sp, #20]
 80074f4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80075ac <_svfiprintf_r+0x1e8>
 80074f8:	2203      	movs	r2, #3
 80074fa:	4650      	mov	r0, sl
 80074fc:	7821      	ldrb	r1, [r4, #0]
 80074fe:	f7fe fc28 	bl	8005d52 <memchr>
 8007502:	b138      	cbz	r0, 8007514 <_svfiprintf_r+0x150>
 8007504:	2240      	movs	r2, #64	@ 0x40
 8007506:	9b04      	ldr	r3, [sp, #16]
 8007508:	eba0 000a 	sub.w	r0, r0, sl
 800750c:	4082      	lsls	r2, r0
 800750e:	4313      	orrs	r3, r2
 8007510:	3401      	adds	r4, #1
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007518:	2206      	movs	r2, #6
 800751a:	4825      	ldr	r0, [pc, #148]	@ (80075b0 <_svfiprintf_r+0x1ec>)
 800751c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007520:	f7fe fc17 	bl	8005d52 <memchr>
 8007524:	2800      	cmp	r0, #0
 8007526:	d036      	beq.n	8007596 <_svfiprintf_r+0x1d2>
 8007528:	4b22      	ldr	r3, [pc, #136]	@ (80075b4 <_svfiprintf_r+0x1f0>)
 800752a:	bb1b      	cbnz	r3, 8007574 <_svfiprintf_r+0x1b0>
 800752c:	9b03      	ldr	r3, [sp, #12]
 800752e:	3307      	adds	r3, #7
 8007530:	f023 0307 	bic.w	r3, r3, #7
 8007534:	3308      	adds	r3, #8
 8007536:	9303      	str	r3, [sp, #12]
 8007538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800753a:	4433      	add	r3, r6
 800753c:	9309      	str	r3, [sp, #36]	@ 0x24
 800753e:	e76a      	b.n	8007416 <_svfiprintf_r+0x52>
 8007540:	460c      	mov	r4, r1
 8007542:	2001      	movs	r0, #1
 8007544:	fb0c 3202 	mla	r2, ip, r2, r3
 8007548:	e7a8      	b.n	800749c <_svfiprintf_r+0xd8>
 800754a:	2300      	movs	r3, #0
 800754c:	f04f 0c0a 	mov.w	ip, #10
 8007550:	4619      	mov	r1, r3
 8007552:	3401      	adds	r4, #1
 8007554:	9305      	str	r3, [sp, #20]
 8007556:	4620      	mov	r0, r4
 8007558:	f810 2b01 	ldrb.w	r2, [r0], #1
 800755c:	3a30      	subs	r2, #48	@ 0x30
 800755e:	2a09      	cmp	r2, #9
 8007560:	d903      	bls.n	800756a <_svfiprintf_r+0x1a6>
 8007562:	2b00      	cmp	r3, #0
 8007564:	d0c6      	beq.n	80074f4 <_svfiprintf_r+0x130>
 8007566:	9105      	str	r1, [sp, #20]
 8007568:	e7c4      	b.n	80074f4 <_svfiprintf_r+0x130>
 800756a:	4604      	mov	r4, r0
 800756c:	2301      	movs	r3, #1
 800756e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007572:	e7f0      	b.n	8007556 <_svfiprintf_r+0x192>
 8007574:	ab03      	add	r3, sp, #12
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	462a      	mov	r2, r5
 800757a:	4638      	mov	r0, r7
 800757c:	4b0e      	ldr	r3, [pc, #56]	@ (80075b8 <_svfiprintf_r+0x1f4>)
 800757e:	a904      	add	r1, sp, #16
 8007580:	f7fd fe24 	bl	80051cc <_printf_float>
 8007584:	1c42      	adds	r2, r0, #1
 8007586:	4606      	mov	r6, r0
 8007588:	d1d6      	bne.n	8007538 <_svfiprintf_r+0x174>
 800758a:	89ab      	ldrh	r3, [r5, #12]
 800758c:	065b      	lsls	r3, r3, #25
 800758e:	f53f af2d 	bmi.w	80073ec <_svfiprintf_r+0x28>
 8007592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007594:	e72c      	b.n	80073f0 <_svfiprintf_r+0x2c>
 8007596:	ab03      	add	r3, sp, #12
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	462a      	mov	r2, r5
 800759c:	4638      	mov	r0, r7
 800759e:	4b06      	ldr	r3, [pc, #24]	@ (80075b8 <_svfiprintf_r+0x1f4>)
 80075a0:	a904      	add	r1, sp, #16
 80075a2:	f7fe f8b1 	bl	8005708 <_printf_i>
 80075a6:	e7ed      	b.n	8007584 <_svfiprintf_r+0x1c0>
 80075a8:	080089d8 	.word	0x080089d8
 80075ac:	080089de 	.word	0x080089de
 80075b0:	080089e2 	.word	0x080089e2
 80075b4:	080051cd 	.word	0x080051cd
 80075b8:	0800730d 	.word	0x0800730d

080075bc <_sungetc_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	1c4b      	adds	r3, r1, #1
 80075c0:	4614      	mov	r4, r2
 80075c2:	d103      	bne.n	80075cc <_sungetc_r+0x10>
 80075c4:	f04f 35ff 	mov.w	r5, #4294967295
 80075c8:	4628      	mov	r0, r5
 80075ca:	bd38      	pop	{r3, r4, r5, pc}
 80075cc:	8993      	ldrh	r3, [r2, #12]
 80075ce:	b2cd      	uxtb	r5, r1
 80075d0:	f023 0320 	bic.w	r3, r3, #32
 80075d4:	8193      	strh	r3, [r2, #12]
 80075d6:	6853      	ldr	r3, [r2, #4]
 80075d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80075da:	b18a      	cbz	r2, 8007600 <_sungetc_r+0x44>
 80075dc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80075de:	429a      	cmp	r2, r3
 80075e0:	dd08      	ble.n	80075f4 <_sungetc_r+0x38>
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	1e5a      	subs	r2, r3, #1
 80075e6:	6022      	str	r2, [r4, #0]
 80075e8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80075ec:	6863      	ldr	r3, [r4, #4]
 80075ee:	3301      	adds	r3, #1
 80075f0:	6063      	str	r3, [r4, #4]
 80075f2:	e7e9      	b.n	80075c8 <_sungetc_r+0xc>
 80075f4:	4621      	mov	r1, r4
 80075f6:	f000 fbd8 	bl	8007daa <__submore>
 80075fa:	2800      	cmp	r0, #0
 80075fc:	d0f1      	beq.n	80075e2 <_sungetc_r+0x26>
 80075fe:	e7e1      	b.n	80075c4 <_sungetc_r+0x8>
 8007600:	6921      	ldr	r1, [r4, #16]
 8007602:	6822      	ldr	r2, [r4, #0]
 8007604:	b141      	cbz	r1, 8007618 <_sungetc_r+0x5c>
 8007606:	4291      	cmp	r1, r2
 8007608:	d206      	bcs.n	8007618 <_sungetc_r+0x5c>
 800760a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800760e:	42a9      	cmp	r1, r5
 8007610:	d102      	bne.n	8007618 <_sungetc_r+0x5c>
 8007612:	3a01      	subs	r2, #1
 8007614:	6022      	str	r2, [r4, #0]
 8007616:	e7ea      	b.n	80075ee <_sungetc_r+0x32>
 8007618:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800761c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007620:	6363      	str	r3, [r4, #52]	@ 0x34
 8007622:	2303      	movs	r3, #3
 8007624:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007626:	4623      	mov	r3, r4
 8007628:	f803 5f46 	strb.w	r5, [r3, #70]!
 800762c:	6023      	str	r3, [r4, #0]
 800762e:	2301      	movs	r3, #1
 8007630:	e7de      	b.n	80075f0 <_sungetc_r+0x34>

08007632 <__ssrefill_r>:
 8007632:	b510      	push	{r4, lr}
 8007634:	460c      	mov	r4, r1
 8007636:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007638:	b169      	cbz	r1, 8007656 <__ssrefill_r+0x24>
 800763a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800763e:	4299      	cmp	r1, r3
 8007640:	d001      	beq.n	8007646 <__ssrefill_r+0x14>
 8007642:	f7ff f9e5 	bl	8006a10 <_free_r>
 8007646:	2000      	movs	r0, #0
 8007648:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800764a:	6360      	str	r0, [r4, #52]	@ 0x34
 800764c:	6063      	str	r3, [r4, #4]
 800764e:	b113      	cbz	r3, 8007656 <__ssrefill_r+0x24>
 8007650:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007652:	6023      	str	r3, [r4, #0]
 8007654:	bd10      	pop	{r4, pc}
 8007656:	6923      	ldr	r3, [r4, #16]
 8007658:	f04f 30ff 	mov.w	r0, #4294967295
 800765c:	6023      	str	r3, [r4, #0]
 800765e:	2300      	movs	r3, #0
 8007660:	6063      	str	r3, [r4, #4]
 8007662:	89a3      	ldrh	r3, [r4, #12]
 8007664:	f043 0320 	orr.w	r3, r3, #32
 8007668:	81a3      	strh	r3, [r4, #12]
 800766a:	e7f3      	b.n	8007654 <__ssrefill_r+0x22>

0800766c <__ssvfiscanf_r>:
 800766c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007670:	460c      	mov	r4, r1
 8007672:	2100      	movs	r1, #0
 8007674:	4606      	mov	r6, r0
 8007676:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800767a:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800767e:	49aa      	ldr	r1, [pc, #680]	@ (8007928 <__ssvfiscanf_r+0x2bc>)
 8007680:	f10d 0804 	add.w	r8, sp, #4
 8007684:	91a0      	str	r1, [sp, #640]	@ 0x280
 8007686:	49a9      	ldr	r1, [pc, #676]	@ (800792c <__ssvfiscanf_r+0x2c0>)
 8007688:	4fa9      	ldr	r7, [pc, #676]	@ (8007930 <__ssvfiscanf_r+0x2c4>)
 800768a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800768e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	7813      	ldrb	r3, [r2, #0]
 8007694:	2b00      	cmp	r3, #0
 8007696:	f000 8159 	beq.w	800794c <__ssvfiscanf_r+0x2e0>
 800769a:	5cf9      	ldrb	r1, [r7, r3]
 800769c:	1c55      	adds	r5, r2, #1
 800769e:	f011 0108 	ands.w	r1, r1, #8
 80076a2:	d019      	beq.n	80076d8 <__ssvfiscanf_r+0x6c>
 80076a4:	6863      	ldr	r3, [r4, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	dd0f      	ble.n	80076ca <__ssvfiscanf_r+0x5e>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	781a      	ldrb	r2, [r3, #0]
 80076ae:	5cba      	ldrb	r2, [r7, r2]
 80076b0:	0712      	lsls	r2, r2, #28
 80076b2:	d401      	bmi.n	80076b8 <__ssvfiscanf_r+0x4c>
 80076b4:	462a      	mov	r2, r5
 80076b6:	e7ec      	b.n	8007692 <__ssvfiscanf_r+0x26>
 80076b8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80076ba:	3301      	adds	r3, #1
 80076bc:	3201      	adds	r2, #1
 80076be:	9245      	str	r2, [sp, #276]	@ 0x114
 80076c0:	6862      	ldr	r2, [r4, #4]
 80076c2:	6023      	str	r3, [r4, #0]
 80076c4:	3a01      	subs	r2, #1
 80076c6:	6062      	str	r2, [r4, #4]
 80076c8:	e7ec      	b.n	80076a4 <__ssvfiscanf_r+0x38>
 80076ca:	4621      	mov	r1, r4
 80076cc:	4630      	mov	r0, r6
 80076ce:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80076d0:	4798      	blx	r3
 80076d2:	2800      	cmp	r0, #0
 80076d4:	d0e9      	beq.n	80076aa <__ssvfiscanf_r+0x3e>
 80076d6:	e7ed      	b.n	80076b4 <__ssvfiscanf_r+0x48>
 80076d8:	2b25      	cmp	r3, #37	@ 0x25
 80076da:	d012      	beq.n	8007702 <__ssvfiscanf_r+0x96>
 80076dc:	4699      	mov	r9, r3
 80076de:	6863      	ldr	r3, [r4, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f340 8094 	ble.w	800780e <__ssvfiscanf_r+0x1a2>
 80076e6:	6822      	ldr	r2, [r4, #0]
 80076e8:	7813      	ldrb	r3, [r2, #0]
 80076ea:	454b      	cmp	r3, r9
 80076ec:	f040 812e 	bne.w	800794c <__ssvfiscanf_r+0x2e0>
 80076f0:	6863      	ldr	r3, [r4, #4]
 80076f2:	3201      	adds	r2, #1
 80076f4:	3b01      	subs	r3, #1
 80076f6:	6063      	str	r3, [r4, #4]
 80076f8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80076fa:	6022      	str	r2, [r4, #0]
 80076fc:	3301      	adds	r3, #1
 80076fe:	9345      	str	r3, [sp, #276]	@ 0x114
 8007700:	e7d8      	b.n	80076b4 <__ssvfiscanf_r+0x48>
 8007702:	9141      	str	r1, [sp, #260]	@ 0x104
 8007704:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007706:	7853      	ldrb	r3, [r2, #1]
 8007708:	2b2a      	cmp	r3, #42	@ 0x2a
 800770a:	bf04      	itt	eq
 800770c:	2310      	moveq	r3, #16
 800770e:	1c95      	addeq	r5, r2, #2
 8007710:	f04f 020a 	mov.w	r2, #10
 8007714:	bf08      	it	eq
 8007716:	9341      	streq	r3, [sp, #260]	@ 0x104
 8007718:	46a9      	mov	r9, r5
 800771a:	f819 1b01 	ldrb.w	r1, [r9], #1
 800771e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8007722:	2b09      	cmp	r3, #9
 8007724:	d91e      	bls.n	8007764 <__ssvfiscanf_r+0xf8>
 8007726:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8007934 <__ssvfiscanf_r+0x2c8>
 800772a:	2203      	movs	r2, #3
 800772c:	4650      	mov	r0, sl
 800772e:	f7fe fb10 	bl	8005d52 <memchr>
 8007732:	b138      	cbz	r0, 8007744 <__ssvfiscanf_r+0xd8>
 8007734:	2301      	movs	r3, #1
 8007736:	464d      	mov	r5, r9
 8007738:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800773a:	eba0 000a 	sub.w	r0, r0, sl
 800773e:	4083      	lsls	r3, r0
 8007740:	4313      	orrs	r3, r2
 8007742:	9341      	str	r3, [sp, #260]	@ 0x104
 8007744:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007748:	2b78      	cmp	r3, #120	@ 0x78
 800774a:	d806      	bhi.n	800775a <__ssvfiscanf_r+0xee>
 800774c:	2b57      	cmp	r3, #87	@ 0x57
 800774e:	d810      	bhi.n	8007772 <__ssvfiscanf_r+0x106>
 8007750:	2b25      	cmp	r3, #37	@ 0x25
 8007752:	d0c3      	beq.n	80076dc <__ssvfiscanf_r+0x70>
 8007754:	d856      	bhi.n	8007804 <__ssvfiscanf_r+0x198>
 8007756:	2b00      	cmp	r3, #0
 8007758:	d064      	beq.n	8007824 <__ssvfiscanf_r+0x1b8>
 800775a:	2303      	movs	r3, #3
 800775c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800775e:	230a      	movs	r3, #10
 8007760:	9342      	str	r3, [sp, #264]	@ 0x108
 8007762:	e077      	b.n	8007854 <__ssvfiscanf_r+0x1e8>
 8007764:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8007766:	464d      	mov	r5, r9
 8007768:	fb02 1103 	mla	r1, r2, r3, r1
 800776c:	3930      	subs	r1, #48	@ 0x30
 800776e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007770:	e7d2      	b.n	8007718 <__ssvfiscanf_r+0xac>
 8007772:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8007776:	2a20      	cmp	r2, #32
 8007778:	d8ef      	bhi.n	800775a <__ssvfiscanf_r+0xee>
 800777a:	a101      	add	r1, pc, #4	@ (adr r1, 8007780 <__ssvfiscanf_r+0x114>)
 800777c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007780:	08007833 	.word	0x08007833
 8007784:	0800775b 	.word	0x0800775b
 8007788:	0800775b 	.word	0x0800775b
 800778c:	0800788d 	.word	0x0800788d
 8007790:	0800775b 	.word	0x0800775b
 8007794:	0800775b 	.word	0x0800775b
 8007798:	0800775b 	.word	0x0800775b
 800779c:	0800775b 	.word	0x0800775b
 80077a0:	0800775b 	.word	0x0800775b
 80077a4:	0800775b 	.word	0x0800775b
 80077a8:	0800775b 	.word	0x0800775b
 80077ac:	080078a3 	.word	0x080078a3
 80077b0:	08007889 	.word	0x08007889
 80077b4:	0800780b 	.word	0x0800780b
 80077b8:	0800780b 	.word	0x0800780b
 80077bc:	0800780b 	.word	0x0800780b
 80077c0:	0800775b 	.word	0x0800775b
 80077c4:	08007845 	.word	0x08007845
 80077c8:	0800775b 	.word	0x0800775b
 80077cc:	0800775b 	.word	0x0800775b
 80077d0:	0800775b 	.word	0x0800775b
 80077d4:	0800775b 	.word	0x0800775b
 80077d8:	080078b3 	.word	0x080078b3
 80077dc:	0800784d 	.word	0x0800784d
 80077e0:	0800782b 	.word	0x0800782b
 80077e4:	0800775b 	.word	0x0800775b
 80077e8:	0800775b 	.word	0x0800775b
 80077ec:	080078af 	.word	0x080078af
 80077f0:	0800775b 	.word	0x0800775b
 80077f4:	08007889 	.word	0x08007889
 80077f8:	0800775b 	.word	0x0800775b
 80077fc:	0800775b 	.word	0x0800775b
 8007800:	08007833 	.word	0x08007833
 8007804:	3b45      	subs	r3, #69	@ 0x45
 8007806:	2b02      	cmp	r3, #2
 8007808:	d8a7      	bhi.n	800775a <__ssvfiscanf_r+0xee>
 800780a:	2305      	movs	r3, #5
 800780c:	e021      	b.n	8007852 <__ssvfiscanf_r+0x1e6>
 800780e:	4621      	mov	r1, r4
 8007810:	4630      	mov	r0, r6
 8007812:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007814:	4798      	blx	r3
 8007816:	2800      	cmp	r0, #0
 8007818:	f43f af65 	beq.w	80076e6 <__ssvfiscanf_r+0x7a>
 800781c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800781e:	2800      	cmp	r0, #0
 8007820:	f040 808c 	bne.w	800793c <__ssvfiscanf_r+0x2d0>
 8007824:	f04f 30ff 	mov.w	r0, #4294967295
 8007828:	e08c      	b.n	8007944 <__ssvfiscanf_r+0x2d8>
 800782a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800782c:	f042 0220 	orr.w	r2, r2, #32
 8007830:	9241      	str	r2, [sp, #260]	@ 0x104
 8007832:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007834:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007838:	9241      	str	r2, [sp, #260]	@ 0x104
 800783a:	2210      	movs	r2, #16
 800783c:	2b6e      	cmp	r3, #110	@ 0x6e
 800783e:	9242      	str	r2, [sp, #264]	@ 0x108
 8007840:	d902      	bls.n	8007848 <__ssvfiscanf_r+0x1dc>
 8007842:	e005      	b.n	8007850 <__ssvfiscanf_r+0x1e4>
 8007844:	2300      	movs	r3, #0
 8007846:	9342      	str	r3, [sp, #264]	@ 0x108
 8007848:	2303      	movs	r3, #3
 800784a:	e002      	b.n	8007852 <__ssvfiscanf_r+0x1e6>
 800784c:	2308      	movs	r3, #8
 800784e:	9342      	str	r3, [sp, #264]	@ 0x108
 8007850:	2304      	movs	r3, #4
 8007852:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007854:	6863      	ldr	r3, [r4, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	dd39      	ble.n	80078ce <__ssvfiscanf_r+0x262>
 800785a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800785c:	0659      	lsls	r1, r3, #25
 800785e:	d404      	bmi.n	800786a <__ssvfiscanf_r+0x1fe>
 8007860:	6823      	ldr	r3, [r4, #0]
 8007862:	781a      	ldrb	r2, [r3, #0]
 8007864:	5cba      	ldrb	r2, [r7, r2]
 8007866:	0712      	lsls	r2, r2, #28
 8007868:	d438      	bmi.n	80078dc <__ssvfiscanf_r+0x270>
 800786a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800786c:	2b02      	cmp	r3, #2
 800786e:	dc47      	bgt.n	8007900 <__ssvfiscanf_r+0x294>
 8007870:	466b      	mov	r3, sp
 8007872:	4622      	mov	r2, r4
 8007874:	4630      	mov	r0, r6
 8007876:	a941      	add	r1, sp, #260	@ 0x104
 8007878:	f000 f86a 	bl	8007950 <_scanf_chars>
 800787c:	2801      	cmp	r0, #1
 800787e:	d065      	beq.n	800794c <__ssvfiscanf_r+0x2e0>
 8007880:	2802      	cmp	r0, #2
 8007882:	f47f af17 	bne.w	80076b4 <__ssvfiscanf_r+0x48>
 8007886:	e7c9      	b.n	800781c <__ssvfiscanf_r+0x1b0>
 8007888:	220a      	movs	r2, #10
 800788a:	e7d7      	b.n	800783c <__ssvfiscanf_r+0x1d0>
 800788c:	4629      	mov	r1, r5
 800788e:	4640      	mov	r0, r8
 8007890:	f000 fa52 	bl	8007d38 <__sccl>
 8007894:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007896:	4605      	mov	r5, r0
 8007898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800789c:	9341      	str	r3, [sp, #260]	@ 0x104
 800789e:	2301      	movs	r3, #1
 80078a0:	e7d7      	b.n	8007852 <__ssvfiscanf_r+0x1e6>
 80078a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80078a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078a8:	9341      	str	r3, [sp, #260]	@ 0x104
 80078aa:	2300      	movs	r3, #0
 80078ac:	e7d1      	b.n	8007852 <__ssvfiscanf_r+0x1e6>
 80078ae:	2302      	movs	r3, #2
 80078b0:	e7cf      	b.n	8007852 <__ssvfiscanf_r+0x1e6>
 80078b2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80078b4:	06c3      	lsls	r3, r0, #27
 80078b6:	f53f aefd 	bmi.w	80076b4 <__ssvfiscanf_r+0x48>
 80078ba:	9b00      	ldr	r3, [sp, #0]
 80078bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80078be:	1d19      	adds	r1, r3, #4
 80078c0:	9100      	str	r1, [sp, #0]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	07c0      	lsls	r0, r0, #31
 80078c6:	bf4c      	ite	mi
 80078c8:	801a      	strhmi	r2, [r3, #0]
 80078ca:	601a      	strpl	r2, [r3, #0]
 80078cc:	e6f2      	b.n	80076b4 <__ssvfiscanf_r+0x48>
 80078ce:	4621      	mov	r1, r4
 80078d0:	4630      	mov	r0, r6
 80078d2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80078d4:	4798      	blx	r3
 80078d6:	2800      	cmp	r0, #0
 80078d8:	d0bf      	beq.n	800785a <__ssvfiscanf_r+0x1ee>
 80078da:	e79f      	b.n	800781c <__ssvfiscanf_r+0x1b0>
 80078dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80078de:	3201      	adds	r2, #1
 80078e0:	9245      	str	r2, [sp, #276]	@ 0x114
 80078e2:	6862      	ldr	r2, [r4, #4]
 80078e4:	3a01      	subs	r2, #1
 80078e6:	2a00      	cmp	r2, #0
 80078e8:	6062      	str	r2, [r4, #4]
 80078ea:	dd02      	ble.n	80078f2 <__ssvfiscanf_r+0x286>
 80078ec:	3301      	adds	r3, #1
 80078ee:	6023      	str	r3, [r4, #0]
 80078f0:	e7b6      	b.n	8007860 <__ssvfiscanf_r+0x1f4>
 80078f2:	4621      	mov	r1, r4
 80078f4:	4630      	mov	r0, r6
 80078f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80078f8:	4798      	blx	r3
 80078fa:	2800      	cmp	r0, #0
 80078fc:	d0b0      	beq.n	8007860 <__ssvfiscanf_r+0x1f4>
 80078fe:	e78d      	b.n	800781c <__ssvfiscanf_r+0x1b0>
 8007900:	2b04      	cmp	r3, #4
 8007902:	dc06      	bgt.n	8007912 <__ssvfiscanf_r+0x2a6>
 8007904:	466b      	mov	r3, sp
 8007906:	4622      	mov	r2, r4
 8007908:	4630      	mov	r0, r6
 800790a:	a941      	add	r1, sp, #260	@ 0x104
 800790c:	f000 f87a 	bl	8007a04 <_scanf_i>
 8007910:	e7b4      	b.n	800787c <__ssvfiscanf_r+0x210>
 8007912:	4b09      	ldr	r3, [pc, #36]	@ (8007938 <__ssvfiscanf_r+0x2cc>)
 8007914:	2b00      	cmp	r3, #0
 8007916:	f43f aecd 	beq.w	80076b4 <__ssvfiscanf_r+0x48>
 800791a:	466b      	mov	r3, sp
 800791c:	4622      	mov	r2, r4
 800791e:	4630      	mov	r0, r6
 8007920:	a941      	add	r1, sp, #260	@ 0x104
 8007922:	f3af 8000 	nop.w
 8007926:	e7a9      	b.n	800787c <__ssvfiscanf_r+0x210>
 8007928:	080075bd 	.word	0x080075bd
 800792c:	08007633 	.word	0x08007633
 8007930:	08008a4b 	.word	0x08008a4b
 8007934:	080089de 	.word	0x080089de
 8007938:	00000000 	.word	0x00000000
 800793c:	89a3      	ldrh	r3, [r4, #12]
 800793e:	065b      	lsls	r3, r3, #25
 8007940:	f53f af70 	bmi.w	8007824 <__ssvfiscanf_r+0x1b8>
 8007944:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8007948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800794e:	e7f9      	b.n	8007944 <__ssvfiscanf_r+0x2d8>

08007950 <_scanf_chars>:
 8007950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007954:	4615      	mov	r5, r2
 8007956:	688a      	ldr	r2, [r1, #8]
 8007958:	4680      	mov	r8, r0
 800795a:	460c      	mov	r4, r1
 800795c:	b932      	cbnz	r2, 800796c <_scanf_chars+0x1c>
 800795e:	698a      	ldr	r2, [r1, #24]
 8007960:	2a00      	cmp	r2, #0
 8007962:	bf14      	ite	ne
 8007964:	f04f 32ff 	movne.w	r2, #4294967295
 8007968:	2201      	moveq	r2, #1
 800796a:	608a      	str	r2, [r1, #8]
 800796c:	2700      	movs	r7, #0
 800796e:	6822      	ldr	r2, [r4, #0]
 8007970:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8007a00 <_scanf_chars+0xb0>
 8007974:	06d1      	lsls	r1, r2, #27
 8007976:	bf5f      	itttt	pl
 8007978:	681a      	ldrpl	r2, [r3, #0]
 800797a:	1d11      	addpl	r1, r2, #4
 800797c:	6019      	strpl	r1, [r3, #0]
 800797e:	6816      	ldrpl	r6, [r2, #0]
 8007980:	69a0      	ldr	r0, [r4, #24]
 8007982:	b188      	cbz	r0, 80079a8 <_scanf_chars+0x58>
 8007984:	2801      	cmp	r0, #1
 8007986:	d107      	bne.n	8007998 <_scanf_chars+0x48>
 8007988:	682b      	ldr	r3, [r5, #0]
 800798a:	781a      	ldrb	r2, [r3, #0]
 800798c:	6963      	ldr	r3, [r4, #20]
 800798e:	5c9b      	ldrb	r3, [r3, r2]
 8007990:	b953      	cbnz	r3, 80079a8 <_scanf_chars+0x58>
 8007992:	2f00      	cmp	r7, #0
 8007994:	d031      	beq.n	80079fa <_scanf_chars+0xaa>
 8007996:	e022      	b.n	80079de <_scanf_chars+0x8e>
 8007998:	2802      	cmp	r0, #2
 800799a:	d120      	bne.n	80079de <_scanf_chars+0x8e>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80079a4:	071b      	lsls	r3, r3, #28
 80079a6:	d41a      	bmi.n	80079de <_scanf_chars+0x8e>
 80079a8:	6823      	ldr	r3, [r4, #0]
 80079aa:	3701      	adds	r7, #1
 80079ac:	06da      	lsls	r2, r3, #27
 80079ae:	bf5e      	ittt	pl
 80079b0:	682b      	ldrpl	r3, [r5, #0]
 80079b2:	781b      	ldrbpl	r3, [r3, #0]
 80079b4:	f806 3b01 	strbpl.w	r3, [r6], #1
 80079b8:	682a      	ldr	r2, [r5, #0]
 80079ba:	686b      	ldr	r3, [r5, #4]
 80079bc:	3201      	adds	r2, #1
 80079be:	602a      	str	r2, [r5, #0]
 80079c0:	68a2      	ldr	r2, [r4, #8]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	3a01      	subs	r2, #1
 80079c6:	606b      	str	r3, [r5, #4]
 80079c8:	60a2      	str	r2, [r4, #8]
 80079ca:	b142      	cbz	r2, 80079de <_scanf_chars+0x8e>
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	dcd7      	bgt.n	8007980 <_scanf_chars+0x30>
 80079d0:	4629      	mov	r1, r5
 80079d2:	4640      	mov	r0, r8
 80079d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80079d8:	4798      	blx	r3
 80079da:	2800      	cmp	r0, #0
 80079dc:	d0d0      	beq.n	8007980 <_scanf_chars+0x30>
 80079de:	6823      	ldr	r3, [r4, #0]
 80079e0:	f013 0310 	ands.w	r3, r3, #16
 80079e4:	d105      	bne.n	80079f2 <_scanf_chars+0xa2>
 80079e6:	68e2      	ldr	r2, [r4, #12]
 80079e8:	3201      	adds	r2, #1
 80079ea:	60e2      	str	r2, [r4, #12]
 80079ec:	69a2      	ldr	r2, [r4, #24]
 80079ee:	b102      	cbz	r2, 80079f2 <_scanf_chars+0xa2>
 80079f0:	7033      	strb	r3, [r6, #0]
 80079f2:	2000      	movs	r0, #0
 80079f4:	6923      	ldr	r3, [r4, #16]
 80079f6:	443b      	add	r3, r7
 80079f8:	6123      	str	r3, [r4, #16]
 80079fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079fe:	bf00      	nop
 8007a00:	08008a4b 	.word	0x08008a4b

08007a04 <_scanf_i>:
 8007a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a08:	460c      	mov	r4, r1
 8007a0a:	4698      	mov	r8, r3
 8007a0c:	4b72      	ldr	r3, [pc, #456]	@ (8007bd8 <_scanf_i+0x1d4>)
 8007a0e:	b087      	sub	sp, #28
 8007a10:	4682      	mov	sl, r0
 8007a12:	4616      	mov	r6, r2
 8007a14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007a18:	ab03      	add	r3, sp, #12
 8007a1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007a1e:	4b6f      	ldr	r3, [pc, #444]	@ (8007bdc <_scanf_i+0x1d8>)
 8007a20:	69a1      	ldr	r1, [r4, #24]
 8007a22:	4a6f      	ldr	r2, [pc, #444]	@ (8007be0 <_scanf_i+0x1dc>)
 8007a24:	4627      	mov	r7, r4
 8007a26:	2903      	cmp	r1, #3
 8007a28:	bf08      	it	eq
 8007a2a:	461a      	moveq	r2, r3
 8007a2c:	68a3      	ldr	r3, [r4, #8]
 8007a2e:	9201      	str	r2, [sp, #4]
 8007a30:	1e5a      	subs	r2, r3, #1
 8007a32:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007a36:	bf81      	itttt	hi
 8007a38:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007a3c:	eb03 0905 	addhi.w	r9, r3, r5
 8007a40:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007a44:	60a3      	strhi	r3, [r4, #8]
 8007a46:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007a4a:	bf98      	it	ls
 8007a4c:	f04f 0900 	movls.w	r9, #0
 8007a50:	463d      	mov	r5, r7
 8007a52:	f04f 0b00 	mov.w	fp, #0
 8007a56:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007a5a:	6023      	str	r3, [r4, #0]
 8007a5c:	6831      	ldr	r1, [r6, #0]
 8007a5e:	ab03      	add	r3, sp, #12
 8007a60:	2202      	movs	r2, #2
 8007a62:	7809      	ldrb	r1, [r1, #0]
 8007a64:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007a68:	f7fe f973 	bl	8005d52 <memchr>
 8007a6c:	b328      	cbz	r0, 8007aba <_scanf_i+0xb6>
 8007a6e:	f1bb 0f01 	cmp.w	fp, #1
 8007a72:	d159      	bne.n	8007b28 <_scanf_i+0x124>
 8007a74:	6862      	ldr	r2, [r4, #4]
 8007a76:	b92a      	cbnz	r2, 8007a84 <_scanf_i+0x80>
 8007a78:	2108      	movs	r1, #8
 8007a7a:	6822      	ldr	r2, [r4, #0]
 8007a7c:	6061      	str	r1, [r4, #4]
 8007a7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a82:	6022      	str	r2, [r4, #0]
 8007a84:	6822      	ldr	r2, [r4, #0]
 8007a86:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007a8a:	6022      	str	r2, [r4, #0]
 8007a8c:	68a2      	ldr	r2, [r4, #8]
 8007a8e:	1e51      	subs	r1, r2, #1
 8007a90:	60a1      	str	r1, [r4, #8]
 8007a92:	b192      	cbz	r2, 8007aba <_scanf_i+0xb6>
 8007a94:	6832      	ldr	r2, [r6, #0]
 8007a96:	1c51      	adds	r1, r2, #1
 8007a98:	6031      	str	r1, [r6, #0]
 8007a9a:	7812      	ldrb	r2, [r2, #0]
 8007a9c:	f805 2b01 	strb.w	r2, [r5], #1
 8007aa0:	6872      	ldr	r2, [r6, #4]
 8007aa2:	3a01      	subs	r2, #1
 8007aa4:	2a00      	cmp	r2, #0
 8007aa6:	6072      	str	r2, [r6, #4]
 8007aa8:	dc07      	bgt.n	8007aba <_scanf_i+0xb6>
 8007aaa:	4631      	mov	r1, r6
 8007aac:	4650      	mov	r0, sl
 8007aae:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8007ab2:	4790      	blx	r2
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	f040 8085 	bne.w	8007bc4 <_scanf_i+0x1c0>
 8007aba:	f10b 0b01 	add.w	fp, fp, #1
 8007abe:	f1bb 0f03 	cmp.w	fp, #3
 8007ac2:	d1cb      	bne.n	8007a5c <_scanf_i+0x58>
 8007ac4:	6863      	ldr	r3, [r4, #4]
 8007ac6:	b90b      	cbnz	r3, 8007acc <_scanf_i+0xc8>
 8007ac8:	230a      	movs	r3, #10
 8007aca:	6063      	str	r3, [r4, #4]
 8007acc:	6863      	ldr	r3, [r4, #4]
 8007ace:	4945      	ldr	r1, [pc, #276]	@ (8007be4 <_scanf_i+0x1e0>)
 8007ad0:	6960      	ldr	r0, [r4, #20]
 8007ad2:	1ac9      	subs	r1, r1, r3
 8007ad4:	f000 f930 	bl	8007d38 <__sccl>
 8007ad8:	f04f 0b00 	mov.w	fp, #0
 8007adc:	68a3      	ldr	r3, [r4, #8]
 8007ade:	6822      	ldr	r2, [r4, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d03d      	beq.n	8007b60 <_scanf_i+0x15c>
 8007ae4:	6831      	ldr	r1, [r6, #0]
 8007ae6:	6960      	ldr	r0, [r4, #20]
 8007ae8:	f891 c000 	ldrb.w	ip, [r1]
 8007aec:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007af0:	2800      	cmp	r0, #0
 8007af2:	d035      	beq.n	8007b60 <_scanf_i+0x15c>
 8007af4:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8007af8:	d124      	bne.n	8007b44 <_scanf_i+0x140>
 8007afa:	0510      	lsls	r0, r2, #20
 8007afc:	d522      	bpl.n	8007b44 <_scanf_i+0x140>
 8007afe:	f10b 0b01 	add.w	fp, fp, #1
 8007b02:	f1b9 0f00 	cmp.w	r9, #0
 8007b06:	d003      	beq.n	8007b10 <_scanf_i+0x10c>
 8007b08:	3301      	adds	r3, #1
 8007b0a:	f109 39ff 	add.w	r9, r9, #4294967295
 8007b0e:	60a3      	str	r3, [r4, #8]
 8007b10:	6873      	ldr	r3, [r6, #4]
 8007b12:	3b01      	subs	r3, #1
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	6073      	str	r3, [r6, #4]
 8007b18:	dd1b      	ble.n	8007b52 <_scanf_i+0x14e>
 8007b1a:	6833      	ldr	r3, [r6, #0]
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	6033      	str	r3, [r6, #0]
 8007b20:	68a3      	ldr	r3, [r4, #8]
 8007b22:	3b01      	subs	r3, #1
 8007b24:	60a3      	str	r3, [r4, #8]
 8007b26:	e7d9      	b.n	8007adc <_scanf_i+0xd8>
 8007b28:	f1bb 0f02 	cmp.w	fp, #2
 8007b2c:	d1ae      	bne.n	8007a8c <_scanf_i+0x88>
 8007b2e:	6822      	ldr	r2, [r4, #0]
 8007b30:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007b34:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007b38:	d1bf      	bne.n	8007aba <_scanf_i+0xb6>
 8007b3a:	2110      	movs	r1, #16
 8007b3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b40:	6061      	str	r1, [r4, #4]
 8007b42:	e7a2      	b.n	8007a8a <_scanf_i+0x86>
 8007b44:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007b48:	6022      	str	r2, [r4, #0]
 8007b4a:	780b      	ldrb	r3, [r1, #0]
 8007b4c:	f805 3b01 	strb.w	r3, [r5], #1
 8007b50:	e7de      	b.n	8007b10 <_scanf_i+0x10c>
 8007b52:	4631      	mov	r1, r6
 8007b54:	4650      	mov	r0, sl
 8007b56:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007b5a:	4798      	blx	r3
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	d0df      	beq.n	8007b20 <_scanf_i+0x11c>
 8007b60:	6823      	ldr	r3, [r4, #0]
 8007b62:	05d9      	lsls	r1, r3, #23
 8007b64:	d50d      	bpl.n	8007b82 <_scanf_i+0x17e>
 8007b66:	42bd      	cmp	r5, r7
 8007b68:	d909      	bls.n	8007b7e <_scanf_i+0x17a>
 8007b6a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007b6e:	4632      	mov	r2, r6
 8007b70:	4650      	mov	r0, sl
 8007b72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b76:	f105 39ff 	add.w	r9, r5, #4294967295
 8007b7a:	4798      	blx	r3
 8007b7c:	464d      	mov	r5, r9
 8007b7e:	42bd      	cmp	r5, r7
 8007b80:	d028      	beq.n	8007bd4 <_scanf_i+0x1d0>
 8007b82:	6822      	ldr	r2, [r4, #0]
 8007b84:	f012 0210 	ands.w	r2, r2, #16
 8007b88:	d113      	bne.n	8007bb2 <_scanf_i+0x1ae>
 8007b8a:	702a      	strb	r2, [r5, #0]
 8007b8c:	4639      	mov	r1, r7
 8007b8e:	6863      	ldr	r3, [r4, #4]
 8007b90:	4650      	mov	r0, sl
 8007b92:	9e01      	ldr	r6, [sp, #4]
 8007b94:	47b0      	blx	r6
 8007b96:	f8d8 3000 	ldr.w	r3, [r8]
 8007b9a:	6821      	ldr	r1, [r4, #0]
 8007b9c:	1d1a      	adds	r2, r3, #4
 8007b9e:	f8c8 2000 	str.w	r2, [r8]
 8007ba2:	f011 0f20 	tst.w	r1, #32
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	d00f      	beq.n	8007bca <_scanf_i+0x1c6>
 8007baa:	6018      	str	r0, [r3, #0]
 8007bac:	68e3      	ldr	r3, [r4, #12]
 8007bae:	3301      	adds	r3, #1
 8007bb0:	60e3      	str	r3, [r4, #12]
 8007bb2:	2000      	movs	r0, #0
 8007bb4:	6923      	ldr	r3, [r4, #16]
 8007bb6:	1bed      	subs	r5, r5, r7
 8007bb8:	445d      	add	r5, fp
 8007bba:	442b      	add	r3, r5
 8007bbc:	6123      	str	r3, [r4, #16]
 8007bbe:	b007      	add	sp, #28
 8007bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc4:	f04f 0b00 	mov.w	fp, #0
 8007bc8:	e7ca      	b.n	8007b60 <_scanf_i+0x15c>
 8007bca:	07ca      	lsls	r2, r1, #31
 8007bcc:	bf4c      	ite	mi
 8007bce:	8018      	strhmi	r0, [r3, #0]
 8007bd0:	6018      	strpl	r0, [r3, #0]
 8007bd2:	e7eb      	b.n	8007bac <_scanf_i+0x1a8>
 8007bd4:	2001      	movs	r0, #1
 8007bd6:	e7f2      	b.n	8007bbe <_scanf_i+0x1ba>
 8007bd8:	0800878c 	.word	0x0800878c
 8007bdc:	08008065 	.word	0x08008065
 8007be0:	08008145 	.word	0x08008145
 8007be4:	080089f9 	.word	0x080089f9

08007be8 <__sflush_r>:
 8007be8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bee:	0716      	lsls	r6, r2, #28
 8007bf0:	4605      	mov	r5, r0
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	d454      	bmi.n	8007ca0 <__sflush_r+0xb8>
 8007bf6:	684b      	ldr	r3, [r1, #4]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	dc02      	bgt.n	8007c02 <__sflush_r+0x1a>
 8007bfc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	dd48      	ble.n	8007c94 <__sflush_r+0xac>
 8007c02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c04:	2e00      	cmp	r6, #0
 8007c06:	d045      	beq.n	8007c94 <__sflush_r+0xac>
 8007c08:	2300      	movs	r3, #0
 8007c0a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c0e:	682f      	ldr	r7, [r5, #0]
 8007c10:	6a21      	ldr	r1, [r4, #32]
 8007c12:	602b      	str	r3, [r5, #0]
 8007c14:	d030      	beq.n	8007c78 <__sflush_r+0x90>
 8007c16:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c18:	89a3      	ldrh	r3, [r4, #12]
 8007c1a:	0759      	lsls	r1, r3, #29
 8007c1c:	d505      	bpl.n	8007c2a <__sflush_r+0x42>
 8007c1e:	6863      	ldr	r3, [r4, #4]
 8007c20:	1ad2      	subs	r2, r2, r3
 8007c22:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c24:	b10b      	cbz	r3, 8007c2a <__sflush_r+0x42>
 8007c26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c28:	1ad2      	subs	r2, r2, r3
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c30:	6a21      	ldr	r1, [r4, #32]
 8007c32:	47b0      	blx	r6
 8007c34:	1c43      	adds	r3, r0, #1
 8007c36:	89a3      	ldrh	r3, [r4, #12]
 8007c38:	d106      	bne.n	8007c48 <__sflush_r+0x60>
 8007c3a:	6829      	ldr	r1, [r5, #0]
 8007c3c:	291d      	cmp	r1, #29
 8007c3e:	d82b      	bhi.n	8007c98 <__sflush_r+0xb0>
 8007c40:	4a28      	ldr	r2, [pc, #160]	@ (8007ce4 <__sflush_r+0xfc>)
 8007c42:	410a      	asrs	r2, r1
 8007c44:	07d6      	lsls	r6, r2, #31
 8007c46:	d427      	bmi.n	8007c98 <__sflush_r+0xb0>
 8007c48:	2200      	movs	r2, #0
 8007c4a:	6062      	str	r2, [r4, #4]
 8007c4c:	6922      	ldr	r2, [r4, #16]
 8007c4e:	04d9      	lsls	r1, r3, #19
 8007c50:	6022      	str	r2, [r4, #0]
 8007c52:	d504      	bpl.n	8007c5e <__sflush_r+0x76>
 8007c54:	1c42      	adds	r2, r0, #1
 8007c56:	d101      	bne.n	8007c5c <__sflush_r+0x74>
 8007c58:	682b      	ldr	r3, [r5, #0]
 8007c5a:	b903      	cbnz	r3, 8007c5e <__sflush_r+0x76>
 8007c5c:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c60:	602f      	str	r7, [r5, #0]
 8007c62:	b1b9      	cbz	r1, 8007c94 <__sflush_r+0xac>
 8007c64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c68:	4299      	cmp	r1, r3
 8007c6a:	d002      	beq.n	8007c72 <__sflush_r+0x8a>
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	f7fe fecf 	bl	8006a10 <_free_r>
 8007c72:	2300      	movs	r3, #0
 8007c74:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c76:	e00d      	b.n	8007c94 <__sflush_r+0xac>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	47b0      	blx	r6
 8007c7e:	4602      	mov	r2, r0
 8007c80:	1c50      	adds	r0, r2, #1
 8007c82:	d1c9      	bne.n	8007c18 <__sflush_r+0x30>
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d0c6      	beq.n	8007c18 <__sflush_r+0x30>
 8007c8a:	2b1d      	cmp	r3, #29
 8007c8c:	d001      	beq.n	8007c92 <__sflush_r+0xaa>
 8007c8e:	2b16      	cmp	r3, #22
 8007c90:	d11d      	bne.n	8007cce <__sflush_r+0xe6>
 8007c92:	602f      	str	r7, [r5, #0]
 8007c94:	2000      	movs	r0, #0
 8007c96:	e021      	b.n	8007cdc <__sflush_r+0xf4>
 8007c98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c9c:	b21b      	sxth	r3, r3
 8007c9e:	e01a      	b.n	8007cd6 <__sflush_r+0xee>
 8007ca0:	690f      	ldr	r7, [r1, #16]
 8007ca2:	2f00      	cmp	r7, #0
 8007ca4:	d0f6      	beq.n	8007c94 <__sflush_r+0xac>
 8007ca6:	0793      	lsls	r3, r2, #30
 8007ca8:	bf18      	it	ne
 8007caa:	2300      	movne	r3, #0
 8007cac:	680e      	ldr	r6, [r1, #0]
 8007cae:	bf08      	it	eq
 8007cb0:	694b      	ldreq	r3, [r1, #20]
 8007cb2:	1bf6      	subs	r6, r6, r7
 8007cb4:	600f      	str	r7, [r1, #0]
 8007cb6:	608b      	str	r3, [r1, #8]
 8007cb8:	2e00      	cmp	r6, #0
 8007cba:	ddeb      	ble.n	8007c94 <__sflush_r+0xac>
 8007cbc:	4633      	mov	r3, r6
 8007cbe:	463a      	mov	r2, r7
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	6a21      	ldr	r1, [r4, #32]
 8007cc4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007cc8:	47e0      	blx	ip
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	dc07      	bgt.n	8007cde <__sflush_r+0xf6>
 8007cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007cda:	81a3      	strh	r3, [r4, #12]
 8007cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cde:	4407      	add	r7, r0
 8007ce0:	1a36      	subs	r6, r6, r0
 8007ce2:	e7e9      	b.n	8007cb8 <__sflush_r+0xd0>
 8007ce4:	dfbffffe 	.word	0xdfbffffe

08007ce8 <_fflush_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	690b      	ldr	r3, [r1, #16]
 8007cec:	4605      	mov	r5, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	b913      	cbnz	r3, 8007cf8 <_fflush_r+0x10>
 8007cf2:	2500      	movs	r5, #0
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	bd38      	pop	{r3, r4, r5, pc}
 8007cf8:	b118      	cbz	r0, 8007d02 <_fflush_r+0x1a>
 8007cfa:	6a03      	ldr	r3, [r0, #32]
 8007cfc:	b90b      	cbnz	r3, 8007d02 <_fflush_r+0x1a>
 8007cfe:	f7fd feaf 	bl	8005a60 <__sinit>
 8007d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d0f3      	beq.n	8007cf2 <_fflush_r+0xa>
 8007d0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d0c:	07d0      	lsls	r0, r2, #31
 8007d0e:	d404      	bmi.n	8007d1a <_fflush_r+0x32>
 8007d10:	0599      	lsls	r1, r3, #22
 8007d12:	d402      	bmi.n	8007d1a <_fflush_r+0x32>
 8007d14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d16:	f7fe f81a 	bl	8005d4e <__retarget_lock_acquire_recursive>
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	f7ff ff63 	bl	8007be8 <__sflush_r>
 8007d22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d24:	4605      	mov	r5, r0
 8007d26:	07da      	lsls	r2, r3, #31
 8007d28:	d4e4      	bmi.n	8007cf4 <_fflush_r+0xc>
 8007d2a:	89a3      	ldrh	r3, [r4, #12]
 8007d2c:	059b      	lsls	r3, r3, #22
 8007d2e:	d4e1      	bmi.n	8007cf4 <_fflush_r+0xc>
 8007d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d32:	f7fe f80d 	bl	8005d50 <__retarget_lock_release_recursive>
 8007d36:	e7dd      	b.n	8007cf4 <_fflush_r+0xc>

08007d38 <__sccl>:
 8007d38:	b570      	push	{r4, r5, r6, lr}
 8007d3a:	780b      	ldrb	r3, [r1, #0]
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	2b5e      	cmp	r3, #94	@ 0x5e
 8007d40:	bf0b      	itete	eq
 8007d42:	784b      	ldrbeq	r3, [r1, #1]
 8007d44:	1c4a      	addne	r2, r1, #1
 8007d46:	1c8a      	addeq	r2, r1, #2
 8007d48:	2100      	movne	r1, #0
 8007d4a:	bf08      	it	eq
 8007d4c:	2101      	moveq	r1, #1
 8007d4e:	3801      	subs	r0, #1
 8007d50:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007d54:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007d58:	42a8      	cmp	r0, r5
 8007d5a:	d1fb      	bne.n	8007d54 <__sccl+0x1c>
 8007d5c:	b90b      	cbnz	r3, 8007d62 <__sccl+0x2a>
 8007d5e:	1e50      	subs	r0, r2, #1
 8007d60:	bd70      	pop	{r4, r5, r6, pc}
 8007d62:	f081 0101 	eor.w	r1, r1, #1
 8007d66:	4610      	mov	r0, r2
 8007d68:	54e1      	strb	r1, [r4, r3]
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007d70:	2d2d      	cmp	r5, #45	@ 0x2d
 8007d72:	d005      	beq.n	8007d80 <__sccl+0x48>
 8007d74:	2d5d      	cmp	r5, #93	@ 0x5d
 8007d76:	d016      	beq.n	8007da6 <__sccl+0x6e>
 8007d78:	2d00      	cmp	r5, #0
 8007d7a:	d0f1      	beq.n	8007d60 <__sccl+0x28>
 8007d7c:	462b      	mov	r3, r5
 8007d7e:	e7f2      	b.n	8007d66 <__sccl+0x2e>
 8007d80:	7846      	ldrb	r6, [r0, #1]
 8007d82:	2e5d      	cmp	r6, #93	@ 0x5d
 8007d84:	d0fa      	beq.n	8007d7c <__sccl+0x44>
 8007d86:	42b3      	cmp	r3, r6
 8007d88:	dcf8      	bgt.n	8007d7c <__sccl+0x44>
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	3002      	adds	r0, #2
 8007d8e:	3201      	adds	r2, #1
 8007d90:	4296      	cmp	r6, r2
 8007d92:	54a1      	strb	r1, [r4, r2]
 8007d94:	dcfb      	bgt.n	8007d8e <__sccl+0x56>
 8007d96:	1af2      	subs	r2, r6, r3
 8007d98:	3a01      	subs	r2, #1
 8007d9a:	42b3      	cmp	r3, r6
 8007d9c:	bfa8      	it	ge
 8007d9e:	2200      	movge	r2, #0
 8007da0:	1c5d      	adds	r5, r3, #1
 8007da2:	18ab      	adds	r3, r5, r2
 8007da4:	e7e1      	b.n	8007d6a <__sccl+0x32>
 8007da6:	4610      	mov	r0, r2
 8007da8:	e7da      	b.n	8007d60 <__sccl+0x28>

08007daa <__submore>:
 8007daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dae:	460c      	mov	r4, r1
 8007db0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007db2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007db6:	4299      	cmp	r1, r3
 8007db8:	d11b      	bne.n	8007df2 <__submore+0x48>
 8007dba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007dbe:	f7fe fe99 	bl	8006af4 <_malloc_r>
 8007dc2:	b918      	cbnz	r0, 8007dcc <__submore+0x22>
 8007dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dd0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007dd2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007dd6:	6360      	str	r0, [r4, #52]	@ 0x34
 8007dd8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007ddc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007de0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007de4:	7043      	strb	r3, [r0, #1]
 8007de6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007dea:	7003      	strb	r3, [r0, #0]
 8007dec:	6020      	str	r0, [r4, #0]
 8007dee:	2000      	movs	r0, #0
 8007df0:	e7ea      	b.n	8007dc8 <__submore+0x1e>
 8007df2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007df4:	0077      	lsls	r7, r6, #1
 8007df6:	463a      	mov	r2, r7
 8007df8:	f000 f88c 	bl	8007f14 <_realloc_r>
 8007dfc:	4605      	mov	r5, r0
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	d0e0      	beq.n	8007dc4 <__submore+0x1a>
 8007e02:	eb00 0806 	add.w	r8, r0, r6
 8007e06:	4601      	mov	r1, r0
 8007e08:	4632      	mov	r2, r6
 8007e0a:	4640      	mov	r0, r8
 8007e0c:	f000 f830 	bl	8007e70 <memcpy>
 8007e10:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007e14:	f8c4 8000 	str.w	r8, [r4]
 8007e18:	e7e9      	b.n	8007dee <__submore+0x44>

08007e1a <memmove>:
 8007e1a:	4288      	cmp	r0, r1
 8007e1c:	b510      	push	{r4, lr}
 8007e1e:	eb01 0402 	add.w	r4, r1, r2
 8007e22:	d902      	bls.n	8007e2a <memmove+0x10>
 8007e24:	4284      	cmp	r4, r0
 8007e26:	4623      	mov	r3, r4
 8007e28:	d807      	bhi.n	8007e3a <memmove+0x20>
 8007e2a:	1e43      	subs	r3, r0, #1
 8007e2c:	42a1      	cmp	r1, r4
 8007e2e:	d008      	beq.n	8007e42 <memmove+0x28>
 8007e30:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e34:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e38:	e7f8      	b.n	8007e2c <memmove+0x12>
 8007e3a:	4601      	mov	r1, r0
 8007e3c:	4402      	add	r2, r0
 8007e3e:	428a      	cmp	r2, r1
 8007e40:	d100      	bne.n	8007e44 <memmove+0x2a>
 8007e42:	bd10      	pop	{r4, pc}
 8007e44:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e48:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e4c:	e7f7      	b.n	8007e3e <memmove+0x24>
	...

08007e50 <_sbrk_r>:
 8007e50:	b538      	push	{r3, r4, r5, lr}
 8007e52:	2300      	movs	r3, #0
 8007e54:	4d05      	ldr	r5, [pc, #20]	@ (8007e6c <_sbrk_r+0x1c>)
 8007e56:	4604      	mov	r4, r0
 8007e58:	4608      	mov	r0, r1
 8007e5a:	602b      	str	r3, [r5, #0]
 8007e5c:	f7fa fa44 	bl	80022e8 <_sbrk>
 8007e60:	1c43      	adds	r3, r0, #1
 8007e62:	d102      	bne.n	8007e6a <_sbrk_r+0x1a>
 8007e64:	682b      	ldr	r3, [r5, #0]
 8007e66:	b103      	cbz	r3, 8007e6a <_sbrk_r+0x1a>
 8007e68:	6023      	str	r3, [r4, #0]
 8007e6a:	bd38      	pop	{r3, r4, r5, pc}
 8007e6c:	2000057c 	.word	0x2000057c

08007e70 <memcpy>:
 8007e70:	440a      	add	r2, r1
 8007e72:	4291      	cmp	r1, r2
 8007e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e78:	d100      	bne.n	8007e7c <memcpy+0xc>
 8007e7a:	4770      	bx	lr
 8007e7c:	b510      	push	{r4, lr}
 8007e7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e82:	4291      	cmp	r1, r2
 8007e84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e88:	d1f9      	bne.n	8007e7e <memcpy+0xe>
 8007e8a:	bd10      	pop	{r4, pc}

08007e8c <__assert_func>:
 8007e8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e8e:	4614      	mov	r4, r2
 8007e90:	461a      	mov	r2, r3
 8007e92:	4b09      	ldr	r3, [pc, #36]	@ (8007eb8 <__assert_func+0x2c>)
 8007e94:	4605      	mov	r5, r0
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68d8      	ldr	r0, [r3, #12]
 8007e9a:	b954      	cbnz	r4, 8007eb2 <__assert_func+0x26>
 8007e9c:	4b07      	ldr	r3, [pc, #28]	@ (8007ebc <__assert_func+0x30>)
 8007e9e:	461c      	mov	r4, r3
 8007ea0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ea4:	9100      	str	r1, [sp, #0]
 8007ea6:	462b      	mov	r3, r5
 8007ea8:	4905      	ldr	r1, [pc, #20]	@ (8007ec0 <__assert_func+0x34>)
 8007eaa:	f000 f95b 	bl	8008164 <fiprintf>
 8007eae:	f000 f96b 	bl	8008188 <abort>
 8007eb2:	4b04      	ldr	r3, [pc, #16]	@ (8007ec4 <__assert_func+0x38>)
 8007eb4:	e7f4      	b.n	8007ea0 <__assert_func+0x14>
 8007eb6:	bf00      	nop
 8007eb8:	200000f0 	.word	0x200000f0
 8007ebc:	08008a49 	.word	0x08008a49
 8007ec0:	08008a1b 	.word	0x08008a1b
 8007ec4:	08008a0e 	.word	0x08008a0e

08007ec8 <_calloc_r>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	fba1 5402 	umull	r5, r4, r1, r2
 8007ece:	b93c      	cbnz	r4, 8007ee0 <_calloc_r+0x18>
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7fe fe0f 	bl	8006af4 <_malloc_r>
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	b928      	cbnz	r0, 8007ee6 <_calloc_r+0x1e>
 8007eda:	2600      	movs	r6, #0
 8007edc:	4630      	mov	r0, r6
 8007ede:	bd70      	pop	{r4, r5, r6, pc}
 8007ee0:	220c      	movs	r2, #12
 8007ee2:	6002      	str	r2, [r0, #0]
 8007ee4:	e7f9      	b.n	8007eda <_calloc_r+0x12>
 8007ee6:	462a      	mov	r2, r5
 8007ee8:	4621      	mov	r1, r4
 8007eea:	f7fd feb2 	bl	8005c52 <memset>
 8007eee:	e7f5      	b.n	8007edc <_calloc_r+0x14>

08007ef0 <__ascii_mbtowc>:
 8007ef0:	b082      	sub	sp, #8
 8007ef2:	b901      	cbnz	r1, 8007ef6 <__ascii_mbtowc+0x6>
 8007ef4:	a901      	add	r1, sp, #4
 8007ef6:	b142      	cbz	r2, 8007f0a <__ascii_mbtowc+0x1a>
 8007ef8:	b14b      	cbz	r3, 8007f0e <__ascii_mbtowc+0x1e>
 8007efa:	7813      	ldrb	r3, [r2, #0]
 8007efc:	600b      	str	r3, [r1, #0]
 8007efe:	7812      	ldrb	r2, [r2, #0]
 8007f00:	1e10      	subs	r0, r2, #0
 8007f02:	bf18      	it	ne
 8007f04:	2001      	movne	r0, #1
 8007f06:	b002      	add	sp, #8
 8007f08:	4770      	bx	lr
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	e7fb      	b.n	8007f06 <__ascii_mbtowc+0x16>
 8007f0e:	f06f 0001 	mvn.w	r0, #1
 8007f12:	e7f8      	b.n	8007f06 <__ascii_mbtowc+0x16>

08007f14 <_realloc_r>:
 8007f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f18:	4680      	mov	r8, r0
 8007f1a:	4615      	mov	r5, r2
 8007f1c:	460c      	mov	r4, r1
 8007f1e:	b921      	cbnz	r1, 8007f2a <_realloc_r+0x16>
 8007f20:	4611      	mov	r1, r2
 8007f22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f26:	f7fe bde5 	b.w	8006af4 <_malloc_r>
 8007f2a:	b92a      	cbnz	r2, 8007f38 <_realloc_r+0x24>
 8007f2c:	f7fe fd70 	bl	8006a10 <_free_r>
 8007f30:	2400      	movs	r4, #0
 8007f32:	4620      	mov	r0, r4
 8007f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f38:	f000 f92d 	bl	8008196 <_malloc_usable_size_r>
 8007f3c:	4285      	cmp	r5, r0
 8007f3e:	4606      	mov	r6, r0
 8007f40:	d802      	bhi.n	8007f48 <_realloc_r+0x34>
 8007f42:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007f46:	d8f4      	bhi.n	8007f32 <_realloc_r+0x1e>
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	f7fe fdd2 	bl	8006af4 <_malloc_r>
 8007f50:	4607      	mov	r7, r0
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d0ec      	beq.n	8007f30 <_realloc_r+0x1c>
 8007f56:	42b5      	cmp	r5, r6
 8007f58:	462a      	mov	r2, r5
 8007f5a:	4621      	mov	r1, r4
 8007f5c:	bf28      	it	cs
 8007f5e:	4632      	movcs	r2, r6
 8007f60:	f7ff ff86 	bl	8007e70 <memcpy>
 8007f64:	4621      	mov	r1, r4
 8007f66:	4640      	mov	r0, r8
 8007f68:	f7fe fd52 	bl	8006a10 <_free_r>
 8007f6c:	463c      	mov	r4, r7
 8007f6e:	e7e0      	b.n	8007f32 <_realloc_r+0x1e>

08007f70 <_strtol_l.constprop.0>:
 8007f70:	2b24      	cmp	r3, #36	@ 0x24
 8007f72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f76:	4686      	mov	lr, r0
 8007f78:	4690      	mov	r8, r2
 8007f7a:	d801      	bhi.n	8007f80 <_strtol_l.constprop.0+0x10>
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d106      	bne.n	8007f8e <_strtol_l.constprop.0+0x1e>
 8007f80:	f7fd feba 	bl	8005cf8 <__errno>
 8007f84:	2316      	movs	r3, #22
 8007f86:	6003      	str	r3, [r0, #0]
 8007f88:	2000      	movs	r0, #0
 8007f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f8e:	460d      	mov	r5, r1
 8007f90:	4833      	ldr	r0, [pc, #204]	@ (8008060 <_strtol_l.constprop.0+0xf0>)
 8007f92:	462a      	mov	r2, r5
 8007f94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f98:	5d06      	ldrb	r6, [r0, r4]
 8007f9a:	f016 0608 	ands.w	r6, r6, #8
 8007f9e:	d1f8      	bne.n	8007f92 <_strtol_l.constprop.0+0x22>
 8007fa0:	2c2d      	cmp	r4, #45	@ 0x2d
 8007fa2:	d12d      	bne.n	8008000 <_strtol_l.constprop.0+0x90>
 8007fa4:	2601      	movs	r6, #1
 8007fa6:	782c      	ldrb	r4, [r5, #0]
 8007fa8:	1c95      	adds	r5, r2, #2
 8007faa:	f033 0210 	bics.w	r2, r3, #16
 8007fae:	d109      	bne.n	8007fc4 <_strtol_l.constprop.0+0x54>
 8007fb0:	2c30      	cmp	r4, #48	@ 0x30
 8007fb2:	d12a      	bne.n	800800a <_strtol_l.constprop.0+0x9a>
 8007fb4:	782a      	ldrb	r2, [r5, #0]
 8007fb6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007fba:	2a58      	cmp	r2, #88	@ 0x58
 8007fbc:	d125      	bne.n	800800a <_strtol_l.constprop.0+0x9a>
 8007fbe:	2310      	movs	r3, #16
 8007fc0:	786c      	ldrb	r4, [r5, #1]
 8007fc2:	3502      	adds	r5, #2
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007fca:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007fce:	fbbc f9f3 	udiv	r9, ip, r3
 8007fd2:	4610      	mov	r0, r2
 8007fd4:	fb03 ca19 	mls	sl, r3, r9, ip
 8007fd8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007fdc:	2f09      	cmp	r7, #9
 8007fde:	d81b      	bhi.n	8008018 <_strtol_l.constprop.0+0xa8>
 8007fe0:	463c      	mov	r4, r7
 8007fe2:	42a3      	cmp	r3, r4
 8007fe4:	dd27      	ble.n	8008036 <_strtol_l.constprop.0+0xc6>
 8007fe6:	1c57      	adds	r7, r2, #1
 8007fe8:	d007      	beq.n	8007ffa <_strtol_l.constprop.0+0x8a>
 8007fea:	4581      	cmp	r9, r0
 8007fec:	d320      	bcc.n	8008030 <_strtol_l.constprop.0+0xc0>
 8007fee:	d101      	bne.n	8007ff4 <_strtol_l.constprop.0+0x84>
 8007ff0:	45a2      	cmp	sl, r4
 8007ff2:	db1d      	blt.n	8008030 <_strtol_l.constprop.0+0xc0>
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	fb00 4003 	mla	r0, r0, r3, r4
 8007ffa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ffe:	e7eb      	b.n	8007fd8 <_strtol_l.constprop.0+0x68>
 8008000:	2c2b      	cmp	r4, #43	@ 0x2b
 8008002:	bf04      	itt	eq
 8008004:	782c      	ldrbeq	r4, [r5, #0]
 8008006:	1c95      	addeq	r5, r2, #2
 8008008:	e7cf      	b.n	8007faa <_strtol_l.constprop.0+0x3a>
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1da      	bne.n	8007fc4 <_strtol_l.constprop.0+0x54>
 800800e:	2c30      	cmp	r4, #48	@ 0x30
 8008010:	bf0c      	ite	eq
 8008012:	2308      	moveq	r3, #8
 8008014:	230a      	movne	r3, #10
 8008016:	e7d5      	b.n	8007fc4 <_strtol_l.constprop.0+0x54>
 8008018:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800801c:	2f19      	cmp	r7, #25
 800801e:	d801      	bhi.n	8008024 <_strtol_l.constprop.0+0xb4>
 8008020:	3c37      	subs	r4, #55	@ 0x37
 8008022:	e7de      	b.n	8007fe2 <_strtol_l.constprop.0+0x72>
 8008024:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008028:	2f19      	cmp	r7, #25
 800802a:	d804      	bhi.n	8008036 <_strtol_l.constprop.0+0xc6>
 800802c:	3c57      	subs	r4, #87	@ 0x57
 800802e:	e7d8      	b.n	8007fe2 <_strtol_l.constprop.0+0x72>
 8008030:	f04f 32ff 	mov.w	r2, #4294967295
 8008034:	e7e1      	b.n	8007ffa <_strtol_l.constprop.0+0x8a>
 8008036:	1c53      	adds	r3, r2, #1
 8008038:	d108      	bne.n	800804c <_strtol_l.constprop.0+0xdc>
 800803a:	2322      	movs	r3, #34	@ 0x22
 800803c:	4660      	mov	r0, ip
 800803e:	f8ce 3000 	str.w	r3, [lr]
 8008042:	f1b8 0f00 	cmp.w	r8, #0
 8008046:	d0a0      	beq.n	8007f8a <_strtol_l.constprop.0+0x1a>
 8008048:	1e69      	subs	r1, r5, #1
 800804a:	e006      	b.n	800805a <_strtol_l.constprop.0+0xea>
 800804c:	b106      	cbz	r6, 8008050 <_strtol_l.constprop.0+0xe0>
 800804e:	4240      	negs	r0, r0
 8008050:	f1b8 0f00 	cmp.w	r8, #0
 8008054:	d099      	beq.n	8007f8a <_strtol_l.constprop.0+0x1a>
 8008056:	2a00      	cmp	r2, #0
 8008058:	d1f6      	bne.n	8008048 <_strtol_l.constprop.0+0xd8>
 800805a:	f8c8 1000 	str.w	r1, [r8]
 800805e:	e794      	b.n	8007f8a <_strtol_l.constprop.0+0x1a>
 8008060:	08008a4b 	.word	0x08008a4b

08008064 <_strtol_r>:
 8008064:	f7ff bf84 	b.w	8007f70 <_strtol_l.constprop.0>

08008068 <_strtoul_l.constprop.0>:
 8008068:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800806c:	4686      	mov	lr, r0
 800806e:	460d      	mov	r5, r1
 8008070:	4e33      	ldr	r6, [pc, #204]	@ (8008140 <_strtoul_l.constprop.0+0xd8>)
 8008072:	4628      	mov	r0, r5
 8008074:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008078:	5d37      	ldrb	r7, [r6, r4]
 800807a:	f017 0708 	ands.w	r7, r7, #8
 800807e:	d1f8      	bne.n	8008072 <_strtoul_l.constprop.0+0xa>
 8008080:	2c2d      	cmp	r4, #45	@ 0x2d
 8008082:	d12f      	bne.n	80080e4 <_strtoul_l.constprop.0+0x7c>
 8008084:	2701      	movs	r7, #1
 8008086:	782c      	ldrb	r4, [r5, #0]
 8008088:	1c85      	adds	r5, r0, #2
 800808a:	f033 0010 	bics.w	r0, r3, #16
 800808e:	d109      	bne.n	80080a4 <_strtoul_l.constprop.0+0x3c>
 8008090:	2c30      	cmp	r4, #48	@ 0x30
 8008092:	d12c      	bne.n	80080ee <_strtoul_l.constprop.0+0x86>
 8008094:	7828      	ldrb	r0, [r5, #0]
 8008096:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800809a:	2858      	cmp	r0, #88	@ 0x58
 800809c:	d127      	bne.n	80080ee <_strtoul_l.constprop.0+0x86>
 800809e:	2310      	movs	r3, #16
 80080a0:	786c      	ldrb	r4, [r5, #1]
 80080a2:	3502      	adds	r5, #2
 80080a4:	f04f 38ff 	mov.w	r8, #4294967295
 80080a8:	fbb8 f8f3 	udiv	r8, r8, r3
 80080ac:	2600      	movs	r6, #0
 80080ae:	fb03 f908 	mul.w	r9, r3, r8
 80080b2:	4630      	mov	r0, r6
 80080b4:	ea6f 0909 	mvn.w	r9, r9
 80080b8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80080bc:	f1bc 0f09 	cmp.w	ip, #9
 80080c0:	d81c      	bhi.n	80080fc <_strtoul_l.constprop.0+0x94>
 80080c2:	4664      	mov	r4, ip
 80080c4:	42a3      	cmp	r3, r4
 80080c6:	dd2a      	ble.n	800811e <_strtoul_l.constprop.0+0xb6>
 80080c8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80080cc:	d007      	beq.n	80080de <_strtoul_l.constprop.0+0x76>
 80080ce:	4580      	cmp	r8, r0
 80080d0:	d322      	bcc.n	8008118 <_strtoul_l.constprop.0+0xb0>
 80080d2:	d101      	bne.n	80080d8 <_strtoul_l.constprop.0+0x70>
 80080d4:	45a1      	cmp	r9, r4
 80080d6:	db1f      	blt.n	8008118 <_strtoul_l.constprop.0+0xb0>
 80080d8:	2601      	movs	r6, #1
 80080da:	fb00 4003 	mla	r0, r0, r3, r4
 80080de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80080e2:	e7e9      	b.n	80080b8 <_strtoul_l.constprop.0+0x50>
 80080e4:	2c2b      	cmp	r4, #43	@ 0x2b
 80080e6:	bf04      	itt	eq
 80080e8:	782c      	ldrbeq	r4, [r5, #0]
 80080ea:	1c85      	addeq	r5, r0, #2
 80080ec:	e7cd      	b.n	800808a <_strtoul_l.constprop.0+0x22>
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d1d8      	bne.n	80080a4 <_strtoul_l.constprop.0+0x3c>
 80080f2:	2c30      	cmp	r4, #48	@ 0x30
 80080f4:	bf0c      	ite	eq
 80080f6:	2308      	moveq	r3, #8
 80080f8:	230a      	movne	r3, #10
 80080fa:	e7d3      	b.n	80080a4 <_strtoul_l.constprop.0+0x3c>
 80080fc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008100:	f1bc 0f19 	cmp.w	ip, #25
 8008104:	d801      	bhi.n	800810a <_strtoul_l.constprop.0+0xa2>
 8008106:	3c37      	subs	r4, #55	@ 0x37
 8008108:	e7dc      	b.n	80080c4 <_strtoul_l.constprop.0+0x5c>
 800810a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800810e:	f1bc 0f19 	cmp.w	ip, #25
 8008112:	d804      	bhi.n	800811e <_strtoul_l.constprop.0+0xb6>
 8008114:	3c57      	subs	r4, #87	@ 0x57
 8008116:	e7d5      	b.n	80080c4 <_strtoul_l.constprop.0+0x5c>
 8008118:	f04f 36ff 	mov.w	r6, #4294967295
 800811c:	e7df      	b.n	80080de <_strtoul_l.constprop.0+0x76>
 800811e:	1c73      	adds	r3, r6, #1
 8008120:	d106      	bne.n	8008130 <_strtoul_l.constprop.0+0xc8>
 8008122:	2322      	movs	r3, #34	@ 0x22
 8008124:	4630      	mov	r0, r6
 8008126:	f8ce 3000 	str.w	r3, [lr]
 800812a:	b932      	cbnz	r2, 800813a <_strtoul_l.constprop.0+0xd2>
 800812c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008130:	b107      	cbz	r7, 8008134 <_strtoul_l.constprop.0+0xcc>
 8008132:	4240      	negs	r0, r0
 8008134:	2a00      	cmp	r2, #0
 8008136:	d0f9      	beq.n	800812c <_strtoul_l.constprop.0+0xc4>
 8008138:	b106      	cbz	r6, 800813c <_strtoul_l.constprop.0+0xd4>
 800813a:	1e69      	subs	r1, r5, #1
 800813c:	6011      	str	r1, [r2, #0]
 800813e:	e7f5      	b.n	800812c <_strtoul_l.constprop.0+0xc4>
 8008140:	08008a4b 	.word	0x08008a4b

08008144 <_strtoul_r>:
 8008144:	f7ff bf90 	b.w	8008068 <_strtoul_l.constprop.0>

08008148 <__ascii_wctomb>:
 8008148:	4603      	mov	r3, r0
 800814a:	4608      	mov	r0, r1
 800814c:	b141      	cbz	r1, 8008160 <__ascii_wctomb+0x18>
 800814e:	2aff      	cmp	r2, #255	@ 0xff
 8008150:	d904      	bls.n	800815c <__ascii_wctomb+0x14>
 8008152:	228a      	movs	r2, #138	@ 0x8a
 8008154:	f04f 30ff 	mov.w	r0, #4294967295
 8008158:	601a      	str	r2, [r3, #0]
 800815a:	4770      	bx	lr
 800815c:	2001      	movs	r0, #1
 800815e:	700a      	strb	r2, [r1, #0]
 8008160:	4770      	bx	lr
	...

08008164 <fiprintf>:
 8008164:	b40e      	push	{r1, r2, r3}
 8008166:	b503      	push	{r0, r1, lr}
 8008168:	4601      	mov	r1, r0
 800816a:	ab03      	add	r3, sp, #12
 800816c:	4805      	ldr	r0, [pc, #20]	@ (8008184 <fiprintf+0x20>)
 800816e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008172:	6800      	ldr	r0, [r0, #0]
 8008174:	9301      	str	r3, [sp, #4]
 8008176:	f000 f83d 	bl	80081f4 <_vfiprintf_r>
 800817a:	b002      	add	sp, #8
 800817c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008180:	b003      	add	sp, #12
 8008182:	4770      	bx	lr
 8008184:	200000f0 	.word	0x200000f0

08008188 <abort>:
 8008188:	2006      	movs	r0, #6
 800818a:	b508      	push	{r3, lr}
 800818c:	f000 fa06 	bl	800859c <raise>
 8008190:	2001      	movs	r0, #1
 8008192:	f7fa f834 	bl	80021fe <_exit>

08008196 <_malloc_usable_size_r>:
 8008196:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800819a:	1f18      	subs	r0, r3, #4
 800819c:	2b00      	cmp	r3, #0
 800819e:	bfbc      	itt	lt
 80081a0:	580b      	ldrlt	r3, [r1, r0]
 80081a2:	18c0      	addlt	r0, r0, r3
 80081a4:	4770      	bx	lr

080081a6 <__sfputc_r>:
 80081a6:	6893      	ldr	r3, [r2, #8]
 80081a8:	b410      	push	{r4}
 80081aa:	3b01      	subs	r3, #1
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	6093      	str	r3, [r2, #8]
 80081b0:	da07      	bge.n	80081c2 <__sfputc_r+0x1c>
 80081b2:	6994      	ldr	r4, [r2, #24]
 80081b4:	42a3      	cmp	r3, r4
 80081b6:	db01      	blt.n	80081bc <__sfputc_r+0x16>
 80081b8:	290a      	cmp	r1, #10
 80081ba:	d102      	bne.n	80081c2 <__sfputc_r+0x1c>
 80081bc:	bc10      	pop	{r4}
 80081be:	f000 b931 	b.w	8008424 <__swbuf_r>
 80081c2:	6813      	ldr	r3, [r2, #0]
 80081c4:	1c58      	adds	r0, r3, #1
 80081c6:	6010      	str	r0, [r2, #0]
 80081c8:	7019      	strb	r1, [r3, #0]
 80081ca:	4608      	mov	r0, r1
 80081cc:	bc10      	pop	{r4}
 80081ce:	4770      	bx	lr

080081d0 <__sfputs_r>:
 80081d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d2:	4606      	mov	r6, r0
 80081d4:	460f      	mov	r7, r1
 80081d6:	4614      	mov	r4, r2
 80081d8:	18d5      	adds	r5, r2, r3
 80081da:	42ac      	cmp	r4, r5
 80081dc:	d101      	bne.n	80081e2 <__sfputs_r+0x12>
 80081de:	2000      	movs	r0, #0
 80081e0:	e007      	b.n	80081f2 <__sfputs_r+0x22>
 80081e2:	463a      	mov	r2, r7
 80081e4:	4630      	mov	r0, r6
 80081e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ea:	f7ff ffdc 	bl	80081a6 <__sfputc_r>
 80081ee:	1c43      	adds	r3, r0, #1
 80081f0:	d1f3      	bne.n	80081da <__sfputs_r+0xa>
 80081f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080081f4 <_vfiprintf_r>:
 80081f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f8:	460d      	mov	r5, r1
 80081fa:	4614      	mov	r4, r2
 80081fc:	4698      	mov	r8, r3
 80081fe:	4606      	mov	r6, r0
 8008200:	b09d      	sub	sp, #116	@ 0x74
 8008202:	b118      	cbz	r0, 800820c <_vfiprintf_r+0x18>
 8008204:	6a03      	ldr	r3, [r0, #32]
 8008206:	b90b      	cbnz	r3, 800820c <_vfiprintf_r+0x18>
 8008208:	f7fd fc2a 	bl	8005a60 <__sinit>
 800820c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800820e:	07d9      	lsls	r1, r3, #31
 8008210:	d405      	bmi.n	800821e <_vfiprintf_r+0x2a>
 8008212:	89ab      	ldrh	r3, [r5, #12]
 8008214:	059a      	lsls	r2, r3, #22
 8008216:	d402      	bmi.n	800821e <_vfiprintf_r+0x2a>
 8008218:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800821a:	f7fd fd98 	bl	8005d4e <__retarget_lock_acquire_recursive>
 800821e:	89ab      	ldrh	r3, [r5, #12]
 8008220:	071b      	lsls	r3, r3, #28
 8008222:	d501      	bpl.n	8008228 <_vfiprintf_r+0x34>
 8008224:	692b      	ldr	r3, [r5, #16]
 8008226:	b99b      	cbnz	r3, 8008250 <_vfiprintf_r+0x5c>
 8008228:	4629      	mov	r1, r5
 800822a:	4630      	mov	r0, r6
 800822c:	f000 f938 	bl	80084a0 <__swsetup_r>
 8008230:	b170      	cbz	r0, 8008250 <_vfiprintf_r+0x5c>
 8008232:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008234:	07dc      	lsls	r4, r3, #31
 8008236:	d504      	bpl.n	8008242 <_vfiprintf_r+0x4e>
 8008238:	f04f 30ff 	mov.w	r0, #4294967295
 800823c:	b01d      	add	sp, #116	@ 0x74
 800823e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008242:	89ab      	ldrh	r3, [r5, #12]
 8008244:	0598      	lsls	r0, r3, #22
 8008246:	d4f7      	bmi.n	8008238 <_vfiprintf_r+0x44>
 8008248:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800824a:	f7fd fd81 	bl	8005d50 <__retarget_lock_release_recursive>
 800824e:	e7f3      	b.n	8008238 <_vfiprintf_r+0x44>
 8008250:	2300      	movs	r3, #0
 8008252:	9309      	str	r3, [sp, #36]	@ 0x24
 8008254:	2320      	movs	r3, #32
 8008256:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800825a:	2330      	movs	r3, #48	@ 0x30
 800825c:	f04f 0901 	mov.w	r9, #1
 8008260:	f8cd 800c 	str.w	r8, [sp, #12]
 8008264:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008410 <_vfiprintf_r+0x21c>
 8008268:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800826c:	4623      	mov	r3, r4
 800826e:	469a      	mov	sl, r3
 8008270:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008274:	b10a      	cbz	r2, 800827a <_vfiprintf_r+0x86>
 8008276:	2a25      	cmp	r2, #37	@ 0x25
 8008278:	d1f9      	bne.n	800826e <_vfiprintf_r+0x7a>
 800827a:	ebba 0b04 	subs.w	fp, sl, r4
 800827e:	d00b      	beq.n	8008298 <_vfiprintf_r+0xa4>
 8008280:	465b      	mov	r3, fp
 8008282:	4622      	mov	r2, r4
 8008284:	4629      	mov	r1, r5
 8008286:	4630      	mov	r0, r6
 8008288:	f7ff ffa2 	bl	80081d0 <__sfputs_r>
 800828c:	3001      	adds	r0, #1
 800828e:	f000 80a7 	beq.w	80083e0 <_vfiprintf_r+0x1ec>
 8008292:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008294:	445a      	add	r2, fp
 8008296:	9209      	str	r2, [sp, #36]	@ 0x24
 8008298:	f89a 3000 	ldrb.w	r3, [sl]
 800829c:	2b00      	cmp	r3, #0
 800829e:	f000 809f 	beq.w	80083e0 <_vfiprintf_r+0x1ec>
 80082a2:	2300      	movs	r3, #0
 80082a4:	f04f 32ff 	mov.w	r2, #4294967295
 80082a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082ac:	f10a 0a01 	add.w	sl, sl, #1
 80082b0:	9304      	str	r3, [sp, #16]
 80082b2:	9307      	str	r3, [sp, #28]
 80082b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80082ba:	4654      	mov	r4, sl
 80082bc:	2205      	movs	r2, #5
 80082be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c2:	4853      	ldr	r0, [pc, #332]	@ (8008410 <_vfiprintf_r+0x21c>)
 80082c4:	f7fd fd45 	bl	8005d52 <memchr>
 80082c8:	9a04      	ldr	r2, [sp, #16]
 80082ca:	b9d8      	cbnz	r0, 8008304 <_vfiprintf_r+0x110>
 80082cc:	06d1      	lsls	r1, r2, #27
 80082ce:	bf44      	itt	mi
 80082d0:	2320      	movmi	r3, #32
 80082d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082d6:	0713      	lsls	r3, r2, #28
 80082d8:	bf44      	itt	mi
 80082da:	232b      	movmi	r3, #43	@ 0x2b
 80082dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082e0:	f89a 3000 	ldrb.w	r3, [sl]
 80082e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80082e6:	d015      	beq.n	8008314 <_vfiprintf_r+0x120>
 80082e8:	4654      	mov	r4, sl
 80082ea:	2000      	movs	r0, #0
 80082ec:	f04f 0c0a 	mov.w	ip, #10
 80082f0:	9a07      	ldr	r2, [sp, #28]
 80082f2:	4621      	mov	r1, r4
 80082f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082f8:	3b30      	subs	r3, #48	@ 0x30
 80082fa:	2b09      	cmp	r3, #9
 80082fc:	d94b      	bls.n	8008396 <_vfiprintf_r+0x1a2>
 80082fe:	b1b0      	cbz	r0, 800832e <_vfiprintf_r+0x13a>
 8008300:	9207      	str	r2, [sp, #28]
 8008302:	e014      	b.n	800832e <_vfiprintf_r+0x13a>
 8008304:	eba0 0308 	sub.w	r3, r0, r8
 8008308:	fa09 f303 	lsl.w	r3, r9, r3
 800830c:	4313      	orrs	r3, r2
 800830e:	46a2      	mov	sl, r4
 8008310:	9304      	str	r3, [sp, #16]
 8008312:	e7d2      	b.n	80082ba <_vfiprintf_r+0xc6>
 8008314:	9b03      	ldr	r3, [sp, #12]
 8008316:	1d19      	adds	r1, r3, #4
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	9103      	str	r1, [sp, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	bfbb      	ittet	lt
 8008320:	425b      	neglt	r3, r3
 8008322:	f042 0202 	orrlt.w	r2, r2, #2
 8008326:	9307      	strge	r3, [sp, #28]
 8008328:	9307      	strlt	r3, [sp, #28]
 800832a:	bfb8      	it	lt
 800832c:	9204      	strlt	r2, [sp, #16]
 800832e:	7823      	ldrb	r3, [r4, #0]
 8008330:	2b2e      	cmp	r3, #46	@ 0x2e
 8008332:	d10a      	bne.n	800834a <_vfiprintf_r+0x156>
 8008334:	7863      	ldrb	r3, [r4, #1]
 8008336:	2b2a      	cmp	r3, #42	@ 0x2a
 8008338:	d132      	bne.n	80083a0 <_vfiprintf_r+0x1ac>
 800833a:	9b03      	ldr	r3, [sp, #12]
 800833c:	3402      	adds	r4, #2
 800833e:	1d1a      	adds	r2, r3, #4
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	9203      	str	r2, [sp, #12]
 8008344:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008348:	9305      	str	r3, [sp, #20]
 800834a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008414 <_vfiprintf_r+0x220>
 800834e:	2203      	movs	r2, #3
 8008350:	4650      	mov	r0, sl
 8008352:	7821      	ldrb	r1, [r4, #0]
 8008354:	f7fd fcfd 	bl	8005d52 <memchr>
 8008358:	b138      	cbz	r0, 800836a <_vfiprintf_r+0x176>
 800835a:	2240      	movs	r2, #64	@ 0x40
 800835c:	9b04      	ldr	r3, [sp, #16]
 800835e:	eba0 000a 	sub.w	r0, r0, sl
 8008362:	4082      	lsls	r2, r0
 8008364:	4313      	orrs	r3, r2
 8008366:	3401      	adds	r4, #1
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800836e:	2206      	movs	r2, #6
 8008370:	4829      	ldr	r0, [pc, #164]	@ (8008418 <_vfiprintf_r+0x224>)
 8008372:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008376:	f7fd fcec 	bl	8005d52 <memchr>
 800837a:	2800      	cmp	r0, #0
 800837c:	d03f      	beq.n	80083fe <_vfiprintf_r+0x20a>
 800837e:	4b27      	ldr	r3, [pc, #156]	@ (800841c <_vfiprintf_r+0x228>)
 8008380:	bb1b      	cbnz	r3, 80083ca <_vfiprintf_r+0x1d6>
 8008382:	9b03      	ldr	r3, [sp, #12]
 8008384:	3307      	adds	r3, #7
 8008386:	f023 0307 	bic.w	r3, r3, #7
 800838a:	3308      	adds	r3, #8
 800838c:	9303      	str	r3, [sp, #12]
 800838e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008390:	443b      	add	r3, r7
 8008392:	9309      	str	r3, [sp, #36]	@ 0x24
 8008394:	e76a      	b.n	800826c <_vfiprintf_r+0x78>
 8008396:	460c      	mov	r4, r1
 8008398:	2001      	movs	r0, #1
 800839a:	fb0c 3202 	mla	r2, ip, r2, r3
 800839e:	e7a8      	b.n	80082f2 <_vfiprintf_r+0xfe>
 80083a0:	2300      	movs	r3, #0
 80083a2:	f04f 0c0a 	mov.w	ip, #10
 80083a6:	4619      	mov	r1, r3
 80083a8:	3401      	adds	r4, #1
 80083aa:	9305      	str	r3, [sp, #20]
 80083ac:	4620      	mov	r0, r4
 80083ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083b2:	3a30      	subs	r2, #48	@ 0x30
 80083b4:	2a09      	cmp	r2, #9
 80083b6:	d903      	bls.n	80083c0 <_vfiprintf_r+0x1cc>
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d0c6      	beq.n	800834a <_vfiprintf_r+0x156>
 80083bc:	9105      	str	r1, [sp, #20]
 80083be:	e7c4      	b.n	800834a <_vfiprintf_r+0x156>
 80083c0:	4604      	mov	r4, r0
 80083c2:	2301      	movs	r3, #1
 80083c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80083c8:	e7f0      	b.n	80083ac <_vfiprintf_r+0x1b8>
 80083ca:	ab03      	add	r3, sp, #12
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	462a      	mov	r2, r5
 80083d0:	4630      	mov	r0, r6
 80083d2:	4b13      	ldr	r3, [pc, #76]	@ (8008420 <_vfiprintf_r+0x22c>)
 80083d4:	a904      	add	r1, sp, #16
 80083d6:	f7fc fef9 	bl	80051cc <_printf_float>
 80083da:	4607      	mov	r7, r0
 80083dc:	1c78      	adds	r0, r7, #1
 80083de:	d1d6      	bne.n	800838e <_vfiprintf_r+0x19a>
 80083e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083e2:	07d9      	lsls	r1, r3, #31
 80083e4:	d405      	bmi.n	80083f2 <_vfiprintf_r+0x1fe>
 80083e6:	89ab      	ldrh	r3, [r5, #12]
 80083e8:	059a      	lsls	r2, r3, #22
 80083ea:	d402      	bmi.n	80083f2 <_vfiprintf_r+0x1fe>
 80083ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083ee:	f7fd fcaf 	bl	8005d50 <__retarget_lock_release_recursive>
 80083f2:	89ab      	ldrh	r3, [r5, #12]
 80083f4:	065b      	lsls	r3, r3, #25
 80083f6:	f53f af1f 	bmi.w	8008238 <_vfiprintf_r+0x44>
 80083fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083fc:	e71e      	b.n	800823c <_vfiprintf_r+0x48>
 80083fe:	ab03      	add	r3, sp, #12
 8008400:	9300      	str	r3, [sp, #0]
 8008402:	462a      	mov	r2, r5
 8008404:	4630      	mov	r0, r6
 8008406:	4b06      	ldr	r3, [pc, #24]	@ (8008420 <_vfiprintf_r+0x22c>)
 8008408:	a904      	add	r1, sp, #16
 800840a:	f7fd f97d 	bl	8005708 <_printf_i>
 800840e:	e7e4      	b.n	80083da <_vfiprintf_r+0x1e6>
 8008410:	080089d8 	.word	0x080089d8
 8008414:	080089de 	.word	0x080089de
 8008418:	080089e2 	.word	0x080089e2
 800841c:	080051cd 	.word	0x080051cd
 8008420:	080081d1 	.word	0x080081d1

08008424 <__swbuf_r>:
 8008424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008426:	460e      	mov	r6, r1
 8008428:	4614      	mov	r4, r2
 800842a:	4605      	mov	r5, r0
 800842c:	b118      	cbz	r0, 8008436 <__swbuf_r+0x12>
 800842e:	6a03      	ldr	r3, [r0, #32]
 8008430:	b90b      	cbnz	r3, 8008436 <__swbuf_r+0x12>
 8008432:	f7fd fb15 	bl	8005a60 <__sinit>
 8008436:	69a3      	ldr	r3, [r4, #24]
 8008438:	60a3      	str	r3, [r4, #8]
 800843a:	89a3      	ldrh	r3, [r4, #12]
 800843c:	071a      	lsls	r2, r3, #28
 800843e:	d501      	bpl.n	8008444 <__swbuf_r+0x20>
 8008440:	6923      	ldr	r3, [r4, #16]
 8008442:	b943      	cbnz	r3, 8008456 <__swbuf_r+0x32>
 8008444:	4621      	mov	r1, r4
 8008446:	4628      	mov	r0, r5
 8008448:	f000 f82a 	bl	80084a0 <__swsetup_r>
 800844c:	b118      	cbz	r0, 8008456 <__swbuf_r+0x32>
 800844e:	f04f 37ff 	mov.w	r7, #4294967295
 8008452:	4638      	mov	r0, r7
 8008454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008456:	6823      	ldr	r3, [r4, #0]
 8008458:	6922      	ldr	r2, [r4, #16]
 800845a:	b2f6      	uxtb	r6, r6
 800845c:	1a98      	subs	r0, r3, r2
 800845e:	6963      	ldr	r3, [r4, #20]
 8008460:	4637      	mov	r7, r6
 8008462:	4283      	cmp	r3, r0
 8008464:	dc05      	bgt.n	8008472 <__swbuf_r+0x4e>
 8008466:	4621      	mov	r1, r4
 8008468:	4628      	mov	r0, r5
 800846a:	f7ff fc3d 	bl	8007ce8 <_fflush_r>
 800846e:	2800      	cmp	r0, #0
 8008470:	d1ed      	bne.n	800844e <__swbuf_r+0x2a>
 8008472:	68a3      	ldr	r3, [r4, #8]
 8008474:	3b01      	subs	r3, #1
 8008476:	60a3      	str	r3, [r4, #8]
 8008478:	6823      	ldr	r3, [r4, #0]
 800847a:	1c5a      	adds	r2, r3, #1
 800847c:	6022      	str	r2, [r4, #0]
 800847e:	701e      	strb	r6, [r3, #0]
 8008480:	6962      	ldr	r2, [r4, #20]
 8008482:	1c43      	adds	r3, r0, #1
 8008484:	429a      	cmp	r2, r3
 8008486:	d004      	beq.n	8008492 <__swbuf_r+0x6e>
 8008488:	89a3      	ldrh	r3, [r4, #12]
 800848a:	07db      	lsls	r3, r3, #31
 800848c:	d5e1      	bpl.n	8008452 <__swbuf_r+0x2e>
 800848e:	2e0a      	cmp	r6, #10
 8008490:	d1df      	bne.n	8008452 <__swbuf_r+0x2e>
 8008492:	4621      	mov	r1, r4
 8008494:	4628      	mov	r0, r5
 8008496:	f7ff fc27 	bl	8007ce8 <_fflush_r>
 800849a:	2800      	cmp	r0, #0
 800849c:	d0d9      	beq.n	8008452 <__swbuf_r+0x2e>
 800849e:	e7d6      	b.n	800844e <__swbuf_r+0x2a>

080084a0 <__swsetup_r>:
 80084a0:	b538      	push	{r3, r4, r5, lr}
 80084a2:	4b29      	ldr	r3, [pc, #164]	@ (8008548 <__swsetup_r+0xa8>)
 80084a4:	4605      	mov	r5, r0
 80084a6:	6818      	ldr	r0, [r3, #0]
 80084a8:	460c      	mov	r4, r1
 80084aa:	b118      	cbz	r0, 80084b4 <__swsetup_r+0x14>
 80084ac:	6a03      	ldr	r3, [r0, #32]
 80084ae:	b90b      	cbnz	r3, 80084b4 <__swsetup_r+0x14>
 80084b0:	f7fd fad6 	bl	8005a60 <__sinit>
 80084b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084b8:	0719      	lsls	r1, r3, #28
 80084ba:	d422      	bmi.n	8008502 <__swsetup_r+0x62>
 80084bc:	06da      	lsls	r2, r3, #27
 80084be:	d407      	bmi.n	80084d0 <__swsetup_r+0x30>
 80084c0:	2209      	movs	r2, #9
 80084c2:	602a      	str	r2, [r5, #0]
 80084c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084c8:	f04f 30ff 	mov.w	r0, #4294967295
 80084cc:	81a3      	strh	r3, [r4, #12]
 80084ce:	e033      	b.n	8008538 <__swsetup_r+0x98>
 80084d0:	0758      	lsls	r0, r3, #29
 80084d2:	d512      	bpl.n	80084fa <__swsetup_r+0x5a>
 80084d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084d6:	b141      	cbz	r1, 80084ea <__swsetup_r+0x4a>
 80084d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084dc:	4299      	cmp	r1, r3
 80084de:	d002      	beq.n	80084e6 <__swsetup_r+0x46>
 80084e0:	4628      	mov	r0, r5
 80084e2:	f7fe fa95 	bl	8006a10 <_free_r>
 80084e6:	2300      	movs	r3, #0
 80084e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80084ea:	89a3      	ldrh	r3, [r4, #12]
 80084ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80084f0:	81a3      	strh	r3, [r4, #12]
 80084f2:	2300      	movs	r3, #0
 80084f4:	6063      	str	r3, [r4, #4]
 80084f6:	6923      	ldr	r3, [r4, #16]
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	f043 0308 	orr.w	r3, r3, #8
 8008500:	81a3      	strh	r3, [r4, #12]
 8008502:	6923      	ldr	r3, [r4, #16]
 8008504:	b94b      	cbnz	r3, 800851a <__swsetup_r+0x7a>
 8008506:	89a3      	ldrh	r3, [r4, #12]
 8008508:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800850c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008510:	d003      	beq.n	800851a <__swsetup_r+0x7a>
 8008512:	4621      	mov	r1, r4
 8008514:	4628      	mov	r0, r5
 8008516:	f000 f882 	bl	800861e <__smakebuf_r>
 800851a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800851e:	f013 0201 	ands.w	r2, r3, #1
 8008522:	d00a      	beq.n	800853a <__swsetup_r+0x9a>
 8008524:	2200      	movs	r2, #0
 8008526:	60a2      	str	r2, [r4, #8]
 8008528:	6962      	ldr	r2, [r4, #20]
 800852a:	4252      	negs	r2, r2
 800852c:	61a2      	str	r2, [r4, #24]
 800852e:	6922      	ldr	r2, [r4, #16]
 8008530:	b942      	cbnz	r2, 8008544 <__swsetup_r+0xa4>
 8008532:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008536:	d1c5      	bne.n	80084c4 <__swsetup_r+0x24>
 8008538:	bd38      	pop	{r3, r4, r5, pc}
 800853a:	0799      	lsls	r1, r3, #30
 800853c:	bf58      	it	pl
 800853e:	6962      	ldrpl	r2, [r4, #20]
 8008540:	60a2      	str	r2, [r4, #8]
 8008542:	e7f4      	b.n	800852e <__swsetup_r+0x8e>
 8008544:	2000      	movs	r0, #0
 8008546:	e7f7      	b.n	8008538 <__swsetup_r+0x98>
 8008548:	200000f0 	.word	0x200000f0

0800854c <_raise_r>:
 800854c:	291f      	cmp	r1, #31
 800854e:	b538      	push	{r3, r4, r5, lr}
 8008550:	4605      	mov	r5, r0
 8008552:	460c      	mov	r4, r1
 8008554:	d904      	bls.n	8008560 <_raise_r+0x14>
 8008556:	2316      	movs	r3, #22
 8008558:	6003      	str	r3, [r0, #0]
 800855a:	f04f 30ff 	mov.w	r0, #4294967295
 800855e:	bd38      	pop	{r3, r4, r5, pc}
 8008560:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008562:	b112      	cbz	r2, 800856a <_raise_r+0x1e>
 8008564:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008568:	b94b      	cbnz	r3, 800857e <_raise_r+0x32>
 800856a:	4628      	mov	r0, r5
 800856c:	f000 f830 	bl	80085d0 <_getpid_r>
 8008570:	4622      	mov	r2, r4
 8008572:	4601      	mov	r1, r0
 8008574:	4628      	mov	r0, r5
 8008576:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800857a:	f000 b817 	b.w	80085ac <_kill_r>
 800857e:	2b01      	cmp	r3, #1
 8008580:	d00a      	beq.n	8008598 <_raise_r+0x4c>
 8008582:	1c59      	adds	r1, r3, #1
 8008584:	d103      	bne.n	800858e <_raise_r+0x42>
 8008586:	2316      	movs	r3, #22
 8008588:	6003      	str	r3, [r0, #0]
 800858a:	2001      	movs	r0, #1
 800858c:	e7e7      	b.n	800855e <_raise_r+0x12>
 800858e:	2100      	movs	r1, #0
 8008590:	4620      	mov	r0, r4
 8008592:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008596:	4798      	blx	r3
 8008598:	2000      	movs	r0, #0
 800859a:	e7e0      	b.n	800855e <_raise_r+0x12>

0800859c <raise>:
 800859c:	4b02      	ldr	r3, [pc, #8]	@ (80085a8 <raise+0xc>)
 800859e:	4601      	mov	r1, r0
 80085a0:	6818      	ldr	r0, [r3, #0]
 80085a2:	f7ff bfd3 	b.w	800854c <_raise_r>
 80085a6:	bf00      	nop
 80085a8:	200000f0 	.word	0x200000f0

080085ac <_kill_r>:
 80085ac:	b538      	push	{r3, r4, r5, lr}
 80085ae:	2300      	movs	r3, #0
 80085b0:	4d06      	ldr	r5, [pc, #24]	@ (80085cc <_kill_r+0x20>)
 80085b2:	4604      	mov	r4, r0
 80085b4:	4608      	mov	r0, r1
 80085b6:	4611      	mov	r1, r2
 80085b8:	602b      	str	r3, [r5, #0]
 80085ba:	f7f9 fe10 	bl	80021de <_kill>
 80085be:	1c43      	adds	r3, r0, #1
 80085c0:	d102      	bne.n	80085c8 <_kill_r+0x1c>
 80085c2:	682b      	ldr	r3, [r5, #0]
 80085c4:	b103      	cbz	r3, 80085c8 <_kill_r+0x1c>
 80085c6:	6023      	str	r3, [r4, #0]
 80085c8:	bd38      	pop	{r3, r4, r5, pc}
 80085ca:	bf00      	nop
 80085cc:	2000057c 	.word	0x2000057c

080085d0 <_getpid_r>:
 80085d0:	f7f9 bdfe 	b.w	80021d0 <_getpid>

080085d4 <__swhatbuf_r>:
 80085d4:	b570      	push	{r4, r5, r6, lr}
 80085d6:	460c      	mov	r4, r1
 80085d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085dc:	4615      	mov	r5, r2
 80085de:	2900      	cmp	r1, #0
 80085e0:	461e      	mov	r6, r3
 80085e2:	b096      	sub	sp, #88	@ 0x58
 80085e4:	da0c      	bge.n	8008600 <__swhatbuf_r+0x2c>
 80085e6:	89a3      	ldrh	r3, [r4, #12]
 80085e8:	2100      	movs	r1, #0
 80085ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085ee:	bf14      	ite	ne
 80085f0:	2340      	movne	r3, #64	@ 0x40
 80085f2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085f6:	2000      	movs	r0, #0
 80085f8:	6031      	str	r1, [r6, #0]
 80085fa:	602b      	str	r3, [r5, #0]
 80085fc:	b016      	add	sp, #88	@ 0x58
 80085fe:	bd70      	pop	{r4, r5, r6, pc}
 8008600:	466a      	mov	r2, sp
 8008602:	f000 f849 	bl	8008698 <_fstat_r>
 8008606:	2800      	cmp	r0, #0
 8008608:	dbed      	blt.n	80085e6 <__swhatbuf_r+0x12>
 800860a:	9901      	ldr	r1, [sp, #4]
 800860c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008610:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008614:	4259      	negs	r1, r3
 8008616:	4159      	adcs	r1, r3
 8008618:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800861c:	e7eb      	b.n	80085f6 <__swhatbuf_r+0x22>

0800861e <__smakebuf_r>:
 800861e:	898b      	ldrh	r3, [r1, #12]
 8008620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008622:	079d      	lsls	r5, r3, #30
 8008624:	4606      	mov	r6, r0
 8008626:	460c      	mov	r4, r1
 8008628:	d507      	bpl.n	800863a <__smakebuf_r+0x1c>
 800862a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800862e:	6023      	str	r3, [r4, #0]
 8008630:	6123      	str	r3, [r4, #16]
 8008632:	2301      	movs	r3, #1
 8008634:	6163      	str	r3, [r4, #20]
 8008636:	b003      	add	sp, #12
 8008638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800863a:	466a      	mov	r2, sp
 800863c:	ab01      	add	r3, sp, #4
 800863e:	f7ff ffc9 	bl	80085d4 <__swhatbuf_r>
 8008642:	9f00      	ldr	r7, [sp, #0]
 8008644:	4605      	mov	r5, r0
 8008646:	4639      	mov	r1, r7
 8008648:	4630      	mov	r0, r6
 800864a:	f7fe fa53 	bl	8006af4 <_malloc_r>
 800864e:	b948      	cbnz	r0, 8008664 <__smakebuf_r+0x46>
 8008650:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008654:	059a      	lsls	r2, r3, #22
 8008656:	d4ee      	bmi.n	8008636 <__smakebuf_r+0x18>
 8008658:	f023 0303 	bic.w	r3, r3, #3
 800865c:	f043 0302 	orr.w	r3, r3, #2
 8008660:	81a3      	strh	r3, [r4, #12]
 8008662:	e7e2      	b.n	800862a <__smakebuf_r+0xc>
 8008664:	89a3      	ldrh	r3, [r4, #12]
 8008666:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800866a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800866e:	81a3      	strh	r3, [r4, #12]
 8008670:	9b01      	ldr	r3, [sp, #4]
 8008672:	6020      	str	r0, [r4, #0]
 8008674:	b15b      	cbz	r3, 800868e <__smakebuf_r+0x70>
 8008676:	4630      	mov	r0, r6
 8008678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800867c:	f000 f81e 	bl	80086bc <_isatty_r>
 8008680:	b128      	cbz	r0, 800868e <__smakebuf_r+0x70>
 8008682:	89a3      	ldrh	r3, [r4, #12]
 8008684:	f023 0303 	bic.w	r3, r3, #3
 8008688:	f043 0301 	orr.w	r3, r3, #1
 800868c:	81a3      	strh	r3, [r4, #12]
 800868e:	89a3      	ldrh	r3, [r4, #12]
 8008690:	431d      	orrs	r5, r3
 8008692:	81a5      	strh	r5, [r4, #12]
 8008694:	e7cf      	b.n	8008636 <__smakebuf_r+0x18>
	...

08008698 <_fstat_r>:
 8008698:	b538      	push	{r3, r4, r5, lr}
 800869a:	2300      	movs	r3, #0
 800869c:	4d06      	ldr	r5, [pc, #24]	@ (80086b8 <_fstat_r+0x20>)
 800869e:	4604      	mov	r4, r0
 80086a0:	4608      	mov	r0, r1
 80086a2:	4611      	mov	r1, r2
 80086a4:	602b      	str	r3, [r5, #0]
 80086a6:	f7f9 fdf9 	bl	800229c <_fstat>
 80086aa:	1c43      	adds	r3, r0, #1
 80086ac:	d102      	bne.n	80086b4 <_fstat_r+0x1c>
 80086ae:	682b      	ldr	r3, [r5, #0]
 80086b0:	b103      	cbz	r3, 80086b4 <_fstat_r+0x1c>
 80086b2:	6023      	str	r3, [r4, #0]
 80086b4:	bd38      	pop	{r3, r4, r5, pc}
 80086b6:	bf00      	nop
 80086b8:	2000057c 	.word	0x2000057c

080086bc <_isatty_r>:
 80086bc:	b538      	push	{r3, r4, r5, lr}
 80086be:	2300      	movs	r3, #0
 80086c0:	4d05      	ldr	r5, [pc, #20]	@ (80086d8 <_isatty_r+0x1c>)
 80086c2:	4604      	mov	r4, r0
 80086c4:	4608      	mov	r0, r1
 80086c6:	602b      	str	r3, [r5, #0]
 80086c8:	f7f9 fdf7 	bl	80022ba <_isatty>
 80086cc:	1c43      	adds	r3, r0, #1
 80086ce:	d102      	bne.n	80086d6 <_isatty_r+0x1a>
 80086d0:	682b      	ldr	r3, [r5, #0]
 80086d2:	b103      	cbz	r3, 80086d6 <_isatty_r+0x1a>
 80086d4:	6023      	str	r3, [r4, #0]
 80086d6:	bd38      	pop	{r3, r4, r5, pc}
 80086d8:	2000057c 	.word	0x2000057c

080086dc <_init>:
 80086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086de:	bf00      	nop
 80086e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086e2:	bc08      	pop	{r3}
 80086e4:	469e      	mov	lr, r3
 80086e6:	4770      	bx	lr

080086e8 <_fini>:
 80086e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ea:	bf00      	nop
 80086ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ee:	bc08      	pop	{r3}
 80086f0:	469e      	mov	lr, r3
 80086f2:	4770      	bx	lr
