
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_4992:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad000fff; valaddr_reg:x3; val_offset:14976*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14976*0 + 3*39*FLEN/8, x4, x1, x2)

inst_4993:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad001fff; valaddr_reg:x3; val_offset:14979*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14979*0 + 3*39*FLEN/8, x4, x1, x2)

inst_4994:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad003fff; valaddr_reg:x3; val_offset:14982*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14982*0 + 3*39*FLEN/8, x4, x1, x2)

inst_4995:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad007fff; valaddr_reg:x3; val_offset:14985*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14985*0 + 3*39*FLEN/8, x4, x1, x2)

inst_4996:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad00ffff; valaddr_reg:x3; val_offset:14988*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14988*0 + 3*39*FLEN/8, x4, x1, x2)

inst_4997:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad01ffff; valaddr_reg:x3; val_offset:14991*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14991*0 + 3*39*FLEN/8, x4, x1, x2)

inst_4998:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad03ffff; valaddr_reg:x3; val_offset:14994*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14994*0 + 3*39*FLEN/8, x4, x1, x2)

inst_4999:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad07ffff; valaddr_reg:x3; val_offset:14997*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 14997*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5000:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad0fffff; valaddr_reg:x3; val_offset:15000*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15000*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5001:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad1fffff; valaddr_reg:x3; val_offset:15003*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15003*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5002:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad3fffff; valaddr_reg:x3; val_offset:15006*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15006*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5003:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad400000; valaddr_reg:x3; val_offset:15009*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15009*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5004:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad600000; valaddr_reg:x3; val_offset:15012*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15012*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5005:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad700000; valaddr_reg:x3; val_offset:15015*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15015*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5006:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad780000; valaddr_reg:x3; val_offset:15018*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15018*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5007:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7c0000; valaddr_reg:x3; val_offset:15021*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15021*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5008:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7e0000; valaddr_reg:x3; val_offset:15024*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15024*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5009:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7f0000; valaddr_reg:x3; val_offset:15027*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15027*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5010:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7f8000; valaddr_reg:x3; val_offset:15030*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15030*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5011:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7fc000; valaddr_reg:x3; val_offset:15033*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15033*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5012:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7fe000; valaddr_reg:x3; val_offset:15036*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15036*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5013:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ff000; valaddr_reg:x3; val_offset:15039*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15039*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5014:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ff800; valaddr_reg:x3; val_offset:15042*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15042*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5015:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ffc00; valaddr_reg:x3; val_offset:15045*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15045*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5016:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ffe00; valaddr_reg:x3; val_offset:15048*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15048*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5017:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7fff00; valaddr_reg:x3; val_offset:15051*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15051*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5018:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7fff80; valaddr_reg:x3; val_offset:15054*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15054*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5019:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7fffc0; valaddr_reg:x3; val_offset:15057*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15057*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5020:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7fffe0; valaddr_reg:x3; val_offset:15060*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15060*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5021:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ffff0; valaddr_reg:x3; val_offset:15063*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15063*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5022:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ffff8; valaddr_reg:x3; val_offset:15066*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15066*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5023:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ffffc; valaddr_reg:x3; val_offset:15069*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15069*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5024:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7ffffe; valaddr_reg:x3; val_offset:15072*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15072*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5025:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x5a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xad7fffff; valaddr_reg:x3; val_offset:15075*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15075*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5026:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbf800001; valaddr_reg:x3; val_offset:15078*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15078*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5027:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbf800003; valaddr_reg:x3; val_offset:15081*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15081*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5028:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbf800007; valaddr_reg:x3; val_offset:15084*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15084*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5029:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbf999999; valaddr_reg:x3; val_offset:15087*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15087*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5030:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:15090*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15090*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5031:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:15093*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15093*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5032:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:15096*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15096*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5033:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:15099*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15099*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5034:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:15102*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15102*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5035:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:15105*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15105*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5036:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:15108*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15108*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5037:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:15111*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15111*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5038:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:15114*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15114*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5039:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:15117*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15117*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5040:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:15120*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15120*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5041:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x711943 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07e941 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df11943; op2val:0x8107e941;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:15123*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15123*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5042:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:15126*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15126*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5043:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:15129*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15129*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5044:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:15132*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15132*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5045:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:15135*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15135*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5046:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:15138*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15138*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5047:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:15141*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15141*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5048:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:15144*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15144*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5049:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:15147*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15147*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5050:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:15150*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15150*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5051:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:15153*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15153*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5052:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:15156*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15156*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5053:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:15159*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15159*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5054:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:15162*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15162*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5055:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:15165*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15165*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5056:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:15168*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15168*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5057:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:15171*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15171*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5058:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6000000; valaddr_reg:x3; val_offset:15174*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15174*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5059:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6000001; valaddr_reg:x3; val_offset:15177*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15177*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5060:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6000003; valaddr_reg:x3; val_offset:15180*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15180*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5061:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6000007; valaddr_reg:x3; val_offset:15183*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15183*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5062:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x600000f; valaddr_reg:x3; val_offset:15186*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15186*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5063:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x600001f; valaddr_reg:x3; val_offset:15189*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15189*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5064:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x600003f; valaddr_reg:x3; val_offset:15192*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15192*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5065:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x600007f; valaddr_reg:x3; val_offset:15195*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15195*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5066:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x60000ff; valaddr_reg:x3; val_offset:15198*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15198*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5067:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x60001ff; valaddr_reg:x3; val_offset:15201*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15201*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5068:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x60003ff; valaddr_reg:x3; val_offset:15204*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15204*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5069:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x60007ff; valaddr_reg:x3; val_offset:15207*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15207*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5070:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6000fff; valaddr_reg:x3; val_offset:15210*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15210*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5071:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6001fff; valaddr_reg:x3; val_offset:15213*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15213*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5072:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6003fff; valaddr_reg:x3; val_offset:15216*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15216*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5073:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6007fff; valaddr_reg:x3; val_offset:15219*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15219*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5074:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x600ffff; valaddr_reg:x3; val_offset:15222*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15222*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5075:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x601ffff; valaddr_reg:x3; val_offset:15225*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15225*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5076:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x603ffff; valaddr_reg:x3; val_offset:15228*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15228*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5077:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x607ffff; valaddr_reg:x3; val_offset:15231*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15231*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5078:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x60fffff; valaddr_reg:x3; val_offset:15234*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15234*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5079:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x61fffff; valaddr_reg:x3; val_offset:15237*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15237*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5080:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x63fffff; valaddr_reg:x3; val_offset:15240*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15240*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5081:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6400000; valaddr_reg:x3; val_offset:15243*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15243*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5082:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6600000; valaddr_reg:x3; val_offset:15246*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15246*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5083:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6700000; valaddr_reg:x3; val_offset:15249*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15249*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5084:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x6780000; valaddr_reg:x3; val_offset:15252*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15252*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5085:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67c0000; valaddr_reg:x3; val_offset:15255*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15255*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5086:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67e0000; valaddr_reg:x3; val_offset:15258*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15258*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5087:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67f0000; valaddr_reg:x3; val_offset:15261*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15261*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5088:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67f8000; valaddr_reg:x3; val_offset:15264*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15264*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5089:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67fc000; valaddr_reg:x3; val_offset:15267*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15267*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5090:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67fe000; valaddr_reg:x3; val_offset:15270*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15270*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5091:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ff000; valaddr_reg:x3; val_offset:15273*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15273*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5092:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ff800; valaddr_reg:x3; val_offset:15276*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15276*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5093:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ffc00; valaddr_reg:x3; val_offset:15279*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15279*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5094:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ffe00; valaddr_reg:x3; val_offset:15282*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15282*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5095:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67fff00; valaddr_reg:x3; val_offset:15285*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15285*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5096:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67fff80; valaddr_reg:x3; val_offset:15288*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15288*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5097:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67fffc0; valaddr_reg:x3; val_offset:15291*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15291*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5098:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67fffe0; valaddr_reg:x3; val_offset:15294*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15294*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5099:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ffff0; valaddr_reg:x3; val_offset:15297*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15297*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5100:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ffff8; valaddr_reg:x3; val_offset:15300*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15300*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5101:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ffffc; valaddr_reg:x3; val_offset:15303*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15303*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5102:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67ffffe; valaddr_reg:x3; val_offset:15306*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15306*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5103:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x72879a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df2879a; op2val:0x0;
op3val:0x67fffff; valaddr_reg:x3; val_offset:15309*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15309*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5104:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f800000; valaddr_reg:x3; val_offset:15312*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15312*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5105:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f800001; valaddr_reg:x3; val_offset:15315*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15315*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5106:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f800003; valaddr_reg:x3; val_offset:15318*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15318*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5107:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f800007; valaddr_reg:x3; val_offset:15321*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15321*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5108:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f80000f; valaddr_reg:x3; val_offset:15324*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15324*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5109:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f80001f; valaddr_reg:x3; val_offset:15327*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15327*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5110:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f80003f; valaddr_reg:x3; val_offset:15330*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15330*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5111:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f80007f; valaddr_reg:x3; val_offset:15333*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15333*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5112:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f8000ff; valaddr_reg:x3; val_offset:15336*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15336*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5113:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f8001ff; valaddr_reg:x3; val_offset:15339*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15339*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5114:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f8003ff; valaddr_reg:x3; val_offset:15342*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15342*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5115:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f8007ff; valaddr_reg:x3; val_offset:15345*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15345*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5116:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f800fff; valaddr_reg:x3; val_offset:15348*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15348*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5117:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f801fff; valaddr_reg:x3; val_offset:15351*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15351*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5118:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f803fff; valaddr_reg:x3; val_offset:15354*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15354*0 + 3*39*FLEN/8, x4, x1, x2)

inst_5119:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7301ac and fs2 == 1 and fe2 == 0x02 and fm2 == 0x06d817 and fs3 == 1 and fe3 == 0x3f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df301ac; op2val:0x8106d817;
op3val:0x9f807fff; valaddr_reg:x3; val_offset:15357*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15357*0 + 3*39*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902462463,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902466559,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902474751,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902491135,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902523903,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902589439,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902720511,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2902982655,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2903506943,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2904555519,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2906652671,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2906652672,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2908749824,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2909798400,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910322688,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910584832,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910715904,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910781440,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910814208,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910830592,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910838784,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910842880,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910844928,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910845952,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846464,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846720,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846848,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846912,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846944,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846960,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846968,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846972,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846974,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(2910846975,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2112952643,32,FLEN)
NAN_BOXED(2164779329,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663296,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663297,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663299,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663303,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663311,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663327,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663359,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663423,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663551,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100663807,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100664319,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100665343,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100667391,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100671487,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100679679,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100696063,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100728831,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100794367,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(100925439,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(101187583,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(101711871,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(102760447,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(104857599,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(104857600,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(106954752,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(108003328,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(108527616,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(108789760,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(108920832,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(108986368,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109019136,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109035520,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109043712,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109047808,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109049856,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109050880,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051392,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051648,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051776,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051840,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051872,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051888,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051896,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051900,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051902,32,FLEN)
NAN_BOXED(2113046426,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(109051903,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965952,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965953,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965955,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965959,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965967,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675965983,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966015,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966079,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966207,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966463,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675966975,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675967999,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675970047,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675974143,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675982335,32,FLEN)
NAN_BOXED(2113077676,32,FLEN)
NAN_BOXED(2164709399,32,FLEN)
NAN_BOXED(2675998719,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
