
ubuntu-preinstalled/choom:     file format elf32-littlearm


Disassembly of section .init:

000010f0 <.init>:
    10f0:	push	{r3, lr}
    10f4:	bl	1ab0 <__assert_fail@plt+0x54c>
    10f8:	pop	{r3, pc}

Disassembly of section .plt:

000010fc <fdopen@plt-0x14>:
    10fc:	push	{lr}		; (str lr, [sp, #-4]!)
    1100:	ldr	lr, [pc, #4]	; 110c <fdopen@plt-0x4>
    1104:	add	lr, pc, lr
    1108:	ldr	pc, [lr, #8]!
    110c:	andeq	r5, r1, ip, asr #26

00001110 <fdopen@plt>:
    1110:			; <UNDEFINED> instruction: 0xe7fd4778
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #86016	; 0x15000
    111c:	ldr	pc, [ip, #3400]!	; 0xd48

00001120 <calloc@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #86016	; 0x15000
    1128:	ldr	pc, [ip, #3392]!	; 0xd40

0000112c <raise@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #86016	; 0x15000
    1134:	ldr	pc, [ip, #3384]!	; 0xd38

00001138 <strcmp@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #86016	; 0x15000
    1140:	ldr	pc, [ip, #3376]!	; 0xd30

00001144 <__cxa_finalize@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #86016	; 0x15000
    114c:	ldr	pc, [ip, #3368]!	; 0xd28

00001150 <rewinddir@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #86016	; 0x15000
    1158:	ldr	pc, [ip, #3360]!	; 0xd20

0000115c <strtol@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #86016	; 0x15000
    1164:	ldr	pc, [ip, #3352]!	; 0xd18

00001168 <strcspn@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #86016	; 0x15000
    1170:	ldr	pc, [ip, #3344]!	; 0xd10

00001174 <read@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #86016	; 0x15000
    117c:	ldr	pc, [ip, #3336]!	; 0xd08

00001180 <getuid@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #86016	; 0x15000
    1188:	ldr	pc, [ip, #3328]!	; 0xd00

0000118c <free@plt>:
    118c:			; <UNDEFINED> instruction: 0xe7fd4778
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #86016	; 0x15000
    1198:	ldr	pc, [ip, #3316]!	; 0xcf4

0000119c <fgets@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #86016	; 0x15000
    11a4:	ldr	pc, [ip, #3308]!	; 0xcec

000011a8 <nanosleep@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #86016	; 0x15000
    11b0:	ldr	pc, [ip, #3300]!	; 0xce4

000011b4 <faccessat@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #86016	; 0x15000
    11bc:	ldr	pc, [ip, #3292]!	; 0xcdc

000011c0 <ferror@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #86016	; 0x15000
    11c8:	ldr	pc, [ip, #3284]!	; 0xcd4

000011cc <strndup@plt>:
    11cc:			; <UNDEFINED> instruction: 0xe7fd4778
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #86016	; 0x15000
    11d8:	ldr	pc, [ip, #3272]!	; 0xcc8

000011dc <__openat64_2@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #86016	; 0x15000
    11e4:	ldr	pc, [ip, #3264]!	; 0xcc0

000011e8 <_exit@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #86016	; 0x15000
    11f0:	ldr	pc, [ip, #3256]!	; 0xcb8

000011f4 <__vsnprintf_chk@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #86016	; 0x15000
    11fc:	ldr	pc, [ip, #3248]!	; 0xcb0

00001200 <memcpy@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #86016	; 0x15000
    1208:	ldr	pc, [ip, #3240]!	; 0xca8

0000120c <execvp@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #86016	; 0x15000
    1214:	ldr	pc, [ip, #3232]!	; 0xca0

00001218 <__strtoull_internal@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #86016	; 0x15000
    1220:	ldr	pc, [ip, #3224]!	; 0xc98

00001224 <dcgettext@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #86016	; 0x15000
    122c:	ldr	pc, [ip, #3216]!	; 0xc90

00001230 <__isoc99_vfscanf@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #86016	; 0x15000
    1238:	ldr	pc, [ip, #3208]!	; 0xc88

0000123c <strdup@plt>:
    123c:			; <UNDEFINED> instruction: 0xe7fd4778
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #86016	; 0x15000
    1248:	ldr	pc, [ip, #3196]!	; 0xc7c

0000124c <__stack_chk_fail@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #86016	; 0x15000
    1254:	ldr	pc, [ip, #3188]!	; 0xc74

00001258 <dup@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #86016	; 0x15000
    1260:	ldr	pc, [ip, #3180]!	; 0xc6c

00001264 <textdomain@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #86016	; 0x15000
    126c:	ldr	pc, [ip, #3172]!	; 0xc64

00001270 <err@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #86016	; 0x15000
    1278:	ldr	pc, [ip, #3164]!	; 0xc5c

0000127c <geteuid@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #86016	; 0x15000
    1284:	ldr	pc, [ip, #3156]!	; 0xc54

00001288 <readlink@plt>:
    1288:			; <UNDEFINED> instruction: 0xe7fd4778
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #86016	; 0x15000
    1294:	ldr	pc, [ip, #3144]!	; 0xc48

00001298 <getegid@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #86016	; 0x15000
    12a0:	ldr	pc, [ip, #3136]!	; 0xc40

000012a4 <mkostemp64@plt>:
    12a4:			; <UNDEFINED> instruction: 0xe7fd4778
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #86016	; 0x15000
    12b0:	ldr	pc, [ip, #3124]!	; 0xc34

000012b4 <__fpending@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #86016	; 0x15000
    12bc:	ldr	pc, [ip, #3116]!	; 0xc2c

000012c0 <open64@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #86016	; 0x15000
    12c8:	ldr	pc, [ip, #3108]!	; 0xc24

000012cc <__asprintf_chk@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #86016	; 0x15000
    12d4:	ldr	pc, [ip, #3100]!	; 0xc1c

000012d8 <getenv@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #86016	; 0x15000
    12e0:	ldr	pc, [ip, #3092]!	; 0xc14

000012e4 <malloc@plt>:
    12e4:	add	ip, pc, #0, 12
    12e8:	add	ip, ip, #86016	; 0x15000
    12ec:	ldr	pc, [ip, #3084]!	; 0xc0c

000012f0 <__libc_start_main@plt>:
    12f0:	add	ip, pc, #0, 12
    12f4:	add	ip, ip, #86016	; 0x15000
    12f8:	ldr	pc, [ip, #3076]!	; 0xc04

000012fc <readlinkat@plt>:
    12fc:			; <UNDEFINED> instruction: 0xe7fd4778
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #86016	; 0x15000
    1308:	ldr	pc, [ip, #3064]!	; 0xbf8

0000130c <__vfprintf_chk@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #86016	; 0x15000
    1314:	ldr	pc, [ip, #3056]!	; 0xbf0

00001318 <getdtablesize@plt>:
    1318:			; <UNDEFINED> instruction: 0xe7fd4778
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #86016	; 0x15000
    1324:	ldr	pc, [ip, #3044]!	; 0xbe4

00001328 <__ctype_tolower_loc@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #86016	; 0x15000
    1330:	ldr	pc, [ip, #3036]!	; 0xbdc

00001334 <__gmon_start__@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #86016	; 0x15000
    133c:	ldr	pc, [ip, #3028]!	; 0xbd4

00001340 <getopt_long@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #86016	; 0x15000
    1348:	ldr	pc, [ip, #3020]!	; 0xbcc

0000134c <__ctype_b_loc@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #86016	; 0x15000
    1354:	ldr	pc, [ip, #3012]!	; 0xbc4

00001358 <getpid@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #86016	; 0x15000
    1360:	ldr	pc, [ip, #3004]!	; 0xbbc

00001364 <exit@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #86016	; 0x15000
    136c:	ldr	pc, [ip, #2996]!	; 0xbb4

00001370 <syscall@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #86016	; 0x15000
    1378:	ldr	pc, [ip, #2988]!	; 0xbac

0000137c <strtoul@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #86016	; 0x15000
    1384:	ldr	pc, [ip, #2980]!	; 0xba4

00001388 <strlen@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #86016	; 0x15000
    1390:	ldr	pc, [ip, #2972]!	; 0xb9c

00001394 <strchr@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #86016	; 0x15000
    139c:	ldr	pc, [ip, #2964]!	; 0xb94

000013a0 <warnx@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #86016	; 0x15000
    13a8:	ldr	pc, [ip, #2956]!	; 0xb8c

000013ac <__open64_2@plt>:
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #86016	; 0x15000
    13b4:	ldr	pc, [ip, #2948]!	; 0xb84

000013b8 <__errno_location@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #86016	; 0x15000
    13c0:	ldr	pc, [ip, #2940]!	; 0xb7c

000013c4 <__cxa_atexit@plt>:
    13c4:			; <UNDEFINED> instruction: 0xe7fd4778
    13c8:	add	ip, pc, #0, 12
    13cc:	add	ip, ip, #86016	; 0x15000
    13d0:	ldr	pc, [ip, #2928]!	; 0xb70

000013d4 <__vasprintf_chk@plt>:
    13d4:	add	ip, pc, #0, 12
    13d8:	add	ip, ip, #86016	; 0x15000
    13dc:	ldr	pc, [ip, #2920]!	; 0xb68

000013e0 <mkdir@plt>:
    13e0:	add	ip, pc, #0, 12
    13e4:	add	ip, ip, #86016	; 0x15000
    13e8:	ldr	pc, [ip, #2912]!	; 0xb60

000013ec <getgid@plt>:
    13ec:	add	ip, pc, #0, 12
    13f0:	add	ip, ip, #86016	; 0x15000
    13f4:	ldr	pc, [ip, #2904]!	; 0xb58

000013f8 <__sched_cpufree@plt>:
    13f8:			; <UNDEFINED> instruction: 0xe7fd4778
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #86016	; 0x15000
    1404:	ldr	pc, [ip, #2892]!	; 0xb4c

00001408 <memset@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #86016	; 0x15000
    1410:	ldr	pc, [ip, #2884]!	; 0xb44

00001414 <strncpy@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #86016	; 0x15000
    141c:	ldr	pc, [ip, #2876]!	; 0xb3c

00001420 <fgetc@plt>:
    1420:	add	ip, pc, #0, 12
    1424:	add	ip, ip, #86016	; 0x15000
    1428:	ldr	pc, [ip, #2868]!	; 0xb34

0000142c <__printf_chk@plt>:
    142c:	add	ip, pc, #0, 12
    1430:	add	ip, ip, #86016	; 0x15000
    1434:	ldr	pc, [ip, #2860]!	; 0xb2c

00001438 <strtod@plt>:
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #86016	; 0x15000
    1440:	ldr	pc, [ip, #2852]!	; 0xb24

00001444 <write@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #86016	; 0x15000
    144c:	ldr	pc, [ip, #2844]!	; 0xb1c

00001450 <__sched_cpualloc@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #86016	; 0x15000
    1458:	ldr	pc, [ip, #2836]!	; 0xb14

0000145c <__fprintf_chk@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #86016	; 0x15000
    1464:	ldr	pc, [ip, #2828]!	; 0xb0c

00001468 <fclose@plt>:
    1468:	add	ip, pc, #0, 12
    146c:	add	ip, ip, #86016	; 0x15000
    1470:	ldr	pc, [ip, #2820]!	; 0xb04

00001474 <fcntl64@plt>:
    1474:	add	ip, pc, #0, 12
    1478:	add	ip, ip, #86016	; 0x15000
    147c:	ldr	pc, [ip, #2812]!	; 0xafc

00001480 <setlocale@plt>:
    1480:	add	ip, pc, #0, 12
    1484:	add	ip, ip, #86016	; 0x15000
    1488:	ldr	pc, [ip, #2804]!	; 0xaf4

0000148c <errx@plt>:
    148c:	add	ip, pc, #0, 12
    1490:	add	ip, ip, #86016	; 0x15000
    1494:	ldr	pc, [ip, #2796]!	; 0xaec

00001498 <strrchr@plt>:
    1498:	add	ip, pc, #0, 12
    149c:	add	ip, ip, #86016	; 0x15000
    14a0:	ldr	pc, [ip, #2788]!	; 0xae4

000014a4 <warn@plt>:
    14a4:	add	ip, pc, #0, 12
    14a8:	add	ip, ip, #86016	; 0x15000
    14ac:	ldr	pc, [ip, #2780]!	; 0xadc

000014b0 <fputc@plt>:
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #86016	; 0x15000
    14b8:	ldr	pc, [ip, #2772]!	; 0xad4

000014bc <localeconv@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #86016	; 0x15000
    14c4:	ldr	pc, [ip, #2764]!	; 0xacc

000014c8 <readdir64@plt>:
    14c8:	add	ip, pc, #0, 12
    14cc:	add	ip, ip, #86016	; 0x15000
    14d0:	ldr	pc, [ip, #2756]!	; 0xac4

000014d4 <fdopendir@plt>:
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #86016	; 0x15000
    14dc:	ldr	pc, [ip, #2748]!	; 0xabc

000014e0 <__strtoll_internal@plt>:
    14e0:	add	ip, pc, #0, 12
    14e4:	add	ip, ip, #86016	; 0x15000
    14e8:	ldr	pc, [ip, #2740]!	; 0xab4

000014ec <fopen64@plt>:
    14ec:	add	ip, pc, #0, 12
    14f0:	add	ip, ip, #86016	; 0x15000
    14f4:	ldr	pc, [ip, #2732]!	; 0xaac

000014f8 <bindtextdomain@plt>:
    14f8:	add	ip, pc, #0, 12
    14fc:	add	ip, ip, #86016	; 0x15000
    1500:	ldr	pc, [ip, #2724]!	; 0xaa4

00001504 <umask@plt>:
    1504:	add	ip, pc, #0, 12
    1508:	add	ip, ip, #86016	; 0x15000
    150c:	ldr	pc, [ip, #2716]!	; 0xa9c

00001510 <fputs@plt>:
    1510:	add	ip, pc, #0, 12
    1514:	add	ip, ip, #86016	; 0x15000
    1518:	ldr	pc, [ip, #2708]!	; 0xa94

0000151c <strncmp@plt>:
    151c:	add	ip, pc, #0, 12
    1520:	add	ip, ip, #86016	; 0x15000
    1524:	ldr	pc, [ip, #2700]!	; 0xa8c

00001528 <abort@plt>:
    1528:	add	ip, pc, #0, 12
    152c:	add	ip, ip, #86016	; 0x15000
    1530:	ldr	pc, [ip, #2692]!	; 0xa84

00001534 <close@plt>:
    1534:	add	ip, pc, #0, 12
    1538:	add	ip, ip, #86016	; 0x15000
    153c:	ldr	pc, [ip, #2684]!	; 0xa7c

00001540 <closedir@plt>:
    1540:	add	ip, pc, #0, 12
    1544:	add	ip, ip, #86016	; 0x15000
    1548:	ldr	pc, [ip, #2676]!	; 0xa74

0000154c <__snprintf_chk@plt>:
    154c:	add	ip, pc, #0, 12
    1550:	add	ip, ip, #86016	; 0x15000
    1554:	ldr	pc, [ip, #2668]!	; 0xa6c

00001558 <strspn@plt>:
    1558:	add	ip, pc, #0, 12
    155c:	add	ip, ip, #86016	; 0x15000
    1560:	ldr	pc, [ip, #2660]!	; 0xa64

00001564 <__assert_fail@plt>:
    1564:	add	ip, pc, #0, 12
    1568:	add	ip, ip, #86016	; 0x15000
    156c:	ldr	pc, [ip, #2652]!	; 0xa5c

Disassembly of section .text:

00001570 <.text>:
    1570:	strtcs	pc, [r4], #-2271	; 0xfffff721
    1574:	strtcc	pc, [r4], #-2271	; 0xfffff721
    1578:	push	{r1, r3, r4, r5, r6, sl, lr}
    157c:			; <UNDEFINED> instruction: 0x460d4ff0
    1580:	ldrne	pc, [ip], #-2271	; 0xfffff721
    1584:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    1588:			; <UNDEFINED> instruction: 0xf8df4604
    158c:	ldrbtmi	r6, [r9], #-1048	; 0xfffffbe8
    1590:	ldmdavs	fp, {r1, r2, sp}
    1594:			; <UNDEFINED> instruction: 0xf04f9307
    1598:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    159c:	svc	0x0070f7ff
    15a0:	strne	pc, [r4], #-2271	; 0xfffff721
    15a4:	ldrtmi	r2, [r0], -r0, lsl #14
    15a8:	strge	pc, [r0], #-2271	; 0xfffff721
    15ac:			; <UNDEFINED> instruction: 0xf8df4479
    15b0:			; <UNDEFINED> instruction: 0xf7ff8400
    15b4:			; <UNDEFINED> instruction: 0xf8dfefa2
    15b8:			; <UNDEFINED> instruction: 0x463093fc
    15bc:			; <UNDEFINED> instruction: 0xf7ff44fa
    15c0:	ldmmi	sp!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
    15c4:	ldrbtmi	r4, [r8], #3837	; 0xefd
    15c8:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
    15cc:	blx	dbd5e4 <__assert_fail@plt+0xdbc080>
    15d0:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    15d4:	ldrbmi	r7, [r3], -r2, lsl #14
    15d8:	bleq	3d71c <__assert_fail@plt+0x3c1b8>
    15dc:	strtmi	r4, [r9], -r2, asr #12
    15e0:			; <UNDEFINED> instruction: 0xf8cd4620
    15e4:			; <UNDEFINED> instruction: 0xf7ffb000
    15e8:	mcrrne	14, 10, lr, r3, cr12
    15ec:	ldmdacc	r6, {r1, r2, r4, r6, ip, lr, pc}^
    15f0:	vtst.8	d2, d0, d10
    15f4:	ldm	pc, {r0, r1, r4, r8, pc}^	; <UNPREDICTABLE>
    15f8:	eorseq	pc, pc, r0, lsl r0	; <UNPREDICTABLE>
    15fc:	tsteq	r1, r1, lsl r1
    1600:	tsteq	r1, r1, lsl r1
    1604:	tsteq	r1, r1, lsl r1
    1608:	tsteq	r1, r1, lsl r1
    160c:	tsteq	r1, r1, lsl r1
    1610:	tsteq	r1, r1, lsl r1
    1614:	tsteq	r1, r1, lsl r1
    1618:	tsteq	r1, r1, lsl r1
    161c:	adceq	r0, r2, r1, lsl r1
    1620:	tsteq	r1, r1, lsl r1
    1624:	tsteq	r1, r1, lsl r1
    1628:	eoreq	r0, sp, r1, lsl r1
    162c:	andseq	r0, fp, r1, lsl r1
    1630:	orrgt	pc, ip, #14614528	; 0xdf0000
    1634:	stmibmi	r3!, {r0, r2, r9, sp}^
    1638:			; <UNDEFINED> instruction: 0xf8562000
    163c:	ldrbtmi	r3, [r9], #-12
    1640:	ldrdlt	pc, [r0], -r3
    1644:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    1648:	ldrbmi	r4, [r8], -r1, lsl #12
    164c:			; <UNDEFINED> instruction: 0xff74f000
    1650:	strb	r9, [r0, r2]
    1654:	msrgt	SPSR_f, #14614528	; 0xdf0000
    1658:	strbmi	r2, [r9], -r5, lsl #4
    165c:	strcs	r2, [r1, -r0]
    1660:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    1664:	ldrdlt	pc, [r0], -r3
    1668:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    166c:	ldrbmi	r4, [r8], -r1, lsl #12
    1670:			; <UNDEFINED> instruction: 0xff62f000
    1674:	str	r9, [lr, r3]!
    1678:	andcs	r4, r5, #3457024	; 0x34c000
    167c:	ldrbtmi	r2, [r9], #-0
    1680:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    1684:	blmi	ff4941d0 <__assert_fail@plt+0xff492c6c>
    1688:	ldrbtmi	r5, [fp], #-2226	; 0xfffff74e
    168c:			; <UNDEFINED> instruction: 0x46016812
    1690:			; <UNDEFINED> instruction: 0xf7ff2001
    1694:	andcs	lr, r0, ip, asr #29
    1698:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    169c:			; <UNDEFINED> instruction: 0xf8564bcd
    16a0:			; <UNDEFINED> instruction: 0xf8d88003
    16a4:	adcmi	r3, r3, #0
    16a8:	vqdmlsl.s<illegal width 8>	<illegal reg q12.5>, d0, d2
    16ac:	blcs	219e0 <__assert_fail@plt+0x2047c>
    16b0:	cmphi	r8, r0	; <UNPREDICTABLE>
    16b4:	stmdbls	r2, {r3, r6, r7, fp, lr}
    16b8:			; <UNDEFINED> instruction: 0xf0024478
    16bc:			; <UNDEFINED> instruction: 0x4604f917
    16c0:			; <UNDEFINED> instruction: 0xf0402f00
    16c4:	stmibmi	r5, {r5, r6, r7, pc}^
    16c8:	ldrtmi	r2, [r8], -r5, lsl #4
    16cc:			; <UNDEFINED> instruction: 0xf7ff4479
    16d0:	bmi	ff0fcd80 <__assert_fail@plt+0xff0fb81c>
    16d4:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    16d8:	strtmi	r4, [r0], -r5, lsl #12
    16dc:			; <UNDEFINED> instruction: 0xf8ccf003
    16e0:			; <UNDEFINED> instruction: 0xf0402800
    16e4:			; <UNDEFINED> instruction: 0x46298115
    16e8:	bls	a8308 <__assert_fail@plt+0xa6da4>
    16ec:			; <UNDEFINED> instruction: 0xf7ff2001
    16f0:	ldmibmi	ip!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    16f4:	ldrtmi	r2, [r8], -r5, lsl #4
    16f8:			; <UNDEFINED> instruction: 0xf7ff4479
    16fc:	bmi	feebcd54 <__assert_fail@plt+0xfeebb7f0>
    1700:	ldrbtmi	sl, [sl], #-2309	; 0xfffff6fb
    1704:	strtmi	r4, [r0], -r5, lsl #12
    1708:			; <UNDEFINED> instruction: 0xf8b6f003
    170c:			; <UNDEFINED> instruction: 0xf0402800
    1710:	bls	a1b0c <__assert_fail@plt+0xa05a8>
    1714:	blls	152fc0 <__assert_fail@plt+0x151a5c>
    1718:			; <UNDEFINED> instruction: 0xf7ff2001
    171c:	strtmi	lr, [r0], -r8, lsl #29
    1720:			; <UNDEFINED> instruction: 0xf892f002
    1724:	blmi	fe7541f0 <__assert_fail@plt+0xfe752c8c>
    1728:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    172c:	blls	1db79c <__assert_fail@plt+0x1da238>
    1730:			; <UNDEFINED> instruction: 0xf040405a
    1734:	andcs	r8, r0, r9, ror #1
    1738:	pop	{r0, r3, ip, sp, pc}
    173c:	blmi	feb25704 <__assert_fail@plt+0xfeb241a0>
    1740:	stmibmi	ip!, {r0, r2, r9, sp}
    1744:	ldmpl	r3!, {sp}^
    1748:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    174c:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1750:			; <UNDEFINED> instruction: 0xf7ff4621
    1754:	stmibmi	r8!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1758:	andcs	r2, r0, r5, lsl #4
    175c:			; <UNDEFINED> instruction: 0xf7ff4479
    1760:	blmi	fe6bccf0 <__assert_fail@plt+0xfe6bb78c>
    1764:	ldmpl	r3!, {r0, r8, sp}^
    1768:			; <UNDEFINED> instruction: 0x4602681b
    176c:			; <UNDEFINED> instruction: 0xf7ff4620
    1770:			; <UNDEFINED> instruction: 0x4621ee76
    1774:			; <UNDEFINED> instruction: 0xf7ff200a
    1778:	stmibmi	r0!, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    177c:	andcs	r2, r0, r5, lsl #4
    1780:			; <UNDEFINED> instruction: 0xf7ff4479
    1784:			; <UNDEFINED> instruction: 0x4621ed50
    1788:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    178c:	andcs	r4, r5, #156, 18	; 0x270000
    1790:	ldrbtmi	r2, [r9], #-0
    1794:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1798:			; <UNDEFINED> instruction: 0xf7ff4621
    179c:	ldmibmi	r9, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    17a0:	andcs	r2, r0, r5, lsl #4
    17a4:			; <UNDEFINED> instruction: 0xf7ff4479
    17a8:			; <UNDEFINED> instruction: 0x4621ed3e
    17ac:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    17b0:	andcs	r4, r5, #2441216	; 0x254000
    17b4:	ldrbtmi	r2, [r9], #-0
    17b8:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    17bc:			; <UNDEFINED> instruction: 0xf7ff4621
    17c0:	strtmi	lr, [r1], -r8, lsr #29
    17c4:			; <UNDEFINED> instruction: 0xf7ff200a
    17c8:	ldmibmi	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    17cc:	andcs	r2, r0, r5, lsl #4
    17d0:			; <UNDEFINED> instruction: 0xf7ff4479
    17d4:	stmibmi	lr, {r3, r5, r8, sl, fp, sp, lr, pc}
    17d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17dc:	andcs	r4, r0, r3, lsl #12
    17e0:			; <UNDEFINED> instruction: 0xf7ff9302
    17e4:	stmibmi	fp, {r5, r8, sl, fp, sp, lr, pc}
    17e8:	ldrbtmi	r4, [r9], #-2699	; 0xfffff575
    17ec:	stmibmi	fp, {r8, ip, pc}
    17f0:	blls	929e0 <__assert_fail@plt+0x9147c>
    17f4:	andls	r4, r1, r9, ror r4
    17f8:			; <UNDEFINED> instruction: 0xf7ff2001
    17fc:	stmibmi	r8, {r3, r4, r9, sl, fp, sp, lr, pc}
    1800:	andcs	r2, r0, r5, lsl #4
    1804:			; <UNDEFINED> instruction: 0xf7ff4479
    1808:	bmi	fe1bcc48 <__assert_fail@plt+0xfe1bb6e4>
    180c:			; <UNDEFINED> instruction: 0x4601447a
    1810:			; <UNDEFINED> instruction: 0xf7ff2001
    1814:	andcs	lr, r0, ip, lsl #28
    1818:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    181c:	andcs	r4, r5, #2129920	; 0x208000
    1820:	andcs	r4, r0, r2, lsl #23
    1824:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    1828:			; <UNDEFINED> instruction: 0xf7ff681c
    182c:	blmi	19fcc24 <__assert_fail@plt+0x19fb6c0>
    1830:	ldmpl	r3!, {r0, r8, sp}^
    1834:			; <UNDEFINED> instruction: 0x4602681b
    1838:			; <UNDEFINED> instruction: 0xf7ff4620
    183c:	andcs	lr, r1, r0, lsl lr
    1840:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1844:	cmnle	fp, r0, lsl #22
    1848:	rsble	r2, fp, r0, lsl #30
    184c:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1850:	ldmdami	r7!, {r0, r9, sl, lr}^
    1854:			; <UNDEFINED> instruction: 0xf0024478
    1858:	blls	ff984 <__assert_fail@plt+0xfe420>
    185c:			; <UNDEFINED> instruction: 0x17df4975
    1860:			; <UNDEFINED> instruction: 0x461e4479
    1864:	tstls	r0, sl, lsl r6
    1868:			; <UNDEFINED> instruction: 0x4604463b
    186c:			; <UNDEFINED> instruction: 0xf9f4f003
    1870:	ldmdbmi	r1!, {r5, r6, r8, r9, ip, sp, pc}^
    1874:	stmdals	r2, {r0, r2, r9, sp}
    1878:			; <UNDEFINED> instruction: 0xf7ff4479
    187c:			; <UNDEFINED> instruction: 0x4601ecd4
    1880:			; <UNDEFINED> instruction: 0xf7ff2001
    1884:	mcrmi	12, 3, lr, cr13, cr6, {7}
    1888:	ldrbtmi	sl, [lr], #-2310	; 0xfffff6fa
    188c:			; <UNDEFINED> instruction: 0xf0024632
    1890:			; <UNDEFINED> instruction: 0x4605fff3
    1894:	teqle	r9, r0, lsl #16
    1898:	strtmi	r9, [r0], -r3, lsl #22
    189c:	cfmadd32ls	mvax0, mvfx9, mvfx6, mvfx0
    18a0:			; <UNDEFINED> instruction: 0x461917da
    18a4:			; <UNDEFINED> instruction: 0x460a4613
    18a8:			; <UNDEFINED> instruction: 0xf9d6f003
    18ac:	cmnle	r8, r0, lsl #16
    18b0:	andcs	r4, r5, #1622016	; 0x18c000
    18b4:			; <UNDEFINED> instruction: 0xf7ff4479
    18b8:	blls	fcb98 <__assert_fail@plt+0xfb634>
    18bc:	movwls	r9, #2562	; 0xa02
    18c0:			; <UNDEFINED> instruction: 0x46014633
    18c4:			; <UNDEFINED> instruction: 0xf7ff2001
    18c8:			; <UNDEFINED> instruction: 0xe728edb2
    18cc:			; <UNDEFINED> instruction: 0xf0014620
    18d0:			; <UNDEFINED> instruction: 0xf8d8ffbb
    18d4:	bl	1518dc <__assert_fail@plt+0x150378>
    18d8:			; <UNDEFINED> instruction: 0xf8550184
    18dc:			; <UNDEFINED> instruction: 0xf7ff0024
    18e0:			; <UNDEFINED> instruction: 0xf7ffec96
    18e4:	ldmdbmi	r7, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    18e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18ec:	stmdals	r2, {r0, r1, fp, sp, lr}
    18f0:	svclt	0x000c2b02
    18f4:			; <UNDEFINED> instruction: 0x267e267f
    18f8:	ldc	7, cr15, [r4], {255}	; 0xff
    18fc:	eorcs	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    1900:	ldrtmi	r4, [r0], -r1, lsl #12
    1904:	ldc	7, cr15, [r4], #1020	; 0x3fc
    1908:	stc	7, cr15, [r0], #1020	; 0x3fc
    190c:			; <UNDEFINED> instruction: 0xf934f000
    1910:	ldrtmi	r4, [r8], -sp, asr #18
    1914:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1918:	stc	7, cr15, [r4], {255}	; 0xff
    191c:	andcs	r4, r1, r1, lsl #12
    1920:	stc	7, cr15, [r6], #1020	; 0x3fc
    1924:	andcs	r4, r5, #1196032	; 0x124000
    1928:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    192c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1930:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1934:	blmi	f53e54 <__assert_fail@plt+0xf528f0>
    1938:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    193c:	ldrb	r2, [r2, -r5, lsl #4]!
    1940:	andcs	r4, r5, #68, 18	; 0x110000
    1944:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1948:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    194c:	ldrdcc	pc, [r0], -r8
    1950:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1954:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1958:	blmi	d13e5c <__assert_fail@plt+0xd128f8>
    195c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1960:	strb	r2, [r0, -r5, lsl #4]!
    1964:	andcs	r9, r5, #512	; 0x200
    1968:			; <UNDEFINED> instruction: 0x4620493c
    196c:			; <UNDEFINED> instruction: 0xf7ff4479
    1970:			; <UNDEFINED> instruction: 0xf7ffec5a
    1974:	ldmdbmi	sl!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    1978:	strtmi	r4, [r0], -ip, lsr #22
    197c:	andcs	r4, r5, #2030043136	; 0x79000000
    1980:	ldmdbmi	r8!, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
    1984:	andcs	r4, r5, #40, 12	; 0x2800000
    1988:			; <UNDEFINED> instruction: 0xf7ff4479
    198c:	strmi	lr, [r1], -ip, asr #24
    1990:			; <UNDEFINED> instruction: 0xf7ff2001
    1994:	svclt	0x0000ec6e
    1998:	ldrdeq	r5, [r1], -ip
    199c:	andeq	r0, r0, r0, lsl #3
    19a0:	andeq	r4, r0, r2, lsr r9
    19a4:	andeq	r4, r0, r2, lsl #10
    19a8:	ldrdeq	r4, [r0], -ip
    19ac:	andeq	r5, r1, r8, asr #14
    19b0:	ldrdeq	r4, [r0], -r6
    19b4:	strdeq	r4, [r0], -r8
    19b8:	andeq	r0, r0, r7, asr #11
    19bc:	andeq	r5, r1, r4, lsl #17
    19c0:	andeq	r0, r0, r4, lsr #3
    19c4:	andeq	r4, r0, sl, ror #8
    19c8:	andeq	r4, r0, sl, asr r4
    19cc:	muleq	r0, ip, r1
    19d0:	andeq	r4, r0, sl, asr r4
    19d4:	andeq	r0, r0, r4, lsl #3
    19d8:	andeq	r4, r0, r8, lsr #14
    19dc:	andeq	r4, r0, r4, lsl r6
    19e0:	andeq	r4, r0, sl, lsr #12
    19e4:	andeq	r4, r0, r4, lsr r6
    19e8:	andeq	r4, r0, sl, asr r6
    19ec:	andeq	r5, r1, ip, lsr #14
    19f0:	muleq	r0, r4, r1
    19f4:	andeq	r4, r0, ip, lsr #7
    19f8:	andeq	r4, r0, r4, lsr #7
    19fc:	andeq	r4, r0, r8, ror #7
    1a00:	strdeq	r4, [r0], -lr
    1a04:	strdeq	r4, [r0], -r8
    1a08:	andeq	r4, r0, lr, lsl r4
    1a0c:	andeq	r4, r0, r8, lsr #8
    1a10:	andeq	r4, r0, r2, lsr r4
    1a14:	andeq	r4, r0, r2, asr r4
    1a18:	andeq	r4, r0, ip, lsr #8
    1a1c:	andeq	r4, r0, r4, lsr r4
    1a20:	andeq	r4, r0, r8, asr #8
    1a24:	andeq	r4, r0, ip, asr r4
    1a28:	andeq	r4, r0, r0, asr r4
    1a2c:	andeq	r0, r0, r8, lsl #3
    1a30:	andeq	r4, r0, ip, lsl #11
    1a34:	strdeq	r4, [r0], -ip
    1a38:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    1a3c:	ldrdeq	r4, [r0], -r2
    1a40:	ldrdeq	r4, [r0], -ip
    1a44:	ldrdeq	r4, [r0], -lr
    1a48:	strdeq	r4, [r0], -r6
    1a4c:	muleq	r0, r2, r3
    1a50:	andeq	r4, r0, sl, lsr r3
    1a54:	andeq	r4, r0, lr, asr r3
    1a58:	andeq	r4, r0, r6, lsl r3
    1a5c:	andeq	r4, r0, r0, lsl #9
    1a60:	strdeq	r4, [r0], -r8
    1a64:	andeq	r4, r0, r4, ror #7
    1a68:	bleq	3dbac <__assert_fail@plt+0x3c648>
    1a6c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1a70:	strbtmi	fp, [sl], -r2, lsl #24
    1a74:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1a78:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1a7c:	ldrmi	sl, [sl], #776	; 0x308
    1a80:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1a84:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1a88:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1a8c:			; <UNDEFINED> instruction: 0xf85a4b06
    1a90:	stmdami	r6, {r0, r1, ip, sp}
    1a94:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1a98:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1a9c:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1aa0:			; <UNDEFINED> instruction: 0x000153b8
    1aa4:	andeq	r0, r0, r4, ror r1
    1aa8:	muleq	r0, r0, r1
    1aac:	muleq	r0, r8, r1
    1ab0:	ldr	r3, [pc, #20]	; 1acc <__assert_fail@plt+0x568>
    1ab4:	ldr	r2, [pc, #20]	; 1ad0 <__assert_fail@plt+0x56c>
    1ab8:	add	r3, pc, r3
    1abc:	ldr	r2, [r3, r2]
    1ac0:	cmp	r2, #0
    1ac4:	bxeq	lr
    1ac8:	b	1334 <__gmon_start__@plt>
    1acc:	muleq	r1, r8, r3
    1ad0:	andeq	r0, r0, ip, lsl #3
    1ad4:	blmi	1d3af4 <__assert_fail@plt+0x1d2590>
    1ad8:	bmi	1d2cc0 <__assert_fail@plt+0x1d175c>
    1adc:	addmi	r4, r3, #2063597568	; 0x7b000000
    1ae0:	andle	r4, r3, sl, ror r4
    1ae4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ae8:	ldrmi	fp, [r8, -r3, lsl #2]
    1aec:	svclt	0x00004770
    1af0:	andeq	r5, r1, r0, lsr r5
    1af4:	andeq	r5, r1, ip, lsr #10
    1af8:	andeq	r5, r1, r4, ror r3
    1afc:	andeq	r0, r0, ip, ror r1
    1b00:	stmdbmi	r9, {r3, fp, lr}
    1b04:	bmi	252cec <__assert_fail@plt+0x251788>
    1b08:	bne	252cf4 <__assert_fail@plt+0x251790>
    1b0c:	svceq	0x00cb447a
    1b10:			; <UNDEFINED> instruction: 0x01a1eb03
    1b14:	andle	r1, r3, r9, asr #32
    1b18:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b1c:	ldrmi	fp, [r8, -r3, lsl #2]
    1b20:	svclt	0x00004770
    1b24:	andeq	r5, r1, r4, lsl #10
    1b28:	andeq	r5, r1, r0, lsl #10
    1b2c:	andeq	r5, r1, r8, asr #6
    1b30:	andeq	r0, r0, r0, lsr #3
    1b34:	blmi	2aef5c <__assert_fail@plt+0x2ad9f8>
    1b38:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1b3c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1b40:	blmi	2700f4 <__assert_fail@plt+0x26eb90>
    1b44:	ldrdlt	r5, [r3, -r3]!
    1b48:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1b4c:			; <UNDEFINED> instruction: 0xf7ff6818
    1b50:			; <UNDEFINED> instruction: 0xf7ffeafa
    1b54:	blmi	1c1a58 <__assert_fail@plt+0x1c04f4>
    1b58:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b5c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1b60:	andeq	r5, r1, lr, asr #9
    1b64:	andeq	r5, r1, r8, lsl r3
    1b68:	andeq	r0, r0, r8, ror r1
    1b6c:			; <UNDEFINED> instruction: 0x000154b6
    1b70:	andeq	r5, r1, lr, lsr #9
    1b74:	svclt	0x0000e7c4
    1b78:	andcs	r4, r5, #81920	; 0x14000
    1b7c:	ldrbtmi	r2, [r9], #-0
    1b80:			; <UNDEFINED> instruction: 0xf7ffb508
    1b84:			; <UNDEFINED> instruction: 0x4601eb50
    1b88:			; <UNDEFINED> instruction: 0xf7ff2001
    1b8c:	svclt	0x0000eb72
    1b90:	ldrdeq	r3, [r0], -r6
    1b94:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1b98:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1b9c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1ba0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ba4:	strmi	lr, [r7], -r8, lsl #23
    1ba8:			; <UNDEFINED> instruction: 0xf7ff4620
    1bac:	strmi	lr, [r6], -sl, lsl #22
    1bb0:			; <UNDEFINED> instruction: 0xf7ff4620
    1bb4:			; <UNDEFINED> instruction: 0x4604ec5a
    1bb8:			; <UNDEFINED> instruction: 0xb128bb66
    1bbc:	bl	fff3fbc0 <__assert_fail@plt+0xfff3e65c>
    1bc0:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1bc4:	tstle	r7, r9, lsl #22
    1bc8:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1bcc:			; <UNDEFINED> instruction: 0x4620681c
    1bd0:	bl	1c3fbd4 <__assert_fail@plt+0x1c3e670>
    1bd4:	strtmi	r4, [r0], -r6, lsl #12
    1bd8:	b	ffcbfbdc <__assert_fail@plt+0xffcbe678>
    1bdc:	strtmi	r4, [r0], -r5, lsl #12
    1be0:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    1be4:	bllt	f533fc <__assert_fail@plt+0xf51e98>
    1be8:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1bec:	bl	ff93fbf0 <__assert_fail@plt+0xff93e68c>
    1bf0:	blcs	25bc04 <__assert_fail@plt+0x25a6a0>
    1bf4:	ldfltp	f5, [r8, #44]!	; 0x2c
    1bf8:	rscle	r2, r5, r0, lsr #22
    1bfc:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1c00:	andcs	r2, r0, r5, lsl #4
    1c04:			; <UNDEFINED> instruction: 0xf7ff4479
    1c08:			; <UNDEFINED> instruction: 0xf7ffeb0e
    1c0c:	andcs	lr, r1, ip, asr #24
    1c10:	b	ffabfc14 <__assert_fail@plt+0xffabe6b0>
    1c14:	bl	ff43fc18 <__assert_fail@plt+0xff43e6b4>
    1c18:	stccs	8, cr6, [r0], {3}
    1c1c:	blcs	8363d4 <__assert_fail@plt+0x834e70>
    1c20:	andvs	fp, r4, r8, lsl pc
    1c24:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1c28:	andcs	r2, r0, r5, lsl #4
    1c2c:			; <UNDEFINED> instruction: 0xf7ff4479
    1c30:			; <UNDEFINED> instruction: 0xf7ffeafa
    1c34:			; <UNDEFINED> instruction: 0xe7eaebb6
    1c38:	mvnle	r2, r0, lsl #16
    1c3c:	bl	fef3fc40 <__assert_fail@plt+0xfef3e6dc>
    1c40:	blcs	81bc54 <__assert_fail@plt+0x81a6f0>
    1c44:	andvs	fp, r4, r8, lsl pc
    1c48:	svclt	0x0000e7e1
    1c4c:			; <UNDEFINED> instruction: 0x000152ba
    1c50:	muleq	r0, r4, r1
    1c54:	andeq	r0, r0, r8, lsl #3
    1c58:	andeq	r3, r0, r8, ror lr
    1c5c:	andeq	r3, r0, r0, asr lr
    1c60:	andvs	r2, fp, r0, lsl #6
    1c64:			; <UNDEFINED> instruction: 0xb328b410
    1c68:	mulmi	r0, r0, r9
    1c6c:	tstle	ip, pc, lsr #24
    1c70:	mulcc	r1, r0, r9
    1c74:	andcc	r4, r1, r4, lsl #12
    1c78:	rscsle	r2, r9, pc, lsr #22
    1c7c:	andvs	r2, fp, r1, lsl #6
    1c80:	mulcc	r1, r4, r9
    1c84:	svclt	0x00182b2f
    1c88:	andle	r2, sl, r0, lsl #22
    1c8c:			; <UNDEFINED> instruction: 0xf1c04603
    1c90:	ldmdane	sl, {r1}
    1c94:			; <UNDEFINED> instruction: 0xf913600a
    1c98:	bcs	d8a4 <__assert_fail@plt+0xc340>
    1c9c:	bcs	bf1904 <__assert_fail@plt+0xbf03a0>
    1ca0:			; <UNDEFINED> instruction: 0x4620d1f7
    1ca4:	blmi	13fe20 <__assert_fail@plt+0x13e8bc>
    1ca8:	stccs	7, cr4, [r0], {112}	; 0x70
    1cac:			; <UNDEFINED> instruction: 0x4604d0f9
    1cb0:	strb	r3, [r3, r1]!
    1cb4:	ldrb	r4, [r4, r4, lsl #12]!
    1cb8:			; <UNDEFINED> instruction: 0x460eb570
    1cbc:	mulne	r0, r0, r9
    1cc0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1cc4:	cmplt	r1, r8, lsl #12
    1cc8:			; <UNDEFINED> instruction: 0x4630295c
    1ccc:			; <UNDEFINED> instruction: 0xf7ffd008
    1cd0:	ldmdblt	r8!, {r1, r5, r6, r8, r9, fp, sp, lr, pc}^
    1cd4:	strpl	r3, [r9, -r1, lsl #8]!
    1cd8:	stmdbcs	r0, {r5, r9, sl, lr}
    1cdc:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1ce0:			; <UNDEFINED> instruction: 0xf993192b
    1ce4:			; <UNDEFINED> instruction: 0xb12b3001
    1ce8:	strpl	r3, [r9, -r2, lsl #8]!
    1cec:	stmdbcs	r0, {r5, r9, sl, lr}
    1cf0:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1cf4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1cf8:	mvnsmi	lr, sp, lsr #18
    1cfc:	bmi	8d355c <__assert_fail@plt+0x8d1ff8>
    1d00:	blmi	8edf10 <__assert_fail@plt+0x8ec9ac>
    1d04:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1d08:	strmi	r4, [r8], r4, lsl #12
    1d0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d10:			; <UNDEFINED> instruction: 0xf04f9301
    1d14:	strls	r0, [r0, -r0, lsl #6]
    1d18:	bl	13bfd1c <__assert_fail@plt+0x13be7b8>
    1d1c:	tstlt	r4, r7
    1d20:	mulcc	r0, r4, r9
    1d24:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1d28:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1d2c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1d30:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1d34:	bl	feabfd38 <__assert_fail@plt+0xfeabe7d4>
    1d38:	ldrtmi	r4, [fp], -r5, lsl #12
    1d3c:			; <UNDEFINED> instruction: 0x46694632
    1d40:			; <UNDEFINED> instruction: 0xf7ff4620
    1d44:	stmdavs	fp!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    1d48:	blls	3039c <__assert_fail@plt+0x2ee38>
    1d4c:	rscle	r4, sl, r3, lsr #5
    1d50:			; <UNDEFINED> instruction: 0xf993b11b
    1d54:	blcs	dd5c <__assert_fail@plt+0xc7f8>
    1d58:	bmi	4364f4 <__assert_fail@plt+0x434f90>
    1d5c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1d60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d64:	subsmi	r9, sl, r1, lsl #22
    1d68:	andlt	sp, r2, sp, lsl #2
    1d6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1d70:	blcs	8945a4 <__assert_fail@plt+0x893040>
    1d74:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1d78:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1d7c:	strbmi	r4, [r2], -r3, lsr #12
    1d80:			; <UNDEFINED> instruction: 0xf7ff4479
    1d84:			; <UNDEFINED> instruction: 0xf7ffea76
    1d88:	svclt	0x0000ea62
    1d8c:	andeq	r5, r1, lr, asr #2
    1d90:	andeq	r0, r0, r0, lsl #3
    1d94:	ldrdeq	r5, [r1], -r6
    1d98:	andeq	r4, r0, ip, ror #1
    1d9c:	strdeq	r5, [r1], -r6
    1da0:	muleq	r1, r0, r2
    1da4:	muleq	r0, ip, r0
    1da8:	addlt	fp, r3, r0, lsl #10
    1dac:	tstls	r0, r7, lsl #24
    1db0:			; <UNDEFINED> instruction: 0xf7ff9001
    1db4:	ldrbtmi	lr, [ip], #-2818	; 0xfffff4fe
    1db8:	ldmib	sp, {r1, r5, r8, sp}^
    1dbc:	andvs	r2, r1, r0, lsl #6
    1dc0:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1dc4:			; <UNDEFINED> instruction: 0xf7ff4479
    1dc8:	svclt	0x0000ea54
    1dcc:	andeq	r5, r1, lr, asr #4
    1dd0:	andeq	r4, r0, r8, asr r0
    1dd4:			; <UNDEFINED> instruction: 0x4604b538
    1dd8:			; <UNDEFINED> instruction: 0xf7ff460d
    1ddc:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1de0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1de4:	lfmlt	f5, 1, [r8, #-0]
    1de8:	strtmi	r4, [r0], -r9, lsr #12
    1dec:			; <UNDEFINED> instruction: 0xffdcf7ff
    1df0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1df4:			; <UNDEFINED> instruction: 0x47706018
    1df8:	andeq	r5, r1, r2, lsl r2
    1dfc:	svcmi	0x00f0e92d
    1e00:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1e04:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1e08:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1e0c:			; <UNDEFINED> instruction: 0xf8df2500
    1e10:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1e14:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1e18:	movwls	r6, #55323	; 0xd81b
    1e1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e20:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1e24:	strmi	r9, [r5], -r2, lsl #4
    1e28:	b	ff1bfe2c <__assert_fail@plt+0xff1be8c8>
    1e2c:	stccs	6, cr4, [r0, #-16]
    1e30:	adchi	pc, r9, r0
    1e34:	mulvs	r0, r5, r9
    1e38:			; <UNDEFINED> instruction: 0xf0002e00
    1e3c:			; <UNDEFINED> instruction: 0xf7ff80a4
    1e40:	strtmi	lr, [sl], -r6, lsl #21
    1e44:	strmi	r6, [r2], r1, lsl #16
    1e48:			; <UNDEFINED> instruction: 0xf912e001
    1e4c:	rscslt	r6, r3, #1, 30
    1e50:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1e54:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1e58:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1e5c:	addshi	pc, r3, r0
    1e60:	bleq	c3e29c <__assert_fail@plt+0xc3cd38>
    1e64:	ldrmi	r4, [sl], -r8, lsr #12
    1e68:	ldrbmi	r6, [r9], -r3, lsr #32
    1e6c:			; <UNDEFINED> instruction: 0xf7ff930c
    1e70:			; <UNDEFINED> instruction: 0x9e0ce9d4
    1e74:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1e78:	smlabteq	r0, sp, r9, lr
    1e7c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1e80:			; <UNDEFINED> instruction: 0xf0402d00
    1e84:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1e88:	tsthi	r6, r0	; <UNPREDICTABLE>
    1e8c:	mulpl	r0, r6, r9
    1e90:			; <UNDEFINED> instruction: 0xf0002d00
    1e94:	andcs	r8, r0, #12, 2
    1e98:	cdp	3, 0, cr2, cr8, cr0, {0}
    1e9c:			; <UNDEFINED> instruction: 0x4657ba10
    1ea0:	andsls	pc, r8, sp, asr #17
    1ea4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ea8:			; <UNDEFINED> instruction: 0x469246b1
    1eac:			; <UNDEFINED> instruction: 0xf999469b
    1eb0:	bcs	1a49ebc <__assert_fail@plt+0x1a48958>
    1eb4:	addhi	pc, sp, r0
    1eb8:	msreq	CPSR_, r2, lsr #32
    1ebc:			; <UNDEFINED> instruction: 0xf0402942
    1ec0:			; <UNDEFINED> instruction: 0xf99980e9
    1ec4:	bcs	9ed4 <__assert_fail@plt+0x8970>
    1ec8:	bicshi	pc, r3, r0
    1ecc:	b	ffdbfed0 <__assert_fail@plt+0xffdbe96c>
    1ed0:	subsle	r2, r8, r0, lsl #16
    1ed4:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1ed8:			; <UNDEFINED> instruction: 0x4630d055
    1edc:	b	153fee0 <__assert_fail@plt+0x153e97c>
    1ee0:	movweq	lr, #47706	; 0xba5a
    1ee4:	cmple	lr, r5, lsl #12
    1ee8:	mulne	r0, r9, r9
    1eec:	suble	r2, sl, r0, lsl #18
    1ef0:			; <UNDEFINED> instruction: 0x462a4630
    1ef4:			; <UNDEFINED> instruction: 0xf7ff4649
    1ef8:	stmdacs	r0, {r1, r4, r8, r9, fp, sp, lr, pc}
    1efc:			; <UNDEFINED> instruction: 0xf919d143
    1f00:	strbmi	ip, [sp], #-5
    1f04:	svceq	0x0030f1bc
    1f08:			; <UNDEFINED> instruction: 0xf108d10a
    1f0c:	bl	fea03f18 <__assert_fail@plt+0xfea029b4>
    1f10:	bl	142b2c <__assert_fail@plt+0x1415c8>
    1f14:			; <UNDEFINED> instruction: 0xf9150803
    1f18:			; <UNDEFINED> instruction: 0xf1bccf01
    1f1c:	rscsle	r0, r8, r0, lsr pc
    1f20:			; <UNDEFINED> instruction: 0xf833683b
    1f24:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1f28:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    1f2c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1f30:	strtmi	r2, [r8], -r0, lsl #6
    1f34:	bne	43d79c <__assert_fail@plt+0x43c238>
    1f38:	eorvs	r4, r3, sl, lsl r6
    1f3c:			; <UNDEFINED> instruction: 0xf7ff930c
    1f40:			; <UNDEFINED> instruction: 0xf8dde96c
    1f44:	strmi	r9, [r9, #48]!	; 0x30
    1f48:	strmi	r6, [r2], r5, lsr #16
    1f4c:			; <UNDEFINED> instruction: 0xf000468b
    1f50:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1f54:	adchi	pc, r6, r0
    1f58:	mvnscc	pc, #16, 2
    1f5c:			; <UNDEFINED> instruction: 0xf1419304
    1f60:	movwls	r3, #21503	; 0x53ff
    1f64:	ldrdeq	lr, [r4, -sp]
    1f68:	mvnscc	pc, #79	; 0x4f
    1f6c:	andeq	pc, r2, #111	; 0x6f
    1f70:	svclt	0x0008428b
    1f74:			; <UNDEFINED> instruction: 0xd3274282
    1f78:	svceq	0x0000f1b9
    1f7c:			; <UNDEFINED> instruction: 0xf999d003
    1f80:	bcs	9f88 <__assert_fail@plt+0x8a24>
    1f84:	tstcs	r6, #-1073741788	; 0xc0000024
    1f88:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1f8c:	bmi	ff49a020 <__assert_fail@plt+0xff498abc>
    1f90:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1f94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f98:	subsmi	r9, sl, sp, lsl #22
    1f9c:	orrshi	pc, r6, r0, asr #32
    1fa0:	andlt	r4, pc, r8, lsr #12
    1fa4:	blhi	bd2a0 <__assert_fail@plt+0xbbd3c>
    1fa8:	svchi	0x00f0e8bd
    1fac:			; <UNDEFINED> instruction: 0xf1109b01
    1fb0:			; <UNDEFINED> instruction: 0xf04f37ff
    1fb4:			; <UNDEFINED> instruction: 0xf06f31ff
    1fb8:			; <UNDEFINED> instruction: 0xf1430002
    1fbc:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1fc0:	adcsmi	fp, r8, #8, 30
    1fc4:	svcge	0x005ff4bf
    1fc8:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    1fcc:	rsbmi	sp, fp, #913408	; 0xdf000
    1fd0:			; <UNDEFINED> instruction: 0xf999e7dc
    1fd4:			; <UNDEFINED> instruction: 0xf0222002
    1fd8:	bcs	1082860 <__assert_fail@plt+0x10812fc>
    1fdc:	svcge	0x0076f47f
    1fe0:	mulcs	r3, r9, r9
    1fe4:			; <UNDEFINED> instruction: 0xf47f2a00
    1fe8:			; <UNDEFINED> instruction: 0x464eaf71
    1fec:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1ff0:			; <UNDEFINED> instruction: 0x9018f8dd
    1ff4:	blge	13c730 <__assert_fail@plt+0x13b1cc>
    1ff8:	ldcmi	3, cr9, [r8, #24]!
    1ffc:	mulne	r0, r6, r9
    2000:			; <UNDEFINED> instruction: 0x4628447d
    2004:			; <UNDEFINED> instruction: 0xf7ff9109
    2008:	stmdbls	r9, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    200c:			; <UNDEFINED> instruction: 0xf0002800
    2010:	blne	10e24fc <__assert_fail@plt+0x10e0f98>
    2014:			; <UNDEFINED> instruction: 0xf1039309
    2018:			; <UNDEFINED> instruction: 0xf1be0e01
    201c:			; <UNDEFINED> instruction: 0xf0000f00
    2020:	blls	1a2550 <__assert_fail@plt+0x1a0fec>
    2024:	mrscs	r2, (UNDEF: 0)
    2028:	blvc	ff8fc96c <__assert_fail@plt+0xff8fb408>
    202c:	blls	53a9c <__assert_fail@plt+0x52538>
    2030:			; <UNDEFINED> instruction: 0xf0402b00
    2034:	b	14224fc <__assert_fail@plt+0x1420f98>
    2038:	cmple	r7, r1, lsl #6
    203c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2040:	rdfnee	f0, f5, f0
    2044:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2048:	and	r4, r4, ip, lsr #13
    204c:	movweq	lr, #23124	; 0x5a54
    2050:	ldfccp	f7, [pc], #48	; 2088 <__assert_fail@plt+0xb24>
    2054:	blx	36536 <__assert_fail@plt+0x34fd2>
    2058:			; <UNDEFINED> instruction: 0xf1bcf20b
    205c:	blx	292062 <__assert_fail@plt+0x290afe>
    2060:	blx	fe80a86e <__assert_fail@plt+0xfe80930a>
    2064:	strmi	r0, [sl], #-266	; 0xfffffef6
    2068:			; <UNDEFINED> instruction: 0xf0004611
    206c:	strcs	r8, [r0], #-252	; 0xffffff04
    2070:	bcs	b478 <__assert_fail@plt+0x9f14>
    2074:	blx	fe836426 <__assert_fail@plt+0xfe834ec2>
    2078:			; <UNDEFINED> instruction: 0xf04f670a
    207c:	blx	fea85886 <__assert_fail@plt+0xfea84322>
    2080:	ldrtmi	r2, [lr], -r2, lsl #6
    2084:	bl	10c86e4 <__assert_fail@plt+0x10c7180>
    2088:	blcs	2cc8 <__assert_fail@plt+0x1764>
    208c:	strcs	sp, [r1], #-222	; 0xffffff22
    2090:	ldrb	r2, [fp, r0, lsl #10]
    2094:			; <UNDEFINED> instruction: 0xf47f2a00
    2098:			; <UNDEFINED> instruction: 0xe7a6af19
    209c:			; <UNDEFINED> instruction: 0xf43f2d00
    20a0:			; <UNDEFINED> instruction: 0xe791af72
    20a4:	movweq	lr, #47706	; 0xba5a
    20a8:	svcge	0x0066f47f
    20ac:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    20b0:	stmib	r9, {sl, ip, sp}^
    20b4:	strb	r3, [sl, -r0, lsl #8]!
    20b8:	strcc	lr, [r0], #-2525	; 0xfffff623
    20bc:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    20c0:	strb	r3, [r4, -r0, lsl #8]!
    20c4:			; <UNDEFINED> instruction: 0x4e0ae9dd
    20c8:	smlabteq	r0, sp, r9, lr
    20cc:	streq	pc, [r1, #-111]!	; 0xffffff91
    20d0:	tstlt	r3, r2, lsl #22
    20d4:			; <UNDEFINED> instruction: 0xf8c39b02
    20d8:	ldmib	sp, {sp, lr, pc}^
    20dc:	strmi	r1, [fp], -r4, lsl #4
    20e0:	svclt	0x00144313
    20e4:	movwcs	r2, #769	; 0x301
    20e8:	svceq	0x0000f1be
    20ec:	movwcs	fp, #3848	; 0xf08
    20f0:			; <UNDEFINED> instruction: 0xf0002b00
    20f4:	blls	2623c8 <__assert_fail@plt+0x260e64>
    20f8:			; <UNDEFINED> instruction: 0xf8cd2001
    20fc:	tstcs	r0, r4, lsr #32
    2100:	ldfccp	f7, [pc], #12	; 2114 <__assert_fail@plt+0xbb0>
    2104:	strtmi	r9, [r8], r6, lsl #22
    2108:	b	13e7118 <__assert_fail@plt+0x13e5bb4>
    210c:	ldrmi	r7, [sl], r3, ror #23
    2110:	b	153a128 <__assert_fail@plt+0x1538bc4>
    2114:			; <UNDEFINED> instruction: 0xf10c0305
    2118:			; <UNDEFINED> instruction: 0xd11d3cff
    211c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2120:	svccc	0x00fff1bc
    2124:	andcs	pc, r1, #10240	; 0x2800
    2128:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    212c:	ldrmi	r4, [r1], -sl, lsl #8
    2130:	strcs	sp, [r0], #-18	; 0xffffffee
    2134:	bcs	b53c <__assert_fail@plt+0x9fd8>
    2138:	blx	fe8364ee <__assert_fail@plt+0xfe834f8a>
    213c:			; <UNDEFINED> instruction: 0xf04f670a
    2140:	blx	fea8594a <__assert_fail@plt+0xfea843e6>
    2144:	ldrtmi	r2, [lr], -r2, lsl #6
    2148:	bl	10c87a8 <__assert_fail@plt+0x10c7244>
    214c:	blcs	2d8c <__assert_fail@plt+0x1828>
    2150:	strcs	sp, [r1], #-223	; 0xffffff21
    2154:	ldrb	r2, [ip, r0, lsl #10]
    2158:	smlabteq	r6, sp, r9, lr
    215c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2160:			; <UNDEFINED> instruction: 0xf04f0104
    2164:			; <UNDEFINED> instruction: 0x9c020a0a
    2168:	bleq	3e2ac <__assert_fail@plt+0x3cd48>
    216c:			; <UNDEFINED> instruction: 0xf8dd2900
    2170:	svclt	0x00088024
    2174:	tstle	r1, #720896	; 0xb0000
    2178:	movweq	lr, #43802	; 0xab1a
    217c:	andeq	lr, fp, #76800	; 0x12c00
    2180:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2184:	movweq	lr, #43795	; 0xab13
    2188:	andeq	lr, fp, #67584	; 0x10800
    218c:	beq	fcde0 <__assert_fail@plt+0xfb87c>
    2190:	bleq	bcea0 <__assert_fail@plt+0xbb93c>
    2194:	svclt	0x0008458b
    2198:	mvnle	r4, #545259520	; 0x20800000
    219c:	svceq	0x0000f1b8
    21a0:	tstcs	r0, r2, lsl r0
    21a4:	movweq	lr, #43802	; 0xab1a
    21a8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    21ac:	andeq	lr, fp, #76800	; 0x12c00
    21b0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    21b4:	movweq	lr, #43795	; 0xab13
    21b8:	andeq	lr, fp, #67584	; 0x10800
    21bc:	beq	fce10 <__assert_fail@plt+0xfb8ac>
    21c0:	bleq	bced0 <__assert_fail@plt+0xbb96c>
    21c4:	mvnle	r4, r8, lsl #11
    21c8:	strcs	r2, [r0, -r1, lsl #12]
    21cc:	strmi	lr, [r9, #-2509]	; 0xfffff633
    21d0:	strmi	lr, [r4, #-2525]	; 0xfffff623
    21d4:	andsls	pc, r0, sp, asr #17
    21d8:	strtmi	r4, [r9], -r0, lsr #12
    21dc:	movwcs	r2, #522	; 0x20a
    21e0:	blx	17be1f6 <__assert_fail@plt+0x17bcc92>
    21e4:	strtmi	r4, [r9], -r0, lsr #12
    21e8:	strmi	lr, [r2, #-2509]	; 0xfffff633
    21ec:			; <UNDEFINED> instruction: 0x46994690
    21f0:	movwcs	r2, #522	; 0x20a
    21f4:	blx	153e20a <__assert_fail@plt+0x153cca6>
    21f8:	bl	11c88cc <__assert_fail@plt+0x11c7368>
    21fc:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2200:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2204:	bl	1308878 <__assert_fail@plt+0x1307314>
    2208:	ldrtmi	r0, [r2], -r7, lsl #24
    220c:			; <UNDEFINED> instruction: 0x463b18de
    2210:	streq	lr, [ip, -ip, asr #22]
    2214:	strmi	r4, [sp], -r4, lsl #12
    2218:	svceq	0x0000f1b8
    221c:			; <UNDEFINED> instruction: 0x4650d014
    2220:			; <UNDEFINED> instruction: 0xf0034659
    2224:			; <UNDEFINED> instruction: 0x4642fb3d
    2228:			; <UNDEFINED> instruction: 0xf003464b
    222c:			; <UNDEFINED> instruction: 0x460bfb39
    2230:	ldmib	sp, {r1, r9, sl, lr}^
    2234:			; <UNDEFINED> instruction: 0xf0030106
    2238:	blls	40f0c <__assert_fail@plt+0x3f9a8>
    223c:	movwls	r1, #2075	; 0x81b
    2240:	bl	1068e4c <__assert_fail@plt+0x10678e8>
    2244:	movwls	r0, #4867	; 0x1303
    2248:	movwcs	lr, #10717	; 0x29dd
    224c:	svclt	0x00082b00
    2250:	sbcle	r2, r1, #40960	; 0xa000
    2254:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2258:			; <UNDEFINED> instruction: 0x9010f8dd
    225c:	movwcs	lr, #2525	; 0x9dd
    2260:	movwcs	lr, #2505	; 0x9c9
    2264:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2268:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    226c:	smlabteq	r0, sp, r9, lr
    2270:	strbmi	lr, [lr], -lr, lsr #14
    2274:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2278:			; <UNDEFINED> instruction: 0x9018f8dd
    227c:	blge	13c9b8 <__assert_fail@plt+0x13b454>
    2280:	ldrt	r9, [sl], r6, lsl #6
    2284:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2288:			; <UNDEFINED> instruction: 0xf7ff4628
    228c:	stmdacs	r0, {r2, r7, fp, sp, lr, pc}
    2290:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2294:	blls	3bc78 <__assert_fail@plt+0x3a714>
    2298:	stcls	7, cr2, [r6, #-0]
    229c:	blx	fe893b0e <__assert_fail@plt+0xfe8925aa>
    22a0:	ldrmi	r2, [lr], -r5, lsl #6
    22a4:	blx	ff8e8eb2 <__assert_fail@plt+0xff8e794e>
    22a8:	svccs	0x00006705
    22ac:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    22b0:	tstcs	r0, r1
    22b4:	blls	bbdb8 <__assert_fail@plt+0xba854>
    22b8:	blcs	13c94 <__assert_fail@plt+0x12730>
    22bc:	svcge	0x000af47f
    22c0:	strcc	lr, [r0], #-2525	; 0xfffff623
    22c4:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    22c8:	strbt	r3, [r0], -r0, lsl #8
    22cc:	svc	0x00bef7fe
    22d0:	andeq	r5, r1, r2, asr #32
    22d4:	andeq	r0, r0, r0, lsl #3
    22d8:	andeq	r4, r1, r2, asr #29
    22dc:	andeq	r3, r0, r8, lsr #28
    22e0:	andeq	r3, r0, lr, lsr #23
    22e4:			; <UNDEFINED> instruction: 0xf7ff2200
    22e8:	svclt	0x0000bd89
    22ec:	mvnsmi	lr, sp, lsr #18
    22f0:	strmi	r4, [r7], -r8, lsl #13
    22f4:			; <UNDEFINED> instruction: 0x4605b1d8
    22f8:			; <UNDEFINED> instruction: 0xf7ffe007
    22fc:	rsclt	lr, r4, #40, 16	; 0x280000
    2300:			; <UNDEFINED> instruction: 0xf8336803
    2304:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2308:	strtmi	sp, [lr], -r4, lsl #10
    230c:	blmi	80768 <__assert_fail@plt+0x7f204>
    2310:	mvnsle	r2, r0, lsl #24
    2314:	svceq	0x0000f1b8
    2318:			; <UNDEFINED> instruction: 0xf8c8d001
    231c:	adcsmi	r6, lr, #0
    2320:			; <UNDEFINED> instruction: 0xf996d908
    2324:	andcs	r3, r1, r0
    2328:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    232c:	strdlt	r8, [r9, -r0]
    2330:	andeq	pc, r0, r8, asr #17
    2334:	ldmfd	sp!, {sp}
    2338:	svclt	0x000081f0
    233c:	mvnsmi	lr, sp, lsr #18
    2340:	strmi	r4, [r7], -r8, lsl #13
    2344:			; <UNDEFINED> instruction: 0x4605b1d8
    2348:			; <UNDEFINED> instruction: 0xf7ffe007
    234c:	rsclt	lr, r4, #0, 16
    2350:			; <UNDEFINED> instruction: 0xf8336803
    2354:	ldrbeq	r3, [fp], #20
    2358:	strtmi	sp, [lr], -r4, lsl #10
    235c:	blmi	807b8 <__assert_fail@plt+0x7f254>
    2360:	mvnsle	r2, r0, lsl #24
    2364:	svceq	0x0000f1b8
    2368:			; <UNDEFINED> instruction: 0xf8c8d001
    236c:	adcsmi	r6, lr, #0
    2370:			; <UNDEFINED> instruction: 0xf996d908
    2374:	andcs	r3, r1, r0
    2378:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    237c:	strdlt	r8, [r9, -r0]
    2380:	andeq	pc, r0, r8, asr #17
    2384:	ldmfd	sp!, {sp}
    2388:	svclt	0x000081f0
    238c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2390:	strdlt	fp, [r2], r0
    2394:	bmi	76cfb8 <__assert_fail@plt+0x76ba54>
    2398:	cfstrsge	mvf4, [sl], {121}	; 0x79
    239c:	blvc	1404f0 <__assert_fail@plt+0x13ef8c>
    23a0:	stmpl	sl, {r1, r2, r9, sl, lr}
    23a4:	andls	r6, r1, #1179648	; 0x120000
    23a8:	andeq	pc, r0, #79	; 0x4f
    23ac:	and	r9, r5, r0, lsl #6
    23b0:	ldrtmi	r4, [r0], -r9, lsr #12
    23b4:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    23b8:	cmnlt	r0, r8, lsl #8
    23bc:	stcne	8, cr15, [r8], {84}	; 0x54
    23c0:			; <UNDEFINED> instruction: 0xf854b1b1
    23c4:	strls	r5, [r0], #-3076	; 0xfffff3fc
    23c8:			; <UNDEFINED> instruction: 0x4630b195
    23cc:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    23d0:	mvnle	r2, r0, lsl #16
    23d4:	bmi	38a3e0 <__assert_fail@plt+0x388e7c>
    23d8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    23dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23e0:	subsmi	r9, sl, r1, lsl #22
    23e4:	andlt	sp, r2, sp, lsl #2
    23e8:	ldrhtmi	lr, [r0], #141	; 0x8d
    23ec:	ldrbmi	fp, [r0, -r3]!
    23f0:	ldrtmi	r4, [r3], -r8, lsl #16
    23f4:	ldrtmi	r4, [sl], -r8, lsl #18
    23f8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    23fc:			; <UNDEFINED> instruction: 0xf7ff6800
    2400:			; <UNDEFINED> instruction: 0xf7fee846
    2404:	svclt	0x0000ef24
    2408:			; <UNDEFINED> instruction: 0x00014abc
    240c:	andeq	r0, r0, r0, lsl #3
    2410:	andeq	r4, r1, sl, ror sl
    2414:	andeq	r4, r1, ip, lsl #24
    2418:	andeq	r3, r0, r2, lsr #20
    241c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2420:	subslt	r4, r4, #16777216	; 0x1000000
    2424:	and	r4, r3, r3, lsl #12
    2428:	mulle	r8, r4, r2
    242c:	andle	r4, r5, fp, lsl #5
    2430:	mulcs	r0, r3, r9
    2434:	movwcc	r4, #5656	; 0x1618
    2438:	mvnsle	r2, r0, lsl #20
    243c:			; <UNDEFINED> instruction: 0xf85d2000
    2440:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2444:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2448:	andcs	fp, sl, #56, 10	; 0xe000000
    244c:	strmi	r4, [sp], -r4, lsl #12
    2450:	stc2l	7, cr15, [r0], {255}	; 0xff
    2454:	svccc	0x0080f5b0
    2458:	addlt	sp, r0, #268435456	; 0x10000000
    245c:			; <UNDEFINED> instruction: 0x4629bd38
    2460:			; <UNDEFINED> instruction: 0xf7ff4620
    2464:	svclt	0x0000fca1
    2468:	andscs	fp, r0, #56, 10	; 0xe000000
    246c:	strmi	r4, [sp], -r4, lsl #12
    2470:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2474:	svccc	0x0080f5b0
    2478:	addlt	sp, r0, #268435456	; 0x10000000
    247c:			; <UNDEFINED> instruction: 0x4629bd38
    2480:			; <UNDEFINED> instruction: 0xf7ff4620
    2484:	svclt	0x0000fc91
    2488:	strt	r2, [r3], #522	; 0x20a
    248c:	strt	r2, [r1], #528	; 0x210
    2490:	blmi	8d4d20 <__assert_fail@plt+0x8d37bc>
    2494:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2498:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    249c:	strmi	r2, [r4], -r0, lsl #12
    24a0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    24a4:			; <UNDEFINED> instruction: 0xf04f9301
    24a8:	strls	r0, [r0], -r0, lsl #6
    24ac:	svc	0x0084f7fe
    24b0:	tstlt	r4, r6
    24b4:	mulcc	r0, r4, r9
    24b8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    24bc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    24c0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    24c4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    24c8:	svc	0x00e0f7fe
    24cc:	ldrtmi	r4, [r3], -r5, lsl #12
    24d0:	strbtmi	r2, [r9], -sl, lsl #4
    24d4:			; <UNDEFINED> instruction: 0xf7ff4620
    24d8:	stmdavs	fp!, {r2, fp, sp, lr, pc}
    24dc:	blls	30b10 <__assert_fail@plt+0x2f5ac>
    24e0:	rscle	r4, sl, r3, lsr #5
    24e4:			; <UNDEFINED> instruction: 0xf993b11b
    24e8:	blcs	e4f0 <__assert_fail@plt+0xcf8c>
    24ec:	bmi	3f6c88 <__assert_fail@plt+0x3f5724>
    24f0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    24f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    24f8:	subsmi	r9, sl, r1, lsl #22
    24fc:	andlt	sp, r3, ip, lsl #2
    2500:	bmi	2f1cc8 <__assert_fail@plt+0x2f0764>
    2504:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2508:	bicsle	r6, r6, r0, lsl r8
    250c:	strtmi	r4, [r3], -r9, lsl #18
    2510:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2514:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2518:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    251c:	andeq	r4, r1, r0, asr #19
    2520:	andeq	r0, r0, r0, lsl #3
    2524:	andeq	r4, r1, r2, asr #22
    2528:	andeq	r3, r0, r8, asr r9
    252c:	andeq	r4, r1, r2, ror #18
    2530:	strdeq	r4, [r1], -lr
    2534:	andeq	r3, r0, sl, lsl #18
    2538:			; <UNDEFINED> instruction: 0x4606b5f8
    253c:			; <UNDEFINED> instruction: 0xf7ff460f
    2540:			; <UNDEFINED> instruction: 0xf110ffa7
    2544:			; <UNDEFINED> instruction: 0xf1414400
    2548:	cfstr32cs	mvfx0, [r1, #-0]
    254c:	stccs	15, cr11, [r0], {8}
    2550:	lfmlt	f5, 3, [r8]
    2554:	svc	0x0030f7fe
    2558:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    255c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2560:	andvs	r4, r4, sl, lsr r6
    2564:	stmdbmi	r3, {r3, fp, sp, lr}
    2568:			; <UNDEFINED> instruction: 0xf7fe4479
    256c:	svclt	0x0000ee82
    2570:	andeq	r4, r1, r6, lsr #21
    2574:			; <UNDEFINED> instruction: 0x000038b4
    2578:			; <UNDEFINED> instruction: 0x4605b538
    257c:			; <UNDEFINED> instruction: 0xf7ff460c
    2580:			; <UNDEFINED> instruction: 0xf500ffdb
    2584:			; <UNDEFINED> instruction: 0xf5b34300
    2588:	andle	r3, r1, #128, 30	; 0x200
    258c:	lfmlt	f3, 1, [r8, #-0]
    2590:	svc	0x0012f7fe
    2594:	strtmi	r4, [r2], -r5, lsl #18
    2598:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    259c:	andvs	r4, r4, fp, lsr #12
    25a0:	stmdbmi	r3, {r3, fp, sp, lr}
    25a4:			; <UNDEFINED> instruction: 0xf7fe4479
    25a8:	svclt	0x0000ee64
    25ac:	andeq	r4, r1, sl, ror #20
    25b0:	andeq	r3, r0, r8, ror r8
    25b4:			; <UNDEFINED> instruction: 0xf7ff220a
    25b8:	svclt	0x0000bb9f
    25bc:			; <UNDEFINED> instruction: 0xf7ff2210
    25c0:	svclt	0x0000bb9b
    25c4:	blmi	894e50 <__assert_fail@plt+0x8938ec>
    25c8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    25cc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    25d0:	strmi	r2, [r4], -r0, lsl #12
    25d4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    25d8:			; <UNDEFINED> instruction: 0xf04f9301
    25dc:	strls	r0, [r0], -r0, lsl #6
    25e0:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    25e4:	tstlt	r4, r6
    25e8:	mulcc	r0, r4, r9
    25ec:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    25f0:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    25f4:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    25f8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    25fc:	svc	0x0046f7fe
    2600:	strbtmi	r4, [r9], -r5, lsl #12
    2604:			; <UNDEFINED> instruction: 0xf7fe4620
    2608:	stmdavs	fp!, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    260c:	blls	30c40 <__assert_fail@plt+0x2f6dc>
    2610:	rscle	r4, ip, r3, lsr #5
    2614:			; <UNDEFINED> instruction: 0xf993b11b
    2618:	blcs	e620 <__assert_fail@plt+0xd0bc>
    261c:	bmi	3f6dc0 <__assert_fail@plt+0x3f585c>
    2620:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2624:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2628:	subsmi	r9, sl, r1, lsl #22
    262c:	andlt	sp, r3, ip, lsl #2
    2630:	bmi	2f1df8 <__assert_fail@plt+0x2f0894>
    2634:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2638:	bicsle	r6, r8, r0, lsl r8
    263c:	strtmi	r4, [r3], -r9, lsl #18
    2640:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2644:	mrc	7, 0, APSR_nzcv, cr4, cr14, {7}
    2648:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    264c:	andeq	r4, r1, ip, lsl #17
    2650:	andeq	r0, r0, r0, lsl #3
    2654:	andeq	r4, r1, lr, lsl #20
    2658:	andeq	r3, r0, r4, lsr #16
    265c:	andeq	r4, r1, r2, lsr r8
    2660:	andeq	r4, r1, lr, asr #19
    2664:	ldrdeq	r3, [r0], -sl
    2668:	blmi	8d4ef8 <__assert_fail@plt+0x8d3994>
    266c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2670:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2674:	strmi	r2, [r4], -r0, lsl #12
    2678:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    267c:			; <UNDEFINED> instruction: 0xf04f9301
    2680:	strls	r0, [r0], -r0, lsl #6
    2684:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    2688:	tstlt	r4, r6
    268c:	mulcc	r0, r4, r9
    2690:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2694:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2698:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    269c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    26a0:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    26a4:	andcs	r4, sl, #5242880	; 0x500000
    26a8:	strtmi	r4, [r0], -r9, ror #12
    26ac:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    26b0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    26b4:	adcmi	r9, r3, #0, 22
    26b8:	tstlt	fp, fp, ror #1
    26bc:	mulcc	r0, r3, r9
    26c0:	mvnle	r2, r0, lsl #22
    26c4:	blmi	314f08 <__assert_fail@plt+0x3139a4>
    26c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    26cc:	blls	5c73c <__assert_fail@plt+0x5b1d8>
    26d0:	qaddle	r4, sl, ip
    26d4:	ldcllt	0, cr11, [r0, #12]!
    26d8:	blcs	894f0c <__assert_fail@plt+0x8939a8>
    26dc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    26e0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    26e4:	ldrtmi	r4, [sl], -r3, lsr #12
    26e8:			; <UNDEFINED> instruction: 0xf7fe4479
    26ec:			; <UNDEFINED> instruction: 0xf7feedc2
    26f0:	svclt	0x0000edae
    26f4:	andeq	r4, r1, r8, ror #15
    26f8:	andeq	r0, r0, r0, lsl #3
    26fc:	andeq	r4, r1, sl, ror #18
    2700:	andeq	r3, r0, r0, lsl #15
    2704:	andeq	r4, r1, ip, lsl #15
    2708:	andeq	r4, r1, r8, lsr #18
    270c:	andeq	r3, r0, r4, lsr r7
    2710:	blmi	8d4fa0 <__assert_fail@plt+0x8d3a3c>
    2714:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2718:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    271c:	strmi	r2, [r4], -r0, lsl #12
    2720:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2724:			; <UNDEFINED> instruction: 0xf04f9301
    2728:	strls	r0, [r0], -r0, lsl #6
    272c:	mcr	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2730:	tstlt	r4, r6
    2734:	mulcc	r0, r4, r9
    2738:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    273c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2740:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2744:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2748:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    274c:	andcs	r4, sl, #5242880	; 0x500000
    2750:	strtmi	r4, [r0], -r9, ror #12
    2754:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    2758:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    275c:	adcmi	r9, r3, #0, 22
    2760:	tstlt	fp, fp, ror #1
    2764:	mulcc	r0, r3, r9
    2768:	mvnle	r2, r0, lsl #22
    276c:	blmi	314fb0 <__assert_fail@plt+0x313a4c>
    2770:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2774:	blls	5c7e4 <__assert_fail@plt+0x5b280>
    2778:	qaddle	r4, sl, ip
    277c:	ldcllt	0, cr11, [r0, #12]!
    2780:	blcs	894fb4 <__assert_fail@plt+0x893a50>
    2784:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2788:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    278c:	ldrtmi	r4, [sl], -r3, lsr #12
    2790:			; <UNDEFINED> instruction: 0xf7fe4479
    2794:			; <UNDEFINED> instruction: 0xf7feed6e
    2798:	svclt	0x0000ed5a
    279c:	andeq	r4, r1, r0, asr #14
    27a0:	andeq	r0, r0, r0, lsl #3
    27a4:	andeq	r4, r1, r2, asr #17
    27a8:	ldrdeq	r3, [r0], -r8
    27ac:	andeq	r4, r1, r4, ror #13
    27b0:	andeq	r4, r1, r0, lsl #17
    27b4:	andeq	r3, r0, ip, lsl #13
    27b8:	blmi	655020 <__assert_fail@plt+0x653abc>
    27bc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    27c0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    27c4:	strbtmi	r4, [r9], -ip, lsl #12
    27c8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    27cc:			; <UNDEFINED> instruction: 0xf04f9303
    27d0:			; <UNDEFINED> instruction: 0xf7ff0300
    27d4:	orrslt	pc, r0, r7, lsl #27
    27d8:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    27dc:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    27e0:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    27e4:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    27e8:	strtmi	r4, [r2], -fp, lsr #12
    27ec:			; <UNDEFINED> instruction: 0xf7fe4479
    27f0:	stmdbmi	lr, {r6, r8, sl, fp, sp, lr, pc}
    27f4:	strtmi	r4, [r2], -fp, lsr #12
    27f8:			; <UNDEFINED> instruction: 0xf7fe4479
    27fc:	bmi	33e124 <__assert_fail@plt+0x33cbc0>
    2800:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2804:	ldrdeq	lr, [r0, -sp]
    2808:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    280c:	subsmi	r9, sl, r3, lsl #22
    2810:	andlt	sp, r5, r1, lsl #2
    2814:			; <UNDEFINED> instruction: 0xf7febd30
    2818:	svclt	0x0000ed1a
    281c:	muleq	r1, r8, r6
    2820:	andeq	r0, r0, r0, lsl #3
    2824:	andeq	r4, r1, r6, lsr #16
    2828:	andeq	r3, r0, r0, lsr r6
    282c:	andeq	r3, r0, r4, lsr #12
    2830:	andeq	r4, r1, r2, asr r6
    2834:			; <UNDEFINED> instruction: 0x460cb510
    2838:			; <UNDEFINED> instruction: 0xf7ff4611
    283c:	ldc	14, cr15, [pc, #780]	; 2b50 <__assert_fail@plt+0x15ec>
    2840:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2844:	vcvt.f64.s32	d7, s0
    2848:	vstr	d21, [r4, #924]	; 0x39c
    284c:	vadd.f32	s14, s0, s0
    2850:	vnmul.f64	d0, d0, d5
    2854:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2858:	vstr	d0, [r4, #768]	; 0x300
    285c:	vldrlt	s0, [r0, #-4]
    2860:	andeq	r0, r0, r0
    2864:	smlawbmi	lr, r0, r4, r8
    2868:	rsbsmi	pc, r0, #0, 8
    286c:			; <UNDEFINED> instruction: 0xf5b24603
    2870:			; <UNDEFINED> instruction: 0xf1014f80
    2874:	push	{r2, sl, fp}
    2878:	svclt	0x00044ff0
    287c:			; <UNDEFINED> instruction: 0xf04f460a
    2880:			; <UNDEFINED> instruction: 0xf1010a64
    2884:			; <UNDEFINED> instruction: 0xf1010901
    2888:			; <UNDEFINED> instruction: 0xf1010802
    288c:			; <UNDEFINED> instruction: 0xf1010e03
    2890:			; <UNDEFINED> instruction: 0xf1010705
    2894:			; <UNDEFINED> instruction: 0xf1010606
    2898:			; <UNDEFINED> instruction: 0xf1010507
    289c:			; <UNDEFINED> instruction: 0xf1010408
    28a0:	svclt	0x00080009
    28a4:	blge	2c08b4 <__assert_fail@plt+0x2bf350>
    28a8:			; <UNDEFINED> instruction: 0xf5b2d03f
    28ac:	svclt	0x00024f20
    28b0:			; <UNDEFINED> instruction: 0xf04f460a
    28b4:			; <UNDEFINED> instruction: 0xf8020a6c
    28b8:	eorsle	sl, r6, sl, lsl #22
    28bc:	svcpl	0x0000f5b2
    28c0:	strmi	fp, [sl], -r2, lsl #30
    28c4:	beq	18fea08 <__assert_fail@plt+0x18fd4a4>
    28c8:	blge	2c08d8 <__assert_fail@plt+0x2bf374>
    28cc:			; <UNDEFINED> instruction: 0xf5b2d02d
    28d0:	svclt	0x00024fc0
    28d4:			; <UNDEFINED> instruction: 0xf04f460a
    28d8:			; <UNDEFINED> instruction: 0xf8020a62
    28dc:	eorle	sl, r4, sl, lsl #22
    28e0:	svcmi	0x0040f5b2
    28e4:	strmi	fp, [sl], -r2, lsl #30
    28e8:	beq	1cfea2c <__assert_fail@plt+0x1cfd4c8>
    28ec:	blge	2c08fc <__assert_fail@plt+0x2bf398>
    28f0:			; <UNDEFINED> instruction: 0xf5b2d01b
    28f4:	svclt	0x00025f80
    28f8:			; <UNDEFINED> instruction: 0xf04f460a
    28fc:			; <UNDEFINED> instruction: 0xf8020a70
    2900:	andsle	sl, r2, sl, lsl #22
    2904:	svcmi	0x0000f5b2
    2908:	strmi	fp, [sl], -r2, lsl #30
    290c:	beq	b7ea50 <__assert_fail@plt+0xb7d4ec>
    2910:	blge	2c0920 <__assert_fail@plt+0x2bf3bc>
    2914:	strmi	sp, [r2], -r9
    2918:	strtmi	r4, [ip], -r0, lsr #12
    291c:			; <UNDEFINED> instruction: 0x463e4635
    2920:	ldrbtmi	r4, [r4], r7, ror #12
    2924:	strbmi	r4, [r8], r6, asr #13
    2928:			; <UNDEFINED> instruction: 0xf4134689
    292c:			; <UNDEFINED> instruction: 0xf0037f80
    2930:	svclt	0x00140a40
    2934:	bleq	1cbea78 <__assert_fail@plt+0x1cbd514>
    2938:	bleq	b7ea7c <__assert_fail@plt+0xb7d518>
    293c:	svceq	0x0080f013
    2940:	andlt	pc, r0, r9, lsl #17
    2944:			; <UNDEFINED> instruction: 0xf04fbf14
    2948:			; <UNDEFINED> instruction: 0xf04f0977
    294c:			; <UNDEFINED> instruction: 0xf413092d
    2950:			; <UNDEFINED> instruction: 0xf8886f00
    2954:	eorsle	r9, pc, r0
    2958:	svceq	0x0000f1ba
    295c:			; <UNDEFINED> instruction: 0xf04fbf14
    2960:			; <UNDEFINED> instruction: 0xf04f0873
    2964:			; <UNDEFINED> instruction: 0xf0130853
    2968:			; <UNDEFINED> instruction: 0xf88e0f20
    296c:	svclt	0x00148000
    2970:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2974:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2978:	svceq	0x0010f013
    297c:	and	pc, r0, ip, lsl #17
    2980:	stceq	0, cr15, [r8], {3}
    2984:			; <UNDEFINED> instruction: 0xf04fbf14
    2988:			; <UNDEFINED> instruction: 0xf04f0e77
    298c:			; <UNDEFINED> instruction: 0xf4130e2d
    2990:			; <UNDEFINED> instruction: 0xf8876f80
    2994:	eorsle	lr, r1, r0
    2998:	svceq	0x0000f1bc
    299c:			; <UNDEFINED> instruction: 0x2773bf14
    29a0:			; <UNDEFINED> instruction: 0xf0132753
    29a4:	eorsvc	r0, r7, r4, lsl #30
    29a8:	uhadd16cs	fp, r2, r4
    29ac:			; <UNDEFINED> instruction: 0xf013262d
    29b0:	eorvc	r0, lr, r2, lsl #30
    29b4:	streq	pc, [r1, #-3]
    29b8:	uhadd16cs	fp, r7, r4
    29bc:	eorvc	r2, r6, sp, lsr #12
    29c0:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    29c4:	svclt	0x00142d00
    29c8:	cmpcs	r4, #116, 6	; 0xd0000001
    29cc:	movwcs	r7, #3
    29d0:	andsvc	r4, r3, r8, lsl #12
    29d4:	svchi	0x00f0e8bd
    29d8:	svceq	0x0000f1ba
    29dc:			; <UNDEFINED> instruction: 0xf04fbf14
    29e0:			; <UNDEFINED> instruction: 0xf04f0878
    29e4:	ldr	r0, [lr, sp, lsr #16]!
    29e8:	svclt	0x00142d00
    29ec:			; <UNDEFINED> instruction: 0x232d2378
    29f0:	movwcs	r7, #3
    29f4:	andsvc	r4, r3, r8, lsl #12
    29f8:	svchi	0x00f0e8bd
    29fc:	svceq	0x0000f1bc
    2a00:			; <UNDEFINED> instruction: 0x2778bf14
    2a04:	strb	r2, [ip, sp, lsr #14]
    2a08:	svcmi	0x00f0e92d
    2a0c:			; <UNDEFINED> instruction: 0xf04fb097
    2a10:	stmib	sp, {r0, sl, fp}^
    2a14:	bmi	1f8b63c <__assert_fail@plt+0x1f8a0d8>
    2a18:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2a1c:			; <UNDEFINED> instruction: 0x078258d3
    2a20:			; <UNDEFINED> instruction: 0xf10dbf54
    2a24:			; <UNDEFINED> instruction: 0xf10d082c
    2a28:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2a2c:			; <UNDEFINED> instruction: 0xf04f9315
    2a30:	svclt	0x00450300
    2a34:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2a38:	strbmi	r2, [r6], r0, lsr #6
    2a3c:	eorcc	pc, ip, sp, lsl #17
    2a40:			; <UNDEFINED> instruction: 0xf1a3230a
    2a44:			; <UNDEFINED> instruction: 0xf1c30120
    2a48:	blx	b032d0 <__assert_fail@plt+0xb01d6c>
    2a4c:	blx	33f25c <__assert_fail@plt+0x33dcf8>
    2a50:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2a54:	andne	lr, r8, #3620864	; 0x374000
    2a58:	vst1.8	{d15-d16}, [r3], ip
    2a5c:	svclt	0x000842aa
    2a60:			; <UNDEFINED> instruction: 0xf0c042a1
    2a64:	movwcc	r8, #41099	; 0xa08b
    2a68:	mvnle	r2, r6, asr #22
    2a6c:			; <UNDEFINED> instruction: 0xf64c223c
    2a70:			; <UNDEFINED> instruction: 0xf6cc45cd
    2a74:			; <UNDEFINED> instruction: 0xf04f45cc
    2a78:			; <UNDEFINED> instruction: 0xf1a231ff
    2a7c:	blx	fe944f06 <__assert_fail@plt+0xfe9439a2>
    2a80:	blx	5be90 <__assert_fail@plt+0x5a92c>
    2a84:	blx	81a94 <__assert_fail@plt+0x80530>
    2a88:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2a8c:			; <UNDEFINED> instruction: 0x0c09ea4c
    2a90:			; <UNDEFINED> instruction: 0xf1c24c61
    2a94:	svcls	0x00090920
    2a98:			; <UNDEFINED> instruction: 0xf909fa21
    2a9c:	b	1313c94 <__assert_fail@plt+0x1312730>
    2aa0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2aa4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2aa8:	blx	192cf4 <__assert_fail@plt+0x191790>
    2aac:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2ab0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2ab4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2ab8:	streq	lr, [r1], #-2598	; 0xfffff5da
    2abc:			; <UNDEFINED> instruction: 0xf1ba40d6
    2ac0:	svclt	0x000c0f42
    2ac4:			; <UNDEFINED> instruction: 0xf0002100
    2ac8:	bcc	802ed4 <__assert_fail@plt+0x801970>
    2acc:	streq	lr, [r9], -r6, asr #20
    2ad0:	vpmax.s8	d15, d2, d23
    2ad4:	andge	pc, r0, lr, lsl #17
    2ad8:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2adc:	addhi	pc, r4, r0
    2ae0:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2ae4:			; <UNDEFINED> instruction: 0xf88e2269
    2ae8:	subcs	r2, r2, #1
    2aec:	andcs	pc, r2, lr, lsl #17
    2af0:	andvc	r2, sl, r0, lsl #4
    2af4:	andeq	lr, r5, #84, 20	; 0x54000
    2af8:			; <UNDEFINED> instruction: 0xf1a3d04a
    2afc:			; <UNDEFINED> instruction: 0xf1c30114
    2b00:	blx	9047d8 <__assert_fail@plt+0x903274>
    2b04:	blx	17f310 <__assert_fail@plt+0x17ddac>
    2b08:	blcc	d4072c <__assert_fail@plt+0xd3f1c8>
    2b0c:	blx	9537fc <__assert_fail@plt+0x952298>
    2b10:	blx	97f724 <__assert_fail@plt+0x97e1c0>
    2b14:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2b18:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2b1c:			; <UNDEFINED> instruction: 0xf04f1d50
    2b20:			; <UNDEFINED> instruction: 0xf1410300
    2b24:	andcs	r0, sl, #0, 2
    2b28:	cdp2	0, 11, cr15, cr10, cr2, {0}
    2b2c:	movwcs	r2, #522	; 0x20a
    2b30:	strmi	r4, [fp], r2, lsl #13
    2b34:	cdp2	0, 11, cr15, cr4, cr2, {0}
    2b38:	subsle	r4, r8, r3, lsl r3
    2b3c:	movweq	lr, #47706	; 0xba5a
    2b40:			; <UNDEFINED> instruction: 0xf7fed026
    2b44:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    2b48:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2b4c:	subsle	r2, r7, r0, lsl #20
    2b50:	mulcc	r0, r2, r9
    2b54:	bmi	c70f88 <__assert_fail@plt+0xc6fa24>
    2b58:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2b5c:			; <UNDEFINED> instruction: 0x23204d30
    2b60:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2b64:	ldrmi	r4, [r9], -r0, lsr #12
    2b68:			; <UNDEFINED> instruction: 0xf8cd2201
    2b6c:	stmib	sp, {r3, r4, pc}^
    2b70:	strls	sl, [r1], -r4, lsl #22
    2b74:			; <UNDEFINED> instruction: 0xf7fe9500
    2b78:	ands	lr, r5, sl, ror #25
    2b7c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2b80:	svcge	0x0075f47f
    2b84:	movtcs	r9, #11784	; 0x2e08
    2b88:	andcs	pc, r1, lr, lsl #17
    2b8c:	andcc	pc, r0, lr, lsl #17
    2b90:			; <UNDEFINED> instruction: 0xac0d4a24
    2b94:	stmib	sp, {r5, r8, r9, sp}^
    2b98:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2b9c:	andls	r4, r0, #32, 12	; 0x2000000
    2ba0:	andcs	r4, r1, #26214400	; 0x1900000
    2ba4:	ldcl	7, cr15, [r2], {254}	; 0xfe
    2ba8:			; <UNDEFINED> instruction: 0xf7fe4620
    2bac:	bmi	7bd8dc <__assert_fail@plt+0x7bc378>
    2bb0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2bb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2bb8:	subsmi	r9, sl, r5, lsl fp
    2bbc:	andslt	sp, r7, r6, lsr #2
    2bc0:	svchi	0x00f0e8bd
    2bc4:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2bc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2bcc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2bd0:			; <UNDEFINED> instruction: 0xf0022264
    2bd4:	stmdbcs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2bd8:	svclt	0x00084682
    2bdc:	strmi	r2, [fp], sl, lsl #16
    2be0:	strcc	fp, [r1], -r8, lsl #30
    2be4:	ldrb	sp, [r3, sl, lsr #3]
    2be8:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2bec:	ldrbmi	lr, [r0], -r0, lsl #15
    2bf0:	andcs	r4, sl, #93323264	; 0x5900000
    2bf4:			; <UNDEFINED> instruction: 0xf0022300
    2bf8:	pkhtbmi	pc, r2, r3, asr #28	; <UNPREDICTABLE>
    2bfc:	ldr	r4, [sp, fp, lsl #13]
    2c00:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2c04:	bmi	2bcab0 <__assert_fail@plt+0x2bb54c>
    2c08:			; <UNDEFINED> instruction: 0xe7a6447a
    2c0c:	bl	7c0c0c <__assert_fail@plt+0x7bf6a8>
    2c10:	andeq	r4, r1, sl, lsr r4
    2c14:	andeq	r0, r0, r0, lsl #3
    2c18:	andeq	r3, r0, r8, lsr #7
    2c1c:	andeq	r3, r0, r8, ror #5
    2c20:	andeq	r3, r0, sl, ror #5
    2c24:			; <UNDEFINED> instruction: 0x000032be
    2c28:	andeq	r4, r1, r2, lsr #5
    2c2c:	andeq	r3, r0, lr, lsr r2
    2c30:	andeq	r3, r0, r8, lsr r2
    2c34:	suble	r2, r5, r0, lsl #16
    2c38:	mvnsmi	lr, #737280	; 0xb4000
    2c3c:			; <UNDEFINED> instruction: 0xf9904698
    2c40:	orrlt	r3, r3, #0
    2c44:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2c48:	ldrmi	r4, [r7], -r9, lsl #13
    2c4c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2c50:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2c54:	svceq	0x0000f1b8
    2c58:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2c5c:			; <UNDEFINED> instruction: 0x4605bb1c
    2c60:	strtmi	r2, [lr], -ip, lsr #22
    2c64:	svccs	0x0001f915
    2c68:	bllt	b6cd0 <__assert_fail@plt+0xb576c>
    2c6c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2c70:	bne	c774dc <__assert_fail@plt+0xc75f78>
    2c74:	mcrrne	7, 12, r4, r3, cr0
    2c78:			; <UNDEFINED> instruction: 0xf849d015
    2c7c:	strcc	r0, [r1], #-36	; 0xffffffdc
    2c80:	mulcc	r0, r6, r9
    2c84:			; <UNDEFINED> instruction: 0xf995b1bb
    2c88:			; <UNDEFINED> instruction: 0xb1a33000
    2c8c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2c90:	strtmi	r2, [r8], -ip, lsr #22
    2c94:			; <UNDEFINED> instruction: 0xf915462e
    2c98:	mvnle	r2, r1, lsl #30
    2c9c:	svclt	0x00082a00
    2ca0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2ca4:			; <UNDEFINED> instruction: 0xf04fd3e5
    2ca8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2cac:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2cb0:	ldrmi	sp, [r3], -r4, lsl #18
    2cb4:			; <UNDEFINED> instruction: 0x4620e7d4
    2cb8:	mvnshi	lr, #12386304	; 0xbd0000
    2cbc:	andeq	pc, r1, pc, rrx
    2cc0:	mvnshi	lr, #12386304	; 0xbd0000
    2cc4:	rscscc	pc, pc, pc, asr #32
    2cc8:	svclt	0x00004770
    2ccc:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2cd0:			; <UNDEFINED> instruction: 0xf990461c
    2cd4:	blx	fed56cdc <__assert_fail@plt+0xfed55778>
    2cd8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2cdc:	svclt	0x00082c00
    2ce0:	ldmiblt	r3, {r0, r8, r9, sp}
    2ce4:	addsmi	r6, r6, #2490368	; 0x260000
    2ce8:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2cec:	eorvs	fp, r3, r1, lsl pc
    2cf0:	bl	4ecfc <__assert_fail@plt+0x4d798>
    2cf4:	blne	fe483314 <__assert_fail@plt+0xfe481db0>
    2cf8:			; <UNDEFINED> instruction: 0xf7ff9b04
    2cfc:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2d00:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2d04:	eorvs	r4, r3, r3, lsl #8
    2d08:			; <UNDEFINED> instruction: 0xf04fbd70
    2d0c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2d10:	rscscc	pc, pc, pc, asr #32
    2d14:	svclt	0x00004770
    2d18:	mvnsmi	lr, #737280	; 0xb4000
    2d1c:			; <UNDEFINED> instruction: 0xf381fab1
    2d20:	bcs	5294 <__assert_fail@plt+0x3d30>
    2d24:	movwcs	fp, #7944	; 0x1f08
    2d28:	svclt	0x00082800
    2d2c:	blcs	b938 <__assert_fail@plt+0xa3d4>
    2d30:			; <UNDEFINED> instruction: 0xf990d13d
    2d34:	strmi	r3, [r0], r0
    2d38:	pkhbtmi	r4, r9, r6, lsl #12
    2d3c:	strcs	r4, [r1, -r4, lsl #12]
    2d40:			; <UNDEFINED> instruction: 0x4625b31b
    2d44:			; <UNDEFINED> instruction: 0xf1042b2c
    2d48:	strbmi	r0, [r0], -r1, lsl #8
    2d4c:	mulcs	r0, r4, r9
    2d50:	eorle	r4, r1, r0, lsr #13
    2d54:	strtmi	fp, [r5], -r2, ror #19
    2d58:	bl	fe953800 <__assert_fail@plt+0xfe95229c>
    2d5c:	eorle	r0, r2, #0, 2
    2d60:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2d64:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2d68:	rsceq	lr, r0, #323584	; 0x4f000
    2d6c:	vpmax.u8	d15, d3, d7
    2d70:			; <UNDEFINED> instruction: 0xf819db0c
    2d74:	movwmi	r1, #45058	; 0xb002
    2d78:	andcc	pc, r2, r9, lsl #16
    2d7c:	mulcc	r0, r5, r9
    2d80:			; <UNDEFINED> instruction: 0xf994b11b
    2d84:	blcs	ed8c <__assert_fail@plt+0xd828>
    2d88:	ldrdcs	sp, [r0], -fp
    2d8c:	mvnshi	lr, #12386304	; 0xbd0000
    2d90:	ldrmi	r1, [r3], -ip, ror #24
    2d94:	ldrb	r4, [r4, r0, lsl #13]
    2d98:	svclt	0x00082a00
    2d9c:	adcmi	r4, r8, #38797312	; 0x2500000
    2da0:	smlatbeq	r0, r5, fp, lr
    2da4:			; <UNDEFINED> instruction: 0xf04fd3dc
    2da8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2dac:			; <UNDEFINED> instruction: 0xf06f83f8
    2db0:			; <UNDEFINED> instruction: 0xe7eb0015
    2db4:			; <UNDEFINED> instruction: 0xf381fab1
    2db8:	bcs	532c <__assert_fail@plt+0x3dc8>
    2dbc:	movwcs	fp, #7944	; 0x1f08
    2dc0:	svclt	0x00082800
    2dc4:	bllt	ff0cb9d0 <__assert_fail@plt+0xff0ca46c>
    2dc8:	mvnsmi	lr, sp, lsr #18
    2dcc:			; <UNDEFINED> instruction: 0xf9904606
    2dd0:	ldrmi	r3, [r7], -r0
    2dd4:	strmi	r4, [r4], -r8, lsl #13
    2dd8:	strtmi	fp, [r5], -fp, ror #3
    2ddc:			; <UNDEFINED> instruction: 0xf1042b2c
    2de0:	ldrtmi	r0, [r0], -r1, lsl #8
    2de4:	mulcs	r0, r4, r9
    2de8:	andsle	r4, fp, r6, lsr #12
    2dec:			; <UNDEFINED> instruction: 0x4625b9b2
    2df0:	bl	fe953898 <__assert_fail@plt+0xfe952334>
    2df4:	andsle	r0, ip, #0, 2
    2df8:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2dfc:			; <UNDEFINED> instruction: 0xf8d8db0c
    2e00:	tstmi	r8, #0
    2e04:	andeq	pc, r0, r8, asr #17
    2e08:	mulcc	r0, r5, r9
    2e0c:			; <UNDEFINED> instruction: 0xf994b11b
    2e10:	blcs	ee18 <__assert_fail@plt+0xd8b4>
    2e14:	andcs	sp, r0, r1, ror #3
    2e18:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2e1c:	ldrmi	r1, [r3], -ip, ror #24
    2e20:	ldrb	r4, [sl, r6, lsl #12]
    2e24:	svclt	0x00082a00
    2e28:	adcmi	r4, r8, #38797312	; 0x2500000
    2e2c:	smlatbeq	r0, r5, fp, lr
    2e30:			; <UNDEFINED> instruction: 0xf04fd3e2
    2e34:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2e38:			; <UNDEFINED> instruction: 0xf06f81f0
    2e3c:			; <UNDEFINED> instruction: 0x47700015
    2e40:	mvnsmi	lr, #737280	; 0xb4000
    2e44:	bmi	f546a0 <__assert_fail@plt+0xf5313c>
    2e48:	blmi	f546c8 <__assert_fail@plt+0xf53164>
    2e4c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2e50:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e58:			; <UNDEFINED> instruction: 0xf04f9303
    2e5c:			; <UNDEFINED> instruction: 0xf8cd0300
    2e60:	tstlt	r8, #8
    2e64:	strmi	r6, [r4], -lr
    2e68:	strmi	r6, [r8], lr, lsr #32
    2e6c:	b	fe940e6c <__assert_fail@plt+0xfe93f908>
    2e70:	andls	pc, r0, r0, asr #17
    2e74:			; <UNDEFINED> instruction: 0xf9944607
    2e78:	blcs	e8ee80 <__assert_fail@plt+0xe8d91c>
    2e7c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2e80:	strtmi	r2, [r0], -sl, lsl #4
    2e84:			; <UNDEFINED> instruction: 0xf7fe9101
    2e88:			; <UNDEFINED> instruction: 0xf8c8e96a
    2e8c:	eorvs	r0, r8, r0
    2e90:	bllt	1a1cf78 <__assert_fail@plt+0x1a1ba14>
    2e94:	blcs	29aa4 <__assert_fail@plt+0x28540>
    2e98:	adcmi	fp, r3, #24, 30	; 0x60
    2e9c:			; <UNDEFINED> instruction: 0xf993d028
    2ea0:	stmdbls	r1, {sp}
    2ea4:	eorle	r2, r6, sl, lsr sl
    2ea8:	eorle	r2, r9, sp, lsr #20
    2eac:	bmi	94aeb4 <__assert_fail@plt+0x949950>
    2eb0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2eb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2eb8:	subsmi	r9, sl, r3, lsl #22
    2ebc:	andlt	sp, r5, fp, lsr r1
    2ec0:	mvnshi	lr, #12386304	; 0xbd0000
    2ec4:	stmdbge	r2, {r0, sl, ip, sp}
    2ec8:	strtmi	r2, [r0], -sl, lsl #4
    2ecc:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed0:	ldmdavs	fp!, {r3, r5, sp, lr}
    2ed4:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2ed8:			; <UNDEFINED> instruction: 0xf990b150
    2edc:	blne	eee4 <__assert_fail@plt+0xd980>
    2ee0:			; <UNDEFINED> instruction: 0xf080fab0
    2ee4:	blcs	53ec <__assert_fail@plt+0x3e88>
    2ee8:	andcs	fp, r1, r8, lsl pc
    2eec:	sbcsle	r2, sp, r0, lsl #16
    2ef0:	rscscc	pc, pc, pc, asr #32
    2ef4:			; <UNDEFINED> instruction: 0xf993e7db
    2ef8:	stmdblt	sl, {r0, sp}
    2efc:	ldrb	r6, [r6, lr, lsr #32]
    2f00:	andcs	r1, sl, #92, 24	; 0x5c00
    2f04:	eorsvs	r2, fp, r0, lsl #6
    2f08:	movwls	r4, #9760	; 0x2620
    2f0c:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f10:	ldmdavs	fp!, {r3, r5, sp, lr}
    2f14:	mvnle	r2, r0, lsl #22
    2f18:	blcs	29b28 <__assert_fail@plt+0x285c4>
    2f1c:			; <UNDEFINED> instruction: 0xf993d0e8
    2f20:	blne	6caf28 <__assert_fail@plt+0x6c99c4>
    2f24:			; <UNDEFINED> instruction: 0xf383fab3
    2f28:	bcs	549c <__assert_fail@plt+0x3f38>
    2f2c:	movwcs	fp, #7960	; 0x1f18
    2f30:	adcsle	r2, fp, r0, lsl #22
    2f34:			; <UNDEFINED> instruction: 0xf7fee7dc
    2f38:	svclt	0x0000e98a
    2f3c:	andeq	r4, r1, r6
    2f40:	andeq	r0, r0, r0, lsl #3
    2f44:	andeq	r3, r1, r2, lsr #31
    2f48:	mvnsmi	lr, #737280	; 0xb4000
    2f4c:	stcmi	14, cr1, [sl], #-12
    2f50:	bmi	aaf16c <__assert_fail@plt+0xaadc08>
    2f54:	movwcs	fp, #7960	; 0x1f18
    2f58:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    2f5c:	movwcs	fp, #3848	; 0xf08
    2f60:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2f64:			; <UNDEFINED> instruction: 0xf04f9203
    2f68:	blcs	3770 <__assert_fail@plt+0x220c>
    2f6c:	svcge	0x0001d03f
    2f70:	strmi	sl, [sp], -r2, lsl #28
    2f74:	blx	fed7afc8 <__assert_fail@plt+0xfed79a64>
    2f78:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2f7c:	svclt	0x00082c00
    2f80:	strbmi	r2, [r1, #769]	; 0x301
    2f84:			; <UNDEFINED> instruction: 0xf043bf18
    2f88:	bllt	8c3b94 <__assert_fail@plt+0x8c2630>
    2f8c:	strtmi	r4, [r9], -sl, asr #12
    2f90:			; <UNDEFINED> instruction: 0xf7fe4620
    2f94:	ldmiblt	r0!, {r2, r6, r7, r9, fp, sp, lr, pc}^
    2f98:	andeq	lr, r9, r4, lsl #22
    2f9c:	ldrtmi	r4, [r9], -r5, asr #8
    2fa0:	mrc2	7, 2, pc, cr14, cr14, {7}
    2fa4:			; <UNDEFINED> instruction: 0x46044631
    2fa8:			; <UNDEFINED> instruction: 0xf7fe4628
    2fac:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    2fb0:	bl	668fbc <__assert_fail@plt+0x667a58>
    2fb4:	strmi	r0, [r5], -r8, lsl #6
    2fb8:	blcs	76fec <__assert_fail@plt+0x75a88>
    2fbc:			; <UNDEFINED> instruction: 0xb11cd1db
    2fc0:	mulcc	r0, r4, r9
    2fc4:	andle	r2, r4, pc, lsr #22
    2fc8:			; <UNDEFINED> instruction: 0xf995b12d
    2fcc:	blcs	bcefd4 <__assert_fail@plt+0xbcda70>
    2fd0:	ldrdcs	sp, [r1], -r1
    2fd4:	andcs	lr, r0, r0
    2fd8:	blmi	215804 <__assert_fail@plt+0x2142a0>
    2fdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2fe0:	blls	dd050 <__assert_fail@plt+0xdbaec>
    2fe4:	qaddle	r4, sl, r4
    2fe8:	pop	{r0, r2, ip, sp, pc}
    2fec:			; <UNDEFINED> instruction: 0x461883f0
    2ff0:			; <UNDEFINED> instruction: 0xf7fee7f2
    2ff4:	svclt	0x0000e92c
    2ff8:	strdeq	r3, [r1], -ip
    2ffc:	andeq	r0, r0, r0, lsl #3
    3000:	andeq	r3, r1, r8, ror lr
    3004:	mvnsmi	lr, #737280	; 0xb4000
    3008:	movweq	lr, #6736	; 0x1a50
    300c:	strmi	sp, [ip], -r5, lsr #32
    3010:			; <UNDEFINED> instruction: 0x46054616
    3014:	cmnlt	r1, #56, 6	; 0xe0000000
    3018:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    301c:	addsmi	r4, lr, #201326595	; 0xc000003
    3020:	svclt	0x00884607
    3024:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3028:	bl	1b9080 <__assert_fail@plt+0x1b7b1c>
    302c:			; <UNDEFINED> instruction: 0xf1090900
    3030:			; <UNDEFINED> instruction: 0xf7fe0001
    3034:	pkhtbmi	lr, r0, r8, asr #18
    3038:	strtmi	fp, [r9], -r0, ror #2
    303c:			; <UNDEFINED> instruction: 0xf7fe463a
    3040:	bl	23d3c8 <__assert_fail@plt+0x23be64>
    3044:	ldrtmi	r0, [r2], -r7
    3048:			; <UNDEFINED> instruction: 0xf7fe4621
    304c:	movwcs	lr, #2266	; 0x8da
    3050:	andcc	pc, r9, r8, lsl #16
    3054:	pop	{r6, r9, sl, lr}
    3058:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    305c:	mvnsmi	lr, #12386304	; 0xbd0000
    3060:			; <UNDEFINED> instruction: 0xf7fe4478
    3064:	strtmi	fp, [r0], -fp, ror #17
    3068:	pop	{r0, r4, r9, sl, lr}
    306c:			; <UNDEFINED> instruction: 0xf7fe43f8
    3070:	pop	{r0, r2, r3, r5, r7, fp, ip, sp, pc}
    3074:			; <UNDEFINED> instruction: 0xf7fe43f8
    3078:	svclt	0x0000b8e1
    307c:	andeq	r2, r0, r0, ror #28
    3080:			; <UNDEFINED> instruction: 0x460ab538
    3084:	strmi	r4, [ip], -r5, lsl #12
    3088:			; <UNDEFINED> instruction: 0x4608b119
    308c:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3090:	strtmi	r4, [r1], -r2, lsl #12
    3094:	pop	{r3, r5, r9, sl, lr}
    3098:			; <UNDEFINED> instruction: 0xf7ff4038
    309c:	svclt	0x0000bfb3
    30a0:	tstcs	r1, lr, lsl #8
    30a4:	addlt	fp, r5, r0, lsl r5
    30a8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    30ac:			; <UNDEFINED> instruction: 0xf8dfab07
    30b0:	strmi	ip, [r4], -r0, rrx
    30b4:			; <UNDEFINED> instruction: 0xf85344fe
    30b8:	stmdage	r2, {r2, r8, r9, fp, sp}
    30bc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    30c0:	ldrdgt	pc, [r0], -ip
    30c4:	andgt	pc, ip, sp, asr #17
    30c8:	stceq	0, cr15, [r0], {79}	; 0x4f
    30cc:			; <UNDEFINED> instruction: 0xf7fe9301
    30d0:	vmlane.f16	s28, s5, s4	; <UNPREDICTABLE>
    30d4:	strcs	fp, [r0], #-4024	; 0xfffff048
    30d8:	strtmi	sp, [r0], -r7, lsl #22
    30dc:			; <UNDEFINED> instruction: 0xf7ff9902
    30e0:			; <UNDEFINED> instruction: 0x4604ff91
    30e4:			; <UNDEFINED> instruction: 0xf7fe9802
    30e8:	bmi	2bd240 <__assert_fail@plt+0x2bbcdc>
    30ec:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    30f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30f4:	subsmi	r9, sl, r3, lsl #22
    30f8:	strtmi	sp, [r0], -r5, lsl #2
    30fc:	pop	{r0, r2, ip, sp, pc}
    3100:	andlt	r4, r3, r0, lsl r0
    3104:			; <UNDEFINED> instruction: 0xf7fe4770
    3108:	svclt	0x0000e8a2
    310c:	andeq	r3, r1, r0, lsr #27
    3110:	andeq	r0, r0, r0, lsl #3
    3114:	andeq	r3, r1, r6, ror #26
    3118:	mvnsmi	lr, #737280	; 0xb4000
    311c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3120:	bmi	d54b8c <__assert_fail@plt+0xd53628>
    3124:	blmi	d6f338 <__assert_fail@plt+0xd6ddd4>
    3128:			; <UNDEFINED> instruction: 0xf996447a
    312c:	ldmpl	r3, {lr}^
    3130:	movwls	r6, #6171	; 0x181b
    3134:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3138:	eorsle	r2, r4, r0, lsl #24
    313c:	strmi	r4, [r8], r5, lsl #12
    3140:			; <UNDEFINED> instruction: 0x46394630
    3144:	b	241144 <__assert_fail@plt+0x23fbe0>
    3148:			; <UNDEFINED> instruction: 0x56361834
    314c:	suble	r2, ip, r0, lsl #28
    3150:	svceq	0x0000f1b9
    3154:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3158:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    315c:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3160:	eorsle	r2, r5, r0, lsl #16
    3164:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3168:	movwcs	r4, #1641	; 0x669
    316c:	andvs	pc, r0, sp, lsl #17
    3170:			; <UNDEFINED> instruction: 0xf88d4648
    3174:			; <UNDEFINED> instruction: 0xf7fe3001
    3178:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    317c:	andeq	pc, r0, r8, asr #17
    3180:	mulcc	r1, r3, r9
    3184:	svclt	0x00181af6
    3188:	blcs	c994 <__assert_fail@plt+0xb430>
    318c:	strcs	fp, [r1], -r8, lsl #30
    3190:	andcc	fp, r2, lr, asr fp
    3194:	strtpl	r1, [r1], -r6, lsr #16
    3198:			; <UNDEFINED> instruction: 0x4638b119
    319c:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31a0:			; <UNDEFINED> instruction: 0x464cb318
    31a4:	bmi	5db264 <__assert_fail@plt+0x5d9d00>
    31a8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    31ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    31b0:	subsmi	r9, sl, r1, lsl #22
    31b4:			; <UNDEFINED> instruction: 0x4620d11e
    31b8:	pop	{r0, r1, ip, sp, pc}
    31bc:			; <UNDEFINED> instruction: 0x463983f0
    31c0:			; <UNDEFINED> instruction: 0xf7fd4620
    31c4:			; <UNDEFINED> instruction: 0xf8c8efd2
    31c8:	strtmi	r0, [r0], #-0
    31cc:	strb	r6, [sl, r8, lsr #32]!
    31d0:			; <UNDEFINED> instruction: 0x46204639
    31d4:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    31d8:	andeq	pc, r0, r8, asr #17
    31dc:	strtpl	r1, [r1], -r6, lsr #16
    31e0:			; <UNDEFINED> instruction: 0x4638b131
    31e4:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31e8:	eorvs	fp, ip, r0, lsl r9
    31ec:	ldrb	r2, [sl, r0, lsl #8]
    31f0:	ldrb	r6, [r8, lr, lsr #32]
    31f4:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31f8:	andeq	r3, r1, ip, lsr #26
    31fc:	andeq	r0, r0, r0, lsl #3
    3200:	andeq	r2, r0, r6, lsl #26
    3204:	andeq	r3, r1, sl, lsr #25
    3208:			; <UNDEFINED> instruction: 0x4604b510
    320c:	stmdacs	sl, {r0, sp, lr, pc}
    3210:	strtmi	sp, [r0], -r6
    3214:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3218:	mvnsle	r1, r3, asr #24
    321c:	ldclt	0, cr2, [r0, #-4]
    3220:	ldclt	0, cr2, [r0, #-0]
    3224:	bmi	730264 <__assert_fail@plt+0x72ed00>
    3228:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    322c:	addlt	fp, r3, r0, ror r5
    3230:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    3234:	movwls	r6, #6171	; 0x181b
    3238:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    323c:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    3240:	blmi	62f6c8 <__assert_fail@plt+0x62e164>
    3244:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3248:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    324c:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    3250:	strtmi	sl, [sl], -r8, lsl #22
    3254:	stmdavs	r0!, {r0, r8, sp}
    3258:			; <UNDEFINED> instruction: 0xf7fe9300
    325c:	stmdavs	r1!, {r3, r4, r6, fp, sp, lr, pc}
    3260:			; <UNDEFINED> instruction: 0xf7fe200a
    3264:	bmi	47d704 <__assert_fail@plt+0x47c1a0>
    3268:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    326c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3270:	subsmi	r9, sl, r1, lsl #22
    3274:	andlt	sp, r3, lr, lsl #2
    3278:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    327c:	ldrbmi	fp, [r0, -r3]!
    3280:	strmi	r4, [r3], -r9, lsl #28
    3284:	tstcs	r1, sl, lsl #20
    3288:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    328c:			; <UNDEFINED> instruction: 0xf7fe6820
    3290:	ldrb	lr, [sp, r6, ror #17]
    3294:	svc	0x00daf7fd
    3298:	andeq	r3, r1, sl, lsr #24
    329c:	andeq	r0, r0, r0, lsl #3
    32a0:	andeq	r3, r1, r6, lsl ip
    32a4:	andeq	r3, r1, r8, asr #27
    32a8:	andeq	r0, r0, r8, lsl #3
    32ac:	andeq	r3, r1, sl, ror #23
    32b0:	ldrdeq	r2, [r0], -sl
    32b4:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    32b8:	ldcmi	0, cr11, [r3], {130}	; 0x82
    32bc:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    32c0:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    32c4:	blcs	141418 <__assert_fail@plt+0x13feb4>
    32c8:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    32cc:	stmdavs	r9, {r0, r4, sl, fp, lr}
    32d0:			; <UNDEFINED> instruction: 0xf04f9101
    32d4:	movwls	r0, #256	; 0x100
    32d8:	stmdbpl	r4, {r0, r8, sp}
    32dc:			; <UNDEFINED> instruction: 0xf7fe6820
    32e0:	stmdavs	r1!, {r1, r2, r4, fp, sp, lr, pc}
    32e4:			; <UNDEFINED> instruction: 0xf7fe200a
    32e8:	bmi	2fd680 <__assert_fail@plt+0x2fc11c>
    32ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    32f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32f4:	subsmi	r9, sl, r1, lsl #22
    32f8:	andlt	sp, r2, r4, lsl #2
    32fc:			; <UNDEFINED> instruction: 0x4010e8bd
    3300:	ldrbmi	fp, [r0, -r4]!
    3304:	svc	0x00a2f7fd
    3308:	muleq	r1, r4, fp
    330c:	andeq	r0, r0, r0, lsl #3
    3310:	andeq	r3, r1, sl, lsl #23
    3314:	andeq	r0, r0, r8, lsl #3
    3318:	andeq	r3, r1, r6, ror #22
    331c:	mvnsmi	lr, sp, lsr #18
    3320:	strmi	fp, [sp], -r4, lsl #1
    3324:			; <UNDEFINED> instruction: 0x46044616
    3328:			; <UNDEFINED> instruction: 0xf7fe9003
    332c:	ldrcc	lr, [r0], #-2118	; 0xfffff7ba
    3330:	orrpl	pc, r0, #1325400064	; 0x4f000000
    3334:	ldrmi	r2, [r9], -r0, lsl #14
    3338:	strmi	r2, [r0], r1, lsl #4
    333c:			; <UNDEFINED> instruction: 0xf8c84620
    3340:	strls	r7, [r1], -r0
    3344:			; <UNDEFINED> instruction: 0xf7fd9500
    3348:	mcrne	15, 0, lr, cr3, cr6, {2}
    334c:			; <UNDEFINED> instruction: 0xf5b3db0a
    3350:	svclt	0x00a25f80
    3354:			; <UNDEFINED> instruction: 0x2324463c
    3358:	andcc	pc, r0, r8, asr #17
    335c:	andlt	r4, r4, r0, lsr #12
    3360:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3364:	ldrdmi	pc, [r0], -r8
    3368:	tstcs	r6, #28, 18	; 0x70000
    336c:	andcc	pc, r0, r8, asr #17
    3370:			; <UNDEFINED> instruction: 0x463ce7f4
    3374:	svclt	0x0000e7f2
    3378:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    337c:			; <UNDEFINED> instruction: 0x4614b530
    3380:	bicslt	fp, r1, r5, lsl #1
    3384:			; <UNDEFINED> instruction: 0xf992b322
    3388:			; <UNDEFINED> instruction: 0xf1003000
    338c:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    3390:			; <UNDEFINED> instruction: 0xf44f2b2f
    3394:	svclt	0x00085380
    3398:	strtmi	r3, [r0], -r1, lsl #4
    339c:	andne	lr, r1, #3358720	; 0x334000
    33a0:			; <UNDEFINED> instruction: 0x4619447d
    33a4:	strls	r2, [r0, #-513]	; 0xfffffdff
    33a8:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33ac:	svclt	0x00b82800
    33b0:	blle	8c3b8 <__assert_fail@plt+0x8ae54>
    33b4:	svcpl	0x0080f5b0
    33b8:	strtmi	sp, [r0], -r2, lsl #20
    33bc:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    33c0:	svc	0x00faf7fd
    33c4:			; <UNDEFINED> instruction: 0x23242400
    33c8:	strtmi	r6, [r0], -r3
    33cc:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    33d0:	strtmi	r4, [r0], -ip, lsl #12
    33d4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    33d8:	andeq	r2, r0, ip, asr #21
    33dc:	addlt	fp, r4, r0, ror r5
    33e0:	bmi	c56ca8 <__assert_fail@plt+0xc55744>
    33e4:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    33e8:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    33ec:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    33f0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    33f4:			; <UNDEFINED> instruction: 0xf04f9303
    33f8:	mrslt	r0, SPSR_mon
    33fc:	blmi	ad5cb8 <__assert_fail@plt+0xad4754>
    3400:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3404:	blls	dd474 <__assert_fail@plt+0xdbf10>
    3408:	qdaddle	r4, sl, r9
    340c:	ldcllt	0, cr11, [r0, #-16]!
    3410:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    3414:	svc	0x0060f7fd
    3418:	strtmi	fp, [r2], -r0, lsl #3
    341c:			; <UNDEFINED> instruction: 0xf7fda902
    3420:	bls	bf2e0 <__assert_fail@plt+0xbdd7c>
    3424:			; <UNDEFINED> instruction: 0xb12a4604
    3428:	ldrmi	r4, [r0], -r4, lsr #18
    342c:			; <UNDEFINED> instruction: 0xf7fd4479
    3430:	smlalbblt	lr, r0, r4, lr
    3434:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    3438:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    343c:	bmi	84c04c <__assert_fail@plt+0x84aae8>
    3440:	andsvs	r4, r3, sl, ror r4
    3444:			; <UNDEFINED> instruction: 0xf64fe7da
    3448:	ldrshtvs	r7, [r4], -pc
    344c:	mrc	7, 4, APSR_nzcv, cr8, cr13, {7}
    3450:			; <UNDEFINED> instruction: 0xf7fd4606
    3454:	addmi	lr, r6, #20, 30	; 0x50
    3458:	mrcmi	0, 0, sp, cr11, cr7, {0}
    345c:	strvc	pc, [r0], #68	; 0x44
    3460:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    3464:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    3468:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    346c:	svc	0x0074f7fd
    3470:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    3474:	strls	r2, [r0], #-257	; 0xfffffeff
    3478:			; <UNDEFINED> instruction: 0x4603447a
    347c:			; <UNDEFINED> instruction: 0xf7fd4628
    3480:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3484:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3488:			; <UNDEFINED> instruction: 0xf7fde7d9
    348c:			; <UNDEFINED> instruction: 0x4606efb0
    3490:	svc	0x0002f7fd
    3494:	svclt	0x00084286
    3498:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    349c:			; <UNDEFINED> instruction: 0xe7ced1dd
    34a0:	mrc	7, 6, APSR_nzcv, cr4, cr13, {7}
    34a4:	andeq	r3, r1, r6, lsr #24
    34a8:	andeq	r3, r1, ip, ror #20
    34ac:	andeq	r0, r0, r0, lsl #3
    34b0:	andeq	r3, r1, r4, ror #20
    34b4:	andeq	r3, r1, r4, asr sl
    34b8:	andeq	r2, r0, r2, ror #20
    34bc:	andeq	r2, r0, r8, asr sl
    34c0:	ldrdeq	r3, [r1], -r6
    34c4:	andeq	r3, r1, ip, asr #23
    34c8:	andeq	r3, r1, sl, lsr #23
    34cc:	andeq	r0, r0, r8, lsl #3
    34d0:	andeq	r2, r0, r2, asr sl
    34d4:	andeq	r2, r0, r0, lsl sl
    34d8:	stmvs	r3, {r4, r8, ip, sp, pc}
    34dc:	addvs	r3, r3, r1, lsl #6
    34e0:	svclt	0x00004770
    34e4:	ldrblt	r6, [r0, #2051]!	; 0x803
    34e8:	vmulmi.f64	d2, d0, d0
    34ec:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    34f0:	strmi	sp, [r5], -pc, lsr #20
    34f4:			; <UNDEFINED> instruction: 0xb129460c
    34f8:			; <UNDEFINED> instruction: 0xf7fd4608
    34fc:	strmi	lr, [r4], -r2, lsr #29
    3500:	eorle	r2, pc, r0, lsl #16
    3504:			; <UNDEFINED> instruction: 0xf7fd68e8
    3508:	blmi	67ee20 <__assert_fail@plt+0x67d8bc>
    350c:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    3510:			; <UNDEFINED> instruction: 0xf0106818
    3514:	tstle	r1, r4
    3518:	ldcllt	0, cr11, [r0, #12]!
    351c:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    3520:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    3524:	svc	0x0018f7fd
    3528:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    352c:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    3530:	tstls	r1, r0, lsl #12
    3534:	tstcs	r1, sl, ror r4
    3538:	ldrtmi	r4, [r8], -r3, lsl #12
    353c:	svc	0x008ef7fd
    3540:			; <UNDEFINED> instruction: 0x46284910
    3544:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    3548:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    354c:	andlt	r2, r3, r0
    3550:	blmi	372d18 <__assert_fail@plt+0x3717b4>
    3554:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    3558:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    355c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3560:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3564:	andeq	pc, fp, pc, rrx
    3568:	svclt	0x0000e7d6
    356c:	andeq	r3, r1, r6, ror #18
    3570:	strdeq	r3, [r1], -lr
    3574:	andeq	r0, r0, r8, lsl #3
    3578:	muleq	r0, sl, r9
    357c:	andeq	r2, r0, sl, asr #19
    3580:			; <UNDEFINED> instruction: 0x000029b4
    3584:			; <UNDEFINED> instruction: 0x000029b6
    3588:	ldrdeq	r2, [r0], -sl
    358c:	andeq	r2, r0, r0, ror r9
    3590:	andeq	r2, r0, sl, ror r9
    3594:	stmiavs	r0, {r8, ip, sp, pc}^
    3598:	svclt	0x00004770
    359c:			; <UNDEFINED> instruction: 0x4605b5f0
    35a0:	addlt	r4, r3, sp, lsl lr
    35a4:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    35a8:	strmi	fp, [r8], -r1, lsr #2
    35ac:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    35b0:	cmnlt	r0, #4, 12	; 0x400000
    35b4:	stmdacs	r0, {r3, r5, fp, sp, lr}
    35b8:			; <UNDEFINED> instruction: 0xf7fddb04
    35bc:			; <UNDEFINED> instruction: 0xf04fefbc
    35c0:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    35c4:			; <UNDEFINED> instruction: 0xf7fd6868
    35c8:	blmi	53ed60 <__assert_fail@plt+0x53d7fc>
    35cc:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    35d0:			; <UNDEFINED> instruction: 0xf0106818
    35d4:	tstle	r1, r4
    35d8:	ldcllt	0, cr11, [r0, #12]!
    35dc:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    35e0:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    35e4:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    35e8:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    35ec:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    35f0:	tstls	r1, r0, lsl #12
    35f4:	tstcs	r1, sl, ror r4
    35f8:	ldrtmi	r4, [r8], -r3, lsl #12
    35fc:	svc	0x002ef7fd
    3600:	strtmi	r4, [r8], -fp, lsl #18
    3604:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    3608:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    360c:	andlt	r2, r3, r0
    3610:			; <UNDEFINED> instruction: 0xf06fbdf0
    3614:	ldrb	r0, [pc, fp]
    3618:	andeq	r3, r1, lr, lsr #17
    361c:	andeq	r3, r1, lr, lsr sl
    3620:	andeq	r0, r0, r8, lsl #3
    3624:	ldrdeq	r2, [r0], -sl
    3628:	andeq	r2, r0, sl, lsl #18
    362c:	strdeq	r2, [r0], -r4
    3630:	andeq	r2, r0, sl, lsl #18
    3634:	stmdavs	r0, {r8, ip, sp, pc}^
    3638:	svclt	0x00004770
    363c:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    3640:			; <UNDEFINED> instruction: 0x4604447b
    3644:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    3648:	vtst.8	d22, d1, d8
    364c:	cmnpl	r1, r4, lsl r3
    3650:	rscpl	fp, r2, r2, lsl #1
    3654:	blmi	445364 <__assert_fail@plt+0x443e00>
    3658:	strle	r4, [r2], #-1147	; 0xfffffb85
    365c:	andlt	r2, r2, r0
    3660:	bmi	3f2c28 <__assert_fail@plt+0x3f16c4>
    3664:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    3668:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    366c:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    3670:	bmi	395aac <__assert_fail@plt+0x394548>
    3674:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3678:	tstls	r1, sl, ror r4
    367c:	strmi	r2, [r3], -r1, lsl #2
    3680:			; <UNDEFINED> instruction: 0xf7fd4630
    3684:	stmdbmi	sl, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3688:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    368c:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    3690:	andlt	r2, r2, r0
    3694:	svclt	0x0000bd70
    3698:	andeq	r3, r1, ip, asr #19
    369c:	strdeq	r3, [r1], -ip
    36a0:	andeq	r0, r0, r8, lsl #3
    36a4:	andeq	r2, r0, ip, asr r8
    36a8:	andeq	r2, r0, r4, lsl #17
    36ac:	andeq	r2, r0, r0, ror r8
    36b0:	muleq	r0, r6, r8
    36b4:	vand	d27, d1, d0
    36b8:	stmiapl	r0, {r4, r8, r9}^
    36bc:	svclt	0x00004770
    36c0:	vmax.s8	d20, d1, d2
    36c4:	andcs	r0, r0, r8, lsl r3
    36c8:			; <UNDEFINED> instruction: 0x477050d1
    36cc:	strdlt	fp, [r3], r0
    36d0:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    36d4:	suble	r2, r4, r0, lsl #16
    36d8:	strmi	r6, [r4], -r3, asr #16
    36dc:	eorsle	r2, r6, r0, lsl #22
    36e0:	blcs	1d6f4 <__assert_fail@plt+0x1c190>
    36e4:	ldrmi	sp, [r8], -r2, lsl #22
    36e8:	ldcllt	0, cr11, [r0, #12]!
    36ec:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    36f0:	teqlt	r8, #6291456	; 0x600000
    36f4:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    36f8:	smmlaeq	fp, fp, r8, r6
    36fc:	ldrtmi	sp, [r0], -r9, lsl #8
    3700:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    3704:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    3708:	eorvs	r4, r0, r3, lsl #12
    370c:	andlt	r4, r3, r8, lsl r6
    3710:	blmi	6f2ed8 <__assert_fail@plt+0x6f1974>
    3714:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    3718:			; <UNDEFINED> instruction: 0xf7fd681f
    371c:	ldmdbmi	sl, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    3720:	bmi	69491c <__assert_fail@plt+0x6933b8>
    3724:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3728:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    372c:	strmi	r2, [r3], -r1, lsl #2
    3730:			; <UNDEFINED> instruction: 0xf7fd4638
    3734:	ldmdbmi	r6, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    3738:			; <UNDEFINED> instruction: 0x46204632
    373c:			; <UNDEFINED> instruction: 0xf7ff4479
    3740:			; <UNDEFINED> instruction: 0xe7dcfd71
    3744:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    3748:	subsmi	r6, fp, #196608	; 0x30000
    374c:	blmi	47d680 <__assert_fail@plt+0x47c11c>
    3750:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    3754:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    3758:	tstcc	r4, #2030043136	; 0x79000000
    375c:			; <UNDEFINED> instruction: 0xf7fd4478
    3760:	blmi	3ff370 <__assert_fail@plt+0x3fde0c>
    3764:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    3768:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    376c:	tstcc	r4, #2030043136	; 0x79000000
    3770:			; <UNDEFINED> instruction: 0xf7fd4478
    3774:	svclt	0x0000eef8
    3778:	andeq	r3, r1, r2, lsl #15
    377c:	andeq	r3, r1, r6, lsl r9
    3780:	andeq	r0, r0, r8, lsl #3
    3784:	andeq	r2, r0, r4, lsr #15
    3788:	ldrdeq	r2, [r0], -r4
    378c:			; <UNDEFINED> instruction: 0x000027be
    3790:	andeq	r2, r0, r8, lsl #16
    3794:	ldrdeq	r2, [r0], -lr
    3798:	andeq	r2, r0, r4, ror r7
    379c:	ldrdeq	r2, [r0], -r8
    37a0:	andeq	r2, r0, sl, asr #17
    37a4:	andeq	r2, r0, r0, ror #14
    37a8:	andeq	r2, r0, r0, asr #15
    37ac:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    37b0:	addlt	r4, r2, fp, ror r4
    37b4:	strmi	fp, [r4], -r8, asr #6
    37b8:	stmdacs	r0, {fp, sp, lr}
    37bc:	bmi	67a3e8 <__assert_fail@plt+0x678e84>
    37c0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    37c4:	strle	r0, [r6], #-1874	; 0xfffff8ae
    37c8:	mrc	7, 5, APSR_nzcv, cr4, cr13, {7}
    37cc:	mvnscc	pc, #79	; 0x4f
    37d0:	andlt	r6, r2, r3, lsr #32
    37d4:	bmi	532d9c <__assert_fail@plt+0x531838>
    37d8:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    37dc:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    37e0:	ldc	7, cr15, [sl, #1012]!	; 0x3f4
    37e4:	bmi	4d5c34 <__assert_fail@plt+0x4d46d0>
    37e8:	strls	r4, [r0, #-1145]	; 0xfffffb87
    37ec:	tstls	r1, sl, ror r4
    37f0:	strmi	r2, [r3], -r1, lsl #2
    37f4:			; <UNDEFINED> instruction: 0xf7fd4630
    37f8:	stmdbmi	pc, {r1, r4, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    37fc:	stmdavs	r2!, {r5, r9, sl, lr}^
    3800:			; <UNDEFINED> instruction: 0xf7ff4479
    3804:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    3808:	blmi	33d788 <__assert_fail@plt+0x33c224>
    380c:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    3810:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    3814:			; <UNDEFINED> instruction: 0x33284479
    3818:			; <UNDEFINED> instruction: 0xf7fd4478
    381c:	svclt	0x0000eea4
    3820:	andeq	r3, r1, r4, lsr #13
    3824:	andeq	r3, r1, ip, asr #16
    3828:	andeq	r0, r0, r8, lsl #3
    382c:	andeq	r2, r0, r8, ror #13
    3830:	andeq	r2, r0, r0, lsl r7
    3834:	strdeq	r2, [r0], -ip
    3838:	andeq	r2, r0, r8, asr r7
    383c:	andeq	r2, r0, r2, lsr #16
    3840:			; <UNDEFINED> instruction: 0x000026b8
    3844:	andeq	r2, r0, r8, lsl r7
    3848:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    384c:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    3850:	blcc	70e18 <__assert_fail@plt+0x6f8b4>
    3854:	addlt	r2, r2, r0, lsl #22
    3858:	addvs	r4, r3, r4, lsl #12
    385c:	andlt	sp, r2, r1, lsl #26
    3860:	blmi	732e28 <__assert_fail@plt+0x7318c4>
    3864:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3868:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    386c:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    3870:			; <UNDEFINED> instruction: 0xb12358e3
    3874:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    3878:	stmiapl	r3!, {r5, r9, sl, lr}^
    387c:			; <UNDEFINED> instruction: 0x46204798
    3880:			; <UNDEFINED> instruction: 0xff94f7ff
    3884:			; <UNDEFINED> instruction: 0xf7fd6860
    3888:	stmiavs	r0!, {r2, r7, sl, fp, sp, lr, pc}^
    388c:	stc	7, cr15, [r0], {253}	; 0xfd
    3890:	andlt	r4, r2, r0, lsr #12
    3894:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3898:	ldcllt	7, cr15, [r8], #-1012	; 0xfffffc0c
    389c:	blmi	395664 <__assert_fail@plt+0x394100>
    38a0:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    38a4:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    38a8:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    38ac:	bmi	355ce4 <__assert_fail@plt+0x354780>
    38b0:	strls	r4, [r0, #-1145]	; 0xfffffb87
    38b4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    38b8:	strmi	r2, [r3], -r1, lsl #2
    38bc:			; <UNDEFINED> instruction: 0xf7fd4630
    38c0:	stmdbmi	r9, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    38c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    38c8:	stc2	7, cr15, [ip], #1020	; 0x3fc
    38cc:	svclt	0x0000e7ce
    38d0:	andeq	r3, r1, sl, lsl #12
    38d4:	andeq	r3, r1, r8, lsr #15
    38d8:	andeq	r0, r0, r8, lsl #3
    38dc:	andeq	r2, r0, r0, lsr #12
    38e0:	andeq	r2, r0, r8, asr #12
    38e4:	andeq	r2, r0, r2, lsr r6
    38e8:	andeq	r2, r0, r6, lsr #13
    38ec:	vshl.s8	d27, d15, d1
    38f0:	bmi	a83d68 <__assert_fail@plt+0xa82804>
    38f4:	blmi	a8b900 <__assert_fail@plt+0xa8a39c>
    38f8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    38fc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    3900:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    3904:			; <UNDEFINED> instruction: 0xf04f9303
    3908:			; <UNDEFINED> instruction: 0xf7fd0300
    390c:	blmi	97e93c <__assert_fail@plt+0x97d3d8>
    3910:			; <UNDEFINED> instruction: 0x4604447b
    3914:	bmi	92ff9c <__assert_fail@plt+0x92ea38>
    3918:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    391c:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    3920:			; <UNDEFINED> instruction: 0xf04f2101
    3924:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    3928:	cmplt	sp, r3, lsr #32
    392c:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    3930:	movwls	r4, #9770	; 0x262a
    3934:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3938:	blle	9cd940 <__assert_fail@plt+0x9cc3dc>
    393c:			; <UNDEFINED> instruction: 0xb32b6863
    3940:	blmi	5d61b0 <__assert_fail@plt+0x5d4c4c>
    3944:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3948:	blls	dd9b8 <__assert_fail@plt+0xdc454>
    394c:	qsuble	r4, sl, r2
    3950:	andlt	r4, r5, r0, lsr #12
    3954:	ldrhtmi	lr, [r0], #141	; 0x8d
    3958:	ldrbmi	fp, [r0, -r4]!
    395c:			; <UNDEFINED> instruction: 0x4e154a14
    3960:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    3964:			; <UNDEFINED> instruction: 0xf7fd681f
    3968:	ldmdbmi	r3, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    396c:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    3970:	tstls	r1, r0, lsl #12
    3974:	tstcs	r1, sl, ror r4
    3978:	ldrtmi	r4, [r8], -r3, lsl #12
    397c:	stcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3980:	strtmi	r4, [r0], -pc, lsl #18
    3984:			; <UNDEFINED> instruction: 0xf7ff4479
    3988:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    398c:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    3990:			; <UNDEFINED> instruction: 0xff5af7ff
    3994:			; <UNDEFINED> instruction: 0xf7fde7d4
    3998:	svclt	0x0000ec5a
    399c:	andeq	r3, r1, ip, asr r5
    39a0:	andeq	r0, r0, r0, lsl #3
    39a4:	andeq	r3, r1, r4, asr #10
    39a8:	strdeq	r3, [r1], -r4
    39ac:	andeq	r3, r1, r0, lsl r5
    39b0:	andeq	r0, r0, r8, lsl #3
    39b4:	andeq	r2, r0, r2, ror #10
    39b8:	andeq	r2, r0, sl, lsl #11
    39bc:	andeq	r2, r0, r4, ror r5
    39c0:	strdeq	r2, [r0], -r0
    39c4:	stmdavs	r0, {r4, r8, ip, sp, pc}
    39c8:	svceq	0x00c043c0
    39cc:	svclt	0x00004770
    39d0:	push	{r3, sl, ip, sp, pc}
    39d4:			; <UNDEFINED> instruction: 0x461441f0
    39d8:	addlt	r4, r7, r6, lsr sl
    39dc:			; <UNDEFINED> instruction: 0x460f4b36
    39e0:			; <UNDEFINED> instruction: 0xf8dd447a
    39e4:	ldmpl	r3, {r2, r4, r5, pc}^
    39e8:	movwls	r6, #22555	; 0x581b
    39ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39f0:	svceq	0x0000f1b8
    39f4:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    39f8:	strbmi	sl, [r1], -lr, lsl #20
    39fc:	andls	r4, r4, #5242880	; 0x500000
    3a00:	stc2	7, cr15, [ip], {255}	; 0xff
    3a04:			; <UNDEFINED> instruction: 0xf996b126
    3a08:	blcs	bcfa10 <__assert_fail@plt+0xbce4ac>
    3a0c:	strcc	fp, [r1], -r8, lsl #30
    3a10:			; <UNDEFINED> instruction: 0xf990b120
    3a14:	blcs	bcfa1c <__assert_fail@plt+0xbce4b8>
    3a18:	andcc	fp, r1, r8, lsl #30
    3a1c:	ldrdgt	pc, [ip], -r5
    3a20:	svceq	0x0000f1bc
    3a24:	tstlt	r6, #40	; 0x28
    3a28:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    3a2c:	mvnscc	pc, #79	; 0x4f
    3a30:	andcs	r9, r1, #3
    3a34:			; <UNDEFINED> instruction: 0x4621447d
    3a38:			; <UNDEFINED> instruction: 0x96024638
    3a3c:	andgt	pc, r4, sp, asr #17
    3a40:			; <UNDEFINED> instruction: 0xf7fd9500
    3a44:	adcmi	lr, r0, #132, 26	; 0x2100
    3a48:	shasxmi	fp, r8, r8
    3a4c:	bmi	7382f4 <__assert_fail@plt+0x736d90>
    3a50:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    3a54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a58:	subsmi	r9, sl, r5, lsl #22
    3a5c:	andlt	sp, r7, r7, lsr #2
    3a60:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3a64:	ldrbmi	fp, [r0, -r1]!
    3a68:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    3a6c:	mrcmi	7, 0, lr, cr6, cr13, {6}
    3a70:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    3a74:	ubfx	sp, r9, #3, #24
    3a78:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3a7c:	mcrcs	4, 0, r4, cr0, cr12, {7}
    3a80:	ubfx	sp, r2, #3, #21
    3a84:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    3a88:	rscle	r2, r0, r0, lsl #16
    3a8c:	strmi	r3, [r1], -r1, lsl #24
    3a90:			; <UNDEFINED> instruction: 0x46224638
    3a94:	ldc	7, cr15, [lr], #1012	; 0x3f4
    3a98:			; <UNDEFINED> instruction: 0xf8074638
    3a9c:	ldrb	r8, [r6, r4]
    3aa0:	stc	7, cr15, [sl], {253}	; 0xfd
    3aa4:	strmi	r2, [r3], -r4, lsr #4
    3aa8:	andsvs	r2, sl, r0
    3aac:			; <UNDEFINED> instruction: 0xf7fde7cf
    3ab0:	svclt	0x0000ebce
    3ab4:	andeq	r3, r1, r4, ror r4
    3ab8:	andeq	r0, r0, r0, lsl #3
    3abc:	andeq	r2, r0, r8, asr #10
    3ac0:	andeq	r3, r1, r2, lsl #8
    3ac4:	andeq	r2, r0, r6, asr r4
    3ac8:	andeq	r2, r0, r0, asr r4
    3acc:	andeq	r2, r0, r4, asr #8
    3ad0:	mvnsmi	lr, sp, lsr #18
    3ad4:	bmi	c55330 <__assert_fail@plt+0xc53dcc>
    3ad8:	blmi	c6fcf8 <__assert_fail@plt+0xc6e794>
    3adc:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    3ae0:	strmi	r9, [r7], -r3
    3ae4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ae8:			; <UNDEFINED> instruction: 0xf04f9305
    3aec:			; <UNDEFINED> instruction: 0xf7ff0300
    3af0:	blmi	b432ac <__assert_fail@plt+0xb41d48>
    3af4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    3af8:	andls	r4, r4, r4, lsl #12
    3afc:	bmi	aba734 <__assert_fail@plt+0xab91d0>
    3b00:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    3b04:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    3b08:	movwcs	r4, #1568	; 0x620
    3b0c:			; <UNDEFINED> instruction: 0x46294632
    3b10:	bl	1441b0c <__assert_fail@plt+0x14405a8>
    3b14:	ldmdblt	r8, {r2, r9, sl, lr}^
    3b18:	blmi	8563b0 <__assert_fail@plt+0x854e4c>
    3b1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b20:	blls	15db90 <__assert_fail@plt+0x15c62c>
    3b24:	teqle	r6, sl, asr r0
    3b28:	andlt	r4, r6, r0, lsr #12
    3b2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3b30:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    3b34:	blcs	9db48 <__assert_fail@plt+0x9c5e4>
    3b38:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    3b3c:	ldmpl	fp!, {r3, r4, r8, r9}^
    3b40:	rscle	r2, r9, r0, lsl #22
    3b44:	ldrtmi	sl, [r8], -r4, lsl #20
    3b48:	ldrmi	r4, [r8, r9, lsr #12]
    3b4c:	mvnle	r2, r0, lsl #16
    3b50:	ldrtmi	r4, [r2], -r3, lsl #12
    3b54:	strtmi	r9, [r9], -r4, lsl #16
    3b58:	bl	b41b54 <__assert_fail@plt+0xb405f0>
    3b5c:	ldrb	r4, [fp, r4, lsl #12]
    3b60:			; <UNDEFINED> instruction: 0x4c144a13
    3b64:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    3b68:	ldrdhi	pc, [r0], -r3
    3b6c:	bl	ffd41b68 <__assert_fail@plt+0xffd40604>
    3b70:	bmi	495fbc <__assert_fail@plt+0x494a58>
    3b74:	strls	r4, [r0], #-1145	; 0xfffffb87
    3b78:	tstls	r1, sl, ror r4
    3b7c:	strmi	r2, [r3], -r1, lsl #2
    3b80:			; <UNDEFINED> instruction: 0xf7fd4640
    3b84:	stmdbmi	lr, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    3b88:	ldrtmi	r4, [r8], -sl, lsr #12
    3b8c:			; <UNDEFINED> instruction: 0xf7ff4479
    3b90:			; <UNDEFINED> instruction: 0x9c04fb49
    3b94:			; <UNDEFINED> instruction: 0xf7fde7b8
    3b98:	svclt	0x0000eb5a
    3b9c:	andeq	r3, r1, r6, ror r3
    3ba0:	andeq	r0, r0, r0, lsl #3
    3ba4:	andeq	r3, r1, r0, ror #6
    3ba8:	andeq	r3, r1, ip, lsl #10
    3bac:	andeq	r3, r1, r8, lsr r3
    3bb0:	andeq	r0, r0, r8, lsl #3
    3bb4:	andeq	r2, r0, lr, asr r3
    3bb8:	andeq	r2, r0, r4, lsl #7
    3bbc:	andeq	r2, r0, r0, ror r3
    3bc0:	strdeq	r2, [r0], -ip
    3bc4:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    3bc8:	ldcmi	0, cr11, [r5], {131}	; 0x83
    3bcc:	strmi	sl, [sp], -r6, lsl #20
    3bd0:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    3bd4:	blcc	141d24 <__assert_fail@plt+0x1407c0>
    3bd8:	strmi	r5, [r4], -r1, ror #16
    3bdc:	tstls	r1, r9, lsl #16
    3be0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3be4:	andls	r4, r0, #26214400	; 0x1900000
    3be8:	blx	fe641bee <__assert_fail@plt+0xfe64068a>
    3bec:	strmi	fp, [r2], -r8, lsl #3
    3bf0:	strtmi	r4, [r0], -r9, lsr #12
    3bf4:			; <UNDEFINED> instruction: 0xff6cf7ff
    3bf8:	blmi	29642c <__assert_fail@plt+0x294ec8>
    3bfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c00:	blls	5dc70 <__assert_fail@plt+0x5c70c>
    3c04:	qaddle	r4, sl, r9
    3c08:	pop	{r0, r1, ip, sp, pc}
    3c0c:	andlt	r4, r2, r0, lsr r0
    3c10:			; <UNDEFINED> instruction: 0xf7fd4770
    3c14:	stmdavs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3c18:	strb	r4, [sp, r0, asr #4]!
    3c1c:	bl	5c1c18 <__assert_fail@plt+0x5c06b4>
    3c20:	andeq	r3, r1, r2, lsl #5
    3c24:	andeq	r0, r0, r0, lsl #3
    3c28:	andeq	r3, r1, r8, asr r2
    3c2c:	mvnsmi	lr, #737280	; 0xb4000
    3c30:	bmi	1455490 <__assert_fail@plt+0x1453f2c>
    3c34:	blmi	146fe50 <__assert_fail@plt+0x146e8ec>
    3c38:	svcmi	0x0051447a
    3c3c:	ldrbtmi	r5, [pc], #-2259	; 3c44 <__assert_fail@plt+0x26e0>
    3c40:	movwls	r6, #14363	; 0x381b
    3c44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c48:			; <UNDEFINED> instruction: 0x4680b1f0
    3c4c:			; <UNDEFINED> instruction: 0xf7ff460d
    3c50:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    3c54:	andls	r4, r2, r4, lsl #12
    3c58:	strtmi	sp, [sl], -sl, lsl #22
    3c5c:			; <UNDEFINED> instruction: 0xf7fd4631
    3c60:			; <UNDEFINED> instruction: 0x1e04eabe
    3c64:	blmi	11fa930 <__assert_fail@plt+0x11f93cc>
    3c68:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c6c:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    3c70:	blmi	109658c <__assert_fail@plt+0x1095028>
    3c74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c78:	blls	ddce8 <__assert_fail@plt+0xdc784>
    3c7c:	cmnle	r3, sl, asr r0
    3c80:	andlt	r4, r5, r0, lsr #12
    3c84:	mvnshi	lr, #12386304	; 0xbd0000
    3c88:			; <UNDEFINED> instruction: 0xf7fd4630
    3c8c:	blmi	ffead4 <__assert_fail@plt+0xffd570>
    3c90:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c94:			; <UNDEFINED> instruction: 0x46040759
    3c98:	blmi	f79448 <__assert_fail@plt+0xf77ee4>
    3c9c:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    3ca0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3ca4:	bl	1641ca0 <__assert_fail@plt+0x164073c>
    3ca8:	bmi	f1619c <__assert_fail@plt+0xf14c38>
    3cac:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3cb0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3cb4:	strmi	r2, [r3], -r1, lsl #2
    3cb8:			; <UNDEFINED> instruction: 0xf7fd4638
    3cbc:	ldmdami	r8!, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3cc0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3cc4:	blx	ffdc1cc8 <__assert_fail@plt+0xffdc0764>
    3cc8:			; <UNDEFINED> instruction: 0xf7fde7d2
    3ccc:	stmdavs	r3, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    3cd0:	bicle	r2, r8, r2, lsl #22
    3cd4:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    3cd8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3cdc:	sbcle	r2, r2, r0, lsl #22
    3ce0:	ldrtmi	sl, [r1], -r2, lsl #20
    3ce4:	ldrmi	r4, [r8, r0, asr #12]
    3ce8:			; <UNDEFINED> instruction: 0xd1bc2800
    3cec:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    3cf0:			; <UNDEFINED> instruction: 0xf7fd4631
    3cf4:	blmi	afe6cc <__assert_fail@plt+0xafd168>
    3cf8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3cfc:	pkhtbmi	r0, r1, sl, asr #14
    3d00:	blmi	8f91e4 <__assert_fail@plt+0x8f7c80>
    3d04:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    3d08:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3d0c:	bl	941d08 <__assert_fail@plt+0x9407a4>
    3d10:	bmi	9d61b0 <__assert_fail@plt+0x9d4c4c>
    3d14:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3d18:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3d1c:	strmi	r2, [r3], -r1, lsl #2
    3d20:			; <UNDEFINED> instruction: 0xf7fd4638
    3d24:	strbmi	lr, [ip, #-2972]	; 0xfffff464
    3d28:	blmi	8b7db0 <__assert_fail@plt+0x8b684c>
    3d2c:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    3d30:	blmi	5fbd84 <__assert_fail@plt+0x5fa820>
    3d34:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    3d38:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3d3c:	bl	341d38 <__assert_fail@plt+0x3407d4>
    3d40:	bmi	7d61c0 <__assert_fail@plt+0x7d4c5c>
    3d44:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3d48:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3d4c:	strmi	r2, [r3], -r1, lsl #2
    3d50:			; <UNDEFINED> instruction: 0xf7fd4638
    3d54:	blmi	6feb6c <__assert_fail@plt+0x6fd608>
    3d58:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3d5c:			; <UNDEFINED> instruction: 0x46404632
    3d60:			; <UNDEFINED> instruction: 0xf7ff4479
    3d64:			; <UNDEFINED> instruction: 0xe783fa5f
    3d68:	b	1c41d64 <__assert_fail@plt+0x1c40800>
    3d6c:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    3d70:			; <UNDEFINED> instruction: 0x4604e7f3
    3d74:	svclt	0x0000e77c
    3d78:	andeq	r3, r1, ip, lsl r2
    3d7c:	andeq	r0, r0, r0, lsl #3
    3d80:	andeq	r3, r1, r6, lsl r2
    3d84:	andeq	r3, r1, r4, lsr #7
    3d88:	andeq	r3, r1, r0, ror #3
    3d8c:	andeq	r3, r1, ip, ror r3
    3d90:	andeq	r0, r0, r8, lsl #3
    3d94:	andeq	r2, r0, r4, lsr #4
    3d98:	andeq	r2, r0, ip, asr #4
    3d9c:	andeq	r2, r0, r6, lsr r2
    3da0:	andeq	r2, r0, r6, ror #5
    3da4:	andeq	r3, r1, r4, lsl r3
    3da8:			; <UNDEFINED> instruction: 0x000021bc
    3dac:	andeq	r2, r0, r4, ror #3
    3db0:	andeq	r2, r0, lr, asr #3
    3db4:	andeq	r2, r0, sl, ror #4
    3db8:	andeq	r2, r0, ip, lsl #3
    3dbc:			; <UNDEFINED> instruction: 0x000021b4
    3dc0:	muleq	r0, lr, r1
    3dc4:	andeq	r2, r0, r8, ror #2
    3dc8:	andeq	r2, r0, r4, ror #4
    3dcc:	andeq	r2, r0, r2, asr r1
    3dd0:			; <UNDEFINED> instruction: 0x4614b538
    3dd4:	ldrmi	r4, [sl], -sp, lsl #12
    3dd8:	strmi	r4, [r4], -r1, lsr #12
    3ddc:	blx	fe7c1de0 <__assert_fail@plt+0xfe7c087c>
    3de0:			; <UNDEFINED> instruction: 0x4602b130
    3de4:	strtmi	r4, [r0], -r9, lsr #12
    3de8:	ldrhtmi	lr, [r8], -sp
    3dec:	svclt	0x001ef7ff
    3df0:	b	ff8c1dec <__assert_fail@plt+0xff8c0888>
    3df4:	submi	r6, r0, #0, 16
    3df8:	svclt	0x0000bd38
    3dfc:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    3e00:	ldrbtmi	fp, [ip], #1036	; 0x40c
    3e04:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    3e08:			; <UNDEFINED> instruction: 0xf85cb083
    3e0c:	blge	10be1c <__assert_fail@plt+0x10a8b8>
    3e10:	andls	r6, r1, #1179648	; 0x120000
    3e14:	andeq	pc, r0, #79	; 0x4f
    3e18:	blcs	141f6c <__assert_fail@plt+0x140a08>
    3e1c:			; <UNDEFINED> instruction: 0xf7ff9300
    3e20:	bmi	283d84 <__assert_fail@plt+0x282820>
    3e24:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3e28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e2c:	subsmi	r9, sl, r1, lsl #22
    3e30:	andlt	sp, r3, r4, lsl #2
    3e34:	bl	141fb0 <__assert_fail@plt+0x140a4c>
    3e38:	ldrbmi	fp, [r0, -r2]!
    3e3c:	b	1c1e38 <__assert_fail@plt+0x1c08d4>
    3e40:	andeq	r3, r1, r2, asr r0
    3e44:	andeq	r0, r0, r0, lsl #3
    3e48:	andeq	r3, r1, lr, lsr #32
    3e4c:	mvnsmi	lr, sp, lsr #18
    3e50:	bicslt	r4, r9, ip, lsl #12
    3e54:	mulcc	r0, r1, r9
    3e58:	vmax.s8	d20, d0, d14
    3e5c:	tstcs	r0, r1, lsl #24
    3e60:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    3e64:	strcs	pc, [r1, -r0, asr #4]
    3e68:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    3e6c:	blcs	1cb0440 <__assert_fail@plt+0x1caeedc>
    3e70:	svcpl	0x0001f916
    3e74:	blcs	1df7ee4 <__assert_fail@plt+0x1df6980>
    3e78:	blcs	1877ec4 <__assert_fail@plt+0x1876960>
    3e7c:	blcs	1977ef4 <__assert_fail@plt+0x1976990>
    3e80:	svclt	0x0008462b
    3e84:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    3e88:	mvnsle	r2, r0, lsl #22
    3e8c:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3e90:	blle	64de98 <__assert_fail@plt+0x64c934>
    3e94:	pop	{r0, r5, r9, sl, lr}
    3e98:			; <UNDEFINED> instruction: 0xf7fd41f0
    3e9c:			; <UNDEFINED> instruction: 0x2d2bb939
    3ea0:	svclt	0x000c462b
    3ea4:	tsteq	lr, r1, asr #20
    3ea8:			; <UNDEFINED> instruction: 0xe7ed4339
    3eac:	strtmi	r2, [fp], -fp, lsr #26
    3eb0:			; <UNDEFINED> instruction: 0xf041bf08
    3eb4:	strb	r0, [r7, r2, lsl #2]!
    3eb8:	strtmi	r2, [fp], -fp, lsr #26
    3ebc:	b	1073af4 <__assert_fail@plt+0x1072590>
    3ec0:	b	10442e8 <__assert_fail@plt+0x1042d84>
    3ec4:	ldrb	r0, [pc, ip, lsl #2]
    3ec8:	ldmfd	sp!, {sp}
    3ecc:	svclt	0x000081f0
    3ed0:			; <UNDEFINED> instruction: 0x4614b538
    3ed4:	ldrmi	r4, [sl], -sp, lsl #12
    3ed8:	strmi	r4, [r4], -r1, lsr #12
    3edc:	blx	7c1ee0 <__assert_fail@plt+0x7c097c>
    3ee0:			; <UNDEFINED> instruction: 0x4602b130
    3ee4:	strtmi	r4, [r0], -r9, lsr #12
    3ee8:	ldrhtmi	lr, [r8], -sp
    3eec:	svclt	0x00aef7ff
    3ef0:	svclt	0x0000bd38
    3ef4:	ldrbmi	lr, [r0, sp, lsr #18]!
    3ef8:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    3efc:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    3f00:	bmi	e5575c <__assert_fail@plt+0xe541f8>
    3f04:	addlt	r4, r2, r9, ror r4
    3f08:			; <UNDEFINED> instruction: 0xf1084699
    3f0c:	stmpl	sl, {r0, r1, r2, r8, r9}
    3f10:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    3f14:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    3f18:	rsbsvs	r6, sl, r2, lsl r8
    3f1c:	andeq	pc, r0, #79	; 0x4f
    3f20:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    3f24:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    3f28:	ldmib	r7, {r1, r4, r5, sp, lr}^
    3f2c:			; <UNDEFINED> instruction: 0xf7ff230a
    3f30:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3f34:	strmi	sp, [r4], -fp, asr #32
    3f38:	strbmi	r4, [r1], -r2, lsl #12
    3f3c:	strbtmi	r4, [sl], r8, ror #12
    3f40:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f44:	eorsle	r2, r5, r0, lsl #16
    3f48:			; <UNDEFINED> instruction: 0xf7fd4620
    3f4c:	ldrbmi	lr, [r0], -lr, lsl #21
    3f50:	b	6c1f4c <__assert_fail@plt+0x6c09e8>
    3f54:	andcs	r4, r0, #59768832	; 0x3900000
    3f58:			; <UNDEFINED> instruction: 0xf91a3801
    3f5c:	blcs	28ff64 <__assert_fail@plt+0x28ea00>
    3f60:	movwcs	fp, #3844	; 0xf04
    3f64:	andcc	pc, r0, sl, lsl #16
    3f68:			; <UNDEFINED> instruction: 0xf0014628
    3f6c:	strmi	pc, [r1], -r1, lsr #19
    3f70:	orrlt	r6, r8, #48	; 0x30
    3f74:			; <UNDEFINED> instruction: 0x4650683a
    3f78:	svceq	0x0000f1b9
    3f7c:			; <UNDEFINED> instruction: 0xf001d10f
    3f80:	stmiblt	r8, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
    3f84:	bmi	68bf8c <__assert_fail@plt+0x68aa28>
    3f88:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    3f8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f90:	subsmi	r6, sl, fp, ror r8
    3f94:	strcc	sp, [r8, -r3, lsr #2]
    3f98:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    3f9c:	movwcs	r8, #2032	; 0x7f0
    3fa0:	blx	fe03ffae <__assert_fail@plt+0xfe03ea4a>
    3fa4:	rscle	r2, sp, r0, lsl #16
    3fa8:			; <UNDEFINED> instruction: 0xf0016830
    3fac:			; <UNDEFINED> instruction: 0xf06ff995
    3fb0:			; <UNDEFINED> instruction: 0xe7e80015
    3fb4:	b	41fb0 <__assert_fail@plt+0x40a4c>
    3fb8:	ldrdhi	pc, [r0], -r0
    3fbc:			; <UNDEFINED> instruction: 0xf7fd4620
    3fc0:			; <UNDEFINED> instruction: 0xf1c8ea54
    3fc4:			; <UNDEFINED> instruction: 0xf1b80000
    3fc8:	bicsle	r0, ip, r0, lsl #30
    3fcc:			; <UNDEFINED> instruction: 0xf7fde7bf
    3fd0:	stmdavs	r0, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    3fd4:	ldrb	r4, [r6, r0, asr #4]
    3fd8:	andeq	pc, fp, pc, rrx
    3fdc:			; <UNDEFINED> instruction: 0xf7fde7d3
    3fe0:	svclt	0x0000e936
    3fe4:	andeq	r2, r1, r0, asr pc
    3fe8:	andeq	r0, r0, r0, lsl #3
    3fec:	andeq	r2, r0, lr, lsr #1
    3ff0:	andeq	r2, r1, sl, asr #29
    3ff4:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    3ff8:	ldrbtmi	fp, [ip], #1036	; 0x40c
    3ffc:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    4000:			; <UNDEFINED> instruction: 0xf85cb083
    4004:	blge	10c014 <__assert_fail@plt+0x10aab0>
    4008:	andls	r6, r1, #1179648	; 0x120000
    400c:	andeq	pc, r0, #79	; 0x4f
    4010:	blcs	142164 <__assert_fail@plt+0x140c00>
    4014:			; <UNDEFINED> instruction: 0xf7ff9300
    4018:	bmi	283d8c <__assert_fail@plt+0x282828>
    401c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4020:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4024:	subsmi	r9, sl, r1, lsl #22
    4028:	andlt	sp, r3, r4, lsl #2
    402c:	bl	1421a8 <__assert_fail@plt+0x140c44>
    4030:	ldrbmi	fp, [r0, -r2]!
    4034:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4038:	andeq	r2, r1, sl, asr lr
    403c:	andeq	r0, r0, r0, lsl #3
    4040:	andeq	r2, r1, r6, lsr lr
    4044:	ldrblt	r4, [r0, #2856]!	; 0xb28
    4048:	addlt	r4, r3, fp, ror r4
    404c:	orrslt	r4, r1, ip, lsl #12
    4050:	vst1.8	{d20-d22}, [pc], sl
    4054:			; <UNDEFINED> instruction: 0xf7ff2100
    4058:	strmi	pc, [r5], -r9, ror #27
    405c:	blle	74f464 <__assert_fail@plt+0x74df00>
    4060:			; <UNDEFINED> instruction: 0xf7fd4628
    4064:			; <UNDEFINED> instruction: 0x4606ea38
    4068:	eorsle	r2, r8, r0, lsl #16
    406c:	eorsle	r2, r1, r0, lsl #24
    4070:	andlt	r4, r3, r0, lsr r6
    4074:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    4078:	cmnlt	sl, r5, lsl #12
    407c:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    4080:	smmlaeq	r2, r2, r8, r6
    4084:	strtmi	sp, [r8], -lr, lsl #8
    4088:	blx	84208e <__assert_fail@plt+0x840b2a>
    408c:	blle	14e094 <__assert_fail@plt+0x14cb30>
    4090:			; <UNDEFINED> instruction: 0xf0012103
    4094:			; <UNDEFINED> instruction: 0x4605f859
    4098:	ble	ff84f4a0 <__assert_fail@plt+0xff84df3c>
    409c:	ldrtmi	r2, [r0], -r0, lsl #12
    40a0:	ldcllt	0, cr11, [r0, #12]!
    40a4:			; <UNDEFINED> instruction: 0x4e134a12
    40a8:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    40ac:			; <UNDEFINED> instruction: 0xf7fd681f
    40b0:	ldmdbmi	r1, {r2, r4, r6, r8, fp, sp, lr, pc}
    40b4:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    40b8:	tstls	r1, r0, lsl #12
    40bc:	tstcs	r1, sl, ror r4
    40c0:	ldrtmi	r4, [r8], -r3, lsl #12
    40c4:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40c8:	strtmi	r4, [r8], -sp, lsl #18
    40cc:			; <UNDEFINED> instruction: 0xf7ff4479
    40d0:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    40d4:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40d8:	andlt	r4, r3, r0, lsr r6
    40dc:			; <UNDEFINED> instruction: 0x4628bdf0
    40e0:	b	a420dc <__assert_fail@plt+0xa40b78>
    40e4:	svclt	0x0000e7c4
    40e8:	andeq	r2, r1, ip, lsl #28
    40ec:	andeq	r2, r1, lr, lsl #31
    40f0:	andeq	r0, r0, r8, lsl #3
    40f4:	andeq	r1, r0, sl, lsl lr
    40f8:	andeq	r1, r0, r2, asr #28
    40fc:	andeq	r1, r0, ip, lsr #28
    4100:	andeq	r1, r0, ip, lsl #30
    4104:			; <UNDEFINED> instruction: 0x4604b510
    4108:			; <UNDEFINED> instruction: 0xf908f7ff
    410c:	strmi	fp, [r1], -r8, lsr #2
    4110:	pop	{r5, r9, sl, lr}
    4114:			; <UNDEFINED> instruction: 0xf7ff4010
    4118:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    411c:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    4120:	addlt	fp, r2, r0, lsl #10
    4124:	bge	d6d64 <__assert_fail@plt+0xd5800>
    4128:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    412c:	blne	14227c <__assert_fail@plt+0x140d18>
    4130:	movwls	r6, #6171	; 0x181b
    4134:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4138:			; <UNDEFINED> instruction: 0xf7ff9200
    413c:	bmi	2840d0 <__assert_fail@plt+0x282b6c>
    4140:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4144:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4148:	subsmi	r9, sl, r1, lsl #22
    414c:	andlt	sp, r2, r4, lsl #2
    4150:	bl	1422cc <__assert_fail@plt+0x140d68>
    4154:	ldrbmi	fp, [r0, -r3]!
    4158:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    415c:	andeq	r2, r1, ip, lsr #26
    4160:	andeq	r0, r0, r0, lsl #3
    4164:	andeq	r2, r1, r2, lsl sp
    4168:			; <UNDEFINED> instruction: 0x460db570
    416c:	cmplt	fp, r6, lsl r6
    4170:			; <UNDEFINED> instruction: 0xf7ff461c
    4174:	vmlane.f32	s30, s7, s23
    4178:			; <UNDEFINED> instruction: 0x4633db13
    417c:	strtmi	r4, [r1], -sl, lsr #12
    4180:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4184:	ldmlt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4188:			; <UNDEFINED> instruction: 0xf8f6f7ff
    418c:	ldrtmi	fp, [r2], -r8, lsr #2
    4190:	pop	{r0, r3, r5, r9, sl, lr}
    4194:			; <UNDEFINED> instruction: 0xf7fd4070
    4198:			; <UNDEFINED> instruction: 0xf7fdb877
    419c:	stmdavs	r3, {r1, r2, r3, r8, fp, sp, lr, pc}
    41a0:			; <UNDEFINED> instruction: 0x4618425b
    41a4:	svclt	0x0000bd70
    41a8:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    41ac:	addlt	r4, r3, sp, lsl #12
    41b0:	blge	1d6610 <__assert_fail@plt+0x1d50ac>
    41b4:	bmi	595a14 <__assert_fail@plt+0x5944b0>
    41b8:			; <UNDEFINED> instruction: 0xf8534479
    41bc:	stmpl	sl, {r2, r8, r9, fp, lr}
    41c0:	strmi	r4, [r4], -r1, lsr #12
    41c4:	andls	r6, r1, #1179648	; 0x120000
    41c8:	andeq	pc, r0, #79	; 0x4f
    41cc:	movwls	r4, #1562	; 0x61a
    41d0:			; <UNDEFINED> instruction: 0xf8a4f7ff
    41d4:			; <UNDEFINED> instruction: 0x4603b190
    41d8:			; <UNDEFINED> instruction: 0x46294632
    41dc:			; <UNDEFINED> instruction: 0xf7ff4620
    41e0:	bmi	3440f4 <__assert_fail@plt+0x342b90>
    41e4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    41e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    41ec:	subsmi	r9, sl, r1, lsl #22
    41f0:	andlt	sp, r3, r9, lsl #2
    41f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    41f8:	ldrbmi	fp, [r0, -r1]!
    41fc:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4200:	submi	r6, r0, #0, 16
    4204:			; <UNDEFINED> instruction: 0xf7fde7ed
    4208:	svclt	0x0000e822
    420c:	muleq	r1, ip, ip
    4210:	andeq	r0, r0, r0, lsl #3
    4214:	andeq	r2, r1, lr, ror #24
    4218:	svcmi	0x00f0e92d
    421c:	svcmi	0x004a461d
    4220:			; <UNDEFINED> instruction: 0x461a4614
    4224:	ldrbtmi	r4, [pc], #-2889	; 422c <__assert_fail@plt+0x2cc8>
    4228:	strmi	fp, [lr], -r9, lsl #1
    422c:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    4230:			; <UNDEFINED> instruction: 0xf8df58fb
    4234:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    4238:			; <UNDEFINED> instruction: 0xf04f9307
    423c:			; <UNDEFINED> instruction: 0xf7ff0300
    4240:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    4244:			; <UNDEFINED> instruction: 0xf7fd4607
    4248:	svccs	0x0000e8b8
    424c:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    4250:	svclt	0x00b84680
    4254:	blle	f14c10 <__assert_fail@plt+0xf136ac>
    4258:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    425c:	smmlaeq	fp, fp, r8, r6
    4260:	strtmi	sp, [r2], -r3, asr #8
    4264:	ldrtmi	r2, [r0], -r0, lsl #2
    4268:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    426c:	rsble	r2, r4, r0, lsl #24
    4270:	vrshl.s8	d18, d0, d11
    4274:			; <UNDEFINED> instruction: 0xf6c02b80
    4278:	strtmi	r6, [r9], r6, ror #23
    427c:	movwls	sl, #15109	; 0x3b05
    4280:	ldrtmi	r4, [r1], -r2, lsr #12
    4284:			; <UNDEFINED> instruction: 0xf7fc4638
    4288:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    428c:	bne	93b6c4 <__assert_fail@plt+0x93a160>
    4290:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    4294:	strtmi	sp, [r2], -lr, asr #32
    4298:			; <UNDEFINED> instruction: 0x46384631
    429c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    42a0:	svc	0x0068f7fc
    42a4:	ldclle	8, cr2, [r2]
    42a8:	ldrdge	pc, [r0], -r8
    42ac:			; <UNDEFINED> instruction: 0xf1bad008
    42b0:	svclt	0x00180f04
    42b4:	svceq	0x000bf1ba
    42b8:			; <UNDEFINED> instruction: 0xf1b9d102
    42bc:	ldcle	15, cr0, [r0, #-16]!
    42c0:	svclt	0x00082d00
    42c4:	ldrbcc	pc, [pc, #79]!	; 431b <__assert_fail@plt+0x2db7>	; <UNPREDICTABLE>
    42c8:			; <UNDEFINED> instruction: 0xf7fd4638
    42cc:			; <UNDEFINED> instruction: 0xf8c8e934
    42d0:	bmi	86c2d8 <__assert_fail@plt+0x86ad74>
    42d4:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    42d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    42dc:	subsmi	r9, sl, r7, lsl #22
    42e0:	strtmi	sp, [r8], -pc, lsr #2
    42e4:	pop	{r0, r3, ip, sp, pc}
    42e8:	blmi	7282b0 <__assert_fail@plt+0x726d4c>
    42ec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    42f0:	ldrdls	pc, [r0], -r3
    42f4:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42f8:			; <UNDEFINED> instruction: 0xf8df4919
    42fc:	bmi	6b44a4 <__assert_fail@plt+0x6b2f40>
    4300:	ldrbtmi	r4, [ip], #1145	; 0x479
    4304:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4308:			; <UNDEFINED> instruction: 0xf8cd2101
    430c:	strmi	ip, [r3], -r0
    4310:			; <UNDEFINED> instruction: 0xf7fd4648
    4314:	ldmdami	r5, {r2, r5, r7, fp, sp, lr, pc}
    4318:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    431c:			; <UNDEFINED> instruction: 0xffcaf7fe
    4320:			; <UNDEFINED> instruction: 0x2100e79f
    4324:			; <UNDEFINED> instruction: 0xf1099803
    4328:	stmib	sp, {r0, r8, fp}^
    432c:			; <UNDEFINED> instruction: 0xf7fc1b05
    4330:			; <UNDEFINED> instruction: 0xe7a5ef3c
    4334:	ldrdge	pc, [r0], -r8
    4338:			; <UNDEFINED> instruction: 0xf8d8e7c6
    433c:	strtmi	sl, [r5], -r0
    4340:			; <UNDEFINED> instruction: 0xf7fce7c2
    4344:	svclt	0x0000ef84
    4348:	andeq	r2, r1, lr, lsr #24
    434c:	andeq	r0, r0, r0, lsl #3
    4350:	andeq	r2, r1, r2, lsl ip
    4354:			; <UNDEFINED> instruction: 0x00012db2
    4358:	andeq	r2, r1, lr, ror fp
    435c:	andeq	r0, r0, r8, lsl #3
    4360:	strdeq	r1, [r0], -r8
    4364:	andeq	r1, r0, r2, asr #23
    4368:	andeq	r1, r0, r2, ror #23
    436c:	ldrdeq	r1, [r0], -r2
    4370:			; <UNDEFINED> instruction: 0x460db570
    4374:			; <UNDEFINED> instruction: 0x46194616
    4378:	strmi	r9, [r4], -r4, lsl #20
    437c:			; <UNDEFINED> instruction: 0xffcef7fe
    4380:			; <UNDEFINED> instruction: 0x4603b138
    4384:			; <UNDEFINED> instruction: 0x46294632
    4388:	pop	{r5, r9, sl, lr}
    438c:			; <UNDEFINED> instruction: 0xf7ff4070
    4390:			; <UNDEFINED> instruction: 0xf7fdbf43
    4394:	stmdavs	r0, {r1, r4, fp, sp, lr, pc}
    4398:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    439c:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    43a0:	ldrbtmi	fp, [ip], #1032	; 0x408
    43a4:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    43a8:			; <UNDEFINED> instruction: 0xf85cb085
    43ac:	stcge	0, cr3, [r7], {3}
    43b0:	movwls	r6, #14363	; 0x381b
    43b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    43b8:	blcc	142510 <__assert_fail@plt+0x140fac>
    43bc:	strls	r9, [r2], #-1024	; 0xfffffc00
    43c0:			; <UNDEFINED> instruction: 0xffd6f7ff
    43c4:	blmi	216bf0 <__assert_fail@plt+0x21568c>
    43c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    43cc:	blls	de43c <__assert_fail@plt+0xdced8>
    43d0:	qaddle	r4, sl, r4
    43d4:	pop	{r0, r2, ip, sp, pc}
    43d8:	andlt	r4, r1, r0, lsl r0
    43dc:			; <UNDEFINED> instruction: 0xf7fc4770
    43e0:	svclt	0x0000ef36
    43e4:			; <UNDEFINED> instruction: 0x00012ab2
    43e8:	andeq	r0, r0, r0, lsl #3
    43ec:	andeq	r2, r1, ip, lsl #21
    43f0:			; <UNDEFINED> instruction: 0xf5adb5f0
    43f4:	stcmi	13, cr5, [r0, #-0]
    43f8:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    43fc:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    4400:	andpl	pc, r0, #54525952	; 0x3400000
    4404:	stmdbpl	ip!, {r2, r9, ip, sp}
    4408:	andsvs	r6, r4, r4, lsr #16
    440c:	streq	pc, [r0], #-79	; 0xffffffb1
    4410:	cdpge	3, 0, cr11, cr1, cr9, {3}
    4414:	strmi	r2, [sp], -r0, lsl #4
    4418:			; <UNDEFINED> instruction: 0xf641600a
    441c:			; <UNDEFINED> instruction: 0x463172ff
    4420:	mrc2	7, 7, pc, cr10, cr15, {7}
    4424:	cdpne	15, 0, cr10, cr4, cr2, {0}
    4428:	tstle	r9, sl, lsl #22
    442c:	movwcs	r4, #1584	; 0x630
    4430:			; <UNDEFINED> instruction: 0xf7fc5533
    4434:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    4438:	svclt	0x00086028
    443c:	streq	pc, [fp], #-111	; 0xffffff91
    4440:			; <UNDEFINED> instruction: 0xf50d490f
    4444:	bmi	35904c <__assert_fail@plt+0x357ae8>
    4448:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    444c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4450:	subsmi	r6, r1, sl, lsl r8
    4454:	strtmi	sp, [r0], -lr, lsl #2
    4458:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    445c:	ldcllt	0, cr11, [r0, #12]!
    4460:	ldrpl	r3, [fp, -r5, lsl #30]!
    4464:	svclt	0x00082b0a
    4468:	ldrbtcc	pc, [pc], #260	; 4470 <__assert_fail@plt+0x2f0c>	; <UNPREDICTABLE>
    446c:			; <UNDEFINED> instruction: 0xf06fe7de
    4470:			; <UNDEFINED> instruction: 0xe7e50415
    4474:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4478:	andeq	r2, r1, r6, asr sl
    447c:	andeq	r0, r0, r0, lsl #3
    4480:	andeq	r2, r1, sl, lsl #20
    4484:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4488:	ldcmi	0, cr11, [r5], {131}	; 0x83
    448c:	strmi	sl, [sp], -r6, lsl #20
    4490:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4494:	blcc	1425e4 <__assert_fail@plt+0x141080>
    4498:	strmi	r5, [r4], -r1, ror #16
    449c:	tstls	r1, r9, lsl #16
    44a0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    44a4:	andls	r4, r0, #26214400	; 0x1900000
    44a8:			; <UNDEFINED> instruction: 0xff38f7fe
    44ac:	strmi	fp, [r2], -r8, lsl #3
    44b0:	strtmi	r4, [r0], -r9, lsr #12
    44b4:			; <UNDEFINED> instruction: 0xff9cf7ff
    44b8:	blmi	296cec <__assert_fail@plt+0x295788>
    44bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    44c0:	blls	5e530 <__assert_fail@plt+0x5cfcc>
    44c4:	qaddle	r4, sl, r9
    44c8:	pop	{r0, r1, ip, sp, pc}
    44cc:	andlt	r4, r2, r0, lsr r0
    44d0:			; <UNDEFINED> instruction: 0xf7fc4770
    44d4:	stmdavs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    44d8:	strb	r4, [sp, r0, asr #4]!
    44dc:	mrc	7, 5, APSR_nzcv, cr6, cr12, {7}
    44e0:	andeq	r2, r1, r2, asr #19
    44e4:	andeq	r0, r0, r0, lsl #3
    44e8:	muleq	r1, r8, r9
    44ec:	bcc	71934 <__assert_fail@plt+0x703d0>
    44f0:			; <UNDEFINED> instruction: 0xf7ff460c
    44f4:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    44f8:	andle	sp, r8, fp, lsl #22
    44fc:			; <UNDEFINED> instruction: 0xf9131823
    4500:	bcs	28f50c <__assert_fail@plt+0x28dfa8>
    4504:			; <UNDEFINED> instruction: 0xf100bf06
    4508:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    450c:	movwcs	r4, #1564	; 0x61c
    4510:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    4514:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    4518:	addlt	r4, r3, sp, lsl #12
    451c:	blge	1d697c <__assert_fail@plt+0x1d5418>
    4520:	bmi	595d80 <__assert_fail@plt+0x59481c>
    4524:			; <UNDEFINED> instruction: 0xf8534479
    4528:	stmpl	sl, {r2, r8, r9, fp, lr}
    452c:	strmi	r4, [r4], -r1, lsr #12
    4530:	andls	r6, r1, #1179648	; 0x120000
    4534:	andeq	pc, r0, #79	; 0x4f
    4538:	movwls	r4, #1562	; 0x61a
    453c:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4540:			; <UNDEFINED> instruction: 0x4603b190
    4544:			; <UNDEFINED> instruction: 0x46294632
    4548:			; <UNDEFINED> instruction: 0xf7ff4620
    454c:	bmi	344490 <__assert_fail@plt+0x342f2c>
    4550:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4558:	subsmi	r9, sl, r1, lsl #22
    455c:	andlt	sp, r3, r9, lsl #2
    4560:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4564:	ldrbmi	fp, [r0, -r1]!
    4568:	svc	0x0026f7fc
    456c:	submi	r6, r0, #0, 16
    4570:			; <UNDEFINED> instruction: 0xf7fce7ed
    4574:	svclt	0x0000ee6c
    4578:	andeq	r2, r1, r0, lsr r9
    457c:	andeq	r0, r0, r0, lsl #3
    4580:	andeq	r2, r1, r2, lsl #18
    4584:	bmi	ab15bc <__assert_fail@plt+0xab0058>
    4588:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    458c:	mvnsmi	lr, sp, lsr #18
    4590:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    4594:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4598:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    459c:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    45a0:			; <UNDEFINED> instruction: 0xf04f9303
    45a4:			; <UNDEFINED> instruction: 0xf7ff0300
    45a8:	blmi	9436f4 <__assert_fail@plt+0x942190>
    45ac:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    45b0:	bmi	8f8698 <__assert_fail@plt+0x8f7134>
    45b4:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    45b8:	smmlaeq	r2, r2, r8, r6
    45bc:	bge	2f9624 <__assert_fail@plt+0x2f80c0>
    45c0:	ldrtmi	r4, [r1], -r0, lsr #12
    45c4:			; <UNDEFINED> instruction: 0xf7fc9202
    45c8:			; <UNDEFINED> instruction: 0x4603ee34
    45cc:	ldrmi	r4, [ip], -r0, lsr #12
    45d0:	svc	0x004af7fc
    45d4:	blmi	5d6e48 <__assert_fail@plt+0x5d58e4>
    45d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    45dc:	blls	de64c <__assert_fail@plt+0xdd0e8>
    45e0:	qsuble	r4, sl, r2
    45e4:	andlt	r4, r4, r0, lsr #12
    45e8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    45ec:	ldrbmi	fp, [r0, -r2]!
    45f0:	svcmi	0x00164a15
    45f4:	ldrbtmi	r5, [pc], #-2203	; 45fc <__assert_fail@plt+0x3098>
    45f8:	ldrdhi	pc, [r0], -r3
    45fc:	mcr	7, 5, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4600:	bmi	516a54 <__assert_fail@plt+0x5154f0>
    4604:	smlsdxls	r0, r9, r4, r4
    4608:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    460c:	strmi	r2, [r3], -r1, lsl #2
    4610:			; <UNDEFINED> instruction: 0xf7fc4640
    4614:	ldmdami	r0, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    4618:	ldrtmi	r4, [r1], -sl, lsr #12
    461c:			; <UNDEFINED> instruction: 0xf7fe4478
    4620:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    4624:	ldreq	pc, [r5], #-111	; 0xffffff91
    4628:			; <UNDEFINED> instruction: 0xf7fce7d4
    462c:	svclt	0x0000ee10
    4630:	andeq	r2, r1, sl, asr #17
    4634:	andeq	r0, r0, r0, lsl #3
    4638:	andeq	r1, r0, sl, lsr sl
    463c:	andeq	r2, r1, r8, lsr #17
    4640:	andeq	r2, r1, r6, asr sl
    4644:	andeq	r2, r1, ip, ror r8
    4648:	andeq	r0, r0, r8, lsl #3
    464c:	andeq	r1, r0, lr, asr #17
    4650:	strdeq	r1, [r0], -r4
    4654:	ldrdeq	r1, [r0], -lr
    4658:	andeq	r1, r0, r0, ror #19
    465c:	ldrmi	fp, [r3], -r8, lsl #8
    4660:			; <UNDEFINED> instruction: 0x460ab530
    4664:	addlt	r4, r2, r6, lsl sp
    4668:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    466c:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    4670:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    4674:	strls	r6, [r1], #-2084	; 0xfffff7dc
    4678:	streq	pc, [r0], #-79	; 0xffffffb1
    467c:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    4680:	bge	1b0d88 <__assert_fail@plt+0x1af824>
    4684:	strmi	r4, [r4], -r9, lsr #12
    4688:			; <UNDEFINED> instruction: 0xf7fc9200
    468c:			; <UNDEFINED> instruction: 0x4603edd2
    4690:	ldrmi	r4, [ip], -r0, lsr #12
    4694:	mcr	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4698:	blmi	296ed0 <__assert_fail@plt+0x29596c>
    469c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46a0:	blls	5e710 <__assert_fail@plt+0x5d1ac>
    46a4:	qaddle	r4, sl, r8
    46a8:	andlt	r4, r2, r0, lsr #12
    46ac:	ldrhtmi	lr, [r0], -sp
    46b0:	ldrbmi	fp, [r0, -r1]!
    46b4:	ldreq	pc, [r5], #-111	; 0xffffff91
    46b8:			; <UNDEFINED> instruction: 0xf7fce7ee
    46bc:	svclt	0x0000edc8
    46c0:	andeq	r2, r1, sl, ror #15
    46c4:	andeq	r0, r0, r0, lsl #3
    46c8:	andeq	r1, r0, r4, ror #18
    46cc:			; <UNDEFINED> instruction: 0x000127b8
    46d0:			; <UNDEFINED> instruction: 0x460cb5d0
    46d4:			; <UNDEFINED> instruction: 0x46114e15
    46d8:	addlt	r4, r4, r5, lsl sl
    46dc:	smlsdxcs	r0, lr, r4, r4
    46e0:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    46e4:	ldmdavs	r2, {r9, sl, sp}
    46e8:			; <UNDEFINED> instruction: 0xf04f9203
    46ec:	bmi	444ef4 <__assert_fail@plt+0x443990>
    46f0:	strvs	lr, [r0, -sp, asr #19]
    46f4:			; <UNDEFINED> instruction: 0xf7ff447a
    46f8:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    46fc:			; <UNDEFINED> instruction: 0x4620d110
    4700:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    4704:	andcs	r2, r0, r0, lsl #6
    4708:	movwcs	lr, #2500	; 0x9c4
    470c:	blmi	216f3c <__assert_fail@plt+0x2159d8>
    4710:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4714:	blls	de784 <__assert_fail@plt+0xdd220>
    4718:	qaddle	r4, sl, r4
    471c:	ldcllt	0, cr11, [r0, #16]
    4720:	rscscc	pc, pc, pc, asr #32
    4724:			; <UNDEFINED> instruction: 0xf7fce7f2
    4728:	svclt	0x0000ed92
    472c:	andeq	r2, r1, r8, ror r7
    4730:	andeq	r0, r0, r0, lsl #3
    4734:	andeq	r1, r0, ip, lsl r9
    4738:	andeq	r2, r1, r4, asr #14
    473c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4740:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4744:	strmi	sl, [sp], -r6, lsl #20
    4748:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    474c:	blcc	14289c <__assert_fail@plt+0x141338>
    4750:	strmi	r5, [r4], -r1, ror #16
    4754:	tstls	r1, r9, lsl #16
    4758:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    475c:	andls	r4, r0, #26214400	; 0x1900000
    4760:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    4764:	strmi	fp, [r2], -r8, lsl #3
    4768:	strtmi	r4, [r0], -r9, lsr #12
    476c:			; <UNDEFINED> instruction: 0xffb0f7ff
    4770:	blmi	296fa4 <__assert_fail@plt+0x295a40>
    4774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4778:	blls	5e7e8 <__assert_fail@plt+0x5d284>
    477c:	qaddle	r4, sl, r9
    4780:	pop	{r0, r1, ip, sp, pc}
    4784:	andlt	r4, r2, r0, lsr r0
    4788:			; <UNDEFINED> instruction: 0xf7fc4770
    478c:	stmdavs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    4790:	strb	r4, [sp, r0, asr #4]!
    4794:	ldcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    4798:	andeq	r2, r1, sl, lsl #14
    479c:	andeq	r0, r0, r0, lsl #3
    47a0:	andeq	r2, r1, r0, ror #13
    47a4:			; <UNDEFINED> instruction: 0x460cb5d0
    47a8:			; <UNDEFINED> instruction: 0x46114e15
    47ac:	addlt	r4, r4, r5, lsl sl
    47b0:	smlsdxcs	r0, lr, r4, r4
    47b4:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    47b8:	ldmdavs	r2, {r9, sl, sp}
    47bc:			; <UNDEFINED> instruction: 0xf04f9203
    47c0:	bmi	444fc8 <__assert_fail@plt+0x443a64>
    47c4:	strvs	lr, [r0, -sp, asr #19]
    47c8:			; <UNDEFINED> instruction: 0xf7ff447a
    47cc:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    47d0:			; <UNDEFINED> instruction: 0x4620d110
    47d4:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    47d8:	andcs	r2, r0, r0, lsl #6
    47dc:	movwcs	lr, #2500	; 0x9c4
    47e0:	blmi	217010 <__assert_fail@plt+0x215aac>
    47e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47e8:	blls	de858 <__assert_fail@plt+0xdd2f4>
    47ec:	qaddle	r4, sl, r4
    47f0:	ldcllt	0, cr11, [r0, #16]
    47f4:	rscscc	pc, pc, pc, asr #32
    47f8:			; <UNDEFINED> instruction: 0xf7fce7f2
    47fc:	svclt	0x0000ed28
    4800:	andeq	r2, r1, r4, lsr #13
    4804:	andeq	r0, r0, r0, lsl #3
    4808:	andeq	r1, r0, r0, asr r8
    480c:	andeq	r2, r1, r0, ror r6
    4810:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4814:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4818:	strmi	sl, [sp], -r6, lsl #20
    481c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4820:	blcc	142970 <__assert_fail@plt+0x14140c>
    4824:	strmi	r5, [r4], -r1, ror #16
    4828:	tstls	r1, r9, lsl #16
    482c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4830:	andls	r4, r0, #26214400	; 0x1900000
    4834:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    4838:	strmi	fp, [r2], -r8, lsl #3
    483c:	strtmi	r4, [r0], -r9, lsr #12
    4840:			; <UNDEFINED> instruction: 0xffb0f7ff
    4844:	blmi	297078 <__assert_fail@plt+0x295b14>
    4848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    484c:	blls	5e8bc <__assert_fail@plt+0x5d358>
    4850:	qaddle	r4, sl, r9
    4854:	pop	{r0, r1, ip, sp, pc}
    4858:	andlt	r4, r2, r0, lsr r0
    485c:			; <UNDEFINED> instruction: 0xf7fc4770
    4860:	stmdavs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    4864:	strb	r4, [sp, r0, asr #4]!
    4868:	ldcl	7, cr15, [r0], #1008	; 0x3f0
    486c:	andeq	r2, r1, r6, lsr r6
    4870:	andeq	r0, r0, r0, lsl #3
    4874:	andeq	r2, r1, ip, lsl #12
    4878:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    487c:	ldrbtmi	fp, [ip], #1328	; 0x530
    4880:	addlt	r4, r3, r4, lsl sp
    4884:	ldrmi	r4, [r1], -ip, lsl #12
    4888:			; <UNDEFINED> instruction: 0x466b4a13
    488c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4890:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    4894:			; <UNDEFINED> instruction: 0xf04f9501
    4898:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    489c:			; <UNDEFINED> instruction: 0xf7ff9500
    48a0:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    48a4:	strtmi	sp, [r0], -lr, lsl #2
    48a8:	blls	30d00 <__assert_fail@plt+0x2f79c>
    48ac:	eorvs	r4, r3, r8, lsr #12
    48b0:	blmi	2170e0 <__assert_fail@plt+0x215b7c>
    48b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48b8:	blls	5e928 <__assert_fail@plt+0x5d3c4>
    48bc:	qaddle	r4, sl, r4
    48c0:	ldclt	0, cr11, [r0, #-12]!
    48c4:	rscscc	pc, pc, pc, asr #32
    48c8:			; <UNDEFINED> instruction: 0xf7fce7f2
    48cc:	svclt	0x0000ecc0
    48d0:	ldrdeq	r2, [r1], -r6
    48d4:	andeq	r0, r0, r0, lsl #3
    48d8:	muleq	r0, r0, r7
    48dc:	andeq	r2, r1, r0, lsr #11
    48e0:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    48e4:	ldcmi	0, cr11, [r5], {131}	; 0x83
    48e8:	strmi	sl, [sp], -r6, lsl #20
    48ec:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    48f0:	blcc	142a40 <__assert_fail@plt+0x1414dc>
    48f4:	strmi	r5, [r4], -r1, ror #16
    48f8:	tstls	r1, r9, lsl #16
    48fc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4900:	andls	r4, r0, #26214400	; 0x1900000
    4904:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    4908:	strmi	fp, [r2], -r8, lsl #3
    490c:	strtmi	r4, [r0], -r9, lsr #12
    4910:			; <UNDEFINED> instruction: 0xffb2f7ff
    4914:	blmi	297148 <__assert_fail@plt+0x295be4>
    4918:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    491c:	blls	5e98c <__assert_fail@plt+0x5d428>
    4920:	qaddle	r4, sl, r9
    4924:	pop	{r0, r1, ip, sp, pc}
    4928:	andlt	r4, r2, r0, lsr r0
    492c:			; <UNDEFINED> instruction: 0xf7fc4770
    4930:	stmdavs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
    4934:	strb	r4, [sp, r0, asr #4]!
    4938:	stc	7, cr15, [r8], {252}	; 0xfc
    493c:	andeq	r2, r1, r6, ror #10
    4940:	andeq	r0, r0, r0, lsl #3
    4944:	andeq	r2, r1, ip, lsr r5
    4948:			; <UNDEFINED> instruction: 0x460cb510
    494c:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4950:			; <UNDEFINED> instruction: 0xf8dfb082
    4954:			; <UNDEFINED> instruction: 0x4611c050
    4958:	bmi	4d5d58 <__assert_fail@plt+0x4d47f4>
    495c:			; <UNDEFINED> instruction: 0xf85e466b
    4960:	ldrbtmi	ip, [sl], #-12
    4964:	ldrdgt	pc, [r0], -ip
    4968:	andgt	pc, r4, sp, asr #17
    496c:	stceq	0, cr15, [r0], {79}	; 0x4f
    4970:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    4974:	tstle	lr, r1, lsl #16
    4978:	tstlt	r4, r0, lsr #12
    497c:	andcs	r9, r0, r0, lsl #22
    4980:	bmi	29ca14 <__assert_fail@plt+0x29b4b0>
    4984:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4988:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    498c:	subsmi	r9, sl, r1, lsl #22
    4990:	andlt	sp, r2, r4, lsl #2
    4994:			; <UNDEFINED> instruction: 0xf04fbd10
    4998:	udf	#8975	; 0x230f
    499c:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    49a0:	strdeq	r2, [r1], -ip
    49a4:	andeq	r0, r0, r0, lsl #3
    49a8:	andeq	r1, r0, r2, asr #13
    49ac:	andeq	r2, r1, lr, asr #9
    49b0:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    49b4:	ldcmi	0, cr11, [r5], {131}	; 0x83
    49b8:	strmi	sl, [sp], -r6, lsl #20
    49bc:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    49c0:	blcc	142b10 <__assert_fail@plt+0x1415ac>
    49c4:	strmi	r5, [r4], -r1, ror #16
    49c8:	tstls	r1, r9, lsl #16
    49cc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    49d0:	andls	r4, r0, #26214400	; 0x1900000
    49d4:	stc2	7, cr15, [r2], #1016	; 0x3f8
    49d8:	strmi	fp, [r2], -r8, lsl #3
    49dc:	strtmi	r4, [r0], -r9, lsr #12
    49e0:			; <UNDEFINED> instruction: 0xffb2f7ff
    49e4:	blmi	297218 <__assert_fail@plt+0x295cb4>
    49e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    49ec:	blls	5ea5c <__assert_fail@plt+0x5d4f8>
    49f0:	qaddle	r4, sl, r9
    49f4:	pop	{r0, r1, ip, sp, pc}
    49f8:	andlt	r4, r2, r0, lsr r0
    49fc:			; <UNDEFINED> instruction: 0xf7fc4770
    4a00:	stmdavs	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    4a04:	strb	r4, [sp, r0, asr #4]!
    4a08:	stc	7, cr15, [r0], #-1008	; 0xfffffc10
    4a0c:	muleq	r1, r6, r4
    4a10:	andeq	r0, r0, r0, lsl #3
    4a14:	andeq	r2, r1, ip, ror #8
    4a18:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    4a1c:	ldrbtmi	fp, [ip], #1328	; 0x530
    4a20:	addlt	r4, r7, pc, lsl sp
    4a24:	ldrmi	r4, [r1], -ip, lsl #12
    4a28:	blge	1172a8 <__assert_fail@plt+0x115d44>
    4a2c:	blge	e9634 <__assert_fail@plt+0xe80d0>
    4a30:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4a34:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    4a38:			; <UNDEFINED> instruction: 0xf04f9505
    4a3c:			; <UNDEFINED> instruction: 0xf7ff0500
    4a40:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4a44:	strtmi	sp, [r0], -r4, lsr #2
    4a48:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    4a4c:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    4a50:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    4a54:	vld4.8	{d0,d2,d4,d6}, [r0]
    4a58:	movwcs	r6, #639	; 0x27f
    4a5c:	tstcs	r0, r1, lsl #20
    4a60:	mvnsvc	pc, #217055232	; 0xcf00000
    4a64:			; <UNDEFINED> instruction: 0xf022b2e8
    4a68:	movwmi	r0, #4623	; 0x120f
    4a6c:	movwcc	lr, #23043	; 0x5a03
    4a70:	b	108ca78 <__assert_fail@plt+0x108b514>
    4a74:	movwmi	r5, #45589	; 0xb215
    4a78:	eorvs	r6, r3, r2, rrx
    4a7c:	blmi	2172ac <__assert_fail@plt+0x215d48>
    4a80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a84:	blls	15eaf4 <__assert_fail@plt+0x15d590>
    4a88:	qaddle	r4, sl, r4
    4a8c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    4a90:	rscscc	pc, pc, pc, asr #32
    4a94:			; <UNDEFINED> instruction: 0xf7fce7f2
    4a98:	svclt	0x0000ebda
    4a9c:	andeq	r2, r1, r6, lsr r4
    4aa0:	andeq	r0, r0, r0, lsl #3
    4aa4:	strdeq	r1, [r0], -r4
    4aa8:	ldrdeq	r2, [r1], -r4
    4aac:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4ab0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4ab4:	strmi	sl, [sp], -r6, lsl #20
    4ab8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4abc:	blcc	142c0c <__assert_fail@plt+0x1416a8>
    4ac0:	strmi	r5, [r4], -r1, ror #16
    4ac4:	tstls	r1, r9, lsl #16
    4ac8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4acc:	andls	r4, r0, #26214400	; 0x1900000
    4ad0:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    4ad4:	strmi	fp, [r2], -r8, lsl #3
    4ad8:	strtmi	r4, [r0], -r9, lsr #12
    4adc:			; <UNDEFINED> instruction: 0xff9cf7ff
    4ae0:	blmi	297314 <__assert_fail@plt+0x295db0>
    4ae4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ae8:	blls	5eb58 <__assert_fail@plt+0x5d5f4>
    4aec:	qaddle	r4, sl, r9
    4af0:	pop	{r0, r1, ip, sp, pc}
    4af4:	andlt	r4, r2, r0, lsr r0
    4af8:			; <UNDEFINED> instruction: 0xf7fc4770
    4afc:	stmdavs	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    4b00:	strb	r4, [sp, r0, asr #4]!
    4b04:	bl	fe8c2afc <__assert_fail@plt+0xfe8c1598>
    4b08:	muleq	r1, sl, r3
    4b0c:	andeq	r0, r0, r0, lsl #3
    4b10:	andeq	r2, r1, r0, ror r3
    4b14:	svcmi	0x00f0e92d
    4b18:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    4b1c:	blmi	cb0d38 <__assert_fail@plt+0xcaf7d4>
    4b20:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    4b24:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4b28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4b2c:			; <UNDEFINED> instruction: 0xf04f9303
    4b30:			; <UNDEFINED> instruction: 0xf7ff0300
    4b34:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    4b38:	ldc	7, cr15, [lr], #-1008	; 0xfffffc10
    4b3c:	svceq	0x0000f1b8
    4b40:	blle	1196360 <__assert_fail@plt+0x1194dfc>
    4b44:			; <UNDEFINED> instruction: 0xf7fc4638
    4b48:	strmi	lr, [r4], -r0, lsr #24
    4b4c:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    4b50:			; <UNDEFINED> instruction: 0xf10d2b80
    4b54:			; <UNDEFINED> instruction: 0xf6c00a04
    4b58:			; <UNDEFINED> instruction: 0xf04f6be6
    4b5c:	strtmi	r0, [r2], -r0, lsl #18
    4b60:			; <UNDEFINED> instruction: 0x46404639
    4b64:	andls	pc, r0, r6, asr #17
    4b68:	stcl	7, cr15, [ip], #-1008	; 0xfffffc10
    4b6c:	mcrne	8, 0, r6, cr3, cr5, {1}
    4b70:	bne	ff93c018 <__assert_fail@plt+0xff93aab4>
    4b74:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    4b78:	mvnsle	r4, pc, lsl r4
    4b7c:	ldrbmi	r2, [r0], -r0, lsl #2
    4b80:	blls	7f2bc <__assert_fail@plt+0x7dd58>
    4b84:	bl	442b7c <__assert_fail@plt+0x441618>
    4b88:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    4b8c:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    4b90:	vmax.s8	d20, d11, d17
    4b94:	strls	r2, [r1], #-896	; 0xfffffc80
    4b98:	mvnvs	pc, #192, 12	; 0xc000000
    4b9c:			; <UNDEFINED> instruction: 0xf7fc9302
    4ba0:	ldmdavs	r5!, {r2, r8, r9, fp, sp, lr, pc}
    4ba4:			; <UNDEFINED> instruction: 0xf7fc4640
    4ba8:	eorsvs	lr, r5, r6, asr #25
    4bac:	blmi	3973f0 <__assert_fail@plt+0x395e8c>
    4bb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4bb4:	blls	dec24 <__assert_fail@plt+0xdd6c0>
    4bb8:	tstle	r0, sl, asr r0
    4bbc:	andlt	r4, r5, r0, lsr #12
    4bc0:	svchi	0x00f0e8bd
    4bc4:	svclt	0x00182d04
    4bc8:	tstle	r5, fp, lsl #26
    4bcc:	bicle	r2, r6, fp, lsl #26
    4bd0:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4bd4:	strb	r4, [r9, r4, ror #4]!
    4bd8:	ldrbtcc	pc, [pc], #79	; 4be0 <__assert_fail@plt+0x367c>	; <UNPREDICTABLE>
    4bdc:			; <UNDEFINED> instruction: 0xf7fce7e2
    4be0:	svclt	0x0000eb36
    4be4:	andeq	r2, r1, r2, lsr r3
    4be8:	andeq	r0, r0, r0, lsl #3
    4bec:	andeq	r2, r1, r4, lsr #5
    4bf0:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4bf4:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4bf8:	strmi	sl, [sp], -r6, lsl #20
    4bfc:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4c00:	blcc	142d50 <__assert_fail@plt+0x1417ec>
    4c04:	strmi	r5, [r4], -r1, ror #16
    4c08:	tstls	r1, r9, lsl #16
    4c0c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4c10:	andls	r4, r0, #26214400	; 0x1900000
    4c14:	blx	fe0c2c16 <__assert_fail@plt+0xfe0c16b2>
    4c18:	strmi	fp, [r2], -r8, lsl #3
    4c1c:	strtmi	r4, [r0], -r9, lsr #12
    4c20:			; <UNDEFINED> instruction: 0xff78f7ff
    4c24:	blmi	297458 <__assert_fail@plt+0x295ef4>
    4c28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c2c:	blls	5ec9c <__assert_fail@plt+0x5d738>
    4c30:	qaddle	r4, sl, r9
    4c34:	pop	{r0, r1, ip, sp, pc}
    4c38:	andlt	r4, r2, r0, lsr r0
    4c3c:			; <UNDEFINED> instruction: 0xf7fc4770
    4c40:	stmdavs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    4c44:	strb	r4, [sp, r0, asr #4]!
    4c48:	bl	42c40 <__assert_fail@plt+0x416dc>
    4c4c:	andeq	r2, r1, r6, asr r2
    4c50:	andeq	r0, r0, r0, lsl #3
    4c54:	andeq	r2, r1, ip, lsr #4
    4c58:	svcmi	0x00f0e92d
    4c5c:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    4c60:	blmi	df0ea4 <__assert_fail@plt+0xdef940>
    4c64:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    4c68:	tstcs	r1, r8, lsl sl
    4c6c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4c70:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4c74:			; <UNDEFINED> instruction: 0xf04f930d
    4c78:			; <UNDEFINED> instruction: 0xf7fe0300
    4c7c:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    4c80:	bl	fe6c2c78 <__assert_fail@plt+0xfe6c1714>
    4c84:	svceq	0x0000f1b8
    4c88:	blle	13964a4 <__assert_fail@plt+0x1394f40>
    4c8c:	svcge	0x00074a2d
    4c90:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    4c94:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    4c98:	andls	r4, r0, #56, 12	; 0x3800000
    4c9c:	andcs	r4, r1, #26214400	; 0x1900000
    4ca0:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    4ca4:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    4ca8:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    4cac:	beq	5410e8 <__assert_fail@plt+0x53fb84>
    4cb0:	bleq	40df4 <__assert_fail@plt+0x3f890>
    4cb4:	strtmi	r4, [r2], -r4, lsl #12
    4cb8:			; <UNDEFINED> instruction: 0x46404639
    4cbc:	andlt	pc, r0, r5, asr #17
    4cc0:	bl	ff042cb8 <__assert_fail@plt+0xff041754>
    4cc4:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    4cc8:	bne	93c0fc <__assert_fail@plt+0x93ab98>
    4ccc:	mcrcs	0, 0, sp, cr11, cr0, {0}
    4cd0:	mvnsle	r4, r7, lsl #8
    4cd4:	ldrbmi	r2, [r0], -r0, lsl #2
    4cd8:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4cdc:	b	1942cd4 <__assert_fail@plt+0x1941770>
    4ce0:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    4ce4:	mcrcs	15, 0, fp, cr11, cr8, {0}
    4ce8:	mvfcsep	f5, f2
    4cec:	ldrb	sp, [r1, r3, ror #3]!
    4cf0:	tstle	sl, fp, lsl #28
    4cf4:	strtmi	sl, [r1], -r5, lsl #16
    4cf8:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    4cfc:			; <UNDEFINED> instruction: 0xf6c09405
    4d00:	movwls	r6, #25574	; 0x63e6
    4d04:	b	1442cfc <__assert_fail@plt+0x1441798>
    4d08:	strbmi	r6, [r0], -lr, lsr #16
    4d0c:	ldc	7, cr15, [r2], {252}	; 0xfc
    4d10:	bmi	35cdd0 <__assert_fail@plt+0x35b86c>
    4d14:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4d18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d1c:	subsmi	r9, sl, sp, lsl #22
    4d20:	strtmi	sp, [r0], -r9, lsl #2
    4d24:	pop	{r0, r1, r2, r3, ip, sp, pc}
    4d28:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4d2c:	ldrb	r4, [r0, r4, ror #4]!
    4d30:	ldrbtcc	pc, [pc], #79	; 4d38 <__assert_fail@plt+0x37d4>	; <UNPREDICTABLE>
    4d34:			; <UNDEFINED> instruction: 0xf7fce7e9
    4d38:	svclt	0x0000ea8a
    4d3c:	andeq	r2, r1, lr, ror #3
    4d40:	andeq	r0, r0, r0, lsl #3
    4d44:	andeq	r1, r0, sl, ror r3
    4d48:	andeq	r2, r1, lr, lsr r1
    4d4c:	svcmi	0x00f0e92d
    4d50:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    4d54:	blmi	df0fa8 <__assert_fail@plt+0xdefa44>
    4d58:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    4d5c:	tstcs	r1, ip, lsl sl
    4d60:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4d64:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4d68:			; <UNDEFINED> instruction: 0xf04f9311
    4d6c:			; <UNDEFINED> instruction: 0xf7fe0300
    4d70:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    4d74:	bl	842d6c <__assert_fail@plt+0x841808>
    4d78:	svceq	0x0000f1b8
    4d7c:	blle	1396598 <__assert_fail@plt+0x1395034>
    4d80:	svcge	0x00074a2d
    4d84:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    4d88:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    4d8c:	andls	r4, r0, #56, 12	; 0x3800000
    4d90:	andcs	r4, r1, #26214400	; 0x1900000
    4d94:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    4d98:	bl	ff642d90 <__assert_fail@plt+0xff64182c>
    4d9c:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    4da0:	beq	5411dc <__assert_fail@plt+0x53fc78>
    4da4:	bleq	40ee8 <__assert_fail@plt+0x3f984>
    4da8:	strtmi	r4, [r2], -r4, lsl #12
    4dac:			; <UNDEFINED> instruction: 0x46404639
    4db0:	andlt	pc, r0, r5, asr #17
    4db4:	bl	11c2dac <__assert_fail@plt+0x11c1848>
    4db8:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    4dbc:	bne	93c1f0 <__assert_fail@plt+0x93ac8c>
    4dc0:	mcrcs	0, 0, sp, cr11, cr0, {0}
    4dc4:	mvnsle	r4, r7, lsl #8
    4dc8:	ldrbmi	r2, [r0], -r0, lsl #2
    4dcc:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4dd0:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dd4:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    4dd8:	mcrcs	15, 0, fp, cr11, cr8, {0}
    4ddc:	mvfcsep	f5, f2
    4de0:	ldrb	sp, [r1, r3, ror #3]!
    4de4:	tstle	sl, fp, lsl #28
    4de8:	strtmi	sl, [r1], -r5, lsl #16
    4dec:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    4df0:			; <UNDEFINED> instruction: 0xf6c09405
    4df4:	movwls	r6, #25574	; 0x63e6
    4df8:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dfc:	strbmi	r6, [r0], -lr, lsr #16
    4e00:	bl	fe642df8 <__assert_fail@plt+0xfe641894>
    4e04:	bmi	35cec4 <__assert_fail@plt+0x35b960>
    4e08:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e10:	subsmi	r9, sl, r1, lsl fp
    4e14:	strtmi	sp, [r0], -r9, lsl #2
    4e18:	pop	{r0, r1, r4, ip, sp, pc}
    4e1c:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4e20:	ldrb	r4, [r0, r4, ror #4]!
    4e24:	ldrbtcc	pc, [pc], #79	; 4e2c <__assert_fail@plt+0x38c8>	; <UNPREDICTABLE>
    4e28:			; <UNDEFINED> instruction: 0xf7fce7e9
    4e2c:	svclt	0x0000ea10
    4e30:	strdeq	r2, [r1], -sl
    4e34:	andeq	r0, r0, r0, lsl #3
    4e38:	andeq	r1, r0, lr, lsl #5
    4e3c:	andeq	r2, r1, sl, asr #32
    4e40:	addlt	fp, r4, r0, ror r5
    4e44:	ldrmi	sl, [r6], -r8, lsl #24
    4e48:			; <UNDEFINED> instruction: 0x461d4a13
    4e4c:			; <UNDEFINED> instruction: 0xf8544b13
    4e50:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    4e54:			; <UNDEFINED> instruction: 0x462258d3
    4e58:	movwls	r6, #14363	; 0x381b
    4e5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e60:	strmi	r9, [r4], -r2, lsl #8
    4e64:	blx	16c2e64 <__assert_fail@plt+0x16c1900>
    4e68:	andls	fp, r0, r8, ror r1
    4e6c:			; <UNDEFINED> instruction: 0x462b4632
    4e70:			; <UNDEFINED> instruction: 0xf7ff4620
    4e74:	bmi	2c4c28 <__assert_fail@plt+0x2c36c4>
    4e78:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4e7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e80:	subsmi	r9, sl, r3, lsl #22
    4e84:	andlt	sp, r4, r6, lsl #2
    4e88:			; <UNDEFINED> instruction: 0xf7fcbd70
    4e8c:	stmdavs	r0, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    4e90:	ldrb	r4, [r0, r0, asr #4]!
    4e94:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e98:	andeq	r2, r1, r2
    4e9c:	andeq	r0, r0, r0, lsl #3
    4ea0:	ldrdeq	r1, [r1], -sl
    4ea4:			; <UNDEFINED> instruction: 0xf7ffb538
    4ea8:	strcs	pc, [r0], #-2253	; 0xfffff733
    4eac:	teqlt	r0, #5242880	; 0x500000
    4eb0:			; <UNDEFINED> instruction: 0xf7fc4628
    4eb4:			; <UNDEFINED> instruction: 0xf100eb0a
    4eb8:	cmnlt	r8, r3, lsl r3
    4ebc:	bcs	ba41cc <__assert_fail@plt+0xba2c68>
    4ec0:	stclvc	0, cr13, [r2], {15}
    4ec4:	andsle	r2, r2, lr, lsr #20
    4ec8:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    4ecc:	b	fff42ec4 <__assert_fail@plt+0xfff41960>
    4ed0:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    4ed4:	mvnsle	r2, r0, lsl #16
    4ed8:			; <UNDEFINED> instruction: 0xf7fc4628
    4edc:			; <UNDEFINED> instruction: 0x4620eb32
    4ee0:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    4ee4:	rscle	r2, r3, r0, lsl #20
    4ee8:	bcs	ba41f8 <__assert_fail@plt+0xba2c94>
    4eec:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    4ef0:	bcs	b91afc <__assert_fail@plt+0xb90598>
    4ef4:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    4ef8:	sbcsle	r2, r9, r0, lsl #22
    4efc:	strmi	lr, [r4], -r4, ror #15
    4f00:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    4f04:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    4f08:	ldcmi	0, cr11, [r4], {131}	; 0x83
    4f0c:	blmi	52f728 <__assert_fail@plt+0x52e1c4>
    4f10:			; <UNDEFINED> instruction: 0xf852447c
    4f14:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    4f18:	ldmdavs	fp, {r2, r9, sl, lr}
    4f1c:			; <UNDEFINED> instruction: 0xf04f9301
    4f20:	andls	r0, r0, #0, 6
    4f24:			; <UNDEFINED> instruction: 0xf9faf7fe
    4f28:	strmi	fp, [r1], -r0, lsl #3
    4f2c:			; <UNDEFINED> instruction: 0xf7ff4620
    4f30:	bmi	344e1c <__assert_fail@plt+0x3438b8>
    4f34:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4f38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f3c:	subsmi	r9, sl, r1, lsl #22
    4f40:	andlt	sp, r3, r9, lsl #2
    4f44:			; <UNDEFINED> instruction: 0x4010e8bd
    4f48:	ldrbmi	fp, [r0, -r3]!
    4f4c:	b	d42f44 <__assert_fail@plt+0xd419e0>
    4f50:	submi	r6, r0, #0, 16
    4f54:			; <UNDEFINED> instruction: 0xf7fce7ed
    4f58:	svclt	0x0000e97a
    4f5c:	andeq	r1, r1, r4, asr #30
    4f60:	andeq	r0, r0, r0, lsl #3
    4f64:	andeq	r1, r1, lr, lsl pc
    4f68:			; <UNDEFINED> instruction: 0x4615b530
    4f6c:			; <UNDEFINED> instruction: 0xf5ad4c1c
    4f70:	bmi	71c578 <__assert_fail@plt+0x71b014>
    4f74:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    4f78:	orrpl	pc, r0, #54525952	; 0x3400000
    4f7c:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    4f80:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    4f84:			; <UNDEFINED> instruction: 0xf04f601a
    4f88:			; <UNDEFINED> instruction: 0xb3290200
    4f8c:			; <UNDEFINED> instruction: 0xf991b188
    4f90:	bmi	550f98 <__assert_fail@plt+0x54fa34>
    4f94:			; <UNDEFINED> instruction: 0xf44f2b2f
    4f98:	svclt	0x00085380
    4f9c:	stmib	sp, {r0, sl, ip, sp}^
    4fa0:	cfstrsge	mvf0, [r5], {1}
    4fa4:			; <UNDEFINED> instruction: 0x4619447a
    4fa8:	strtmi	r9, [r0], -r0, lsl #4
    4fac:			; <UNDEFINED> instruction: 0xf7fc2201
    4fb0:	strtmi	lr, [r9], -lr, asr #21
    4fb4:			; <UNDEFINED> instruction: 0xf7fc4620
    4fb8:	stmdbmi	ip, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    4fbc:	orrpl	pc, r0, #54525952	; 0x3400000
    4fc0:	tstcc	r4, #8, 20	; 0x8000
    4fc4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    4fc8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4fcc:	qaddle	r4, r1, r5
    4fd0:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    4fd4:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    4fd8:	strb	r4, [lr, r8, lsl #12]!
    4fdc:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fe0:	ldrdeq	r1, [r1], -lr
    4fe4:	andeq	r0, r0, r0, lsl #3
    4fe8:	andeq	r0, r0, r8, asr #29
    4fec:	muleq	r1, r0, lr
    4ff0:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    4ff4:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    4ff8:	blmi	43001c <__assert_fail@plt+0x42eab8>
    4ffc:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5000:	blpl	143158 <__assert_fail@plt+0x141bf4>
    5004:	movwls	r6, #14363	; 0x381b
    5008:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    500c:	stmib	sp, {r8, r9, sp}^
    5010:	strls	r5, [r2], #-1024	; 0xfffffc00
    5014:			; <UNDEFINED> instruction: 0xff6ef7fe
    5018:	blmi	217844 <__assert_fail@plt+0x2162e0>
    501c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5020:	blls	df090 <__assert_fail@plt+0xddb2c>
    5024:	qaddle	r4, sl, r4
    5028:	pop	{r2, ip, sp, pc}
    502c:	andlt	r4, r1, r0, lsr r0
    5030:			; <UNDEFINED> instruction: 0xf7fc4770
    5034:	svclt	0x0000e90c
    5038:	andeq	r1, r1, r8, asr lr
    503c:	andeq	r0, r0, r0, lsl #3
    5040:	andeq	r1, r1, r8, lsr lr
    5044:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    5048:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    504c:	blmi	430070 <__assert_fail@plt+0x42eb0c>
    5050:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5054:	blpl	1431ac <__assert_fail@plt+0x141c48>
    5058:	movwls	r6, #14363	; 0x381b
    505c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5060:	stmib	sp, {r0, r8, r9, sp}^
    5064:	strls	r5, [r2], #-1024	; 0xfffffc00
    5068:			; <UNDEFINED> instruction: 0xff44f7fe
    506c:	blmi	217898 <__assert_fail@plt+0x216334>
    5070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5074:	blls	df0e4 <__assert_fail@plt+0xddb80>
    5078:	qaddle	r4, sl, r4
    507c:	pop	{r2, ip, sp, pc}
    5080:	andlt	r4, r1, r0, lsr r0
    5084:			; <UNDEFINED> instruction: 0xf7fc4770
    5088:	svclt	0x0000e8e2
    508c:	andeq	r1, r1, r4, lsl #28
    5090:	andeq	r0, r0, r0, lsl #3
    5094:	andeq	r1, r1, r4, ror #27
    5098:	vmla.f<illegal width 8>	d18, d16, d2[0]
    509c:			; <UNDEFINED> instruction: 0xf7fc0108
    50a0:	svclt	0x0000b901
    50a4:			; <UNDEFINED> instruction: 0x4614b570
    50a8:	addlt	r4, r4, r1, lsr #20
    50ac:	strmi	r4, [r5], -r1, lsr #22
    50b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50b4:	movwls	r6, #14363	; 0x381b
    50b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50bc:	tstlt	r1, #11534336	; 0xb00000
    50c0:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    50c4:	strls	r2, [r0], #-257	; 0xfffffeff
    50c8:			; <UNDEFINED> instruction: 0xf7fc447a
    50cc:	stmdacs	r0, {r8, fp, sp, lr, pc}
    50d0:	eorscs	sp, pc, r8, lsr #22
    50d4:	b	5c30cc <__assert_fail@plt+0x5c1b68>
    50d8:	stmdals	r2, {r1, r2, r9, sl, lr}
    50dc:			; <UNDEFINED> instruction: 0xffdcf7ff
    50e0:	ldrtmi	r4, [r0], -r4, lsl #12
    50e4:	b	3c30dc <__assert_fail@plt+0x3c1b78>
    50e8:	andsle	r1, r6, r3, ror #24
    50ec:	eorvs	r9, fp, r2, lsl #22
    50f0:	blmi	417940 <__assert_fail@plt+0x4163dc>
    50f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50f8:	blls	df168 <__assert_fail@plt+0xddc04>
    50fc:	tstle	r4, sl, asr r0
    5100:	andlt	r4, r4, r0, lsr #12
    5104:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5108:			; <UNDEFINED> instruction: 0xf7fc4478
    510c:	strmi	lr, [r3], -r6, ror #17
    5110:	bicsle	r2, r5, r0, lsl #16
    5114:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    5118:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    511c:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5120:	strb	r2, [r4, r0, lsl #6]!
    5124:	ldrbtcc	pc, [pc], #79	; 512c <__assert_fail@plt+0x3bc8>	; <UNPREDICTABLE>
    5128:			; <UNDEFINED> instruction: 0xf7fce7e2
    512c:	svclt	0x0000e890
    5130:	andeq	r1, r1, r4, lsr #27
    5134:	andeq	r0, r0, r0, lsl #3
    5138:			; <UNDEFINED> instruction: 0x00000fb8
    513c:	andeq	r1, r1, r0, ror #26
    5140:	andeq	r0, r0, r0, ror pc
    5144:	andeq	r0, r0, sl, asr pc
    5148:			; <UNDEFINED> instruction: 0x460ab570
    514c:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    5150:			; <UNDEFINED> instruction: 0xf7fc4605
    5154:	vmovne.f16	s9, lr	; <UNPREDICTABLE>
    5158:	strtmi	sp, [r0], -r1, lsl #22
    515c:			; <UNDEFINED> instruction: 0x4628bd70
    5160:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5164:	blle	ffe0c97c <__assert_fail@plt+0xffe0b418>
    5168:			; <UNDEFINED> instruction: 0xf7fc2101
    516c:	vmlane.f16	s28, s5, s8	; <UNPREDICTABLE>
    5170:			; <UNDEFINED> instruction: 0xf042db07
    5174:	tstcs	r2, r1, lsl #4
    5178:			; <UNDEFINED> instruction: 0xf7fc4620
    517c:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    5180:			; <UNDEFINED> instruction: 0xf7fcdaeb
    5184:			; <UNDEFINED> instruction: 0x4605e91a
    5188:	stmdavs	lr!, {r5, r9, sl, lr}
    518c:	ldrbtcc	pc, [pc], #79	; 5194 <__assert_fail@plt+0x3c30>	; <UNPREDICTABLE>
    5190:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5194:	strb	r6, [r0, lr, lsr #32]!
    5198:	ldmlt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    519c:	mvnsmi	lr, #737280	; 0xb4000
    51a0:	suble	r2, fp, r0, lsl #16
    51a4:	mulcc	r0, r0, r9
    51a8:	suble	r2, r7, r0, lsl #22
    51ac:			; <UNDEFINED> instruction: 0xf7fc4689
    51b0:	strmi	lr, [r7], -r8, asr #16
    51b4:	suble	r2, r4, r0, lsl #16
    51b8:	mulcc	r0, r0, r9
    51bc:	svclt	0x00062b2f
    51c0:			; <UNDEFINED> instruction: 0xf9901c45
    51c4:	strmi	r3, [r5], -r1
    51c8:			; <UNDEFINED> instruction: 0x262fb3b3
    51cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    51d0:			; <UNDEFINED> instruction: 0xf880e00a
    51d4:			; <UNDEFINED> instruction: 0xf9958000
    51d8:	bllt	d11e0 <__assert_fail@plt+0xcfc7c>
    51dc:			; <UNDEFINED> instruction: 0xf8054625
    51e0:			; <UNDEFINED> instruction: 0xf9946b01
    51e4:	teqlt	fp, #1
    51e8:	strtmi	r2, [r8], -pc, lsr #2
    51ec:	ldm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51f0:	stmdacs	r0, {r2, r9, sl, lr}
    51f4:			; <UNDEFINED> instruction: 0xf995d1ed
    51f8:	mvnlt	r3, r0
    51fc:	ldrtmi	r4, [r8], -r9, asr #12
    5200:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5204:			; <UNDEFINED> instruction: 0xb1b84605
    5208:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    520c:	blcs	45f220 <__assert_fail@plt+0x45dcbc>
    5210:			; <UNDEFINED> instruction: 0x4638d012
    5214:	svc	0x00bcf7fb
    5218:	pop	{r3, r5, r9, sl, lr}
    521c:			; <UNDEFINED> instruction: 0x464983f8
    5220:			; <UNDEFINED> instruction: 0xf7fc4638
    5224:			; <UNDEFINED> instruction: 0x4605e8de
    5228:	sbcsle	r2, r7, r0, lsl #16
    522c:	stmia	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5230:	blcs	45f244 <__assert_fail@plt+0x45dce0>
    5234:	ubfx	sp, r2, #1, #13
    5238:	strb	r2, [sl, r0, lsl #10]!
    523c:	ldreq	pc, [r5, #-111]	; 0xffffff91
    5240:			; <UNDEFINED> instruction: 0xf06fe7ea
    5244:	strb	r0, [r7, fp, lsl #10]!
    5248:	teqlt	r0, r8, lsl #10
    524c:			; <UNDEFINED> instruction: 0xf7fc212f
    5250:	tstlt	r0, r4, lsr #18
    5254:			; <UNDEFINED> instruction: 0xf8002300
    5258:	vstrlt	d3, [r8, #-4]
    525c:	mvnsmi	lr, sp, lsr #18
    5260:	strmi	r4, [pc], -r4, lsl #12
    5264:			; <UNDEFINED> instruction: 0xf7fc4690
    5268:	movwcs	lr, #2216	; 0x8a8
    526c:	bicslt	r6, ip, r3
    5270:	mulvs	r0, r4, r9
    5274:	strmi	fp, [r5], -r6, asr #3
    5278:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    527c:			; <UNDEFINED> instruction: 0xf8336803
    5280:	ldreq	r3, [fp, #-22]	; 0xffffffea
    5284:	andcs	sp, sl, #16, 10	; 0x4000000
    5288:			; <UNDEFINED> instruction: 0x46204639
    528c:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5290:	andeq	pc, r0, r8, asr #17
    5294:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    5298:	adcmi	r6, r3, #3866624	; 0x3b0000
    529c:	pop	{r2, ip, lr, pc}
    52a0:	submi	r8, r0, #240, 2	; 0x3c
    52a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    52a8:	andseq	pc, r5, pc, rrx
    52ac:	svclt	0x0000e7f7
    52b0:			; <UNDEFINED> instruction: 0x460eb570
    52b4:			; <UNDEFINED> instruction: 0x46044615
    52b8:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52bc:			; <UNDEFINED> instruction: 0xb126b150
    52c0:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    52c4:	addseq	r0, fp, fp, asr r9
    52c8:	tstlt	sp, r3, lsr r0
    52cc:			; <UNDEFINED> instruction: 0xf024341f
    52d0:	eorvs	r0, ip, pc, lsl r4
    52d4:	svclt	0x0000bd70
    52d8:	stmlt	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52dc:	andcs	r4, r0, #638976	; 0x9c000
    52e0:			; <UNDEFINED> instruction: 0xf44f4b27
    52e4:	ldrblt	r6, [r0, #0]!
    52e8:	addlt	r4, r3, r9, ror r4
    52ec:	strvs	pc, [r0, -pc, asr #8]
    52f0:	strbtmi	r5, [lr], -fp, asr #17
    52f4:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    52f8:			; <UNDEFINED> instruction: 0xf04f9301
    52fc:			; <UNDEFINED> instruction: 0xf7ff0300
    5300:			; <UNDEFINED> instruction: 0x4604ffd7
    5304:	eors	fp, r4, r8, asr r9
    5308:			; <UNDEFINED> instruction: 0x4620007f
    530c:			; <UNDEFINED> instruction: 0xffe4f7ff
    5310:	ldrtmi	r2, [r8], -r0, lsl #4
    5314:			; <UNDEFINED> instruction: 0xf7ff4631
    5318:	strmi	pc, [r4], -fp, asr #31
    531c:	bls	32044 <__assert_fail@plt+0x30ae0>
    5320:	strtmi	r2, [r0], -r0, lsl #2
    5324:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5328:	strtmi	r9, [r3], -r0, lsl #20
    532c:	rscscs	r2, r2, r0, lsl #2
    5330:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5334:	ble	38cb50 <__assert_fail@plt+0x38b5ec>
    5338:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    533c:	svcne	0x0080f5b7
    5340:			; <UNDEFINED> instruction: 0xf1a36803
    5344:	blx	fecc5fa4 <__assert_fail@plt+0xfecc4a40>
    5348:	b	140215c <__assert_fail@plt+0x1400bf8>
    534c:	svclt	0x00a81353
    5350:	blcs	df58 <__assert_fail@plt+0xc9f4>
    5354:			; <UNDEFINED> instruction: 0x4620d1d8
    5358:			; <UNDEFINED> instruction: 0xffbef7ff
    535c:	bmi	245704 <__assert_fail@plt+0x2441a0>
    5360:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5368:	subsmi	r9, sl, r1, lsl #22
    536c:	andlt	sp, r3, r4, lsl #2
    5370:			; <UNDEFINED> instruction: 0xf04fbdf0
    5374:	udf	#8975	; 0x230f
    5378:	svc	0x0068f7fb
    537c:	andeq	r1, r1, ip, ror #22
    5380:	andeq	r0, r0, r0, lsl #3
    5384:	strdeq	r1, [r1], -r2
    5388:	svcmi	0x00f0e92d
    538c:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    5390:	andls	fp, r4, r9, lsl #1
    5394:	addhi	pc, r5, r0
    5398:	blmi	10d6c1c <__assert_fail@plt+0x10d56b8>
    539c:	andcs	r4, r0, r2, lsl #13
    53a0:	movwls	r4, #25723	; 0x647b
    53a4:	strmi	r4, [fp], r1, asr #22
    53a8:			; <UNDEFINED> instruction: 0x46054690
    53ac:	movwls	r4, #21627	; 0x547b
    53b0:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    53b4:	bl	fede9fd8 <__assert_fail@plt+0xfede8a74>
    53b8:			; <UNDEFINED> instruction: 0xf1050fd5
    53bc:	stmdble	r8, {r0, sl}
    53c0:			; <UNDEFINED> instruction: 0xf005096a
    53c4:			; <UNDEFINED> instruction: 0xf858031f
    53c8:	blx	88d458 <__assert_fail@plt+0x88bef4>
    53cc:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    53d0:	strtmi	sp, [r5], -fp, lsl #8
    53d4:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    53d8:	beq	40288 <__assert_fail@plt+0x3ed24>
    53dc:	movwcs	r9, #2052	; 0x804
    53e0:	andcc	pc, r0, sl, lsl #17
    53e4:	pop	{r0, r3, ip, sp, pc}
    53e8:	strmi	r8, [r1, #4080]!	; 0xff0
    53ec:	bl	fedfb8ec <__assert_fail@plt+0xfedfa388>
    53f0:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    53f4:			; <UNDEFINED> instruction: 0xf0040963
    53f8:			; <UNDEFINED> instruction: 0xf858021f
    53fc:	blx	8d1490 <__assert_fail@plt+0x8cff2c>
    5400:			; <UNDEFINED> instruction: 0xf012f202
    5404:	eorsle	r0, r1, r1, lsl #4
    5408:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    540c:	and	r1, r9, r6, ror fp
    5410:	svceq	0x00d3ebb7
    5414:			; <UNDEFINED> instruction: 0xf858d90f
    5418:	blx	8d14a4 <__assert_fail@plt+0x8cff40>
    541c:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    5420:	strmi	sp, [r2], -r9, lsl #10
    5424:	addsmi	r1, r6, #311296	; 0x4c000
    5428:	ldceq	0, cr15, [pc], {3}
    542c:	andeq	pc, r1, r2, lsl #2
    5430:	cmpne	r3, pc, asr #20
    5434:	bcs	79bec <__assert_fail@plt+0x78688>
    5438:	stmiane	ip!, {r2, r5, ip, lr, pc}
    543c:			; <UNDEFINED> instruction: 0xf04f9a05
    5440:			; <UNDEFINED> instruction: 0x465933ff
    5444:	stmib	sp, {r4, r6, r9, sl, lr}^
    5448:	andls	r5, r0, #16777216	; 0x1000000
    544c:			; <UNDEFINED> instruction: 0xf7fc2201
    5450:	ldrbmi	lr, [r8, #-2174]	; 0xfffff782
    5454:	movwcs	fp, #3892	; 0xf34
    5458:	b	14ce064 <__assert_fail@plt+0x14ccb00>
    545c:			; <UNDEFINED> instruction: 0xd11c73d0
    5460:	bl	fead6670 <__assert_fail@plt+0xfead510c>
    5464:			; <UNDEFINED> instruction: 0x1c650b00
    5468:	ldr	r2, [r3, r1]!
    546c:			; <UNDEFINED> instruction: 0xf04f9a06
    5470:			; <UNDEFINED> instruction: 0x465933ff
    5474:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    5478:	andls	r4, r0, #44, 12	; 0x2c00000
    547c:			; <UNDEFINED> instruction: 0xf7fc2201
    5480:	strb	lr, [r6, r6, ror #16]!
    5484:			; <UNDEFINED> instruction: 0xf04f9907
    5488:			; <UNDEFINED> instruction: 0x465033ff
    548c:	strpl	lr, [r1], #-2509	; 0xfffff633
    5490:	ldrbmi	r9, [r9], -r0, lsl #2
    5494:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5498:	ldrdcs	lr, [r0], -fp
    549c:	pop	{r0, r3, ip, sp, pc}
    54a0:			; <UNDEFINED> instruction: 0xf8dd8ff0
    54a4:			; <UNDEFINED> instruction: 0xe799a010
    54a8:	strdeq	r0, [r0], -r4
    54ac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    54b0:	ldrdeq	r0, [r0], -lr
    54b4:	mvnsmi	lr, sp, lsr #18
    54b8:	stccc	0, cr0, [r4], {220}	; 0xdc
    54bc:	strmi	r4, [r4], r6, lsl #13
    54c0:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    54c4:	andcs	sp, r0, r8, rrx
    54c8:	b	13fd548 <__assert_fail@plt+0x13fbfe4>
    54cc:			; <UNDEFINED> instruction: 0xf0071857
    54d0:			; <UNDEFINED> instruction: 0xf852071f
    54d4:	blx	a2557c <__assert_fail@plt+0xa24018>
    54d8:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    54dc:			; <UNDEFINED> instruction: 0xf045d54a
    54e0:	stmdacs	r0, {r3, r9, sl}
    54e4:	strbtmi	fp, [r0], -r8, lsl #30
    54e8:	ldrtmi	r2, [r5], -r9, lsl #28
    54ec:			; <UNDEFINED> instruction: 0xf106bfc8
    54f0:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    54f4:	strbtmi	r3, [r6], -r4, lsl #24
    54f8:	blpl	83518 <__assert_fail@plt+0x81fb4>
    54fc:	bl	fe9ba620 <__assert_fail@plt+0xfe9b90bc>
    5500:	addmi	r0, sp, #58720256	; 0x3800000
    5504:	ldrtmi	sp, [r4], r3, asr #32
    5508:	svceq	0x00d4ebb3
    550c:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    5510:	ldreq	pc, [pc, #-4]	; 5514 <__assert_fail@plt+0x3fb0>
    5514:			; <UNDEFINED> instruction: 0xf8522500
    5518:	svclt	0x00886026
    551c:			; <UNDEFINED> instruction: 0xf505fa26
    5520:	streq	pc, [r1], -r4, lsl #2
    5524:			; <UNDEFINED> instruction: 0xf005bf88
    5528:	bl	fecc6934 <__assert_fail@plt+0xfecc53d0>
    552c:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    5530:			; <UNDEFINED> instruction: 0xf0060977
    5534:			; <UNDEFINED> instruction: 0xf852061f
    5538:	blx	9e15dc <__assert_fail@plt+0x9e0078>
    553c:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    5540:			; <UNDEFINED> instruction: 0xf045bf48
    5544:	cfstr32ne	mvfx0, [r6], #8
    5548:	svceq	0x00d6ebb3
    554c:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    5550:	ldreq	pc, [pc], -r6
    5554:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    5558:			; <UNDEFINED> instruction: 0xf606fa27
    555c:	svclt	0x004807f6
    5560:	streq	pc, [r4, #-69]	; 0xffffffbb
    5564:	blx	fec0c908 <__assert_fail@plt+0xfec0b3a4>
    5568:	bl	fed02f70 <__assert_fail@plt+0xfed01a0c>
    556c:	b	13c94d0 <__assert_fail@plt+0x13c7f6c>
    5570:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    5574:	svclt	0x00082d00
    5578:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    557c:	uqadd16mi	fp, r0, r8
    5580:	strbtmi	r3, [r6], -r4, lsl #24
    5584:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    5588:	blpl	835a8 <__assert_fail@plt+0x82044>
    558c:	movwcs	sp, #1463	; 0x5b7
    5590:			; <UNDEFINED> instruction: 0xb1207033
    5594:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5598:			; <UNDEFINED> instruction: 0xf80c2300
    559c:	strbtmi	r3, [r0], -r1, lsl #18
    55a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    55a4:	ldrbmi	lr, [r0, sp, lsr #18]!
    55a8:	strmi	r4, [r9], r7, lsl #12
    55ac:			; <UNDEFINED> instruction: 0xf7fb4692
    55b0:	stmdacs	r1, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    55b4:	ldrbtcc	pc, [pc], #256	; 55bc <__assert_fail@plt+0x4058>	; <UNPREDICTABLE>
    55b8:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    55bc:	blcs	c236b0 <__assert_fail@plt+0xc2214c>
    55c0:	ldrbmi	sp, [r2], -r6, rrx
    55c4:	strbmi	r2, [r8], -r0, lsl #2
    55c8:	svc	0x001ef7fb
    55cc:	svclt	0x009c42a7
    55d0:			; <UNDEFINED> instruction: 0xf04f2500
    55d4:	ldmdale	r8, {r0, fp}^
    55d8:	mulvs	r0, r4, r9
    55dc:	svclt	0x00042e2c
    55e0:			; <UNDEFINED> instruction: 0x6c01f914
    55e4:	ldrbtcc	pc, [pc], #260	; 55ec <__assert_fail@plt+0x4088>	; <UNPREDICTABLE>
    55e8:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    55ec:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    55f0:	mrc	7, 4, APSR_nzcv, cr10, cr11, {7}
    55f4:			; <UNDEFINED> instruction: 0xf8536803
    55f8:			; <UNDEFINED> instruction: 0xf1a33026
    55fc:	bcs	145f88 <__assert_fail@plt+0x144a24>
    5600:	blcc	15fb734 <__assert_fail@plt+0x15fa1d0>
    5604:	strle	r0, [ip, #-2010]	; 0xfffff826
    5608:	svceq	0x00d5ebba
    560c:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    5610:	andseq	pc, pc, #5
    5614:			; <UNDEFINED> instruction: 0xf102fa08
    5618:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    561c:			; <UNDEFINED> instruction: 0xf849430a
    5620:	ldreq	r2, [lr, r0, lsr #32]
    5624:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    5628:	svceq	0x00d2ebba
    562c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    5630:	andseq	pc, pc, #2
    5634:	vpmax.s8	d15, d2, d8
    5638:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    563c:			; <UNDEFINED> instruction: 0xf849430a
    5640:	ldrbeq	r2, [r8, -r0, lsr #32]
    5644:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    5648:	svceq	0x00d2ebba
    564c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    5650:	andseq	pc, pc, #2
    5654:	vpmax.s8	d15, d2, d8
    5658:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    565c:			; <UNDEFINED> instruction: 0xf849430a
    5660:	ldreq	r2, [r9, -r0, lsr #32]
    5664:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    5668:	svceq	0x00d3ebba
    566c:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    5670:	tsteq	pc, #3	; <UNPREDICTABLE>
    5674:	vpmax.u8	d15, d3, d8
    5678:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    567c:			; <UNDEFINED> instruction: 0xf8494313
    5680:	stccc	0, cr3, [r1], {33}	; 0x21
    5684:	adcmi	r3, r7, #4, 10	; 0x1000000
    5688:	andcs	sp, r0, r6, lsr #19
    568c:			; <UNDEFINED> instruction: 0x87f0e8bd
    5690:	blcs	1e23884 <__assert_fail@plt+0x1e22320>
    5694:	strcc	fp, [r2, -r8, lsl #30]
    5698:			; <UNDEFINED> instruction: 0xf04fe793
    569c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    56a0:	svclt	0x000087f0
    56a4:	svcmi	0x00f0e92d
    56a8:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    56ac:	movwls	r4, #9743	; 0x260f
    56b0:	blmi	144dab8 <__assert_fail@plt+0x144c554>
    56b4:			; <UNDEFINED> instruction: 0x4616447d
    56b8:	ldrtmi	r4, [r8], -r4, lsl #12
    56bc:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    56c0:			; <UNDEFINED> instruction: 0xf10d58eb
    56c4:			; <UNDEFINED> instruction: 0xf10d0a18
    56c8:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    56cc:			; <UNDEFINED> instruction: 0xf04f9309
    56d0:	mrsls	r0, SP_abt
    56d4:	mrc	7, 4, APSR_nzcv, cr8, cr11, {7}
    56d8:	suble	r2, sl, r0, lsl #24
    56dc:	strtmi	r2, [r0], -ip, lsr #2
    56e0:	mrc	7, 2, APSR_nzcv, cr8, cr11, {7}
    56e4:	smlabblt	r8, r1, r6, r4
    56e8:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    56ec:	ldrbmi	r4, [r2], -r0, lsr #12
    56f0:			; <UNDEFINED> instruction: 0xf7ff4659
    56f4:			; <UNDEFINED> instruction: 0x9003fdb3
    56f8:	cmnle	r7, r0, lsl #16
    56fc:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    5700:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    5704:			; <UNDEFINED> instruction: 0xb1a34507
    5708:	ldrmi	r2, [r8], -sp, lsr #2
    570c:			; <UNDEFINED> instruction: 0xf7fb9301
    5710:	strmi	lr, [r2], -r2, asr #28
    5714:	blls	71cbc <__assert_fail@plt+0x70758>
    5718:	strtmi	r2, [sl], #-300	; 0xfffffed4
    571c:	ldrmi	r9, [r8], -r1, lsl #4
    5720:	mrc	7, 1, APSR_nzcv, cr8, cr11, {7}
    5724:	strmi	r9, [r3], -r1, lsl #20
    5728:	eorsle	r2, r8, r0, lsl #16
    572c:	addsmi	r4, r3, #721420288	; 0x2b000000
    5730:			; <UNDEFINED> instruction: 0x46a4d834
    5734:			; <UNDEFINED> instruction: 0xf04f9b02
    5738:	cdpne	14, 1, cr0, cr8, cr1, {0}
    573c:	andcs	fp, r1, r8, lsl pc
    5740:	svclt	0x008c45a0
    5744:			; <UNDEFINED> instruction: 0xf0002300
    5748:	ldmiblt	fp, {r0, r8, r9}^
    574c:	svceq	0x00d4ebb6
    5750:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    5754:	tsteq	pc, #4	; <UNPREDICTABLE>
    5758:	vpmax.s8	d15, d3, d14
    575c:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    5760:			; <UNDEFINED> instruction: 0xf8474313
    5764:	strtmi	r3, [ip], #-33	; 0xffffffdf
    5768:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    576c:	stccs	6, cr4, [r0], {76}	; 0x4c
    5770:	blls	179e48 <__assert_fail@plt+0x1788e4>
    5774:	teqlt	r3, r0, lsr #12
    5778:	muleq	r0, r3, r9
    577c:	svclt	0x00183800
    5780:	and	r2, r0, r1
    5784:	bmi	74d794 <__assert_fail@plt+0x74c230>
    5788:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    578c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5790:	subsmi	r9, sl, r9, lsl #22
    5794:	andlt	sp, fp, ip, lsr #2
    5798:	svchi	0x00f0e8bd
    579c:	ldrmi	r9, [r0], -r3, lsl #26
    57a0:	bge	1d710c <__assert_fail@plt+0x1d5ba8>
    57a4:			; <UNDEFINED> instruction: 0xf7ff9301
    57a8:	blls	84d14 <__assert_fail@plt+0x837b0>
    57ac:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    57b0:			; <UNDEFINED> instruction: 0xf990b170
    57b4:	movwls	r2, #4096	; 0x1000
    57b8:	teqcs	sl, r2, asr r1
    57bc:	stcl	7, cr15, [sl, #1004]!	; 0x3ec
    57c0:	blls	71c88 <__assert_fail@plt+0x70724>
    57c4:	addsmi	r3, r8, #1
    57c8:			; <UNDEFINED> instruction: 0xf045bf38
    57cc:	pushlt	{r0, r8, sl}
    57d0:			; <UNDEFINED> instruction: 0x4c06e9dd
    57d4:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    57d8:	str	r9, [fp, r8, lsl #26]!
    57dc:	ldrbmi	sl, [r9], -r8, lsl #20
    57e0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    57e4:	blls	233c2c <__assert_fail@plt+0x2326c8>
    57e8:	mvnsle	r2, r0, lsl #22
    57ec:	strb	r2, [sl, r1]
    57f0:	stc	7, cr15, [ip, #-1004]!	; 0xfffffc14
    57f4:	andeq	r1, r1, r0, lsr #15
    57f8:	andeq	r0, r0, r0, lsl #3
    57fc:	andeq	r1, r1, sl, asr #13
    5800:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    5804:	svclt	0x00be2900
    5808:			; <UNDEFINED> instruction: 0xf04f2000
    580c:	and	r4, r6, r0, lsl #2
    5810:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    5814:			; <UNDEFINED> instruction: 0xf06fbf1c
    5818:			; <UNDEFINED> instruction: 0xf04f4100
    581c:			; <UNDEFINED> instruction: 0xf00030ff
    5820:			; <UNDEFINED> instruction: 0xf1adb857
    5824:	stmdb	sp!, {r3, sl, fp}^
    5828:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    582c:	blcs	3c458 <__assert_fail@plt+0x3aef4>
    5830:			; <UNDEFINED> instruction: 0xf000db1a
    5834:			; <UNDEFINED> instruction: 0xf8ddf853
    5838:	ldmib	sp, {r2, sp, lr, pc}^
    583c:	andlt	r2, r4, r2, lsl #6
    5840:	submi	r4, r0, #112, 14	; 0x1c00000
    5844:	cmpeq	r1, r1, ror #22
    5848:	blle	6d0450 <__assert_fail@plt+0x6ceeec>
    584c:			; <UNDEFINED> instruction: 0xf846f000
    5850:	ldrd	pc, [r4], -sp
    5854:	movwcs	lr, #10717	; 0x29dd
    5858:	submi	fp, r0, #4
    585c:	cmpeq	r1, r1, ror #22
    5860:	bl	18d61b0 <__assert_fail@plt+0x18d4c4c>
    5864:	ldrbmi	r0, [r0, -r3, asr #6]!
    5868:	bl	18d61b8 <__assert_fail@plt+0x18d4c54>
    586c:			; <UNDEFINED> instruction: 0xf0000343
    5870:			; <UNDEFINED> instruction: 0xf8ddf835
    5874:	ldmib	sp, {r2, sp, lr, pc}^
    5878:	andlt	r2, r4, r2, lsl #6
    587c:	bl	1856184 <__assert_fail@plt+0x1854c20>
    5880:	ldrbmi	r0, [r0, -r1, asr #2]!
    5884:	bl	18d61d4 <__assert_fail@plt+0x18d4c70>
    5888:			; <UNDEFINED> instruction: 0xf0000343
    588c:			; <UNDEFINED> instruction: 0xf8ddf827
    5890:	ldmib	sp, {r2, sp, lr, pc}^
    5894:	andlt	r2, r4, r2, lsl #6
    5898:	bl	18d61e8 <__assert_fail@plt+0x18d4c84>
    589c:	ldrbmi	r0, [r0, -r3, asr #6]!
    58a0:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    58a4:	svclt	0x00082900
    58a8:	svclt	0x001c2800
    58ac:	mvnscc	pc, pc, asr #32
    58b0:	rscscc	pc, pc, pc, asr #32
    58b4:	stmdalt	ip, {ip, sp, lr, pc}
    58b8:	stfeqd	f7, [r8], {173}	; 0xad
    58bc:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    58c0:			; <UNDEFINED> instruction: 0xf80cf000
    58c4:	ldrd	pc, [r4], -sp
    58c8:	movwcs	lr, #10717	; 0x29dd
    58cc:	ldrbmi	fp, [r0, -r4]!
    58d0:			; <UNDEFINED> instruction: 0xf04fb502
    58d4:			; <UNDEFINED> instruction: 0xf7fb0008
    58d8:	stclt	12, cr14, [r2, #-168]	; 0xffffff58
    58dc:	svclt	0x00084299
    58e0:	push	{r4, r7, r9, lr}
    58e4:			; <UNDEFINED> instruction: 0x46044ff0
    58e8:	andcs	fp, r0, r8, lsr pc
    58ec:			; <UNDEFINED> instruction: 0xf8dd460d
    58f0:	svclt	0x0038c024
    58f4:	cmnle	fp, #1048576	; 0x100000
    58f8:			; <UNDEFINED> instruction: 0x46994690
    58fc:			; <UNDEFINED> instruction: 0xf283fab3
    5900:	rsbsle	r2, r0, r0, lsl #22
    5904:			; <UNDEFINED> instruction: 0xf385fab5
    5908:	rsble	r2, r8, r0, lsl #26
    590c:			; <UNDEFINED> instruction: 0xf1a21ad2
    5910:	blx	249198 <__assert_fail@plt+0x247c34>
    5914:	blx	244524 <__assert_fail@plt+0x242fc0>
    5918:			; <UNDEFINED> instruction: 0xf1c2f30e
    591c:	b	12c75a4 <__assert_fail@plt+0x12c6040>
    5920:	blx	a08534 <__assert_fail@plt+0xa06fd0>
    5924:	b	1302548 <__assert_fail@plt+0x1300fe4>
    5928:	blx	20853c <__assert_fail@plt+0x206fd8>
    592c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    5930:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5934:	andcs	fp, r0, ip, lsr pc
    5938:	movwle	r4, #42497	; 0xa601
    593c:	bl	fed0d948 <__assert_fail@plt+0xfed0c3e4>
    5940:	blx	6970 <__assert_fail@plt+0x540c>
    5944:	blx	841d84 <__assert_fail@plt+0x840820>
    5948:	bl	198256c <__assert_fail@plt+0x1981008>
    594c:	tstmi	r9, #46137344	; 0x2c00000
    5950:	bcs	15b98 <__assert_fail@plt+0x14634>
    5954:	b	13f9a4c <__assert_fail@plt+0x13f84e8>
    5958:	b	13c7ac8 <__assert_fail@plt+0x13c6564>
    595c:	b	1207ed0 <__assert_fail@plt+0x120696c>
    5960:	ldrmi	r7, [r6], -fp, asr #17
    5964:	bl	fed3d998 <__assert_fail@plt+0xfed3c434>
    5968:	bl	1946590 <__assert_fail@plt+0x194502c>
    596c:	ldmne	fp, {r0, r3, r9, fp}^
    5970:	beq	2c06a0 <__assert_fail@plt+0x2bf13c>
    5974:			; <UNDEFINED> instruction: 0xf14a1c5c
    5978:	cfsh32cc	mvfx0, mvfx1, #0
    597c:	strbmi	sp, [sp, #-7]
    5980:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5984:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    5988:	adfccsz	f4, f1, #5.0
    598c:	blx	17a170 <__assert_fail@plt+0x178c0c>
    5990:	blx	9435b4 <__assert_fail@plt+0x942050>
    5994:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    5998:	vseleq.f32	s30, s28, s11
    599c:	blx	94bda4 <__assert_fail@plt+0x94a840>
    59a0:	b	11039b0 <__assert_fail@plt+0x110244c>
    59a4:			; <UNDEFINED> instruction: 0xf1a2040e
    59a8:			; <UNDEFINED> instruction: 0xf1c20720
    59ac:	blx	207234 <__assert_fail@plt+0x205cd0>
    59b0:	blx	1425c0 <__assert_fail@plt+0x14105c>
    59b4:	blx	1435d8 <__assert_fail@plt+0x142074>
    59b8:	b	11021c8 <__assert_fail@plt+0x1100c64>
    59bc:	blx	9065e0 <__assert_fail@plt+0x90507c>
    59c0:	bl	11831e0 <__assert_fail@plt+0x1181c7c>
    59c4:	teqmi	r3, #1073741824	; 0x40000000
    59c8:	strbmi	r1, [r5], -r0, lsl #21
    59cc:	tsteq	r3, r1, ror #22
    59d0:	svceq	0x0000f1bc
    59d4:	stmib	ip, {r0, ip, lr, pc}^
    59d8:	pop	{r8, sl, lr}
    59dc:	blx	fed299a4 <__assert_fail@plt+0xfed28440>
    59e0:	msrcc	CPSR_, #132, 6	; 0x10000002
    59e4:	blx	fee3f834 <__assert_fail@plt+0xfee3e2d0>
    59e8:	blx	fed82410 <__assert_fail@plt+0xfed80eac>
    59ec:	eorcc	pc, r0, #335544322	; 0x14000002
    59f0:	orrle	r2, fp, r0, lsl #26
    59f4:	svclt	0x0000e7f3
    59f8:	mvnsmi	lr, #737280	; 0xb4000
    59fc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5a00:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5a04:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5a08:	bl	1cc39fc <__assert_fail@plt+0x1cc2498>
    5a0c:	blne	1d96c08 <__assert_fail@plt+0x1d956a4>
    5a10:	strhle	r1, [sl], -r6
    5a14:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5a18:	svccc	0x0004f855
    5a1c:	strbmi	r3, [sl], -r1, lsl #8
    5a20:	ldrtmi	r4, [r8], -r1, asr #12
    5a24:	adcmi	r4, r6, #152, 14	; 0x2600000
    5a28:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5a2c:	svclt	0x000083f8
    5a30:	strdeq	r1, [r1], -sl
    5a34:	strdeq	r1, [r1], -r0
    5a38:	svclt	0x00004770
    5a3c:	tstcs	r0, r2, lsl #22
    5a40:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5a44:	ldclt	7, cr15, [lr], #1004	; 0x3ec
    5a48:	andeq	r1, r1, r0, asr #11

Disassembly of section .fini:

00005a4c <.fini>:
    5a4c:	push	{r3, lr}
    5a50:	pop	{r3, pc}
