JDF B
// Created by Version 2.1 
PROJECT sleihw4
DESIGN sleihw4 Normal
DEVKIT LC4032V-10T44I
ENTRY ABEL/Schematic
MODULE addsub.abl
MODSTYLE addsub Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE addsub
