;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2011-1-30 18:39:56
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x00000004027E  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
_main:
0x027E	0x2080AF  	MOV	#2058, WREG15
0x0280	0x227FF0  	MOV	#10239, WREG0
0x0282	0xB7A020  	MOV	WREG, SPLIM
0x0284	0x200010  	MOV	#1, WREG0
0x0286	0xB7A034  	MOV	WREG, PSVPAG
0x0288	0x200040  	MOV	#4, WREG0
0x028A	0xB72044  	IOR	CORCON
;project.c,3 :: 		void main() {
;project.c,7 :: 		Uart1_Init(9600);
0x028C	0x781F8A  	PUSH	WREG10
0x028E	0x781F8B  	PUSH	WREG11
0x0290	0x22580A  	MOV	#9600, WREG10
0x0292	0x20000B  	MOV	#0, WREG11
0x0294	0x07FFAC  	RCALL	_UART1_Init
;project.c,8 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x0296	0x200028  	MOV	#2, WREG8
0x0298	0x245847  	MOV	#17796, WREG7
L_main0:
0x029A	0xED200E  	DEC	WREG7
0x029C	0x3AFFFE  	BRA NZ	L_main0
0x029E	0xED2010  	DEC	WREG8
0x02A0	0x3AFFFC  	BRA NZ	L_main0
0x02A2	0x000000  	NOP
0x02A4	0x000000  	NOP
;project.c,10 :: 		rx1 = Uart1_Read();          // perform dummy read to clear the register
0x02A6	0x07FF96  	RCALL	_UART1_Read
0x02A8	0x208041  	MOV	#lo_addr(_rx1), WREG1
0x02AA	0x784880  	MOV.B	WREG0, [WREG1]
;project.c,12 :: 		Uart1_Write('s');            // signal start
0x02AC	0x20073A  	MOV	#115, WREG10
0x02AE	0x07FF98  	RCALL	_UART1_Write
;project.c,14 :: 		while(1)
L_main2:
;project.c,16 :: 		if(Uart1_Data_Ready())
0x02B0	0x07FFE1  	RCALL	_UART1_Data_Ready
0x02B2	0xE20000  	CP0	WREG0
0x02B4	0x320005  	BRA Z	L_main4
L__main6:
;project.c,18 :: 		rx1=Uart1_Read();
0x02B6	0x07FF8E  	RCALL	_UART1_Read
0x02B8	0x208041  	MOV	#lo_addr(_rx1), WREG1
0x02BA	0x784880  	MOV.B	WREG0, [WREG1]
;project.c,20 :: 		Uart1_Write(rx1);
0x02BC	0xFB8500  	ZE	WREG0, WREG10
0x02BE	0x07FF90  	RCALL	_UART1_Write
;project.c,21 :: 		}
L_main4:
;project.c,22 :: 		}
0x02C0	0x37FFF7  	BRA	L_main2
;project.c,23 :: 		}
L_end_main:
L__main7:
0x02C2	0x37FFFF  	BRA	L__main7
; end of _main
_UART1_Init:
0x01EE	0xFA0008  	LNK	#8
;__Lib_UART_12_p30.c,121 :: 		
;__Lib_UART_12_p30.c,124 :: 		
0x01F0	0x201E00  	MOV	#lo_addr(_UART1_Write), WREG0
0x01F2	0x884040  	MOV	WREG0, _UART_Wr_Ptr
;__Lib_UART_12_p30.c,125 :: 		
0x01F4	0x201D40  	MOV	#lo_addr(_UART1_Read), WREG0
0x01F6	0x884030  	MOV	WREG0, _UART_Rd_Ptr
;__Lib_UART_12_p30.c,126 :: 		
0x01F8	0x202740  	MOV	#lo_addr(_UART1_Data_Ready), WREG0
0x01FA	0x884010  	MOV	WREG0, _UART_Rdy_Ptr
;__Lib_UART_12_p30.c,127 :: 		
0x01FC	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), WREG0
0x01FE	0x884000  	MOV	WREG0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p30.c,132 :: 		
0x0200	0xEF220C  	CLR	U1MODE
;__Lib_UART_12_p30.c,133 :: 		
0x0202	0x280000  	MOV	#32768, WREG0
0x0204	0xB7A20E  	MOV	WREG, U1STA
;__Lib_UART_12_p30.c,134 :: 		
0x0206	0x07FFE3  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p30.c,137 :: 		
0x0208	0x203E82  	MOV	#1000, WREG2
0x020A	0x200003  	MOV	#0, WREG3
0x020C	0x07FF79  	RCALL	__Multiply_32x32
; tmp start address is: 10 (W5)
0x020E	0x780280  	MOV	WREG0, WREG5
0x0210	0x780301  	MOV	WREG1, WREG6
;__Lib_UART_12_p30.c,140 :: 		
0x0212	0x200064  	MOV	#6, WREG4
0x0214	0xBE010A  	MOV.D	WREG10, WREG2
L__UART1_Init50:
0x0216	0xE90204  	DEC	WREG4, WREG4
0x0218	0x350003  	BRA LT	L__UART1_Init51
0x021A	0xD00102  	SL	WREG2, WREG2
0x021C	0xD28183  	RLC	WREG3, WREG3
0x021E	0x37FFFB  	BRA	L__UART1_Init50
L__UART1_Init51:
0x0220	0x980702  	MOV	WREG2, [WREG14+0]
0x0222	0x980713  	MOV	WREG3, [WREG14+2]
;__Lib_UART_12_p30.c,142 :: 		
0x0224	0x781F85  	PUSH	WREG5
0x0226	0x781F86  	PUSH	WREG6
0x0228	0xEB0200  	CLR	WREG4
0x022A	0x07FF73  	RCALL	__Modulus_32x32
0x022C	0x78034F  	POP	WREG6
0x022E	0x7802CF  	POP	WREG5
0x0230	0x980720  	MOV	WREG0, [WREG14+4]
0x0232	0x980731  	MOV	WREG1, [WREG14+6]
;__Lib_UART_12_p30.c,143 :: 		
0x0234	0x780005  	MOV	WREG5, WREG0
0x0236	0x780086  	MOV	WREG6, WREG1
0x0238	0x90010E  	MOV	[WREG14+0], WREG2
0x023A	0x90019E  	MOV	[WREG14+2], WREG3
0x023C	0xEB0200  	CLR	WREG4
0x023E	0x07FF95  	RCALL	__Divide_32x32
; tmp end address is: 10 (W5)
; tmp start address is: 6 (W3)
0x0240	0x780180  	MOV	WREG0, WREG3
0x0242	0x780201  	MOV	WREG1, WREG4
;__Lib_UART_12_p30.c,145 :: 		
0x0244	0x470060  	ADD	WREG14, #0, WREG0
0x0246	0x7800B0  	MOV	[WREG0++], WREG1
0x0248	0x780120  	MOV	[WREG0--], WREG2
0x024A	0xD10102  	LSR	WREG2, WREG2
0x024C	0xD38081  	RRC	WREG1, WREG1
0x024E	0x470064  	ADD	WREG14, #4, WREG0
0x0250	0xE10830  	CP	WREG1, [WREG0++]
0x0252	0xE19020  	CPB	WREG2, [WREG0--]
0x0254	0x310003  	BRA GEU	L__UART1_Init31
L__UART1_Init52:
;__Lib_UART_12_p30.c,146 :: 		
; tmp start address is: 4 (W2)
0x0256	0x418161  	ADD	WREG3, #1, WREG2
0x0258	0x4A01E0  	ADDC	WREG4, #0, WREG3
; tmp end address is: 6 (W3)
; tmp end address is: 4 (W2)
0x025A	0x370002  	BRA	L_UART1_Init13
L__UART1_Init31:
;__Lib_UART_12_p30.c,145 :: 		
0x025C	0x780103  	MOV	WREG3, WREG2
0x025E	0x780184  	MOV	WREG4, WREG3
;__Lib_UART_12_p30.c,146 :: 		
L_UART1_Init13:
;__Lib_UART_12_p30.c,150 :: 		
; tmp start address is: 4 (W2)
0x0260	0x510061  	SUB	WREG2, #1, WREG0
0x0262	0x5980E0  	SUBB	WREG3, #0, WREG1
; tmp end address is: 4 (W2)
0x0264	0x8810A0  	MOV	WREG0, U1BRG
;__Lib_UART_12_p30.c,151 :: 		
0x0266	0xA9220E  	BCLR	U1STA, #1
;__Lib_UART_12_p30.c,153 :: 		
0x0268	0xA8E20D  	BSET	U1MODE, #15
;__Lib_UART_12_p30.c,154 :: 		
0x026A	0xA8420F  	BSET	U1STA, #10
;__Lib_UART_12_p30.c,155 :: 		
0x026C	0x07FFA7  	RCALL	_Delay_100ms
0x026E	0x07FFA6  	RCALL	_Delay_100ms
;__Lib_UART_12_p30.c,157 :: 		
L_end_UART1_Init:
0x0270	0xFA8000  	ULNK
0x0272	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x01CE	0x227100  	MOV	#10000, WREG0
0x01D0	0x200001  	MOV	#0, WREG1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x01D2	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x01BC	0x200028  	MOV	#2, WREG8
0x01BE	0x245847  	MOV	#17796, WREG7
L_Delay_100ms31:
0x01C0	0xED200E  	DEC	WREG7
0x01C2	0x3AFFFE  	BRA NZ	L_Delay_100ms31
0x01C4	0xED2010  	DEC	WREG8
0x01C6	0x3AFFFC  	BRA NZ	L_Delay_100ms31
0x01C8	0x000000  	NOP
0x01CA	0x000000  	NOP
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x01CC	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0100	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0102	0xB80A02  	MUL.UU	WREG1, WREG2, WREG4
;__Lib_Math.c,47 :: 		
0x0104	0x880050  	MOV	WREG0, WREG5
;__Lib_Math.c,48 :: 		
0x0106	0xB80002  	MUL.UU	WREG0, WREG2, WREG0
;__Lib_Math.c,49 :: 		
0x0108	0x420081  	ADD	WREG4, WREG1, WREG1
;__Lib_Math.c,50 :: 		
0x010A	0xB82A03  	MUL.UU	WREG5, WREG3, WREG4
;__Lib_Math.c,51 :: 		
0x010C	0x420081  	ADD	WREG4, WREG1, WREG1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x010E	0xFA8000  	ULNK
0x0110	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0112	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0114	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0116	0x000000040166  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x011A	0xE20008  	CP0	WREG4
;__Lib_Math.c,173 :: 		
0x011C	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x011E	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x0120	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0122	0x781F81  	MOV	WREG1, [WREG15++]
;__Lib_Math.c,180 :: 		
0x0124	0xE20002  	CP0	WREG1
;__Lib_Math.c,181 :: 		
0x0126	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0128	0x100060  	SUBR	WREG0, #0, WREG0
;__Lib_Math.c,183 :: 		
0x012A	0x1880E0  	SUBBR	WREG1, #0, WREG1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x012C	0xE20006  	CP0	WREG3
;__Lib_Math.c,186 :: 		
0x012E	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x0130	0x110160  	SUBR	WREG2, #0, WREG2
;__Lib_Math.c,188 :: 		
0x0132	0x1981E0  	SUBBR	WREG3, #0, WREG3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0134	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0136	0xE0004F  	CP0	[--WREG15]
;__Lib_Math.c,192 :: 		
0x0138	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x013A	0x100060  	SUBR	WREG0, #0, WREG0
;__Lib_Math.c,194 :: 		
0x013C	0x1880E0  	SUBBR	WREG1, #0, WREG1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x013E	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x0140	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0142	0xBE8004  	MOV.D	WREG4, WREG0
;__Lib_Math.c,200 :: 		
0x0144	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0146	0xB82260  	MUL.UU	WREG4, #0, WREG4
;__Lib_Math.c,203 :: 		
0x0148	0x200206  	MOV	#32, WREG6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x014A	0xD00000  	SL	WREG0, WREG0
;__Lib_Math.c,206 :: 		
0x014C	0xD28081  	RLC	WREG1, WREG1
;__Lib_Math.c,207 :: 		
0x014E	0xD28204  	RLC	WREG4, WREG4
;__Lib_Math.c,208 :: 		
0x0150	0xD28285  	RLC	WREG5, WREG5
;__Lib_Math.c,209 :: 		
0x0152	0xA80000  	BSET	WREG0, #0
;__Lib_Math.c,210 :: 		
0x0154	0x520202  	SUB	WREG4, WREG2, WREG4
;__Lib_Math.c,211 :: 		
0x0156	0x5A8283  	SUBB	WREG5, WREG3, WREG5
;__Lib_Math.c,212 :: 		
0x0158	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x015A	0x420202  	ADD	WREG4, WREG2, WREG4
;__Lib_Math.c,214 :: 		
0x015C	0x4A8283  	ADDC	WREG5, WREG3, WREG5
;__Lib_Math.c,215 :: 		
0x015E	0xA10000  	BCLR	WREG0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x0160	0xE90306  	DEC	WREG6, WREG6
;__Lib_Math.c,218 :: 		
0x0162	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0164	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0166	0xFA8000  	ULNK
0x0168	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x016A	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x016C	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x016E	0x0000000401B8  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0172	0xE20008  	CP0	WREG4
;__Lib_Math.c,90 :: 		
0x0174	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0176	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x0178	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x017A	0x689F83  	XOR	WREG1, WREG3, [WREG15++]
;__Lib_Math.c,97 :: 		
0x017C	0xE20002  	CP0	WREG1
;__Lib_Math.c,98 :: 		
0x017E	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0180	0x100060  	SUBR	WREG0, #0, WREG0
;__Lib_Math.c,100 :: 		
0x0182	0x1880E0  	SUBBR	WREG1, #0, WREG1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x0184	0xE20006  	CP0	WREG3
;__Lib_Math.c,103 :: 		
0x0186	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x0188	0x110160  	SUBR	WREG2, #0, WREG2
;__Lib_Math.c,105 :: 		
0x018A	0x1981E0  	SUBBR	WREG3, #0, WREG3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x018C	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x018E	0xE0004F  	CP0	[--WREG15]
;__Lib_Math.c,109 :: 		
0x0190	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0192	0x100060  	SUBR	WREG0, #0, WREG0
;__Lib_Math.c,111 :: 		
0x0194	0x1880E0  	SUBBR	WREG1, #0, WREG1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x0196	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x0198	0xB82260  	MUL.UU	WREG4, #0, WREG4
;__Lib_Math.c,116 :: 		
0x019A	0x200206  	MOV	#32, WREG6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x019C	0xD00000  	SL	WREG0, WREG0
;__Lib_Math.c,119 :: 		
0x019E	0xD28081  	RLC	WREG1, WREG1
;__Lib_Math.c,120 :: 		
0x01A0	0xD28204  	RLC	WREG4, WREG4
;__Lib_Math.c,121 :: 		
0x01A2	0xD28285  	RLC	WREG5, WREG5
;__Lib_Math.c,122 :: 		
0x01A4	0xA80000  	BSET	WREG0, #0
;__Lib_Math.c,123 :: 		
0x01A6	0x520202  	SUB	WREG4, WREG2, WREG4
;__Lib_Math.c,124 :: 		
0x01A8	0x5A8283  	SUBB	WREG5, WREG3, WREG5
;__Lib_Math.c,125 :: 		
0x01AA	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x01AC	0x420202  	ADD	WREG4, WREG2, WREG4
;__Lib_Math.c,127 :: 		
0x01AE	0x4A8283  	ADDC	WREG5, WREG3, WREG5
;__Lib_Math.c,128 :: 		
0x01B0	0xA10000  	BCLR	WREG0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x01B2	0xE90306  	DEC	WREG6, WREG6
;__Lib_Math.c,131 :: 		
0x01B4	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x01B6	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x01B8	0xFA8000  	ULNK
0x01BA	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Read:
0x01D4	0xFA0000  	LNK	#0
;__Lib_UART_12_p30.c,75 :: 		
;__Lib_UART_12_p30.c,76 :: 		
0x01D6	0x000000  	NOP
;__Lib_UART_12_p30.c,77 :: 		
0x01D8	0x000000  	NOP
;__Lib_UART_12_p30.c,78 :: 		
0x01DA	0xBF8212  	MOV	U1RXREG, WREG
;__Lib_UART_12_p30.c,79 :: 		
L_end_UART1_Read:
0x01DC	0xFA8000  	ULNK
0x01DE	0x060000  	RETURN
; end of _UART1_Read
_UART1_Write:
0x01E0	0xFA0000  	LNK	#0
;__Lib_UART_12_p30.c,53 :: 		
;__Lib_UART_12_p30.c,54 :: 		
L_UART1_Write0:
0x01E2	0xAF020F  	BTSC	U1STA, #8
0x01E4	0x370001  	BRA	L_UART1_Write1
0x01E6	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p30.c,55 :: 		
0x01E8	0x88108A  	MOV	WREG10, U1TXREG
;__Lib_UART_12_p30.c,56 :: 		
L_end_UART1_Write:
0x01EA	0xFA8000  	ULNK
0x01EC	0x060000  	RETURN
; end of _UART1_Write
_UART1_Data_Ready:
0x0274	0xFA0000  	LNK	#0
;__Lib_UART_12_p30.c,70 :: 		
;__Lib_UART_12_p30.c,71 :: 		
0x0276	0xBF820E  	MOV	U1STA, WREG
0x0278	0x600061  	AND	WREG0, #1, WREG0
;__Lib_UART_12_p30.c,73 :: 		
L_end_UART1_Data_Ready:
0x027A	0xFA8000  	ULNK
0x027C	0x060000  	RETURN
; end of _UART1_Data_Ready
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0100      [18]    __Multiply_32x32
0x0112      [88]    __Modulus_32x32
0x016A      [82]    __Divide_32x32
0x01BC      [18]    _Delay_100ms
0x01CE       [6]    _Get_Fosc_kHz
0x01D4      [12]    _UART1_Read
0x01E0      [14]    _UART1_Write
0x01EE     [134]    _UART1_Init
0x0274      [10]    _UART1_Data_Ready
0x027E      [70]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0800       [2]    _UART_Tx_Idle_Ptr
0x0802       [2]    _UART_Rdy_Ptr
0x020C       [2]    U1MODE
0x0212       [2]    U1RXREG
0x0214       [2]    U1BRG
0x020E       [2]    U1STA
0x0804       [1]    _rx1
0x0210       [2]    U1TXREG
0x0806       [2]    _UART_Rd_Ptr
0x0808       [2]    _UART_Wr_Ptr
0x0020       [2]    SPLIM
0x0022       [2]    ACCAL
0x0024       [2]    ACCAH
0x0026       [2]    ACCAU
0x0028       [2]    ACCBL
0x002A       [2]    ACCBH
0x002C       [2]    ACCBU
0x002E       [2]    PCL
0x0030       [2]    PCH
0x0032       [2]    TBLPAG
0x0034       [2]    PSVPAG
0x0036       [2]    RCOUNT
0x0038       [2]    DCOUNT
0x003A       [2]    DOSTARTL
0x003C       [2]    DOSTARTH
0x003E       [2]    DOENDL
0x0040       [2]    DOENDH
0x0042       [2]    SR
0x0044       [2]    CORCON
0x0046       [2]    MODCON
0x0048       [2]    XMODSRT
0x004A       [2]    XMODEND
0x004C       [2]    YMODSRT
0x004E       [2]    YMODEND
0x0050       [2]    XBREV
0x0052       [2]    DISICNT
0x0080       [2]    INTCON1
0x0082       [2]    INTCON2
0x0084       [2]    IFS0
0x0086       [2]    IFS1
0x0088       [2]    IFS2
0x008C       [2]    IEC0
0x008E       [2]    IEC1
0x0090       [2]    IEC2
0x0094       [2]    IPC0
0x0096       [2]    IPC1
0x0098       [2]    IPC2
0x009A       [2]    IPC3
0x009C       [2]    IPC4
0x009E       [2]    IPC5
0x00A0       [2]    IPC6
0x00A2       [2]    IPC7
0x00A4       [2]    IPC8
0x00A6       [2]    IPC9
0x00A8       [2]    IPC10
0x00B0       [2]    INTTREG
0x00C0       [2]    CNEN1
0x00C2       [2]    CNEN2
0x00C4       [2]    CNPU1
0x00C6       [2]    CNPU2
0x0100       [2]    TMR1
0x0102       [2]    PR1
0x0104       [2]    T1CON
0x0106       [2]    TMR2
0x0108       [2]    TMR3HLD
0x010A       [2]    TMR3
0x010C       [2]    PR2
0x010E       [2]    PR3
0x0110       [2]    T2CON
0x0112       [2]    T3CON
0x0114       [2]    TMR4
0x0116       [2]    TMR5HLD
0x0118       [2]    TMR5
0x011A       [2]    PR4
0x011C       [2]    PR5
0x011E       [2]    T4CON
0x0120       [2]    T5CON
0x0140       [2]    IC1BUF
0x0142       [2]    IC1CON
0x0144       [2]    IC2BUF
0x0146       [2]    IC2CON
0x0148       [2]    IC3BUF
0x014A       [2]    IC3CON
0x014C       [2]    IC4BUF
0x014E       [2]    IC4CON
0x0150       [2]    IC5BUF
0x0152       [2]    IC5CON
0x0154       [2]    IC6BUF
0x0156       [2]    IC6CON
0x0158       [2]    IC7BUF
0x015A       [2]    IC7CON
0x015C       [2]    IC8BUF
0x015E       [2]    IC8CON
0x0180       [2]    OC1RS
0x0182       [2]    OC1R
0x0184       [2]    OC1CON
0x0186       [2]    OC2RS
0x0188       [2]    OC2R
0x018A       [2]    OC2CON
0x018C       [2]    OC3RS
0x018E       [2]    OC3R
0x0190       [2]    OC3CON
0x0192       [2]    OC4RS
0x0194       [2]    OC4R
0x0196       [2]    OC4CON
0x0198       [2]    OC5RS
0x019A       [2]    OC5R
0x019C       [2]    OC5CON
0x019E       [2]    OC6RS
0x01A0       [2]    OC6R
0x01A2       [2]    OC6CON
0x01A4       [2]    OC7RS
0x01A6       [2]    OC7R
0x01A8       [2]    OC7CON
0x01AA       [2]    OC8RS
0x01AC       [2]    OC8R
0x01AE       [2]    OC8CON
0x0014       [2]    FARG_UART1_Write__data
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0200       [2]    I2CRCV
0x0202       [2]    I2CTRN
0x0204       [2]    I2CBRG
0x0206       [2]    I2CCON
0x0208       [2]    I2CSTAT
0x020A       [2]    I2CADD
0x020C       [2]    U1MODE
0x020E       [2]    U1STA
0x0210       [2]    U1TXREG
0x0212       [2]    U1RXREG
0x0214       [2]    U1BRG
0x0216       [2]    U2MODE
0x0218       [2]    U2STA
0x021A       [2]    U2TXREG
0x021C       [2]    U2RXREG
0x021E       [2]    U2BRG
0x0220       [2]    SPI1STAT
0x0222       [2]    SPI1CON
0x0224       [2]    SPI1BUF
0x0226       [2]    SPI2STAT
0x0228       [2]    SPI2CON
0x022A       [2]    SPI2BUF
0x0240       [2]    DCICON1
0x0242       [2]    DCICON2
0x0244       [2]    DCICON3
0x0246       [2]    DCISTAT
0x0248       [2]    TSCON
0x024C       [2]    RSCON
0x0250       [2]    RXBUF0
0x0252       [2]    RXBUF1
0x0254       [2]    RXBUF2
0x0256       [2]    RXBUF3
0x0258       [2]    TXBUF0
0x025A       [2]    TXBUF1
0x025C       [2]    TXBUF2
0x025E       [2]    TXBUF3
0x0280       [2]    ADCBUF0
0x0282       [2]    ADCBUF1
0x0284       [2]    ADCBUF2
0x0286       [2]    ADCBUF3
0x0288       [2]    ADCBUF4
0x028A       [2]    ADCBUF5
0x028C       [2]    ADCBUF6
0x028E       [2]    ADCBUF7
0x0290       [2]    ADCBUF8
0x0292       [2]    ADCBUF9
0x0294       [2]    ADCBUFA
0x0296       [2]    ADCBUFB
0x0298       [2]    ADCBUFC
0x029A       [2]    ADCBUFD
0x029C       [2]    ADCBUFE
0x029E       [2]    ADCBUFF
0x02A0       [2]    ADCON1
0x02A2       [2]    ADCON2
0x02A4       [2]    ADCON3
0x02A6       [2]    ADCHS
0x02A8       [2]    ADPCFG
0x02AA       [2]    ADCSSL
0x02C0       [2]    TRISA
0x02C2       [2]    PORTA
0x02C4       [2]    LATA
0x02C6       [2]    TRISB
0x02C8       [2]    PORTB
0x02CA       [2]    LATB
0x02CC       [2]    TRISC
0x02CE       [2]    PORTC
0x02D0       [2]    LATC
0x02D2       [2]    TRISD
0x02D4       [2]    PORTD
0x02D6       [2]    LATD
0x02DE       [2]    TRISF
0x02E0       [2]    PORTF
0x02E2       [2]    LATF
0x02E4       [2]    TRISG
0x02E6       [2]    PORTG
0x02E8       [2]    LATG
0x0300       [2]    C1RXF0SID
0x0302       [2]    C1RXF0EIDH
0x0304       [2]    C1RXF0EIDL
0x0308       [2]    C1RXF1SID
0x030A       [2]    C1RXF1EIDH
0x030C       [2]    C1RXF1EIDL
0x0310       [2]    C1RXF2SID
0x0312       [2]    C1RXF2EIDH
0x0314       [2]    C1RXF2EIDL
0x0318       [2]    C1RXF3SID
0x031A       [2]    C1RXF3EIDH
0x031C       [2]    C1RXF3EIDL
0x0320       [2]    C1RXF4SID
0x0322       [2]    C1RXF4EIDH
0x0324       [2]    C1RXF4EIDL
0x0328       [2]    C1RXF5SID
0x032A       [2]    C1RXF5EIDH
0x032C       [2]    C1RXF5EIDL
0x0330       [2]    C1RXM0SID
0x0332       [2]    C1RXM0EIDH
0x0334       [2]    C1RXM0EIDL
0x0338       [2]    C1RXM1SID
0x033A       [2]    C1RXM1EIDH
0x033C       [2]    C1RXM1EIDL
0x0340       [2]    C1TX2SID
0x0342       [2]    C1TX2EID
0x0344       [2]    C1TX2DLC
0x0346       [2]    C1TX2B1
0x0348       [2]    C1TX2B2
0x034A       [2]    C1TX2B3
0x034C       [2]    C1TX2B4
0x034E       [2]    C1TX2CON
0x0350       [2]    C1TX1SID
0x0352       [2]    C1TX1EID
0x0354       [2]    C1TX1DLC
0x0356       [2]    C1TX1B1
0x0358       [2]    C1TX1B2
0x035A       [2]    C1TX1B3
0x035C       [2]    C1TX1B4
0x035E       [2]    C1TX1CON
0x0360       [2]    C1TX0SID
0x0362       [2]    C1TX0EID
0x0364       [2]    C1TX0DLC
0x0366       [2]    C1TX0B1
0x0368       [2]    C1TX0B2
0x036A       [2]    C1TX0B3
0x036C       [2]    C1TX0B4
0x036E       [2]    C1TX0CON
0x0370       [2]    C1RX1SID
0x0372       [2]    C1RX1EID
0x0374       [2]    C1RX1DLC
0x0376       [2]    C1RX1B1
0x0378       [2]    C1RX1B2
0x037A       [2]    C1RX1B3
0x037C       [2]    C1RX1B4
0x037E       [2]    C1RX1CON
0x0380       [2]    C1RX0SID
0x0382       [2]    C1RX0EID
0x0384       [2]    C1RX0DLC
0x0386       [2]    C1RX0B1
0x0388       [2]    C1RX0B2
0x038A       [2]    C1RX0B3
0x038C       [2]    C1RX0B4
0x038E       [2]    C1RX0CON
0x0390       [2]    C1CTRL
0x0392       [2]    C1CFG1
0x0394       [2]    C1CFG2
0x0396       [2]    C1INTF
0x0398       [2]    C1INTE
0x039A       [2]    C1RERRCNT
0x039A       [2]    C1EC
0x03C0       [2]    C2RXF0SID
0x03C2       [2]    C2RXF0EIDH
0x03C4       [2]    C2RXF0EIDL
0x03C8       [2]    C2RXF1SID
0x03CA       [2]    C2RXF1EIDH
0x03CC       [2]    C2RXF1EIDL
0x03D0       [2]    C2RXF2SID
0x03D2       [2]    C2RXF2EIDH
0x03D4       [2]    C2RXF2EIDL
0x03D8       [2]    C2RXF3SID
0x03DA       [2]    C2RXF3EIDH
0x03DC       [2]    C2RXF3EIDL
0x03E0       [2]    C2RXF4SID
0x03E2       [2]    C2RXF4EIDH
0x03E4       [2]    C2RXF4EIDL
0x03E8       [2]    C2RXF5SID
0x03EA       [2]    C2RXF5EIDH
0x03EC       [2]    C2RXF5EIDL
0x03F0       [2]    C2RXM0SID
0x03F2       [2]    C2RXM0EIDH
0x03F4       [2]    C2RXM0EIDL
0x03F8       [2]    C2RXM1SID
0x03FA       [2]    C2RXM1EIDH
0x03FC       [2]    C2RXM1EIDL
0x0400       [2]    C2TX2SID
0x0402       [2]    C2TX2EID
0x0404       [2]    C2TX2DLC
0x0406       [2]    C2TX2B1
0x0408       [2]    C2TX2B2
0x040A       [2]    C2TX2B3
0x040C       [2]    C2TX2B4
0x040E       [2]    C2TX2CON
0x0410       [2]    C2TX1SID
0x0412       [2]    C2TX1EID
0x0414       [2]    C2TX1DLC
0x0416       [2]    C2TX1B1
0x0418       [2]    C2TX1B2
0x041A       [2]    C2TX1B3
0x041C       [2]    C2TX1B4
0x041E       [2]    C2TX1CON
0x0420       [2]    C2TX0SID
0x0422       [2]    C2TX0EID
0x0424       [2]    C2TX0DLC
0x0426       [2]    C2TX0B1
0x0428       [2]    C2TX0B2
0x042A       [2]    C2TX0B3
0x042C       [2]    C2TX0B4
0x042E       [2]    C2TX0CON
0x0430       [2]    C2RX1SID
0x0432       [2]    C2RX1EID
0x0434       [2]    C2RX1DLC
0x0436       [2]    C2RX1B1
0x0438       [2]    C2RX1B2
0x043A       [2]    C2RX1B3
0x043C       [2]    C2RX1B4
0x043E       [2]    C2RX1CON
0x0440       [2]    C2RX0SID
0x0442       [2]    C2RX0EID
0x0444       [2]    C2RX0DLC
0x0446       [2]    C2RX0B1
0x0448       [2]    C2RX0B2
0x044A       [2]    C2RX0B3
0x044C       [2]    C2RX0B4
0x044E       [2]    C2RX0CON
0x0450       [2]    C2CTRL
0x0452       [2]    C2CFG1
0x0454       [2]    C2CFG2
0x0456       [2]    C2INTF
0x0458       [2]    C2INTE
0x045A       [2]    C2EC
0x045A       [2]    C2RERRCNT
0x0740       [2]    RCON
0x0742       [2]    OSCCON
0x0744       [2]    OSCTUN
0x0760       [2]    NVMCON
0x0762       [2]    NVMADR
0x0764       [2]    NVMADRU
0x0766       [2]    NVMKEY
0x0770       [2]    PMD1
0x0772       [2]    PMD2
0x0774       [2]    PMD3
//** Label List: ** 
//----------------------------------------------
  L_main0
  L_main2
  L_main3
  L_main4
  L_end_main
  _main
  L__main6
  L__main7
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_10us11
  L_Delay_22us13
  L_Delay_50us15
  L_Delay_80us17
  L_Delay_500us19
  L_Delay_5500us21
  L_Delay_1ms23
  L_Delay_5ms25
  L_Delay_8ms27
  L_Delay_10ms29
  L_Delay_100ms31
  L_Delay_1sec33
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init_Advanced14
  L_UART2_Write15
  L_UART2_Write16
  L_UART2_Write_Text17
  L_UART2_Write_Text18
  L_UART2_Read_Text19
  L_UART2_Read_Text20
  L_UART2_Read_Text21
  L_UART2_Read_Text22
  L_UART2_Read_Text23
  L_UART2_Read_Text24
  L_UART2_Read_Text25
  L_UART2_Read_Text26
  L_UART2_Read_Text27
  L_UART2_Init28
  L_UART2_Init_Advanced29
  L__UART1_Read_Text30
  L__UART1_Init31
  L__UART1_Init_Advanced32
  L__UART2_Read_Text33
  L__UART2_Init34
  L__UART2_Init_Advanced35
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text38
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text42
  L__UART1_Read_Text43
  L__UART1_Read_Text44
  L__UART1_Read_Text45
  L__UART1_Read_Text46
  L__UART1_Read_Text47
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init50
  L__UART1_Init51
  L__UART1_Init52
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced54
  L__UART1_Init_Advanced55
  L__UART1_Init_Advanced56
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text60
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text64
  L__UART2_Read_Text65
  L__UART2_Read_Text66
  L__UART2_Read_Text67
  L__UART2_Read_Text68
  L__UART2_Read_Text69
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init72
  L__UART2_Init73
  L__UART2_Init74
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced76
  L__UART2_Init_Advanced77
  L__UART2_Init_Advanced78
