
*** Running vivado
    with args -log sdIO.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sdIO.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source sdIO.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/physics/Labs/week22/20190430_project1_DACBlockDia/20190430_project1_DACBlockDia.srcs/constrs_1/imports/Labs/Basys3_Master.xdc]
Finished Parsing XDC File [/home/physics/Labs/week22/20190430_project1_DACBlockDia/20190430_project1_DACBlockDia.srcs/constrs_1/imports/Labs/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -287 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1126.625 ; gain = 5.012 ; free physical = 851 ; free virtual = 11450
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15b31f349

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.070 ; gain = 0.000 ; free physical = 512 ; free virtual = 11111

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 11a5ac358

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1579.070 ; gain = 0.000 ; free physical = 512 ; free virtual = 11111

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: db493745

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1579.070 ; gain = 0.000 ; free physical = 512 ; free virtual = 11111

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.070 ; gain = 0.000 ; free physical = 512 ; free virtual = 11111
Ending Logic Optimization Task | Checksum: db493745

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1579.070 ; gain = 0.000 ; free physical = 512 ; free virtual = 11111
Implement Debug Cores | Checksum: 15b31f349
Logic Optimization | Checksum: 15b31f349

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: db493745

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1579.070 ; gain = 0.000 ; free physical = 512 ; free virtual = 11111
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1579.070 ; gain = 457.457 ; free physical = 512 ; free virtual = 11111
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1611.086 ; gain = 0.000 ; free physical = 511 ; free virtual = 11110
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/physics/Labs/week22/20190430_project1_DACBlockDia/20190430_project1_DACBlockDia.runs/impl_1/sdIO_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -287 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 41db839f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1611.086 ; gain = 0.000 ; free physical = 498 ; free virtual = 11097

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1611.086 ; gain = 0.000 ; free physical = 498 ; free virtual = 11097
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1611.086 ; gain = 0.000 ; free physical = 498 ; free virtual = 11097

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 291cccf3

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1611.086 ; gain = 0.000 ; free physical = 498 ; free virtual = 11097
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 291cccf3

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11096

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 291cccf3

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11096

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 15b6c598

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11096
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 25881b96

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11096

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 2da0bde4

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11096
Phase 2.2.1 Place Init Design | Checksum: a72b9eab

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11095
Phase 2.2 Build Placer Netlist Model | Checksum: a72b9eab

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11095

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: a72b9eab

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11095
Phase 2.3 Constrain Clocks/Macros | Checksum: a72b9eab

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11095
Phase 2 Placer Initialization | Checksum: a72b9eab

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1642.086 ; gain = 31.000 ; free physical = 497 ; free virtual = 11095

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: daee293e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 493 ; free virtual = 11092

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: daee293e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 493 ; free virtual = 11092

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 332c90e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 493 ; free virtual = 11091

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1181d21b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 493 ; free virtual = 11091

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1181d21b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 493 ; free virtual = 11091

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 8317896e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 493 ; free virtual = 11091

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1230bf4bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 493 ; free virtual = 11091

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 18e22f62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 18e22f62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18e22f62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18e22f62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Phase 4.6 Small Shape Detail Placement | Checksum: 18e22f62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 18e22f62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Phase 4 Detail Placement | Checksum: 18e22f62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a1119a00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1a1119a00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.346. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1f4c79c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Phase 5.2.2 Post Placement Optimization | Checksum: 1f4c79c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Phase 5.2 Post Commit Optimization | Checksum: 1f4c79c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1f4c79c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1f4c79c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1f4c79c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Phase 5.5 Placer Reporting | Checksum: 1f4c79c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 21d51bf6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 21d51bf6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
Ending Placer Task | Checksum: 1684e2ad8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1674.102 ; gain = 63.016 ; free physical = 489 ; free virtual = 11087
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.102 ; gain = 0.000 ; free physical = 488 ; free virtual = 11087
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1674.102 ; gain = 0.000 ; free physical = 487 ; free virtual = 11085
report_utilization: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1674.102 ; gain = 0.000 ; free physical = 487 ; free virtual = 11086
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1674.102 ; gain = 0.000 ; free physical = 486 ; free virtual = 11085
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -287 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: faf614f1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.754 ; gain = 6.652 ; free physical = 389 ; free virtual = 10987

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: faf614f1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.754 ; gain = 12.652 ; free physical = 389 ; free virtual = 10987

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: faf614f1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1700.754 ; gain = 26.652 ; free physical = 374 ; free virtual = 10973
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18219ab86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.350  | TNS=0.000  | WHS=-0.095 | THS=-0.590 |

Phase 2 Router Initialization | Checksum: 1af8ff425

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ab64602

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dac6b6ef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.720  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1acdc691d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967
Phase 4 Rip-up And Reroute | Checksum: 1acdc691d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 176309bab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.799  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 176309bab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 176309bab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967
Phase 5 Delay and Skew Optimization | Checksum: 176309bab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 120e9e42b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.799  | TNS=0.000  | WHS=0.150  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 120e9e42b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0334848 %
  Global Horizontal Routing Utilization  = 0.0567413 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 120e9e42b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 120e9e42b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 368 ; free virtual = 10966

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a5926c53

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 368 ; free virtual = 10966

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.799  | TNS=0.000  | WHS=0.150  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a5926c53

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.754 ; gain = 31.652 ; free physical = 369 ; free virtual = 10967

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1733.656 ; gain = 59.555 ; free physical = 369 ; free virtual = 10967
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1749.562 ; gain = 0.000 ; free physical = 368 ; free virtual = 10967
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/physics/Labs/week22/20190430_project1_DACBlockDia/20190430_project1_DACBlockDia.runs/impl_1/sdIO_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue May 14 16:35:12 2019...
