INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_20M
INFO: [VRFC 10-311] analyzing module divider_5M
INFO: [VRFC 10-311] analyzing module divider_60Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_led_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/hex_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ssd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sim_1/new/seven_segment_display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
