conv1:
  bits_activations: 8
  bits_weights: 7
  bits_bias: 32
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
relu1:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
maxPool1:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
conv2:
  bits_activations: 8
  bits_weights: 7
  bits_bias: 32
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
relu2:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
maxPool2:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
fc1:
  bits_activations: 8
  bits_weights: 7
  bits_bias: 32
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
relu3:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
fc2:
  bits_activations: 8
  bits_weights: 7
  bits_bias: 32
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
relu4:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
fc3:
  bits_activations: 8
  bits_weights: 7
  bits_bias: 32
  mode: ASYMMETRIC_SIGNED
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 8
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: null
