#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023afcd6bc80 .scope module, "full_adder" "full_adder" 2 10;
 .timescale 0 0;
v0000023afcbc2780_0 .var "a", 0 0;
v0000023afcbc2820_0 .var "b", 0 0;
v0000023afcbc28c0_0 .var "c", 0 0;
v0000023afcbc2960_0 .net "ca", 0 0, L_0000023afcc3f080;  1 drivers
v0000023afcbf3f50_0 .net "s", 0 0, L_0000023afcc3f470;  1 drivers
S_0000023afcd6be10 .scope module, "instance0" "full" 2 13, 2 3 0, S_0000023afcd6bc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "ca";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000023afcbf6c20 .functor AND 1, v0000023afcbc2780_0, v0000023afcbc2820_0, C4<1>, C4<1>;
L_0000023afcbc3180 .functor AND 1, v0000023afcbc2820_0, v0000023afcbc28c0_0, C4<1>, C4<1>;
L_0000023afcbc2f80 .functor AND 1, v0000023afcbc28c0_0, v0000023afcbc2780_0, C4<1>, C4<1>;
L_0000023afcc3f470 .functor XOR 1, v0000023afcbc2780_0, v0000023afcbc2820_0, v0000023afcbc28c0_0, C4<0>;
L_0000023afcc3f080 .functor OR 1, L_0000023afcbf6c20, L_0000023afcbc3180, L_0000023afcbc2f80, C4<0>;
v0000023afcbc2d40_0 .net "a", 0 0, v0000023afcbc2780_0;  1 drivers
v0000023afcd69cc0_0 .net "b", 0 0, v0000023afcbc2820_0;  1 drivers
v0000023afcd69d60_0 .net "c", 0 0, v0000023afcbc28c0_0;  1 drivers
v0000023afcd69e00_0 .net "ca", 0 0, L_0000023afcc3f080;  alias, 1 drivers
v0000023afcd69ea0_0 .net "s", 0 0, L_0000023afcc3f470;  alias, 1 drivers
v0000023afcd69f40_0 .net "t1", 0 0, L_0000023afcbf6c20;  1 drivers
v0000023afcd69fe0_0 .net "t2", 0 0, L_0000023afcbc3180;  1 drivers
v0000023afcbc26e0_0 .net "t3", 0 0, L_0000023afcbc2f80;  1 drivers
    .scope S_0000023afcd6bc80;
T_0 ;
    %vpi_call 2 15 "$dumpfile", "veri.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 17 "$display", "full adder\012 a b c  sum  carry " {0 0 0};
    %vpi_call 2 18 "$monitor", v0000023afcbc2780_0, " ", v0000023afcbc2820_0, " ", v0000023afcbc28c0_0, "  ", v0000023afcbf3f50_0, "  ", v0000023afcbc2960_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc2820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023afcbc28c0_0, 0, 1;
    %delay 1, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "full_adder.v";
