/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.51
Hash     : c3b8064
Date     : Aug 27 2024
Type     : Engineering
Log Time   : Wed Aug 28 00:07:31 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: design67_15_45_inst.large_mux_instance2121.data_out[2].Q[0] (dffre clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
design67_15_45_inst.large_mux_instance2121.data_out[2].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance2121.data_out[2].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46762__.in[0] (.names)                                               0.890     1.935
$abc$948500$new_new_n46762__.out[0] (.names)                                              0.218     2.153
out[0].in[5] (.names)                                                               0.890     3.044
out[0].out[0] (.names)                                                              0.025     3.069
out:out[0].outpad[0] (.output)                                                      0.890     3.959
data arrival time                                                                                   3.959

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -3.959
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.959


#Path 2
Startpoint: design67_15_45_inst.large_mux_instance1201124.data_out[3].Q[0] (dffre clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance1201124.data_out[3].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1201124.data_out[3].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46768__.in[0] (.names)                                                  0.890     1.935
$abc$948500$new_new_n46768__.out[0] (.names)                                                 0.218     2.153
out[1].in[5] (.names)                                                                  0.890     3.044
out[1].out[0] (.names)                                                                 0.025     3.069
out:out[1].outpad[0] (.output)                                                         0.890     3.959
data arrival time                                                                                      3.959

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
output external delay                                                                        0.000     0.000
data required time                                                                                     0.000
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.000
data arrival time                                                                                     -3.959
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.959


#Path 3
Startpoint: design67_15_45_inst.large_mux_instance1301243.data_out[16].Q[0] (dffre clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1301243.data_out[16].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1301243.data_out[16].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46774__.in[0] (.names)                                                   0.890     1.935
$abc$948500$new_new_n46774__.out[0] (.names)                                                  0.218     2.153
out[3].in[5] (.names)                                                                   0.890     3.044
out[3].out[0] (.names)                                                                  0.025     3.069
out:out[3].outpad[0] (.output)                                                          0.890     3.959
data arrival time                                                                                       3.959

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.959
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.959


#Path 4
Startpoint: design67_15_45_inst.large_mux_instance1301243.data_out[17].Q[0] (dffre clocked by clk)
Endpoint  : out:out[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1301243.data_out[17].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1301243.data_out[17].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46777__.in[0] (.names)                                                   0.890     1.935
$abc$948500$new_new_n46777__.out[0] (.names)                                                  0.218     2.153
out[4].in[5] (.names)                                                                   0.890     3.044
out[4].out[0] (.names)                                                                  0.025     3.069
out:out[4].outpad[0] (.output)                                                          0.890     3.959
data arrival time                                                                                       3.959

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.959
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.959


#Path 5
Startpoint: design67_15_45_inst.large_mux_instance1301243.data_out[18].Q[0] (dffre clocked by clk)
Endpoint  : out:out[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1301243.data_out[18].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1301243.data_out[18].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46780__.in[0] (.names)                                                   0.890     1.935
$abc$948500$new_new_n46780__.out[0] (.names)                                                  0.218     2.153
out[5].in[5] (.names)                                                                   0.890     3.044
out[5].out[0] (.names)                                                                  0.025     3.069
out:out[5].outpad[0] (.output)                                                          0.890     3.959
data arrival time                                                                                       3.959

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.959
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.959


#Path 6
Startpoint: design67_15_45_inst.large_mux_instance10095.data_out[19].Q[0] (dffre clocked by clk)
Endpoint  : out:out[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
design67_15_45_inst.large_mux_instance10095.data_out[19].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance10095.data_out[19].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46783__.in[0] (.names)                                                 0.890     1.935
$abc$948500$new_new_n46783__.out[0] (.names)                                                0.218     2.153
out[6].in[5] (.names)                                                                 0.890     3.044
out[6].out[0] (.names)                                                                0.025     3.069
out:out[6].outpad[0] (.output)                                                        0.890     3.959
data arrival time                                                                                     3.959

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.959
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.959


#Path 7
Startpoint: design67_15_45_inst.large_mux_instance10095.data_out[20].Q[0] (dffre clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
design67_15_45_inst.large_mux_instance10095.data_out[20].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance10095.data_out[20].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46786__.in[0] (.names)                                                 0.890     1.935
$abc$948500$new_new_n46786__.out[0] (.names)                                                0.218     2.153
out[7].in[5] (.names)                                                                 0.890     3.044
out[7].out[0] (.names)                                                                0.025     3.069
out:out[7].outpad[0] (.output)                                                        0.890     3.959
data arrival time                                                                                     3.959

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.959
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.959


#Path 8
Startpoint: design67_15_45_inst.large_mux_instance10095.data_out[21].Q[0] (dffre clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
design67_15_45_inst.large_mux_instance10095.data_out[21].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance10095.data_out[21].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46789__.in[0] (.names)                                                 0.890     1.935
$abc$948500$new_new_n46789__.out[0] (.names)                                                0.218     2.153
out[16].in[5] (.names)                                                                0.890     3.044
out[16].out[0] (.names)                                                               0.025     3.069
out:out[16].outpad[0] (.output)                                                       0.890     3.959
data arrival time                                                                                     3.959

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.959
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.959


#Path 9
Startpoint: design67_15_45_inst.large_mux_instance1301243.data_out[22].Q[0] (dffre clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1301243.data_out[22].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1301243.data_out[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46795__.in[0] (.names)                                                   0.890     1.935
$abc$948500$new_new_n46795__.out[0] (.names)                                                  0.218     2.153
out[17].in[5] (.names)                                                                  0.890     3.044
out[17].out[0] (.names)                                                                 0.025     3.069
out:out[17].outpad[0] (.output)                                                         0.890     3.959
data arrival time                                                                                       3.959

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.959
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.959


#Path 10
Startpoint: design67_15_45_inst.large_mux_instance10095.data_out[23].Q[0] (dffre clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
design67_15_45_inst.large_mux_instance10095.data_out[23].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance10095.data_out[23].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46792__.in[0] (.names)                                                 0.890     1.935
$abc$948500$new_new_n46792__.out[0] (.names)                                                0.218     2.153
out[18].in[5] (.names)                                                                0.890     3.044
out[18].out[0] (.names)                                                               0.025     3.069
out:out[18].outpad[0] (.output)                                                       0.890     3.959
data arrival time                                                                                     3.959

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.959
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.959


#Path 11
Startpoint: design67_15_45_inst.large_mux_instance1401343.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance1401343.data_out[0].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1401343.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46798__.in[0] (.names)                                                  0.890     1.935
$abc$948500$new_new_n46798__.out[0] (.names)                                                 0.218     2.153
out[19].in[5] (.names)                                                                 0.890     3.044
out[19].out[0] (.names)                                                                0.025     3.069
out:out[19].outpad[0] (.output)                                                        0.890     3.959
data arrival time                                                                                      3.959

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
output external delay                                                                        0.000     0.000
data required time                                                                                     0.000
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.000
data arrival time                                                                                     -3.959
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.959


#Path 12
Startpoint: design67_15_45_inst.large_mux_instance1501422.data_out[5].Q[0] (dffre clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance1501422.data_out[5].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1501422.data_out[5].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46771__.in[0] (.names)                                                  0.890     1.935
$abc$948500$new_new_n46771__.out[0] (.names)                                                 0.218     2.153
out[20].in[5] (.names)                                                                 0.890     3.044
out[20].out[0] (.names)                                                                0.025     3.069
out:out[20].outpad[0] (.output)                                                        0.890     3.959
data arrival time                                                                                      3.959

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
output external delay                                                                        0.000     0.000
data required time                                                                                     0.000
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.000
data arrival time                                                                                     -3.959
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.959


#Path 13
Startpoint: design67_15_45_inst.large_mux_instance1301223.data_out[22].Q[0] (dffre clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1301223.data_out[22].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1301223.data_out[22].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46801__.in[0] (.names)                                                   0.890     1.935
$abc$948500$new_new_n46801__.out[0] (.names)                                                  0.218     2.153
out[21].in[5] (.names)                                                                  0.890     3.044
out[21].out[0] (.names)                                                                 0.025     3.069
out:out[21].outpad[0] (.output)                                                         0.890     3.959
data arrival time                                                                                       3.959

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -3.959
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.959


#Path 14
Startpoint: design67_15_45_inst.large_mux_instance1401343.data_out[3].Q[0] (dffre clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance1401343.data_out[3].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1401343.data_out[3].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46804__.in[0] (.names)                                                  0.890     1.935
$abc$948500$new_new_n46804__.out[0] (.names)                                                 0.218     2.153
out[22].in[5] (.names)                                                                 0.890     3.044
out[22].out[0] (.names)                                                                0.025     3.069
out:out[22].outpad[0] (.output)                                                        0.890     3.959
data arrival time                                                                                      3.959

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
output external delay                                                                        0.000     0.000
data required time                                                                                     0.000
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.000
data arrival time                                                                                     -3.959
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.959


#Path 15
Startpoint: design67_15_45_inst.large_mux_instance1026.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clk.inpad[0] (.input)                                                      0.000     0.000
design67_15_45_inst.large_mux_instance1026.data_out[0].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1026.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$948500$new_new_n46765__.in[0] (.names)                                               0.890     1.935
$abc$948500$new_new_n46765__.out[0] (.names)                                              0.218     2.153
out[23].in[5] (.names)                                                              0.890     3.044
out[23].out[0] (.names)                                                             0.025     3.069
out:out[23].outpad[0] (.output)                                                     0.890     3.959
data arrival time                                                                                   3.959

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -3.959
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.959


#Path 16
Startpoint: d_in9[1].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance10090.data_out_reg[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
d_in9[1].C[0] (dffre)                                                                          0.890     0.890
d_in9[1].Q[0] (dffre) [clock-to-output]                                                        0.154     1.044
$abc$598497$li00064_li00064.in[0] (.names)                                                     0.890     1.935
$abc$598497$li00064_li00064.out[0] (.names)                                                    0.218     2.153
$abc$598497$li00066_li00066.in[0] (.names)                                                     0.890     3.044
$abc$598497$li00066_li00066.out[0] (.names)                                                    0.218     3.262
design67_15_45_inst.large_mux_instance10090.data_out_reg[3].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                        4.152

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance10090.data_out_reg[3].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                              0.000     0.890
cell setup time                                                                               -0.032     0.859
data required time                                                                                       0.859
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.859
data arrival time                                                                                       -4.152
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.293


#Path 17
Startpoint: d_in10[1].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li02839_li02839.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
d_in10[1].C[0] (dffre)                                            0.890     0.890
d_in10[1].Q[0] (dffre) [clock-to-output]                          0.154     1.044
$abc$598497$li02766_li02766.in[0] (.names)                        0.890     1.935
$abc$598497$li02766_li02766.out[0] (.names)                       0.218     2.153
$abc$598497$li02768_li02768.in[0] (.names)                        0.890     3.044
$abc$598497$li02768_li02768.out[0] (.names)                       0.218     3.262
$abc$333741$li02839_li02839.D[0] (dffre)                          0.890     4.152
data arrival time                                                           4.152

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li02839_li02839.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -4.152
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.293


#Path 18
Startpoint: d_in0[1].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance100.data_out_reg[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
d_in0[1].C[0] (dffre)                                                                        0.890     0.890
d_in0[1].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$abc$598497$li00001_li00001.in[0] (.names)                                                   0.890     1.935
$abc$598497$li00001_li00001.out[0] (.names)                                                  0.218     2.153
$abc$598497$li00004_li00004.in[0] (.names)                                                   0.890     3.044
$abc$598497$li00004_li00004.out[0] (.names)                                                  0.218     3.262
design67_15_45_inst.large_mux_instance100.data_out_reg[3].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                      4.152

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance100.data_out_reg[3].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                            0.000     0.890
cell setup time                                                                             -0.032     0.859
data required time                                                                                     0.859
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.859
data arrival time                                                                                     -4.152
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.293


#Path 19
Startpoint: d_in8[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance980.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
d_in8[3].C[0] (dffre)                                                                        0.890     0.890
d_in8[3].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$abc$598497$li19352_li19352.in[0] (.names)                                                   0.890     1.935
$abc$598497$li19352_li19352.out[0] (.names)                                                  0.218     2.153
$abc$598497$li19350_li19350.in[0] (.names)                                                   0.890     3.044
$abc$598497$li19350_li19350.out[0] (.names)                                                  0.218     3.262
design67_15_45_inst.large_mux_instance980.data_out_reg[1].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                      4.152

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance980.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                            0.000     0.890
cell setup time                                                                             -0.032     0.859
data required time                                                                                     0.859
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.859
data arrival time                                                                                     -4.152
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.293


#Path 20
Startpoint: d_in7[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501424.data_out_reg[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
d_in7[3].C[0] (dffre)                                                                             0.890     0.890
d_in7[3].Q[0] (dffre) [clock-to-output]                                                           0.154     1.044
$abc$598497$li17970_li17970.in[0] (.names)                                                        0.890     1.935
$abc$598497$li17970_li17970.out[0] (.names)                                                       0.218     2.153
$abc$598497$li17968_li17968.in[0] (.names)                                                        0.890     3.044
$abc$598497$li17968_li17968.out[0] (.names)                                                       0.218     3.262
design67_15_45_inst.large_mux_instance1501424.data_out_reg[21].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                           4.152

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501424.data_out_reg[21].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -4.152
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.293


#Path 21
Startpoint: d_in6[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance140135.data_out_reg[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
d_in6[3].C[0] (dffre)                                                                            0.890     0.890
d_in6[3].Q[0] (dffre) [clock-to-output]                                                          0.154     1.044
$abc$598497$li16588_li16588.in[0] (.names)                                                       0.890     1.935
$abc$598497$li16588_li16588.out[0] (.names)                                                      0.218     2.153
$abc$598497$li16586_li16586.in[0] (.names)                                                       0.890     3.044
$abc$598497$li16586_li16586.out[0] (.names)                                                      0.218     3.262
design67_15_45_inst.large_mux_instance140135.data_out_reg[17].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                          4.152

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance140135.data_out_reg[17].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -4.152
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -3.293


#Path 22
Startpoint: d_in5[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance650.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
d_in5[3].C[0] (dffre)                                                                        0.890     0.890
d_in5[3].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$abc$598497$li15206_li15206.in[0] (.names)                                                   0.890     1.935
$abc$598497$li15206_li15206.out[0] (.names)                                                  0.218     2.153
$abc$598497$li15204_li15204.in[0] (.names)                                                   0.890     3.044
$abc$598497$li15204_li15204.out[0] (.names)                                                  0.218     3.262
design67_15_45_inst.large_mux_instance650.data_out_reg[1].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                      4.152

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance650.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                            0.000     0.890
cell setup time                                                                             -0.032     0.859
data required time                                                                                     0.859
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.859
data arrival time                                                                                     -4.152
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.293


#Path 23
Startpoint: d_in4[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance540.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
d_in4[3].C[0] (dffre)                                                                        0.890     0.890
d_in4[3].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$abc$598497$li13824_li13824.in[0] (.names)                                                   0.890     1.935
$abc$598497$li13824_li13824.out[0] (.names)                                                  0.218     2.153
$abc$598497$li13822_li13822.in[0] (.names)                                                   0.890     3.044
$abc$598497$li13822_li13822.out[0] (.names)                                                  0.218     3.262
design67_15_45_inst.large_mux_instance540.data_out_reg[1].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                      4.152

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance540.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                            0.000     0.890
cell setup time                                                                             -0.032     0.859
data required time                                                                                     0.859
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.859
data arrival time                                                                                     -4.152
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.293


#Path 24
Startpoint: d_in3[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301226.data_out_reg[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
d_in3[3].C[0] (dffre)                                                                            0.890     0.890
d_in3[3].Q[0] (dffre) [clock-to-output]                                                          0.154     1.044
$abc$598497$li12442_li12442.in[0] (.names)                                                       0.890     1.935
$abc$598497$li12442_li12442.out[0] (.names)                                                      0.218     2.153
$abc$598497$li12440_li12440.in[0] (.names)                                                       0.890     3.044
$abc$598497$li12440_li12440.out[0] (.names)                                                      0.218     3.262
design67_15_45_inst.large_mux_instance1301226.data_out_reg[5].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                          4.152

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301226.data_out_reg[5].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -4.152
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -3.293


#Path 25
Startpoint: d_in2[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance120117.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
d_in2[3].C[0] (dffre)                                                                           0.890     0.890
d_in2[3].Q[0] (dffre) [clock-to-output]                                                         0.154     1.044
$abc$598497$li11060_li11060.in[0] (.names)                                                      0.890     1.935
$abc$598497$li11060_li11060.out[0] (.names)                                                     0.218     2.153
$abc$598497$li11058_li11058.in[0] (.names)                                                      0.890     3.044
$abc$598497$li11058_li11058.out[0] (.names)                                                     0.218     3.262
design67_15_45_inst.large_mux_instance120117.data_out_reg[1].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                         4.152

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance120117.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                        -4.152
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -3.293


#Path 26
Startpoint: d_in1[3].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li09915_li09915.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
d_in1[3].C[0] (dffre)                                             0.890     0.890
d_in1[3].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$abc$598497$li09678_li09678.in[0] (.names)                        0.890     1.935
$abc$598497$li09678_li09678.out[0] (.names)                       0.218     2.153
$abc$598497$li09676_li09676.in[0] (.names)                        0.890     3.044
$abc$598497$li09676_li09676.out[0] (.names)                       0.218     3.262
$abc$333741$li09915_li09915.D[0] (dffre)                          0.890     4.152
data arrival time                                                           4.152

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li09915_li09915.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -4.152
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.293


#Path 27
Startpoint: d_in14[3].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li08499_li08499.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
d_in14[3].C[0] (dffre)                                            0.890     0.890
d_in14[3].Q[0] (dffre) [clock-to-output]                          0.154     1.044
$abc$598497$li08296_li08296.in[0] (.names)                        0.890     1.935
$abc$598497$li08296_li08296.out[0] (.names)                       0.218     2.153
$abc$598497$li08294_li08294.in[0] (.names)                        0.890     3.044
$abc$598497$li08294_li08294.out[0] (.names)                       0.218     3.262
$abc$333741$li08499_li08499.D[0] (dffre)                          0.890     4.152
data arrival time                                                           4.152

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li08499_li08499.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -4.152
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.293


#Path 28
Startpoint: d_in13[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101027.data_out_reg[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
d_in13[3].C[0] (dffre)                                                                            0.890     0.890
d_in13[3].Q[0] (dffre) [clock-to-output]                                                          0.154     1.044
$abc$598497$li06914_li06914.in[0] (.names)                                                        0.890     1.935
$abc$598497$li06914_li06914.out[0] (.names)                                                       0.218     2.153
$abc$598497$li06912_li06912.in[0] (.names)                                                        0.890     3.044
$abc$598497$li06912_li06912.out[0] (.names)                                                       0.218     3.262
design67_15_45_inst.large_mux_instance1101027.data_out_reg[21].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                           4.152

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101027.data_out_reg[21].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -4.152
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.293


#Path 29
Startpoint: d_in12[1].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance108.data_out_reg[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
d_in12[1].C[0] (dffre)                                                                        0.890     0.890
d_in12[1].Q[0] (dffre) [clock-to-output]                                                      0.154     1.044
$abc$598497$li05530_li05530.in[0] (.names)                                                    0.890     1.935
$abc$598497$li05530_li05530.out[0] (.names)                                                   0.218     2.153
$abc$598497$li05532_li05532.in[0] (.names)                                                    0.890     3.044
$abc$598497$li05532_li05532.out[0] (.names)                                                   0.218     3.262
design67_15_45_inst.large_mux_instance108.data_out_reg[19].D[0] (dffre)                       0.890     4.152
data arrival time                                                                                       4.152

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance108.data_out_reg[19].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -4.152
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.293


#Path 30
Startpoint: d_in11[1].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li04255_li04255.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
d_in11[1].C[0] (dffre)                                            0.890     0.890
d_in11[1].Q[0] (dffre) [clock-to-output]                          0.154     1.044
$abc$598497$li04148_li04148.in[0] (.names)                        0.890     1.935
$abc$598497$li04148_li04148.out[0] (.names)                       0.218     2.153
$abc$598497$li04150_li04150.in[0] (.names)                        0.890     3.044
$abc$598497$li04150_li04150.out[0] (.names)                       0.218     3.262
$abc$333741$li04255_li04255.D[0] (dffre)                          0.890     4.152
data arrival time                                                           4.152

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li04255_li04255.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -4.152
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.293


#Path 31
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[1].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[1].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[1].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07124_li07124.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07124_li07124.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[16].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[16].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 32
Startpoint: $abc$333741$lo07295.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07325_li07325.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07295.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07295.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07120_li07120.in[0] (.names)                        0.890     1.935
$abc$598497$li07120_li07120.out[0] (.names)                       0.218     2.153
$abc$333741$li07325_li07325.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07325_li07325.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 33
Startpoint: $abc$333741$lo07293.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07323_li07323.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07293.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07293.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07118_li07118.in[0] (.names)                        0.890     1.935
$abc$598497$li07118_li07118.out[0] (.names)                       0.218     2.153
$abc$333741$li07323_li07323.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07323_li07323.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 34
Startpoint: $abc$333741$lo07291.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07321_li07321.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07291.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07291.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07116_li07116.in[0] (.names)                        0.890     1.935
$abc$598497$li07116_li07116.out[0] (.names)                       0.218     2.153
$abc$333741$li07321_li07321.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07321_li07321.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 35
Startpoint: $abc$333741$lo07289.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07319_li07319.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07289.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07289.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07114_li07114.in[0] (.names)                        0.890     1.935
$abc$598497$li07114_li07114.out[0] (.names)                       0.218     2.153
$abc$333741$li07319_li07319.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07319_li07319.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 36
Startpoint: $abc$333741$lo07287.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07317_li07317.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07287.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07287.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07112_li07112.in[0] (.names)                        0.890     1.935
$abc$598497$li07112_li07112.out[0] (.names)                       0.218     2.153
$abc$333741$li07317_li07317.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07317_li07317.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 37
Startpoint: $abc$333741$lo07285.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07315_li07315.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07285.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07285.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07110_li07110.in[0] (.names)                        0.890     1.935
$abc$598497$li07110_li07110.out[0] (.names)                       0.218     2.153
$abc$333741$li07315_li07315.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07315_li07315.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 38
Startpoint: $abc$333741$lo07283.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07313_li07313.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07283.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07283.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07108_li07108.in[0] (.names)                        0.890     1.935
$abc$598497$li07108_li07108.out[0] (.names)                       0.218     2.153
$abc$333741$li07313_li07313.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07313_li07313.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 39
Startpoint: $abc$333741$lo07281.Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$333741$lo07281.C[0] (dffre)                                                                 0.890     0.890
$abc$333741$lo07281.Q[0] (dffre) [clock-to-output]                                               0.154     1.044
$abc$598497$li07106_li07106.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07106_li07106.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[7].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[7].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 40
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[23].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[23].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[23].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07104_li07104.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07104_li07104.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[6].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[6].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 41
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[22].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[22].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[22].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07102_li07102.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07102_li07102.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[5].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[5].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 42
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[21].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[21].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[21].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07100_li07100.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07100_li07100.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[4].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[4].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 43
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[20].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[20].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[20].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07098_li07098.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07098_li07098.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[3].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[3].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 44
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[19].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[19].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[19].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07096_li07096.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07096_li07096.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[2].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[2].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 45
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[17].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[17].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[17].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07092_li07092.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07092_li07092.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[0].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[0].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 46
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[18].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[18].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[18].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07094_li07094.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07094_li07094.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[1].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 47
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[16].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07295_li07295.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[16].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[16].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$598497$li07090_li07090.in[0] (.names)                                                   0.890     1.935
$abc$598497$li07090_li07090.out[0] (.names)                                                  0.218     2.153
$abc$333741$li07295_li07295.D[0] (dffre)                                                     0.890     3.044
data arrival time                                                                                      3.044

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$abc$333741$li07295_li07295.C[0] (dffre)                                                     0.890     0.890
clock uncertainty                                                                            0.000     0.890
cell setup time                                                                             -0.032     0.859
data required time                                                                                     0.859
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.859
data arrival time                                                                                     -3.044
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.185


#Path 48
Startpoint: $abc$333741$lo07263.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07293_li07293.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07263.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07263.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07088_li07088.in[0] (.names)                        0.890     1.935
$abc$598497$li07088_li07088.out[0] (.names)                       0.218     2.153
$abc$333741$li07293_li07293.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07293_li07293.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 49
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[20].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101031.data_out_reg[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[20].C[0] (dffre)                          0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[20].Q[0] (dffre) [clock-to-output]        0.154     1.044
$abc$598497$li07162_li07162.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07162_li07162.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101031.data_out_reg[3].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101031.data_out_reg[3].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 50
Startpoint: $abc$333741$lo07261.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07291_li07291.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07261.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07261.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07086_li07086.in[0] (.names)                        0.890     1.935
$abc$598497$li07086_li07086.out[0] (.names)                       0.218     2.153
$abc$333741$li07291_li07291.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07291_li07291.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 51
Startpoint: $abc$333741$lo07319.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07349_li07349.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07319.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07319.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07144_li07144.in[0] (.names)                        0.890     1.935
$abc$598497$li07144_li07144.out[0] (.names)                       0.218     2.153
$abc$333741$li07349_li07349.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07349_li07349.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 52
Startpoint: design67_15_45_inst.large_mux_instance1101028.data_out[23].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07513_li07513.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1101028.data_out[23].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1101028.data_out[23].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$598497$li07308_li07308.in[0] (.names)                                                    0.890     1.935
$abc$598497$li07308_li07308.out[0] (.names)                                                   0.218     2.153
$abc$333741$li07513_li07513.D[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                       3.044

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
$abc$333741$li07513_li07513.C[0] (dffre)                                                      0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -3.044
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.185


#Path 53
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[19].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101031.data_out_reg[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[19].C[0] (dffre)                          0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[19].Q[0] (dffre) [clock-to-output]        0.154     1.044
$abc$598497$li07160_li07160.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07160_li07160.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101031.data_out_reg[2].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101031.data_out_reg[2].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 54
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[18].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101031.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[18].C[0] (dffre)                          0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[18].Q[0] (dffre) [clock-to-output]        0.154     1.044
$abc$598497$li07158_li07158.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07158_li07158.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101031.data_out_reg[1].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101031.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 55
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[17].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101031.data_out_reg[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[17].C[0] (dffre)                          0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[17].Q[0] (dffre) [clock-to-output]        0.154     1.044
$abc$598497$li07156_li07156.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07156_li07156.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101031.data_out_reg[0].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101031.data_out_reg[0].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 56
Startpoint: $abc$333741$lo07327.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07357_li07357.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07327.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07327.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07152_li07152.in[0] (.names)                        0.890     1.935
$abc$598497$li07152_li07152.out[0] (.names)                       0.218     2.153
$abc$333741$li07357_li07357.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07357_li07357.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 57
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[16].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07359_li07359.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[16].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[16].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$598497$li07154_li07154.in[0] (.names)                                                    0.890     1.935
$abc$598497$li07154_li07154.out[0] (.names)                                                   0.218     2.153
$abc$333741$li07359_li07359.D[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                       3.044

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                          0.000     0.000
$abc$333741$li07359_li07359.C[0] (dffre)                                                      0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                      -3.044
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.185


#Path 58
Startpoint: $abc$333741$lo07325.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07355_li07355.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07325.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07325.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07150_li07150.in[0] (.names)                        0.890     1.935
$abc$598497$li07150_li07150.out[0] (.names)                       0.218     2.153
$abc$333741$li07355_li07355.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07355_li07355.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 59
Startpoint: $abc$333741$lo07323.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07353_li07353.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07323.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07323.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07148_li07148.in[0] (.names)                        0.890     1.935
$abc$598497$li07148_li07148.out[0] (.names)                       0.218     2.153
$abc$333741$li07353_li07353.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07353_li07353.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 60
Startpoint: $abc$333741$lo07321.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07351_li07351.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07321.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07321.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07146_li07146.in[0] (.names)                        0.890     1.935
$abc$598497$li07146_li07146.out[0] (.names)                       0.218     2.153
$abc$333741$li07351_li07351.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07351_li07351.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 61
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07327_li07327.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[0].C[0] (dffre)                       0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$598497$li07122_li07122.in[0] (.names)                                                   0.890     1.935
$abc$598497$li07122_li07122.out[0] (.names)                                                  0.218     2.153
$abc$333741$li07327_li07327.D[0] (dffre)                                                     0.890     3.044
data arrival time                                                                                      3.044

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$abc$333741$li07327_li07327.C[0] (dffre)                                                     0.890     0.890
clock uncertainty                                                                            0.000     0.890
cell setup time                                                                             -0.032     0.859
data required time                                                                                     0.859
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.859
data arrival time                                                                                     -3.044
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.185


#Path 62
Startpoint: $abc$333741$lo07317.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07347_li07347.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07317.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07317.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07142_li07142.in[0] (.names)                        0.890     1.935
$abc$598497$li07142_li07142.out[0] (.names)                       0.218     2.153
$abc$333741$li07347_li07347.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07347_li07347.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 63
Startpoint: $abc$333741$lo07315.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07345_li07345.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07315.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07315.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07140_li07140.in[0] (.names)                        0.890     1.935
$abc$598497$li07140_li07140.out[0] (.names)                       0.218     2.153
$abc$333741$li07345_li07345.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07345_li07345.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 64
Startpoint: $abc$333741$lo07313.Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
$abc$333741$lo07313.C[0] (dffre)                                                                  0.890     0.890
$abc$333741$lo07313.Q[0] (dffre) [clock-to-output]                                                0.154     1.044
$abc$598497$li07138_li07138.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07138_li07138.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[23].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[23].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 65
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[7].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[7].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[7].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07136_li07136.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07136_li07136.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[22].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[22].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 66
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[6].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[6].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[6].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07134_li07134.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07134_li07134.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[21].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[21].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 67
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[5].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[5].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[5].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07132_li07132.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07132_li07132.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[20].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[20].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 68
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[4].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[4].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[4].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07130_li07130.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07130_li07130.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[19].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[19].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 69
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[3].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[3].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07128_li07128.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07128_li07128.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[18].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[18].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 70
Startpoint: design67_15_45_inst.large_mux_instance1101030.data_out[2].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101030.data_out_reg[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out[2].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101030.data_out[2].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07126_li07126.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07126_li07126.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101030.data_out_reg[17].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101030.data_out_reg[17].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 71
Startpoint: $abc$333741$lo07185.Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
$abc$333741$lo07185.C[0] (dffre)                                                                  0.890     0.890
$abc$333741$lo07185.Q[0] (dffre) [clock-to-output]                                                0.154     1.044
$abc$598497$li07326_li07326.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07326_li07326.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[21].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[21].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 72
Startpoint: $abc$333741$lo07219.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07249_li07249.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07219.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07219.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07044_li07044.in[0] (.names)                        0.890     1.935
$abc$598497$li07044_li07044.out[0] (.names)                       0.218     2.153
$abc$333741$li07249_li07249.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07249_li07249.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 73
Startpoint: $abc$333741$lo07217.Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$333741$lo07217.C[0] (dffre)                                                                0.890     0.890
$abc$333741$lo07217.Q[0] (dffre) [clock-to-output]                                              0.154     1.044
$abc$598497$li07042_li07042.in[0] (.names)                                                      0.890     1.935
$abc$598497$li07042_li07042.out[0] (.names)                                                     0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[7].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                         3.044

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[7].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                        -3.044
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -2.185


#Path 74
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[23].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[23].C[0] (dffre)                         0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[23].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$598497$li07040_li07040.in[0] (.names)                                                      0.890     1.935
$abc$598497$li07040_li07040.out[0] (.names)                                                     0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[6].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                         3.044

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[6].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                        -3.044
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -2.185


#Path 75
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[22].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[22].C[0] (dffre)                         0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[22].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$598497$li07038_li07038.in[0] (.names)                                                      0.890     1.935
$abc$598497$li07038_li07038.out[0] (.names)                                                     0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[5].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                         3.044

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[5].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                        -3.044
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -2.185


#Path 76
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[21].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[21].C[0] (dffre)                         0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[21].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$598497$li07036_li07036.in[0] (.names)                                                      0.890     1.935
$abc$598497$li07036_li07036.out[0] (.names)                                                     0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[4].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                         3.044

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[4].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                        -3.044
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -2.185


#Path 77
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[19].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[19].C[0] (dffre)                         0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[19].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$598497$li07032_li07032.in[0] (.names)                                                      0.890     1.935
$abc$598497$li07032_li07032.out[0] (.names)                                                     0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[2].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                         3.044

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[2].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                        -3.044
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -2.185


#Path 78
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[20].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[20].C[0] (dffre)                         0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[20].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$598497$li07034_li07034.in[0] (.names)                                                      0.890     1.935
$abc$598497$li07034_li07034.out[0] (.names)                                                     0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[3].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                         3.044

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[3].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                        -3.044
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -2.185


#Path 79
Startpoint: $abc$333741$lo07189.Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
$abc$333741$lo07189.C[0] (dffre)                                                                  0.890     0.890
$abc$333741$lo07189.Q[0] (dffre) [clock-to-output]                                                0.154     1.044
$abc$598497$li07330_li07330.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07330_li07330.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[23].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[23].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 80
Startpoint: $abc$333741$lo07187.Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
$abc$333741$lo07187.C[0] (dffre)                                                                  0.890     0.890
$abc$333741$lo07187.Q[0] (dffre) [clock-to-output]                                                0.154     1.044
$abc$598497$li07328_li07328.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07328_li07328.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[22].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[22].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 81
Startpoint: $abc$333741$lo07221.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07251_li07251.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07221.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07221.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07046_li07046.in[0] (.names)                        0.890     1.935
$abc$598497$li07046_li07046.out[0] (.names)                       0.218     2.153
$abc$333741$li07251_li07251.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07251_li07251.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 82
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[7].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[7].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[7].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07324_li07324.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07324_li07324.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[20].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[20].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 83
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[6].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[6].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[6].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07322_li07322.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07322_li07322.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[19].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[19].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 84
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[5].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[5].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[5].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07320_li07320.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07320_li07320.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[18].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[18].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 85
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[4].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[4].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[4].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07318_li07318.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07318_li07318.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[17].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[17].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 86
Startpoint: design67_15_45_inst.large_mux_instance1101029.data_out[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101033.data_out_reg[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101029.data_out[3].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance1101029.data_out[3].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07316_li07316.in[0] (.names)                                                        0.890     1.935
$abc$598497$li07316_li07316.out[0] (.names)                                                       0.218     2.153
design67_15_45_inst.large_mux_instance1101033.data_out_reg[16].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                           3.044

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out_reg[16].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                 0.000     0.890
cell setup time                                                                                  -0.032     0.859
data required time                                                                                          0.859
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.859
data arrival time                                                                                          -3.044
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.185


#Path 87
Startpoint: $abc$333741$lo07157.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07519_li07519.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07157.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07157.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07314_li07314.in[0] (.names)                        0.890     1.935
$abc$598497$li07314_li07314.out[0] (.names)                       0.218     2.153
$abc$333741$li07519_li07519.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07519_li07519.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 88
Startpoint: $abc$333741$lo07155.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07517_li07517.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07155.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07155.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07312_li07312.in[0] (.names)                        0.890     1.935
$abc$598497$li07312_li07312.out[0] (.names)                       0.218     2.153
$abc$333741$li07517_li07517.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07517_li07517.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 89
Startpoint: $abc$333741$lo07153.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07515_li07515.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07153.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07153.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07310_li07310.in[0] (.names)                        0.890     1.935
$abc$598497$li07310_li07310.out[0] (.names)                       0.218     2.153
$abc$333741$li07515_li07515.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07515_li07515.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 90
Startpoint: design67_15_45_inst.large_mux_instance1101033.data_out[3].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance1101034.data_out_reg[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101033.data_out[3].C[0] (dffre)                           0.890     0.890
design67_15_45_inst.large_mux_instance1101033.data_out[3].Q[0] (dffre) [clock-to-output]         0.154     1.044
$abc$598497$li07350_li07350.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07350_li07350.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance1101034.data_out_reg[1].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1101034.data_out_reg[1].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 91
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[2].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[2].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[2].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07062_li07062.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07062_li07062.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[17].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[17].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 92
Startpoint: $abc$333741$lo07257.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07287_li07287.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07257.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07257.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07082_li07082.in[0] (.names)                        0.890     1.935
$abc$598497$li07082_li07082.out[0] (.names)                       0.218     2.153
$abc$333741$li07287_li07287.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07287_li07287.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 93
Startpoint: $abc$333741$lo07255.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07285_li07285.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07255.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07255.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07080_li07080.in[0] (.names)                        0.890     1.935
$abc$598497$li07080_li07080.out[0] (.names)                       0.218     2.153
$abc$333741$li07285_li07285.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07285_li07285.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 94
Startpoint: $abc$333741$lo07253.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07283_li07283.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07253.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07253.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07078_li07078.in[0] (.names)                        0.890     1.935
$abc$598497$li07078_li07078.out[0] (.names)                       0.218     2.153
$abc$333741$li07283_li07283.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07283_li07283.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 95
Startpoint: $abc$333741$lo07251.Q[0] (dffre clocked by clk)
Endpoint  : $abc$333741$li07281_li07281.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo07251.C[0] (dffre)                                  0.890     0.890
$abc$333741$lo07251.Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$598497$li07076_li07076.in[0] (.names)                        0.890     1.935
$abc$598497$li07076_li07076.out[0] (.names)                       0.218     2.153
$abc$333741$li07281_li07281.D[0] (dffre)                          0.890     3.044
data arrival time                                                           3.044

clock clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li07281_li07281.C[0] (dffre)                          0.890     0.890
clock uncertainty                                                 0.000     0.890
cell setup time                                                  -0.032     0.859
data required time                                                          0.859
---------------------------------------------------------------------------------
data required time                                                          0.859
data arrival time                                                          -3.044
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.185


#Path 96
Startpoint: $abc$333741$lo07249.Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$333741$lo07249.C[0] (dffre)                                                                 0.890     0.890
$abc$333741$lo07249.Q[0] (dffre) [clock-to-output]                                               0.154     1.044
$abc$598497$li07074_li07074.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07074_li07074.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[23].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[23].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 97
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[7].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[7].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[7].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07072_li07072.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07072_li07072.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[22].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[22].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 98
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[6].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[6].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[6].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07070_li07070.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07070_li07070.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[21].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[21].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 99
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[5].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[5].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[5].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07068_li07068.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07068_li07068.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[20].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[20].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#Path 100
Startpoint: design67_15_45_inst.large_mux_instance110103.data_out[4].Q[0] (dffre clocked by clk)
Endpoint  : design67_15_45_inst.large_mux_instance110103.data_out_reg[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out[4].C[0] (dffre)                            0.890     0.890
design67_15_45_inst.large_mux_instance110103.data_out[4].Q[0] (dffre) [clock-to-output]          0.154     1.044
$abc$598497$li07066_li07066.in[0] (.names)                                                       0.890     1.935
$abc$598497$li07066_li07066.out[0] (.names)                                                      0.218     2.153
design67_15_45_inst.large_mux_instance110103.data_out_reg[19].D[0] (dffre)                       0.890     3.044
data arrival time                                                                                          3.044

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance110103.data_out_reg[19].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                         -3.044
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -2.185


#End of timing report
