--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7481 paths analyzed, 1515 endpoints analyzed, 18 failing endpoints
 18 timing errors detected. (18 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.162ns.
--------------------------------------------------------------------------------

Paths for end point din_10 (SLICE_X22Y24.BY), 267 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A2/cntr_2 (FF)
  Destination:          din_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.555ns (1.543 - 4.098)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A2/cntr_2 to din_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y9.XQ       Tcko                  0.514   tube4A2/cntr<2>
                                                       tube4A2/cntr_2
    SLICE_X22Y16.G3      net (fanout=3)        1.057   tube4A2/cntr<2>
    SLICE_X22Y16.COUT    Topcyg                0.984   din_10_mux0000_wg_cy<1>
                                                       din_10_mux0000_wg_lut<1>
                                                       din_10_mux0000_wg_cy<1>
    SLICE_X22Y17.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<1>
    SLICE_X22Y17.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<3>
                                                       din_10_mux0000_wg_cy<2>
                                                       din_10_mux0000_wg_cy<3>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<3>
    SLICE_X22Y18.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<5>
                                                       din_10_mux0000_wg_cy<4>
                                                       din_10_mux0000_wg_cy<5>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<5>
    SLICE_X22Y19.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<7>
                                                       din_10_mux0000_wg_cy<6>
                                                       din_10_mux0000_wg_cy<7>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<7>
    SLICE_X22Y20.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<9>
                                                       din_10_mux0000_wg_cy<8>
                                                       din_10_mux0000_wg_cy<9>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<9>
    SLICE_X22Y21.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<11>
                                                       din_10_mux0000_wg_cy<10>
                                                       din_10_mux0000_wg_cy<11>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<11>
    SLICE_X22Y22.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<13>
                                                       din_10_mux0000_wg_cy<12>
                                                       din_10_mux0000_wg_cy<13>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<13>
    SLICE_X22Y23.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<15>
                                                       din_10_mux0000_wg_cy<14>
                                                       din_10_mux0000_wg_cy<15>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<15>
    SLICE_X22Y24.XB      Tcinxb                0.431   din<10>
                                                       din_10_mux0000_wg_cy<16>
    SLICE_X22Y24.BY      net (fanout=1)        0.416   din_10_mux0000
    SLICE_X22Y24.CLK     Tdick                 0.333   din<10>
                                                       din_10
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (3.053ns logic, 1.473ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A4/cntr_2 (FF)
  Destination:          din_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.546ns (1.543 - 4.089)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A4/cntr_2 to din_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.XQ      Tcko                  0.515   tube4A4/cntr<2>
                                                       tube4A4/cntr_2
    SLICE_X22Y17.G4      net (fanout=3)        0.920   tube4A4/cntr<2>
    SLICE_X22Y17.COUT    Topcyg                0.984   din_10_mux0000_wg_cy<3>
                                                       din_10_mux0000_wg_lut<3>
                                                       din_10_mux0000_wg_cy<3>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<3>
    SLICE_X22Y18.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<5>
                                                       din_10_mux0000_wg_cy<4>
                                                       din_10_mux0000_wg_cy<5>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<5>
    SLICE_X22Y19.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<7>
                                                       din_10_mux0000_wg_cy<6>
                                                       din_10_mux0000_wg_cy<7>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<7>
    SLICE_X22Y20.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<9>
                                                       din_10_mux0000_wg_cy<8>
                                                       din_10_mux0000_wg_cy<9>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<9>
    SLICE_X22Y21.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<11>
                                                       din_10_mux0000_wg_cy<10>
                                                       din_10_mux0000_wg_cy<11>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<11>
    SLICE_X22Y22.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<13>
                                                       din_10_mux0000_wg_cy<12>
                                                       din_10_mux0000_wg_cy<13>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<13>
    SLICE_X22Y23.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<15>
                                                       din_10_mux0000_wg_cy<14>
                                                       din_10_mux0000_wg_cy<15>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<15>
    SLICE_X22Y24.XB      Tcinxb                0.431   din<10>
                                                       din_10_mux0000_wg_cy<16>
    SLICE_X22Y24.BY      net (fanout=1)        0.416   din_10_mux0000
    SLICE_X22Y24.CLK     Tdick                 0.333   din<10>
                                                       din_10
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (2.941ns logic, 1.336ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A5/cntr_2 (FF)
  Destination:          din_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.550ns (1.543 - 4.093)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A5/cntr_2 to din_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.XQ      Tcko                  0.515   tube4A5/cntr<2>
                                                       tube4A5/cntr_2
    SLICE_X22Y18.F1      net (fanout=3)        0.988   tube4A5/cntr<2>
    SLICE_X22Y18.COUT    Topcyf                1.011   din_10_mux0000_wg_cy<5>
                                                       din_10_mux0000_wg_lut<4>
                                                       din_10_mux0000_wg_cy<4>
                                                       din_10_mux0000_wg_cy<5>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<5>
    SLICE_X22Y19.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<7>
                                                       din_10_mux0000_wg_cy<6>
                                                       din_10_mux0000_wg_cy<7>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<7>
    SLICE_X22Y20.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<9>
                                                       din_10_mux0000_wg_cy<8>
                                                       din_10_mux0000_wg_cy<9>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<9>
    SLICE_X22Y21.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<11>
                                                       din_10_mux0000_wg_cy<10>
                                                       din_10_mux0000_wg_cy<11>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<11>
    SLICE_X22Y22.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<13>
                                                       din_10_mux0000_wg_cy<12>
                                                       din_10_mux0000_wg_cy<13>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<13>
    SLICE_X22Y23.COUT    Tbyp                  0.113   din_10_mux0000_wg_cy<15>
                                                       din_10_mux0000_wg_cy<14>
                                                       din_10_mux0000_wg_cy<15>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   din_10_mux0000_wg_cy<15>
    SLICE_X22Y24.XB      Tcinxb                0.431   din<10>
                                                       din_10_mux0000_wg_cy<16>
    SLICE_X22Y24.BY      net (fanout=1)        0.416   din_10_mux0000
    SLICE_X22Y24.CLK     Tdick                 0.333   din<10>
                                                       din_10
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (2.855ns logic, 1.404ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point din_15 (SLICE_X24Y27.BY), 267 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.566ns (1.537 - 4.103)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.YQ      Tcko                  0.511   tube4A6/cntr<6>
                                                       tube4A6/cntr_7
    SLICE_X24Y21.G3      net (fanout=3)        1.090   tube4A6/cntr<7>
    SLICE_X24Y21.COUT    Topcyg                0.984   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_lut<5>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X24Y22.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X24Y23.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X24Y24.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X24Y26.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X24Y27.XB      Tcinxb                0.431   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X24Y27.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X24Y27.CLK     Tdick                 0.333   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (2.824ns logic, 1.506ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.560ns (1.537 - 4.097)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y13.YQ      Tcko                  0.511   tube4A0/cntr<6>
                                                       tube4A0/cntr_7
    SLICE_X24Y19.F4      net (fanout=3)        0.810   tube4A0/cntr<7>
    SLICE_X24Y19.COUT    Topcyf                1.011   din_15_mux0000_wg_cy<1>
                                                       din_15_mux0000_wg_lut<0>
                                                       din_15_mux0000_wg_cy<0>
                                                       din_15_mux0000_wg_cy<1>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<1>
    SLICE_X24Y20.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_cy<2>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X24Y21.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X24Y22.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X24Y23.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X24Y24.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X24Y26.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X24Y27.XB      Tcinxb                0.431   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X24Y27.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X24Y27.CLK     Tdick                 0.333   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (3.077ns logic, 1.226ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A2/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.558ns (1.537 - 4.095)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A2/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y11.YQ      Tcko                  0.511   tube4A2/cntr<6>
                                                       tube4A2/cntr_7
    SLICE_X24Y19.G4      net (fanout=3)        0.807   tube4A2/cntr<7>
    SLICE_X24Y19.COUT    Topcyg                0.984   din_15_mux0000_wg_cy<1>
                                                       din_15_mux0000_wg_lut<1>
                                                       din_15_mux0000_wg_cy<1>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<1>
    SLICE_X24Y20.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_cy<2>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X24Y21.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X24Y22.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X24Y23.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X24Y24.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X24Y26.COUT    Tbyp                  0.113   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X24Y27.XB      Tcinxb                0.431   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X24Y27.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X24Y27.CLK     Tdick                 0.333   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (3.050ns logic, 1.223ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Paths for end point din_11 (SLICE_X21Y24.BY), 267 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A1/cntr_3 (FF)
  Destination:          din_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.545ns (1.547 - 4.092)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A1/cntr_3 to din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.YQ      Tcko                  0.567   tube4A1/cntr<2>
                                                       tube4A1/cntr_3
    SLICE_X21Y16.F3      net (fanout=3)        0.825   tube4A1/cntr<3>
    SLICE_X21Y16.COUT    Topcyf                1.011   din_11_mux0000_wg_cy<1>
                                                       din_11_mux0000_wg_lut<0>
                                                       din_11_mux0000_wg_cy<0>
                                                       din_11_mux0000_wg_cy<1>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<1>
    SLICE_X21Y17.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<3>
                                                       din_11_mux0000_wg_cy<2>
                                                       din_11_mux0000_wg_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<5>
                                                       din_11_mux0000_wg_cy<4>
                                                       din_11_mux0000_wg_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<7>
                                                       din_11_mux0000_wg_cy<6>
                                                       din_11_mux0000_wg_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<9>
                                                       din_11_mux0000_wg_cy<8>
                                                       din_11_mux0000_wg_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<11>
                                                       din_11_mux0000_wg_cy<10>
                                                       din_11_mux0000_wg_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<13>
                                                       din_11_mux0000_wg_cy<12>
                                                       din_11_mux0000_wg_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<15>
                                                       din_11_mux0000_wg_cy<14>
                                                       din_11_mux0000_wg_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<15>
    SLICE_X21Y24.XB      Tcinxb                0.352   din<11>
                                                       din_11_mux0000_wg_cy<16>
    SLICE_X21Y24.BY      net (fanout=1)        0.416   din_11_mux0000
    SLICE_X21Y24.CLK     Tdick                 0.314   din<11>
                                                       din_11
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (2.965ns logic, 1.241ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B0/cntr_3 (FF)
  Destination:          din_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.541ns (1.547 - 4.088)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B0/cntr_3 to din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.YQ      Tcko                  0.511   tube4B0/cntr<2>
                                                       tube4B0/cntr_3
    SLICE_X21Y19.F3      net (fanout=3)        1.115   tube4B0/cntr<3>
    SLICE_X21Y19.COUT    Topcyf                1.011   din_11_mux0000_wg_cy<7>
                                                       din_11_mux0000_wg_lut<6>
                                                       din_11_mux0000_wg_cy<6>
                                                       din_11_mux0000_wg_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<9>
                                                       din_11_mux0000_wg_cy<8>
                                                       din_11_mux0000_wg_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<11>
                                                       din_11_mux0000_wg_cy<10>
                                                       din_11_mux0000_wg_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<13>
                                                       din_11_mux0000_wg_cy<12>
                                                       din_11_mux0000_wg_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<15>
                                                       din_11_mux0000_wg_cy<14>
                                                       din_11_mux0000_wg_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<15>
    SLICE_X21Y24.XB      Tcinxb                0.352   din<11>
                                                       din_11_mux0000_wg_cy<16>
    SLICE_X21Y24.BY      net (fanout=1)        0.416   din_11_mux0000
    SLICE_X21Y24.CLK     Tdick                 0.314   din<11>
                                                       din_11
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (2.600ns logic, 1.531ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B5/cntr_3 (FF)
  Destination:          din_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.545ns (1.547 - 4.092)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B5/cntr_3 to din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.YQ      Tcko                  0.511   tube3B5/cntr<2>
                                                       tube3B5/cntr_3
    SLICE_X21Y17.F3      net (fanout=3)        0.870   tube3B5/cntr<3>
    SLICE_X21Y17.COUT    Topcyf                1.011   din_11_mux0000_wg_cy<3>
                                                       din_11_mux0000_wg_lut<2>
                                                       din_11_mux0000_wg_cy<2>
                                                       din_11_mux0000_wg_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<5>
                                                       din_11_mux0000_wg_cy<4>
                                                       din_11_mux0000_wg_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<7>
                                                       din_11_mux0000_wg_cy<6>
                                                       din_11_mux0000_wg_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<9>
                                                       din_11_mux0000_wg_cy<8>
                                                       din_11_mux0000_wg_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<11>
                                                       din_11_mux0000_wg_cy<10>
                                                       din_11_mux0000_wg_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<13>
                                                       din_11_mux0000_wg_cy<12>
                                                       din_11_mux0000_wg_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.103   din_11_mux0000_wg_cy<15>
                                                       din_11_mux0000_wg_cy<14>
                                                       din_11_mux0000_wg_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<15>
    SLICE_X21Y24.XB      Tcinxb                0.352   din<11>
                                                       din_11_mux0000_wg_cy<16>
    SLICE_X21Y24.BY      net (fanout=1)        0.416   din_11_mux0000
    SLICE_X21Y24.CLK     Tdick                 0.314   din<11>
                                                       din_11
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (2.806ns logic, 1.286ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tube3A5/cntr_4 (SLICE_X17Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLR (FF)
  Destination:          tube3A5/cntr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 0)
  Clock Path Skew:      2.574ns (4.106 - 1.532)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLR to tube3A5/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.YQ      Tcko                  0.454   CLR
                                                       CLR
    SLICE_X17Y22.SR      net (fanout=162)      1.775   CLR
    SLICE_X17Y22.CLK     Tcksr       (-Th)    -0.491   tube3A5/cntr<4>
                                                       tube3A5/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.945ns logic, 1.775ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point tube3A5/cntr_5 (SLICE_X17Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLR (FF)
  Destination:          tube3A5/cntr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 0)
  Clock Path Skew:      2.574ns (4.106 - 1.532)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLR to tube3A5/cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.YQ      Tcko                  0.454   CLR
                                                       CLR
    SLICE_X17Y22.SR      net (fanout=162)      1.775   CLR
    SLICE_X17Y22.CLK     Tcksr       (-Th)    -0.491   tube3A5/cntr<4>
                                                       tube3A5/cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.945ns logic, 1.775ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point tube3A5/cntr_6 (SLICE_X17Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLR (FF)
  Destination:          tube3A5/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 0)
  Clock Path Skew:      2.574ns (4.106 - 1.532)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLR to tube3A5/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.YQ      Tcko                  0.454   CLR
                                                       CLR
    SLICE_X17Y23.SR      net (fanout=162)      1.775   CLR
    SLICE_X17Y23.CLK     Tcksr       (-Th)    -0.491   tube3A5/cntr<6>
                                                       tube3A5/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.945ns logic, 1.775ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------
Slack: 7.237ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    9.582|    3.910|    7.081|    9.561|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 18  Score: 18877  (Setup/Max: 18877, Hold: 0)

Constraints cover 7481 paths, 0 nets, and 2431 connections

Design statistics:
   Minimum period:  14.162ns{1}   (Maximum frequency:  70.611MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 10 17:18:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



