{"vcs1":{"timestamp_begin":1740660578.355133522, "rt":4.28, "ut":4.05, "st":0.16}}
{"vcselab":{"timestamp_begin":1740660582.700898875, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1740660583.004545841, "rt":0.23, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740660578.081731050}
{"VCS_COMP_START_TIME": 1740660578.081731050}
{"VCS_COMP_END_TIME": 1740660583.293287759}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287244}}
{"vcselab": {"peak_mem": 133968}}
