{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.41901e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000135452,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.50025e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000135452,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 17.5168,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 28,
	"finish__design__instance__area__class:timing_repair_buffer": 117.613,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 240.23,
	"finish__design__instance__count": 74,
	"finish__design__instance__area": 616.842,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.04131,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.820212,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.88291,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00014425,
	"finish__power__switching__total": 4.53787e-05,
	"finish__power__leakage__total": 2.62883e-10,
	"finish__power__total": 0.000189629,
	"finish__design__io": 28,
	"finish__design__die__area": 4853.91,
	"finish__design__core__area": 4384.2,
	"finish__design__instance__count": 126,
	"finish__design__instance__area": 681.904,
	"finish__design__instance__count__stdcell": 126,
	"finish__design__instance__area__stdcell": 681.904,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.155537,
	"finish__design__instance__utilization__stdcell": 0.155537,
	"finish__design__rows": 24,
	"finish__design__rows:unithd": 24,
	"finish__design__sites": 3504,
	"finish__design__sites:unithd": 3504,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}