
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 435.352 ; gain = 94.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:34' bound to instance 'PC_0' of component 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:62]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (3#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (5#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Mux_2_way_3_bit_0' of component 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (6#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:34' bound to instance 'ROM_0' of component 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (7#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (8#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_2_way_4_bit_0' of component 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:116]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'R7_7_seg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:34' bound to instance 'R7_7_seg_0' of component 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'LUT_0' of component 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (14#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'R7_7_seg' (15#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_0' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (16#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:74]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:88]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (17#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_1' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:240]
INFO: [Synth 8-3491] module 'Add_Sub_4bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:34' bound to instance 'Add_Sub_4bit_0' of component 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:253]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4bit' (18#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (19#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (20#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
WARNING: [Synth 8-3331] design R7_7_seg has unconnected port Clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 491.168 ; gain = 150.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 491.168 ; gain = 150.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 491.168 ; gain = 150.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 823.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 823.922 ; gain = 482.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 823.922 ; gain = 482.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 823.922 ; gain = 482.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "PROGRAM_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "JMP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "JMP" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "JMP" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Reg_EN_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'LS_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'IV_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_S_1_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_S_2_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'Add_Sub_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'JMP_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'JMP_Address_reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 823.922 ; gain = 482.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 2     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Add_Sub_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF0/Qbar_reg was removed.  [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF1/Qbar_reg was removed.  [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF2/Qbar_reg was removed.  [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:50]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_Decoder_0/IV_reg[3] )
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[3]' (FDCE) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[2]' (FDCE) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[1]' (FDCE) to 'Register_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/IV_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/Q_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 823.922 ; gain = 482.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 823.922 ; gain = 482.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_Decoder_0/Reg_S_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_Decoder_0/IV_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_Decoder_0/Add_Sub_reg )
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/Reg_EN_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/Reg_EN_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/Reg_EN_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/IV_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/IV_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/IV_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/Reg_S_2_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder_0/Add_Sub_reg) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT2   |     3|
|4     |LUT3   |    17|
|5     |LUT4   |    21|
|6     |LUT5   |    16|
|7     |LUT6   |    12|
|8     |FDCE   |    28|
|9     |FDRE   |    37|
|10    |LDC    |     9|
|11    |LDCP   |     1|
|12    |IBUF   |     2|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |   175|
|2     |  Instruction_Decoder_0 |Instruction_Decoder |    23|
|3     |  PC_0                  |PC                  |    17|
|4     |    D_FF0               |D_FF                |     3|
|5     |    D_FF1               |D_FF_6              |     4|
|6     |    D_FF2               |D_FF_7              |    10|
|7     |  Register_Bank_0       |Register_Bank       |    58|
|8     |    Reg_1               |Reg                 |     4|
|9     |    Reg_2               |Reg_0               |     4|
|10    |    Reg_3               |Reg_1               |    16|
|11    |    Reg_4               |Reg_2               |     4|
|12    |    Reg_5               |Reg_3               |     4|
|13    |    Reg_6               |Reg_4               |     4|
|14    |    Reg_7               |Reg_5               |    22|
|15    |  Slow_Clk_0            |Slow_Clk            |    54|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 841.184 ; gain = 167.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 841.184 ; gain = 500.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 9 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 842.496 ; gain = 514.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 842.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 23:53:56 2024...
