strict digraph "" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7efd7699aa10>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7efd7699abd0>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efd7699ae10>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd7699ae90>",
		fillcolor=firebrick,
		label="24:NS
q <= q >> 2 * amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd7699ae90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:CA" -> "24:NS"	[cond="[]",
		lineno=None];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7efd7699ad50>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"23:CS" -> "24:CA"	[cond="['amount']",
		label=amount,
		lineno=23];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efd764c5150>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "25:CA"	[cond="['amount']",
		label=amount,
		lineno=23];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efd764c5510>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "26:CA"	[cond="['amount']",
		label=amount,
		lineno=23];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7efd764c59d0>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "27:CA"	[cond="['amount']",
		label=amount,
		lineno=23];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7efd764c5cd0>",
		fillcolor=turquoise,
		label="19:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd764c5d10>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"19:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7efd7699ad10>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7efd7699ac10>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd764c51d0>",
		fillcolor=firebrick,
		label="25:NS
q <= (q[0] & 64'h7fffffffffffffff) << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd764c51d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:CA" -> "25:NS"	[cond="[]",
		lineno=None];
	"19:IF" -> "19:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7efd7699ac90>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "21:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"21:IF" -> "21:BL"	[cond="['ena']",
		label=ena,
		lineno=21];
	"25:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd764c5590>",
		fillcolor=firebrick,
		label="26:NS
q <= (q[0] & 64'h7fffffffffffffff) >> 8 - 3 * amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd764c5590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"26:CA" -> "26:NS"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd764c5a50>",
		fillcolor=firebrick,
		label="27:NS
q <= q << amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efd764c5a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"27:CA" -> "27:NS"	[cond="[]",
		lineno=None];
}
