NDFramePage.OnPageTitleLoaded("File:wishbone_classic_block_ram.v","wishbone_classic_block_ram.v");NDSummary.OnSummaryLoaded("File:wishbone_classic_block_ram.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Variables","Variable"]],[[1,0,2,"wishbone_classic_block_ram.v","wishbone_classic_block_ram.v"],[2,0,3,"Authors","Authors"],[3,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[4,0,3,"Dates","Dates"],[5,0,1,"2024/03/07","2024/03/07"],[6,0,3,"Information","Information"],[7,0,4,"Brief","Brief"],[8,0,4,"License MIT","License_MIT"],[9,0,5,"wishbone_classic_block_ram","wishbone_classic_block_ram"],[21,0,6,"c_PWR_RAM","wishbone_classic_block_ram.c_PWR_RAM"],[22,0,6,"c_RAM_DEPTH","wishbone_classic_block_ram.c_RAM_DEPTH"],[12,0,6,"up_rreq","wishbone_classic_block_ram.up_rreq"],[13,0,6,"up_rack","wishbone_classic_block_ram.up_rack"],[34,0,6,"up_raddr","wishbone_classic_block_ram.up_raddr"],[15,0,6,"up_rdata","wishbone_classic_block_ram.up_rdata"],[16,0,6,"up_wreq","wishbone_classic_block_ram.up_wreq"],[17,0,6,"up_wack","wishbone_classic_block_ram.up_wack"],[35,0,6,"up_waddr","wishbone_classic_block_ram.up_waddr"],[19,0,6,"up_wdata","wishbone_classic_block_ram.up_wdata"],[20,0,3,"Instantianted Modules","wishbone_classic_block_ram.Instantianted_Modules"],[43,0,5,"inst_up_wishbone_classic","inst_up_wishbone_classic"],[38,0,5,"inst_dc_block_ram","inst_dc_block_ram"]]);