library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity binary_ex is
  port (
    data1 : in std_logic;
    data2 : in std_logic;
    q : out std_logic);
end entity binary_ex;

architecture rtl of binary_ex is
  signal n1 : std_logic;
begin
  q <= n1;
  -- rtl_designs\bin_vs_tern_synth\binary_ex.vhdl:11:16
  n1 <= data1 and data2;
end rtl;

