# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:55 on Oct 31,2023
# vlog -reportprogress 300 ./rom32x8.sv 
# -- Compiling module rom32x8
# 
# Top level modules:
# 	rom32x8
# End time: 21:15:55 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:55 on Oct 31,2023
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 21:15:55 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:55 on Oct 31,2023
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:15:55 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:55 on Oct 31,2023
# vlog -reportprogress 300 ./top_level.sv 
# -- Compiling module top_level
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# End time: 21:15:55 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_level_tb -Lf altera_mf_ver 
# Start time: 21:15:55 on Oct 31,2023
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.controller
# Loading work.datapath
# Loading work.rom32x8
# ** Error: (vsim-8378) ./top_level.sv(36): Port size (5) does not match connection size (6) for implicit .name connection port 'loc'. The port definition is at: ./top_level.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/dut File: ./top_level.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:32 on Oct 31,2023
# vlog -reportprogress 300 ./rom32x8.sv 
# -- Compiling module rom32x8
# 
# Top level modules:
# 	rom32x8
# End time: 21:16:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:32 on Oct 31,2023
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 21:16:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:32 on Oct 31,2023
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:16:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:32 on Oct 31,2023
# vlog -reportprogress 300 ./top_level.sv 
# -- Compiling module top_level
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# End time: 21:16:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_level_tb -Lf altera_mf_ver 
# Start time: 21:15:55 on Oct 31,2023
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.controller
# Loading work.datapath
# Loading work.rom32x8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top_level.sv(74)
#    Time: 7550 ps  Iteration: 1  Instance: /top_level_tb
# Break in Module top_level_tb at ./top_level.sv line 74
# End time: 21:17:21 on Oct 31,2023, Elapsed time: 0:01:26
# Errors: 1, Warnings: 0
