Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  3 18:56:24 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             228 |           64 |
| Yes          | No                    | No                     |              14 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+---------------------------------------+--------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |             Enable Signal             |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+---------------------------------------+--------------------------------------------------------+------------------+----------------+
|  nolabel_line50/nolabel_line32/u1/slow_clk_reg_0            |                                       |                                                        |                2 |              2 |
|  nolabel_line51/nolabel_line31/u1/slow_clk                  |                                       |                                                        |                1 |              2 |
|  nolabel_line51/nolabel_line33/u1/slow_clk_reg_0            |                                       |                                                        |                1 |              2 |
|  nolabel_line45/nolabel_line33/clk_1Hz                      |                                       |                                                        |                1 |              2 |
|  nolabel_line45/nolabel_line34/u1/slow_clk                  |                                       |                                                        |                2 |              2 |
|  nolabel_line50/nolabel_line31/u1/slow_clk                  |                                       |                                                        |                1 |              2 |
|  nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg_0 |                                       | nolabel_line42/nolabel_line12/count[4]_i_1_n_0         |                2 |              5 |
|  nolabel_line55/nolabel_line22/nolabel_line34/clk_1Hz       |                                       |                                                        |                2 |              7 |
|  nolabel_line55/nolabel_line22/nolabel_line34/clk_1Hz       |                                       | nolabel_line55/nolabel_line22/selector[2]              |                6 |              7 |
|  clk_IBUF_BUFG                                              | nolabel_line50/nolabel_line32/d2/E[0] |                                                        |                3 |              7 |
|  clk_IBUF_BUFG                                              | nolabel_line51/nolabel_line33/d2/E[0] |                                                        |                3 |              7 |
|  nolabel_line50/E[0]                                        |                                       |                                                        |                2 |              8 |
|  nolabel_line51/E[0]                                        |                                       |                                                        |                4 |              8 |
|  clk_IBUF_BUFG                                              |                                       |                                                        |               12 |             20 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0 |                7 |             27 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line51/nolabel_line31/u1/clear                 |                7 |             27 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line51/nolabel_line33/u1/counter[0]_i_1__4_n_0 |                7 |             27 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line55/nolabel_line22/nolabel_line34/clk_1Hz_1 |                7 |             27 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line45/nolabel_line33/clk_1Hz_1                |                7 |             27 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line45/nolabel_line34/u1/clear                 |                7 |             27 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line50/nolabel_line31/u1/clear                 |                7 |             27 |
|  clk_IBUF_BUFG                                              |                                       | nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz   |                7 |             27 |
+-------------------------------------------------------------+---------------------------------------+--------------------------------------------------------+------------------+----------------+


