 
interface MyRAMUser{
	clock clk;
	out reg<clk>{
		u8 result;
	}
}

unit MyRAMUser{
	reg<clk>{
		u8 counter = 0;
	}
	
	RAM<clk> u8 pamet[16];
	
	on_clock<clk> main{
		result = pamet.data;
		
		pamet.setAddr(counter[0,4]);
		
		if(counter < 10){
			pamet.write(counter);
		}else{
			pamet.write(33);
		}
		
		counter = counter + 1;
	}
	
}

testbench tb_MyRAMUser<MyRAMUser>{
}
