{"auto_keywords": [{"score": 0.03014720888291599, "phrase": "fpga"}, {"score": 0.00481495049065317, "phrase": "hardware_a_survey"}, {"score": 0.004563427013973105, "phrase": "comprehensive_overview"}, {"score": 0.004490552331642995, "phrase": "hardware_realizations"}, {"score": 0.0044426140044122545, "phrase": "artificial_neural_network"}, {"score": 0.004278807087784626, "phrase": "hardware_neural_networks"}, {"score": 0.004143196873246147, "phrase": "academic_studies"}, {"score": 0.003990385737207714, "phrase": "commercial_use_hnn_research"}, {"score": 0.0039055990919333082, "phrase": "steady_progress"}, {"score": 0.003584025547693836, "phrase": "overall_progress"}, {"score": 0.003470358620464986, "phrase": "major_ann_models"}, {"score": 0.003451766520526601, "phrase": "hardware_design_approaches"}, {"score": 0.0033602844686125375, "phrase": "underlying_design_approaches"}, {"score": 0.0032888418378433037, "phrase": "ann_model"}, {"score": 0.0030178961017306646, "phrase": "wide_range"}, {"score": 0.002985631781749091, "phrase": "illustrative_examples"}, {"score": 0.0027841357057119317, "phrase": "neuronal_level"}, {"score": 0.0027102997281261733, "phrase": "complete_ann_models"}, {"score": 0.0025962029048520324, "phrase": "neuromorphic_designs"}, {"score": 0.0025546627686955656, "phrase": "neural_network_hardware_cellular_neural_network_implementations"}, {"score": 0.002447101794397243, "phrase": "stochastic_ann_models"}, {"score": 0.0024209250169088575, "phrase": "optical_implementations"}, {"score": 0.002407941567598653, "phrase": "parallel_digital_implementations"}, {"score": 0.002382182688788248, "phrase": "bit-slice_systolic"}, {"score": 0.0023567116963007484, "phrase": "simd"}, {"score": 0.002306543826130521, "phrase": "associative_neural_memories"}, {"score": 0.0022818671653408278, "phrase": "ram_based_implementations"}, {"score": 0.0021975548867457606, "phrase": "recent_trends"}, {"score": 0.002162379426839795, "phrase": "potential_future_research_directions"}, {"score": 0.0021050078067710574, "phrase": "elsevier"}], "paper_keywords": ["Hardware neural network", " Neurochip", " Parallel neural architecture", " Digital neural design", " Analog neural design", " Hybrid neural design", " Neuromorphic system", " FPGA based ANN implementation", " CNN implementation", " RAM based implementation", " Optical neural network"], "paper_abstract": "This article presents a comprehensive overview of the hardware realizations of artificial neural network (ANN) models known as hardware neural networks (HNN) appearing in academic studies as prototypes as well as in commercial use HNN research has witnessed a steady progress for more than last two decades though commercial adoption of the technology has been relatively slower We study the overall progress in the field across all major ANN models hardware design approaches and applications We outline underlying design approaches for mapping an ANN model onto a compact reliable and energy efficient hardware entailing computation and communication and survey a wide range of illustrative examples Chip design approaches (digital analog hybrid and FPGA based) at neuronal level and as neurochips realizing complete ANN models are studied We specifically discuss in detail neuromorphic designs including spiking neural network hardware cellular neural network implementations reconfigurable FPGA based implementations in particular for stochastic ANN models and optical implementations Parallel digital implementations employing bit-slice systolic and SIMD architectures implementations for associative neural memories and RAM based implementations are also outlined We trace the recent trends and explore potential future research directions (C) 2010 Elsevier BV All rights reserved", "paper_title": "Artificial neural networks in hardware A survey of two decades of progress", "paper_id": "WOS:000285805800022"}