{
  "fileIDs": {
      "1": "/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v",
      "2": "/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v",
      "3": "/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v"
  },
  "hierTree": [
      {
          "file": "3",
          "internalSignals": [
              {
                  "name": "dIn_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inputDiscardCnt_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inputXRes_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inputYRes_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "leftOffset_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 24
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "outputXRes_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "outputYRes_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "topFracOffset_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "xScale_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "yScale_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 48,
          "parameters": [
              {
                  "name": "BUFFER_SIZE",
                  "value": 0 
              },
              {
                  "name": "BUFFER_SIZE_WIDTH",
                  "value": 0 
              },
              {
                  "name": "CHANNELS",
                  "value": 0 
              },
              {
                  "name": "COEFF_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DISCARD_CNT_WIDTH",
                  "value": 0 
              },
              {
                  "name": "FRACTION_BITS",
                  "value": 0 
              },
              {
                  "name": "INPUT_X_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "INPUT_Y_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "OUTPUT_X_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "OUTPUT_Y_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "SCALE_BITS",
                  "value": 0 
              },
              {
                  "name": "SCALE_FRAC_BITS",
                  "value": 0 
              },
              {
                  "name": "SCALE_INT_BITS",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dIn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dInValid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "nextDin",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "start",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dOut",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dOutValid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nextDout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "inputDiscardCnt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "inputXRes",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "inputYRes",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "outputXRes",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "outputYRes",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "xScale",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "yScale",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "leftOffset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "topFracOffset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nearestNeighbor",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "streamScaler_sr_top"
      }
  ],
  "modules": {
      "$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\\ramDualPort": {
          "file": "0",
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\\ramDualPort",
          "parameters": [
              {
                  "name": "ADDRESS_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "dataA",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dataB",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addrA",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addrB",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "weA",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "weB",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "qA",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "qB",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35d7ee669ab3f736185a188d54797f87db819916\\streamScaler": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "advanceRead1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "advanceRead2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "advanceWrite",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "allDataWritten",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "coeff00",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "coeff01",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "coeff10",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "coeff11",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "coeffHalf",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "coeffOne",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dOutValidInt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dOutValid_1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dOutValid_2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dOutValid_3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "discardCountReg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "discardInput",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enableNextDin",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "fillCount",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "forceRead",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "getNextPlusOne",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lineSwitchOutputDisable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "outputColumn",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "outputLine",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "preCoeff00",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "preCoeff01",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "preCoeff10",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "product00",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "product01",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "product10",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "product11",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readAddress",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData00",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData00Reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData01",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData01Reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData10",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData10Reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData11",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readData11Reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readState",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readyForRead",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "writeColCount",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "writeNextPlusOne",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "writeNextValidLine",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "writeOutputLine",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "writeRowCount",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "writeState",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "xBlend",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "xPixLow",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "xScaleAmount",
                  "range": {
                      "lsb": 0,
                      "msb": 24
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "yBlend",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "yPixLow",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "yPixLowNext",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "yScaleAmount",
                  "range": {
                      "lsb": 0,
                      "msb": 24
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "yScaleAmountNext",
                  "range": {
                      "lsb": 0,
                      "msb": 24
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod$35d7ee669ab3f736185a188d54797f87db819916\\streamScaler",
          "parameters": [
              {
                  "name": "BUFFER_SIZE",
                  "value": 0 
              },
              {
                  "name": "BUFFER_SIZE_WIDTH",
                  "value": 0 
              },
              {
                  "name": "CHANNELS",
                  "value": 0 
              },
              {
                  "name": "COEFF_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DISCARD_CNT_WIDTH",
                  "value": 0 
              },
              {
                  "name": "FRACTION_BITS",
                  "value": 0 
              },
              {
                  "name": "INPUT_X_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "INPUT_Y_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "OUTPUT_X_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "OUTPUT_Y_RES_WIDTH",
                  "value": 0 
              },
              {
                  "name": "RS_READ_LINE",
                  "value": 0 
              },
              {
                  "name": "RS_START",
                  "value": 0 
              },
              {
                  "name": "SCALE_BITS",
                  "value": 0 
              },
              {
                  "name": "SCALE_FRAC_BITS",
                  "value": 0 
              },
              {
                  "name": "SCALE_INT_BITS",
                  "value": 0 
              },
              {
                  "name": "WS_DISCARD",
                  "value": 0 
              },
              {
                  "name": "WS_DONE",
                  "value": 0 
              },
              {
                  "name": "WS_READ",
                  "value": 0 
              },
              {
                  "name": "WS_START",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dIn",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dInValid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "nextDin",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "start",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dOut",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dOutValid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nextDout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "inputDiscardCnt",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "inputXRes",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "inputYRes",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "outputXRes",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "outputYRes",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "xScale",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "yScale",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "leftOffset",
                  "range": {
                      "lsb": 0,
                      "msb": 24
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "topFracOffset",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nearestNeighbor",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\\ramFifo": {
          "file": "0",
          "internalSignals": [
              {
                  "name": "ramDataOutA[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[10]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[11]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[12]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[13]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[14]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[15]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[1]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[2]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[3]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[4]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[5]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[6]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[7]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[8]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutA[9]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[10]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[11]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[12]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[13]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[14]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[15]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[1]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[2]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[3]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[4]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[5]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[6]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[7]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[8]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ramDataOutB[9]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readSelect",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readSelect0",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "readSelect1",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "writeSelect",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\\ramFifo",
          "parameters": [
              {
                  "name": "ADDRESS_WIDTH",
                  "value": 0 
              },
              {
                  "name": "BUFFER_SIZE",
                  "value": 0 
              },
              {
                  "name": "BUFFER_SIZE_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "advanceRead1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "advanceRead2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "advanceWrite",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "forceRead",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "writeData",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "writeAddress",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "writeEnable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "fillCount",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "readData00",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "readData01",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "readData10",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "readData11",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "readAddress",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
