<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/LatticeMico8Projects/lm8_tutor/platform1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - D:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_top.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_top.v(1,10-1,30) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(46,10-46,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/system_conf.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(327,10-327,59) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(48,10-48,21) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/pmi_def.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(50,10-50,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(51,10-51,55) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_include.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(52,10-52,57) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(47,10-47,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(53,10-53,55) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(54,10-54,57) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(55,10-55,52) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(56,10-56,51) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(57,10-57,52) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(82,4-82,47) (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(83,4-83,47) (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(84,4-84,47) (VERI-1199) parameter declaration becomes local in lm8_core with formal parameter declaration list
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/lm8/rtl/verilog/lm8_include_all.v(58,10-58,51) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(113,4-113,90) (VERI-1199) parameter declaration becomes local in lm8 with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(114,4-114,96) (VERI-1199) parameter declaration becomes local in lm8 with formal parameter declaration list
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(328,10-328,49) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(79,10-79,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(176,4-176,23) (VERI-1199) parameter declaration becomes local in gpio with formal parameter declaration list
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(329,10-329,49) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(65,10-65,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(87,4-87,23) (VERI-1199) parameter declaration becomes local in tpio with formal parameter declaration list
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(330,10-330,59) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(124,10-124,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(125,10-125,21) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(319,10-319,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(320,10-320,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txcver_fifo.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txcver_fifo.v(51,10-51,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(510,4-510,30) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(511,4-511,30) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(512,4-512,30) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(513,4-513,30) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(514,4-514,30) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(515,4-515,30) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(516,4-516,30) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(819,4-819,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(820,4-820,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(821,4-821,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(822,4-822,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(823,4-823,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(126,10-126,20) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(92,10-92,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(93,10-93,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver_fifo.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver_fifo.v(52,10-52,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(172,4-172,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(173,4-173,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(174,4-174,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(175,4-175,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(176,4-176,33) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(179,4-179,46) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(127,10-127,20) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(102,10-102,25) (VERI-1328) analyzing included file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/system_conf.v
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(164,3-164,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(165,3-165,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(166,3-166,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(167,3-167,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(168,3-168,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(169,3-169,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(170,3-170,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
(VHDL-1481) Analyzing VHDL file D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_vhd.vhd(4,8-4,21) (VHDL-1012) analyzing entity platform1_vhd
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_vhd.vhd(15,14-15,29) (VHDL-1010) analyzing architecture platform1_vhd_a
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_top.v(2,8-2,21) (VERI-1018) compiling module platform1_top
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_top.v(2,1-21,10) (VERI-9000) elaborating module 'platform1_top'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(333,1-681,10) (VERI-9000) elaborating module 'platform1_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(48,1-325,10) (VERI-9000) elaborating module 'arbiter2_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1126,10) (VERI-9000) elaborating module 'lm8_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) (VERI-9000) elaborating module 'uart_core_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-661,10) (VERI-9000) elaborating module 'lm8_core_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) (VERI-9000) elaborating module 'intface_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) (VERI-9000) elaborating module 'rxcver_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) (VERI-9000) elaborating module 'txmitt_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) (VERI-9000) elaborating module 'lm8_idec_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) (VERI-9000) elaborating module 'lm8_alu_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-534,10) (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) (VERI-9000) elaborating module 'lm8_io_cntl_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) (VERI-9000) elaborating module 'lm8_interrupt_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_top.v(2,1-21,10) (VERI-9000) elaborating module 'platform1_top'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(333,1-681,10) (VERI-9000) elaborating module 'platform1_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(48,1-325,10) (VERI-9000) elaborating module 'arbiter2_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1126,10) (VERI-9000) elaborating module 'lm8_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) (VERI-9000) elaborating module 'uart_core_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-661,10) (VERI-9000) elaborating module 'lm8_core_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) (VERI-9000) elaborating module 'intface_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) (VERI-9000) elaborating module 'rxcver_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) (VERI-9000) elaborating module 'txmitt_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_3'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_4'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_5'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_6'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_7'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_8'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_9'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_10'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_11'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_12'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) (VERI-9000) elaborating module 'lm8_idec_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) (VERI-9000) elaborating module 'lm8_alu_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-534,10) (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) (VERI-9000) elaborating module 'lm8_io_cntl_uniq_1'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) (VERI-9000) elaborating module 'lm8_interrupt_uniq_1'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_4'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_5'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_6'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_7'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_8'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_9'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_10'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_11'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_12'
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_top.v(13,1-20,3) (VERI-1927) port DIPSWPIO_IN remains unconnected for this instance
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(556,1-589,35) (VERI-1927) port PIO_IN remains unconnected for this instance
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(637,1-670,35) (VERI-1927) port PIO_BOTH_IN remains unconnected for this instance
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_vhd.vhd(4,8-4,21) (VHDL-1067) elaborating platform1_vhd(platform1_vhd_a)
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_vhd.vhd(30,1-38,6) (VHDL-1399) going to verilog side to elaborate module platform1
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(333,8-333,17) (VERI-1018) compiling module platform1_uniq_2
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(333,1-681,10) (VERI-9000) elaborating module 'platform1_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(48,1-325,10) (VERI-9000) elaborating module 'arbiter2_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1126,10) (VERI-9000) elaborating module 'lm8_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_3'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_4'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) (VERI-9000) elaborating module 'uart_core_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-661,10) (VERI-9000) elaborating module 'lm8_core_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) (VERI-9000) elaborating module 'intface_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) (VERI-9000) elaborating module 'rxcver_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) (VERI-9000) elaborating module 'txmitt_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) (VERI-9000) elaborating module 'lm8_idec_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) (VERI-9000) elaborating module 'lm8_alu_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-534,10) (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) (VERI-9000) elaborating module 'lm8_io_cntl_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) (VERI-9000) elaborating module 'lm8_interrupt_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(333,1-681,10) (VERI-9000) elaborating module 'platform1_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(48,1-325,10) (VERI-9000) elaborating module 'arbiter2_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1126,10) (VERI-9000) elaborating module 'lm8_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_3'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_4'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) (VERI-9000) elaborating module 'uart_core_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-661,10) (VERI-9000) elaborating module 'lm8_core_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) (VERI-9000) elaborating module 'intface_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) (VERI-9000) elaborating module 'rxcver_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) (VERI-9000) elaborating module 'txmitt_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_13'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_14'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_15'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_16'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_17'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_18'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_19'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_20'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_21'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_22'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_23'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_24'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) (VERI-9000) elaborating module 'lm8_idec_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) (VERI-9000) elaborating module 'lm8_alu_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-534,10) (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) (VERI-9000) elaborating module 'lm8_io_cntl_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) (VERI-9000) elaborating module 'lm8_interrupt_uniq_2'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_13'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_14'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_15'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_16'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_17'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_18'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_19'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_20'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_21'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_22'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_23'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_24'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/platform1_vhd.vhd(30,1-38,6) (VHDL-1400) back to vhdl to continue elaboration
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(333,1-681,10) (VERI-9000) elaborating module 'platform1_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(48,1-325,10) (VERI-9000) elaborating module 'arbiter2_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v(50,1-1126,10) (VERI-9000) elaborating module 'lm8_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_3'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v(80,1-1887,10) (VERI-9000) elaborating module 'gpio_uniq_4'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v(131,1-364,10) (VERI-9000) elaborating module 'uart_core_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v(47,1-661,10) (VERI-9000) elaborating module 'lm8_core_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v(321,1-1019,10) (VERI-9000) elaborating module 'intface_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v(94,1-588,10) (VERI-9000) elaborating module 'rxcver_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v(103,1-593,10) (VERI-9000) elaborating module 'txmitt_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_13'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_14'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_15'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_16'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_17'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_18'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_19'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_20'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_21'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_22'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_23'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/tpio.v(66,1-189,10) (VERI-9000) elaborating module 'tpio_uniq_24'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v(47,1-283,10) (VERI-9000) elaborating module 'lm8_idec_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v(47,1-137,10) (VERI-9000) elaborating module 'lm8_alu_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v(49,1-534,10) (VERI-9000) elaborating module 'lm8_flow_cntl_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v(47,1-131,10) (VERI-9000) elaborating module 'lm8_io_cntl_uniq_2'
INFO - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v(49,1-136,10) (VERI-9000) elaborating module 'lm8_interrupt_uniq_2'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_13'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_14'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_15'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_16'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_17'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_18'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_19'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_20'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_21'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_22'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_23'
INFO - D:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_24'
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(556,1-589,35) (VERI-1927) port PIO_IN remains unconnected for this instance
WARNING - D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../soc/platform1.v(637,1-670,35) (VERI-1927) port PIO_BOTH_IN remains unconnected for this instance
Done: design load finished with (0) errors, and (37) warnings

</PRE></BODY></HTML>