Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Mar  5 18:09:03 2020
| Host         : rtrkos034 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/ssmClocking_0/U0/soutBCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.897        0.000                      0                    4        0.109        0.000                      0                    4        2.000        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.345}       40.690          24.576          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.345}       40.690          24.576          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         36.897        0.000                      0                    4        0.203        0.000                      0                    4       19.845        0.000                       0                     6  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       36.899        0.000                      0                    4        0.203        0.000                      0                    4       19.845        0.000                       0                     6  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         36.897        0.000                      0                    4        0.109        0.000                      0                    4  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       36.897        0.000                      0                    4        0.109        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.897ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.681ns (18.256%)  route 3.049ns (81.744%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDPE (Prop_fdpe_C_Q)         0.456    -1.739 r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/Q
                         net (fo=1, routed)           0.716    -1.022    design_1_i/ssmClocking_0/U0/outBCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.921 r  design_1_i/ssmClocking_0/U0/outBCLK_BUFG_inst/O
                         net (fo=44, routed)          2.333     1.412    design_1_i/ssmClocking_0/U0/outBCLK_BUFG
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.536 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000     1.536    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDPE (Setup_fdpe_C_D)        0.031    38.432    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 36.897    

Slack (MET) :             39.062ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.363%)  route 0.863ns (53.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.776 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.863    -0.913    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.327    -0.586 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.586    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.075    38.476    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                 39.062    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.920 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.580    38.920    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.581    
                         clock uncertainty           -0.094    38.487    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.516    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.540    

Slack (MET) :             39.541ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.580ns (53.495%)  route 0.504ns (46.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.739 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.504    -1.234    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    -1.110 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.110    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.029    38.430    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                 39.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.319 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.251    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.099    -0.152 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.235    -0.447    
    SLICE_X23Y45         FDPE (Hold_fdpe_C_D)         0.092    -0.355    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.097 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.235    -0.447    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.107    -0.340    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.094 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.235    -0.447    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.091    -0.356    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.323    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.690      38.534     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.690      39.690     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.681ns (18.256%)  route 3.049ns (81.744%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDPE (Prop_fdpe_C_Q)         0.456    -1.739 r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/Q
                         net (fo=1, routed)           0.716    -1.022    design_1_i/ssmClocking_0/U0/outBCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.921 r  design_1_i/ssmClocking_0/U0/outBCLK_BUFG_inst/O
                         net (fo=44, routed)          2.333     1.412    design_1_i/ssmClocking_0/U0/outBCLK_BUFG
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.536 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000     1.536    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.092    38.403    
    SLICE_X23Y45         FDPE (Setup_fdpe_C_D)        0.031    38.434    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             39.064ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.363%)  route 0.863ns (53.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.776 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.863    -0.913    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.327    -0.586 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.586    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.092    38.403    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.075    38.478    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                 39.064    

Slack (MET) :             39.542ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.920 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.580    38.920    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.581    
                         clock uncertainty           -0.092    38.489    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.518    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.542    

Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.580ns (53.495%)  route 0.504ns (46.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.739 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.504    -1.234    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    -1.110 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.110    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.092    38.403    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.029    38.432    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                 39.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.319 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.251    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.099    -0.152 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.235    -0.447    
    SLICE_X23Y45         FDPE (Hold_fdpe_C_D)         0.092    -0.355    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.097 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.235    -0.447    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.107    -0.340    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.094 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.235    -0.447    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.091    -0.356    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.323    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.690      38.534     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.690      39.690     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         20.345      19.845     SLICE_X23Y45    design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X43Y0     design_1_i/ssmClocking_0/U0/soutMCLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.897ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.681ns (18.256%)  route 3.049ns (81.744%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDPE (Prop_fdpe_C_Q)         0.456    -1.739 r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/Q
                         net (fo=1, routed)           0.716    -1.022    design_1_i/ssmClocking_0/U0/outBCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.921 r  design_1_i/ssmClocking_0/U0/outBCLK_BUFG_inst/O
                         net (fo=44, routed)          2.333     1.412    design_1_i/ssmClocking_0/U0/outBCLK_BUFG
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.536 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000     1.536    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDPE (Setup_fdpe_C_D)        0.031    38.432    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 36.897    

Slack (MET) :             39.062ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.363%)  route 0.863ns (53.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.776 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.863    -0.913    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.327    -0.586 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.586    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.075    38.476    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                 39.062    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.920 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.580    38.920    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.581    
                         clock uncertainty           -0.094    38.487    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.516    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.540    

Slack (MET) :             39.541ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.580ns (53.495%)  route 0.504ns (46.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.739 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.504    -1.234    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    -1.110 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.110    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.029    38.430    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                 39.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.319 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.251    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.099    -0.152 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.235    -0.447    
                         clock uncertainty            0.094    -0.353    
    SLICE_X23Y45         FDPE (Hold_fdpe_C_D)         0.092    -0.261    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.097 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.235    -0.447    
                         clock uncertainty            0.094    -0.353    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.107    -0.246    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.094 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.235    -0.447    
                         clock uncertainty            0.094    -0.353    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.091    -0.262    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.094    -0.320    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.229    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.897ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.681ns (18.256%)  route 3.049ns (81.744%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDPE (Prop_fdpe_C_Q)         0.456    -1.739 r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/Q
                         net (fo=1, routed)           0.716    -1.022    design_1_i/ssmClocking_0/U0/outBCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.921 r  design_1_i/ssmClocking_0/U0/outBCLK_BUFG_inst/O
                         net (fo=44, routed)          2.333     1.412    design_1_i/ssmClocking_0/U0/outBCLK_BUFG
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.536 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000     1.536    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDPE (Setup_fdpe_C_D)        0.031    38.432    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 36.897    

Slack (MET) :             39.062ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.363%)  route 0.863ns (53.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.776 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.863    -0.913    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.327    -0.586 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.586    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.075    38.476    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                 39.062    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.920 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.758    -2.109    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.653 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.505    -1.147    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124    -1.023 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -1.023    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.580    38.920    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.339    38.581    
                         clock uncertainty           -0.094    38.487    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)        0.029    38.516    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                 39.540    

Slack (MET) :             39.541ns  (required time - arrival time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.690ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.580ns (53.495%)  route 0.504ns (46.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 38.838 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.672    -2.195    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.739 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.504    -1.234    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.124    -1.110 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.110    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    L16                                               0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    42.110 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.291    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.654 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    37.248    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.339 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.498    38.838    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.343    38.495    
                         clock uncertainty           -0.094    38.401    
    SLICE_X23Y45         FDCE (Setup_fdce_C_D)        0.029    38.430    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                 39.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.319 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.251    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[1]
    SLICE_X23Y45         LUT3 (Prop_lut3_I0_O)        0.099    -0.152 r  design_1_i/ssmClocking_0/U0/soutBCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/ssmClocking_0/U0/soutBCLK_i_1_n_0
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDPE                                         r  design_1_i/ssmClocking_0/U0/soutBCLK_reg/C
                         clock pessimism             -0.235    -0.447    
                         clock uncertainty            0.094    -0.353    
    SLICE_X23Y45         FDPE (Hold_fdpe_C_D)         0.092    -0.261    design_1_i/ssmClocking_0/U0/soutBCLK_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.042    -0.097 r  design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    design_1_i/ssmClocking_0/U0/sBCLKcount[1]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]/C
                         clock pessimism             -0.235    -0.447    
                         clock uncertainty            0.094    -0.353    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.107    -0.246    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.562    -0.447    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.306 f  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.139    design_1_i/ssmClocking_0/U0/sBCLKcount_reg_n_0_[0]
    SLICE_X23Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.094 r  design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/ssmClocking_0/U0/sBCLKcount[0]_i_1_n_0
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.830    -0.212    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X23Y45         FDCE                                         r  design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]/C
                         clock pessimism             -0.235    -0.447    
                         clock uncertainty            0.094    -0.353    
    SLICE_X23Y45         FDCE (Hold_fdce_C_D)         0.091    -0.262    design_1_i/ssmClocking_0/U0/sBCLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595    -0.414    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.273 f  design_1_i/ssmClocking_0/U0/soutMCLK_reg/Q
                         net (fo=2, routed)           0.168    -0.105    design_1_i/ssmClocking_0/U0/outMCLK
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ssmClocking_0/U0/soutMCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ssmClocking_0/U0/soutMCLK_i_1_n_0
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -0.178    design_1_i/ssmClocking_0/U0/inCLK
    SLICE_X43Y0          FDCE                                         r  design_1_i/ssmClocking_0/U0/soutMCLK_reg/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.094    -0.320    
    SLICE_X43Y0          FDCE (Hold_fdce_C_D)         0.091    -0.229    design_1_i/ssmClocking_0/U0/soutMCLK_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.169    





