-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Tue Jun 13 19:57:12 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity stencil_2d is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	filter_address0 : out std_logic_vector (31 downto 0);
	filter_ce0 : out std_logic;
	filter_we0 : out std_logic;
	filter_dout0 : out std_logic_vector (31 downto 0);
	filter_din0 : in std_logic_vector (31 downto 0);
	filter_address1 : out std_logic_vector (31 downto 0);
	filter_ce1 : out std_logic;
	filter_we1 : out std_logic;
	filter_dout1 : out std_logic_vector (31 downto 0);
	filter_din1 : in std_logic_vector (31 downto 0);
	orig_address0 : out std_logic_vector (31 downto 0);
	orig_ce0 : out std_logic;
	orig_we0 : out std_logic;
	orig_dout0 : out std_logic_vector (31 downto 0);
	orig_din0 : in std_logic_vector (31 downto 0);
	orig_address1 : out std_logic_vector (31 downto 0);
	orig_ce1 : out std_logic;
	orig_we1 : out std_logic;
	orig_dout1 : out std_logic_vector (31 downto 0);
	orig_din1 : in std_logic_vector (31 downto 0);
	sol_address0 : out std_logic_vector (31 downto 0);
	sol_ce0 : out std_logic;
	sol_we0 : out std_logic;
	sol_dout0 : out std_logic_vector (31 downto 0);
	sol_din0 : in std_logic_vector (31 downto 0);
	sol_address1 : out std_logic_vector (31 downto 0);
	sol_ce1 : out std_logic;
	sol_we1 : out std_logic;
	sol_dout1 : out std_logic_vector (31 downto 0);
	sol_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of stencil_2d is 

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_24_clk : std_logic;
	signal forkC_24_rst : std_logic;
	signal forkC_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_24_pValidArray_0 : std_logic;
	signal forkC_24_readyArray_0 : std_logic;
	signal forkC_24_nReadyArray_0 : std_logic;
	signal forkC_24_validArray_0 : std_logic;
	signal forkC_24_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_24_nReadyArray_1 : std_logic;
	signal forkC_24_validArray_1 : std_logic;
	signal forkC_24_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_24_nReadyArray_2 : std_logic;
	signal forkC_24_validArray_2 : std_logic;
	signal forkC_24_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_26_clk : std_logic;
	signal branchC_26_rst : std_logic;
	signal branchC_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_26_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_26_pValidArray_0 : std_logic;
	signal branchC_26_pValidArray_1 : std_logic;
	signal branchC_26_readyArray_0 : std_logic;
	signal branchC_26_readyArray_1 : std_logic;
	signal branchC_26_nReadyArray_0 : std_logic;
	signal branchC_26_validArray_0 : std_logic;
	signal branchC_26_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_26_nReadyArray_1 : std_logic;
	signal branchC_26_validArray_1 : std_logic;
	signal branchC_26_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_25_clk : std_logic;
	signal fork_25_rst : std_logic;
	signal fork_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_pValidArray_0 : std_logic;
	signal fork_25_readyArray_0 : std_logic;
	signal fork_25_nReadyArray_0 : std_logic;
	signal fork_25_validArray_0 : std_logic;
	signal fork_25_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_1 : std_logic;
	signal fork_25_validArray_1 : std_logic;
	signal fork_25_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_21_clk : std_logic;
	signal Buffer_21_rst : std_logic;
	signal Buffer_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_21_pValidArray_0 : std_logic;
	signal Buffer_21_readyArray_0 : std_logic;
	signal Buffer_21_nReadyArray_0 : std_logic;
	signal Buffer_21_validArray_0 : std_logic;
	signal Buffer_21_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_25_clk : std_logic;
	signal Buffer_25_rst : std_logic;
	signal Buffer_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_25_pValidArray_0 : std_logic;
	signal Buffer_25_readyArray_0 : std_logic;
	signal Buffer_25_nReadyArray_0 : std_logic;
	signal Buffer_25_validArray_0 : std_logic;
	signal Buffer_25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(4 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal brCst_block2_clk : std_logic;
	signal brCst_block2_rst : std_logic;
	signal brCst_block2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block2_pValidArray_0 : std_logic;
	signal brCst_block2_readyArray_0 : std_logic;
	signal brCst_block2_nReadyArray_0 : std_logic;
	signal brCst_block2_validArray_0 : std_logic;
	signal brCst_block2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_16_clk : std_logic;
	signal fork_16_rst : std_logic;
	signal fork_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_16_pValidArray_0 : std_logic;
	signal fork_16_readyArray_0 : std_logic;
	signal fork_16_nReadyArray_0 : std_logic;
	signal fork_16_validArray_0 : std_logic;
	signal fork_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_16_nReadyArray_1 : std_logic;
	signal fork_16_validArray_1 : std_logic;
	signal fork_16_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_16_nReadyArray_2 : std_logic;
	signal fork_16_validArray_2 : std_logic;
	signal fork_16_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_16_clk : std_logic;
	signal phiC_16_rst : std_logic;
	signal phiC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_16_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_16_pValidArray_0 : std_logic;
	signal phiC_16_pValidArray_1 : std_logic;
	signal phiC_16_readyArray_0 : std_logic;
	signal phiC_16_readyArray_1 : std_logic;
	signal phiC_16_nReadyArray_0 : std_logic;
	signal phiC_16_validArray_0 : std_logic;
	signal phiC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_16_nReadyArray_1 : std_logic;
	signal phiC_16_validArray_1 : std_logic;
	signal phiC_16_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_26_clk : std_logic;
	signal forkC_26_rst : std_logic;
	signal forkC_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_26_pValidArray_0 : std_logic;
	signal forkC_26_readyArray_0 : std_logic;
	signal forkC_26_nReadyArray_0 : std_logic;
	signal forkC_26_validArray_0 : std_logic;
	signal forkC_26_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_26_nReadyArray_1 : std_logic;
	signal forkC_26_validArray_1 : std_logic;
	signal forkC_26_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_26_nReadyArray_2 : std_logic;
	signal forkC_26_validArray_2 : std_logic;
	signal forkC_26_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_27_clk : std_logic;
	signal branchC_27_rst : std_logic;
	signal branchC_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_27_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_27_pValidArray_0 : std_logic;
	signal branchC_27_pValidArray_1 : std_logic;
	signal branchC_27_readyArray_0 : std_logic;
	signal branchC_27_readyArray_1 : std_logic;
	signal branchC_27_nReadyArray_0 : std_logic;
	signal branchC_27_validArray_0 : std_logic;
	signal branchC_27_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_27_nReadyArray_1 : std_logic;
	signal branchC_27_validArray_1 : std_logic;
	signal branchC_27_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_26_clk : std_logic;
	signal Buffer_26_rst : std_logic;
	signal Buffer_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_26_pValidArray_0 : std_logic;
	signal Buffer_26_readyArray_0 : std_logic;
	signal Buffer_26_nReadyArray_0 : std_logic;
	signal Buffer_26_validArray_0 : std_logic;
	signal Buffer_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_27_clk : std_logic;
	signal Buffer_27_rst : std_logic;
	signal Buffer_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_27_pValidArray_0 : std_logic;
	signal Buffer_27_readyArray_0 : std_logic;
	signal Buffer_27_nReadyArray_0 : std_logic;
	signal Buffer_27_validArray_0 : std_logic;
	signal Buffer_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_3_clk : std_logic;
	signal phi_3_rst : std_logic;
	signal phi_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_3_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_3_dataInArray_2 : std_logic_vector(4 downto 0);
	signal phi_3_pValidArray_0 : std_logic;
	signal phi_3_pValidArray_1 : std_logic;
	signal phi_3_pValidArray_2 : std_logic;
	signal phi_3_readyArray_0 : std_logic;
	signal phi_3_readyArray_1 : std_logic;
	signal phi_3_readyArray_2 : std_logic;
	signal phi_3_nReadyArray_0 : std_logic;
	signal phi_3_validArray_0 : std_logic;
	signal phi_3_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal brCst_block3_clk : std_logic;
	signal brCst_block3_rst : std_logic;
	signal brCst_block3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block3_pValidArray_0 : std_logic;
	signal brCst_block3_readyArray_0 : std_logic;
	signal brCst_block3_nReadyArray_0 : std_logic;
	signal brCst_block3_validArray_0 : std_logic;
	signal brCst_block3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n2_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_pValidArray_1 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_readyArray_1 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_17_clk : std_logic;
	signal fork_17_rst : std_logic;
	signal fork_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_17_pValidArray_0 : std_logic;
	signal fork_17_readyArray_0 : std_logic;
	signal fork_17_nReadyArray_0 : std_logic;
	signal fork_17_validArray_0 : std_logic;
	signal fork_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_17_nReadyArray_1 : std_logic;
	signal fork_17_validArray_1 : std_logic;
	signal fork_17_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_17_nReadyArray_2 : std_logic;
	signal fork_17_validArray_2 : std_logic;
	signal fork_17_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_17_nReadyArray_3 : std_logic;
	signal fork_17_validArray_3 : std_logic;
	signal fork_17_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_17_nReadyArray_4 : std_logic;
	signal fork_17_validArray_4 : std_logic;
	signal fork_17_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_17_clk : std_logic;
	signal phiC_17_rst : std_logic;
	signal phiC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_17_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_17_pValidArray_0 : std_logic;
	signal phiC_17_pValidArray_1 : std_logic;
	signal phiC_17_readyArray_0 : std_logic;
	signal phiC_17_readyArray_1 : std_logic;
	signal phiC_17_nReadyArray_0 : std_logic;
	signal phiC_17_validArray_0 : std_logic;
	signal phiC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_17_nReadyArray_1 : std_logic;
	signal phiC_17_validArray_1 : std_logic;
	signal phiC_17_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_27_clk : std_logic;
	signal forkC_27_rst : std_logic;
	signal forkC_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_27_pValidArray_0 : std_logic;
	signal forkC_27_readyArray_0 : std_logic;
	signal forkC_27_nReadyArray_0 : std_logic;
	signal forkC_27_validArray_0 : std_logic;
	signal forkC_27_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_27_nReadyArray_1 : std_logic;
	signal forkC_27_validArray_1 : std_logic;
	signal forkC_27_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_27_nReadyArray_2 : std_logic;
	signal forkC_27_validArray_2 : std_logic;
	signal forkC_27_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_27_nReadyArray_3 : std_logic;
	signal forkC_27_validArray_3 : std_logic;
	signal forkC_27_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_28_clk : std_logic;
	signal branchC_28_rst : std_logic;
	signal branchC_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_28_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_28_pValidArray_0 : std_logic;
	signal branchC_28_pValidArray_1 : std_logic;
	signal branchC_28_readyArray_0 : std_logic;
	signal branchC_28_readyArray_1 : std_logic;
	signal branchC_28_nReadyArray_0 : std_logic;
	signal branchC_28_validArray_0 : std_logic;
	signal branchC_28_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_28_nReadyArray_1 : std_logic;
	signal branchC_28_validArray_1 : std_logic;
	signal branchC_28_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_28_clk : std_logic;
	signal Buffer_28_rst : std_logic;
	signal Buffer_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_28_pValidArray_0 : std_logic;
	signal Buffer_28_readyArray_0 : std_logic;
	signal Buffer_28_nReadyArray_0 : std_logic;
	signal Buffer_28_validArray_0 : std_logic;
	signal Buffer_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_5_clk : std_logic;
	signal phi_5_rst : std_logic;
	signal phi_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_5_dataInArray_1 : std_logic_vector(2 downto 0);
	signal phi_5_dataInArray_2 : std_logic_vector(2 downto 0);
	signal phi_5_pValidArray_0 : std_logic;
	signal phi_5_pValidArray_1 : std_logic;
	signal phi_5_pValidArray_2 : std_logic;
	signal phi_5_readyArray_0 : std_logic;
	signal phi_5_readyArray_1 : std_logic;
	signal phi_5_readyArray_2 : std_logic;
	signal phi_5_nReadyArray_0 : std_logic;
	signal phi_5_validArray_0 : std_logic;
	signal phi_5_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal phi_6_clk : std_logic;
	signal phi_6_rst : std_logic;
	signal phi_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_6_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_6_pValidArray_0 : std_logic;
	signal phi_6_pValidArray_1 : std_logic;
	signal phi_6_pValidArray_2 : std_logic;
	signal phi_6_readyArray_0 : std_logic;
	signal phi_6_readyArray_1 : std_logic;
	signal phi_6_readyArray_2 : std_logic;
	signal phi_6_nReadyArray_0 : std_logic;
	signal phi_6_validArray_0 : std_logic;
	signal phi_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal brCst_block4_clk : std_logic;
	signal brCst_block4_rst : std_logic;
	signal brCst_block4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block4_pValidArray_0 : std_logic;
	signal brCst_block4_readyArray_0 : std_logic;
	signal brCst_block4_nReadyArray_0 : std_logic;
	signal brCst_block4_validArray_0 : std_logic;
	signal brCst_block4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n6_clk : std_logic;
	signal phi_n6_rst : std_logic;
	signal phi_n6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n6_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n6_pValidArray_0 : std_logic;
	signal phi_n6_pValidArray_1 : std_logic;
	signal phi_n6_readyArray_0 : std_logic;
	signal phi_n6_readyArray_1 : std_logic;
	signal phi_n6_nReadyArray_0 : std_logic;
	signal phi_n6_validArray_0 : std_logic;
	signal phi_n6_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n7_clk : std_logic;
	signal phi_n7_rst : std_logic;
	signal phi_n7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n7_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n7_pValidArray_0 : std_logic;
	signal phi_n7_pValidArray_1 : std_logic;
	signal phi_n7_readyArray_0 : std_logic;
	signal phi_n7_readyArray_1 : std_logic;
	signal phi_n7_nReadyArray_0 : std_logic;
	signal phi_n7_validArray_0 : std_logic;
	signal phi_n7_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(2 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_9_pValidArray_0 : std_logic;
	signal branch_9_pValidArray_1 : std_logic;
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_10_pValidArray_0 : std_logic;
	signal branch_10_pValidArray_1 : std_logic;
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_18_nReadyArray_2 : std_logic;
	signal fork_18_validArray_2 : std_logic;
	signal fork_18_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_18_nReadyArray_3 : std_logic;
	signal fork_18_validArray_3 : std_logic;
	signal fork_18_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_18_nReadyArray_4 : std_logic;
	signal fork_18_validArray_4 : std_logic;
	signal fork_18_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_18_nReadyArray_5 : std_logic;
	signal fork_18_validArray_5 : std_logic;
	signal fork_18_dataOutArray_5 : std_logic_vector(0 downto 0);

	signal phiC_18_clk : std_logic;
	signal phiC_18_rst : std_logic;
	signal phiC_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_18_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_18_pValidArray_0 : std_logic;
	signal phiC_18_pValidArray_1 : std_logic;
	signal phiC_18_readyArray_0 : std_logic;
	signal phiC_18_readyArray_1 : std_logic;
	signal phiC_18_nReadyArray_0 : std_logic;
	signal phiC_18_validArray_0 : std_logic;
	signal phiC_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_18_nReadyArray_1 : std_logic;
	signal phiC_18_validArray_1 : std_logic;
	signal phiC_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_28_clk : std_logic;
	signal forkC_28_rst : std_logic;
	signal forkC_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_28_pValidArray_0 : std_logic;
	signal forkC_28_readyArray_0 : std_logic;
	signal forkC_28_nReadyArray_0 : std_logic;
	signal forkC_28_validArray_0 : std_logic;
	signal forkC_28_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_28_nReadyArray_1 : std_logic;
	signal forkC_28_validArray_1 : std_logic;
	signal forkC_28_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_28_nReadyArray_2 : std_logic;
	signal forkC_28_validArray_2 : std_logic;
	signal forkC_28_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_29_clk : std_logic;
	signal branchC_29_rst : std_logic;
	signal branchC_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_29_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_29_pValidArray_0 : std_logic;
	signal branchC_29_pValidArray_1 : std_logic;
	signal branchC_29_readyArray_0 : std_logic;
	signal branchC_29_readyArray_1 : std_logic;
	signal branchC_29_nReadyArray_0 : std_logic;
	signal branchC_29_validArray_0 : std_logic;
	signal branchC_29_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_29_nReadyArray_1 : std_logic;
	signal branchC_29_validArray_1 : std_logic;
	signal branchC_29_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_36_clk : std_logic;
	signal fork_36_rst : std_logic;
	signal fork_36_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_36_pValidArray_0 : std_logic;
	signal fork_36_readyArray_0 : std_logic;
	signal fork_36_nReadyArray_0 : std_logic;
	signal fork_36_validArray_0 : std_logic;
	signal fork_36_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_36_nReadyArray_1 : std_logic;
	signal fork_36_validArray_1 : std_logic;
	signal fork_36_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_29_clk : std_logic;
	signal Buffer_29_rst : std_logic;
	signal Buffer_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_29_pValidArray_0 : std_logic;
	signal Buffer_29_readyArray_0 : std_logic;
	signal Buffer_29_nReadyArray_0 : std_logic;
	signal Buffer_29_validArray_0 : std_logic;
	signal Buffer_29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_8_clk : std_logic;
	signal phi_8_rst : std_logic;
	signal phi_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_8_dataInArray_1 : std_logic_vector(2 downto 0);
	signal phi_8_dataInArray_2 : std_logic_vector(2 downto 0);
	signal phi_8_pValidArray_0 : std_logic;
	signal phi_8_pValidArray_1 : std_logic;
	signal phi_8_pValidArray_2 : std_logic;
	signal phi_8_readyArray_0 : std_logic;
	signal phi_8_readyArray_1 : std_logic;
	signal phi_8_readyArray_2 : std_logic;
	signal phi_8_nReadyArray_0 : std_logic;
	signal phi_8_validArray_0 : std_logic;
	signal phi_8_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal phi_9_clk : std_logic;
	signal phi_9_rst : std_logic;
	signal phi_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_9_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_9_pValidArray_0 : std_logic;
	signal phi_9_pValidArray_1 : std_logic;
	signal phi_9_pValidArray_2 : std_logic;
	signal phi_9_readyArray_0 : std_logic;
	signal phi_9_readyArray_1 : std_logic;
	signal phi_9_readyArray_2 : std_logic;
	signal phi_9_nReadyArray_0 : std_logic;
	signal phi_9_validArray_0 : std_logic;
	signal phi_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(1 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal mul_10_clk : std_logic;
	signal mul_10_rst : std_logic;
	signal mul_10_dataInArray_0 : std_logic_vector(4 downto 0);
	signal mul_10_dataInArray_1 : std_logic_vector(4 downto 0);
	signal mul_10_pValidArray_0 : std_logic;
	signal mul_10_pValidArray_1 : std_logic;
	signal mul_10_readyArray_0 : std_logic;
	signal mul_10_readyArray_1 : std_logic;
	signal mul_10_nReadyArray_0 : std_logic;
	signal mul_10_validArray_0 : std_logic;
	signal mul_10_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal add_11_clk : std_logic;
	signal add_11_rst : std_logic;
	signal add_11_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_11_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_11_pValidArray_0 : std_logic;
	signal add_11_pValidArray_1 : std_logic;
	signal add_11_readyArray_0 : std_logic;
	signal add_11_readyArray_1 : std_logic;
	signal add_11_nReadyArray_0 : std_logic;
	signal add_11_validArray_0 : std_logic;
	signal add_11_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal load_14_clk : std_logic;
	signal load_14_rst : std_logic;
	signal load_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_14_dataInArray_1 : std_logic_vector(5 downto 0);
	signal load_14_pValidArray_0 : std_logic;
	signal load_14_pValidArray_1 : std_logic;
	signal load_14_readyArray_0 : std_logic;
	signal load_14_readyArray_1 : std_logic;
	signal load_14_nReadyArray_0 : std_logic;
	signal load_14_validArray_0 : std_logic;
	signal load_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_14_nReadyArray_1 : std_logic;
	signal load_14_validArray_1 : std_logic;
	signal load_14_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal add_15_clk : std_logic;
	signal add_15_rst : std_logic;
	signal add_15_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_15_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_15_pValidArray_0 : std_logic;
	signal add_15_pValidArray_1 : std_logic;
	signal add_15_readyArray_0 : std_logic;
	signal add_15_readyArray_1 : std_logic;
	signal add_15_nReadyArray_0 : std_logic;
	signal add_15_validArray_0 : std_logic;
	signal add_15_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal mul_16_clk : std_logic;
	signal mul_16_rst : std_logic;
	signal mul_16_dataInArray_0 : std_logic_vector(10 downto 0);
	signal mul_16_dataInArray_1 : std_logic_vector(10 downto 0);
	signal mul_16_pValidArray_0 : std_logic;
	signal mul_16_pValidArray_1 : std_logic;
	signal mul_16_readyArray_0 : std_logic;
	signal mul_16_readyArray_1 : std_logic;
	signal mul_16_nReadyArray_0 : std_logic;
	signal mul_16_validArray_0 : std_logic;
	signal mul_16_dataOutArray_0 : std_logic_vector(10 downto 0);

	signal add_17_clk : std_logic;
	signal add_17_rst : std_logic;
	signal add_17_dataInArray_0 : std_logic_vector(11 downto 0);
	signal add_17_dataInArray_1 : std_logic_vector(11 downto 0);
	signal add_17_pValidArray_0 : std_logic;
	signal add_17_pValidArray_1 : std_logic;
	signal add_17_readyArray_0 : std_logic;
	signal add_17_readyArray_1 : std_logic;
	signal add_17_nReadyArray_0 : std_logic;
	signal add_17_validArray_0 : std_logic;
	signal add_17_dataOutArray_0 : std_logic_vector(11 downto 0);

	signal add_18_clk : std_logic;
	signal add_18_rst : std_logic;
	signal add_18_dataInArray_0 : std_logic_vector(12 downto 0);
	signal add_18_dataInArray_1 : std_logic_vector(12 downto 0);
	signal add_18_pValidArray_0 : std_logic;
	signal add_18_pValidArray_1 : std_logic;
	signal add_18_readyArray_0 : std_logic;
	signal add_18_readyArray_1 : std_logic;
	signal add_18_nReadyArray_0 : std_logic;
	signal add_18_validArray_0 : std_logic;
	signal add_18_dataOutArray_0 : std_logic_vector(12 downto 0);

	signal load_21_clk : std_logic;
	signal load_21_rst : std_logic;
	signal load_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_21_dataInArray_1 : std_logic_vector(12 downto 0);
	signal load_21_pValidArray_0 : std_logic;
	signal load_21_pValidArray_1 : std_logic;
	signal load_21_readyArray_0 : std_logic;
	signal load_21_readyArray_1 : std_logic;
	signal load_21_nReadyArray_0 : std_logic;
	signal load_21_validArray_0 : std_logic;
	signal load_21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_21_nReadyArray_1 : std_logic;
	signal load_21_validArray_1 : std_logic;
	signal load_21_dataOutArray_1 : std_logic_vector(12 downto 0);

	signal mul_22_clk : std_logic;
	signal mul_22_rst : std_logic;
	signal mul_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_22_pValidArray_0 : std_logic;
	signal mul_22_pValidArray_1 : std_logic;
	signal mul_22_readyArray_0 : std_logic;
	signal mul_22_readyArray_1 : std_logic;
	signal mul_22_nReadyArray_0 : std_logic;
	signal mul_22_validArray_0 : std_logic;
	signal mul_22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_23_clk : std_logic;
	signal add_23_rst : std_logic;
	signal add_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_23_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_23_pValidArray_0 : std_logic;
	signal add_23_pValidArray_1 : std_logic;
	signal add_23_readyArray_0 : std_logic;
	signal add_23_readyArray_1 : std_logic;
	signal add_23_nReadyArray_0 : std_logic;
	signal add_23_validArray_0 : std_logic;
	signal add_23_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_24_clk : std_logic;
	signal add_24_rst : std_logic;
	signal add_24_dataInArray_0 : std_logic_vector(2 downto 0);
	signal add_24_dataInArray_1 : std_logic_vector(2 downto 0);
	signal add_24_pValidArray_0 : std_logic;
	signal add_24_pValidArray_1 : std_logic;
	signal add_24_readyArray_0 : std_logic;
	signal add_24_readyArray_1 : std_logic;
	signal add_24_nReadyArray_0 : std_logic;
	signal add_24_validArray_0 : std_logic;
	signal add_24_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(1 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal icmp_25_clk : std_logic;
	signal icmp_25_rst : std_logic;
	signal icmp_25_dataInArray_0 : std_logic_vector(2 downto 0);
	signal icmp_25_dataInArray_1 : std_logic_vector(2 downto 0);
	signal icmp_25_pValidArray_0 : std_logic;
	signal icmp_25_pValidArray_1 : std_logic;
	signal icmp_25_readyArray_0 : std_logic;
	signal icmp_25_readyArray_1 : std_logic;
	signal icmp_25_nReadyArray_0 : std_logic;
	signal icmp_25_validArray_0 : std_logic;
	signal icmp_25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n12_clk : std_logic;
	signal phi_n12_rst : std_logic;
	signal phi_n12_dataInArray_0 : std_logic_vector(2 downto 0);
	signal phi_n12_dataInArray_1 : std_logic_vector(2 downto 0);
	signal phi_n12_pValidArray_0 : std_logic;
	signal phi_n12_pValidArray_1 : std_logic;
	signal phi_n12_readyArray_0 : std_logic;
	signal phi_n12_readyArray_1 : std_logic;
	signal phi_n12_nReadyArray_0 : std_logic;
	signal phi_n12_validArray_0 : std_logic;
	signal phi_n12_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal phi_n13_clk : std_logic;
	signal phi_n13_rst : std_logic;
	signal phi_n13_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n13_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n13_pValidArray_0 : std_logic;
	signal phi_n13_pValidArray_1 : std_logic;
	signal phi_n13_readyArray_0 : std_logic;
	signal phi_n13_readyArray_1 : std_logic;
	signal phi_n13_nReadyArray_0 : std_logic;
	signal phi_n13_validArray_0 : std_logic;
	signal phi_n13_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n14_clk : std_logic;
	signal phi_n14_rst : std_logic;
	signal phi_n14_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n14_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n14_pValidArray_0 : std_logic;
	signal phi_n14_pValidArray_1 : std_logic;
	signal phi_n14_readyArray_0 : std_logic;
	signal phi_n14_readyArray_1 : std_logic;
	signal phi_n14_nReadyArray_0 : std_logic;
	signal phi_n14_validArray_0 : std_logic;
	signal phi_n14_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(2 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(2 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(2 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(2 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(2 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(2 downto 0);
	signal fork_12_nReadyArray_2 : std_logic;
	signal fork_12_validArray_2 : std_logic;
	signal fork_12_dataOutArray_2 : std_logic_vector(2 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_14_clk : std_logic;
	signal fork_14_rst : std_logic;
	signal fork_14_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_14_pValidArray_0 : std_logic;
	signal fork_14_readyArray_0 : std_logic;
	signal fork_14_nReadyArray_0 : std_logic;
	signal fork_14_validArray_0 : std_logic;
	signal fork_14_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_14_nReadyArray_1 : std_logic;
	signal fork_14_validArray_1 : std_logic;
	signal fork_14_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_12_clk : std_logic;
	signal branch_12_rst : std_logic;
	signal branch_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_12_pValidArray_0 : std_logic;
	signal branch_12_pValidArray_1 : std_logic;
	signal branch_12_readyArray_0 : std_logic;
	signal branch_12_readyArray_1 : std_logic;
	signal branch_12_nReadyArray_0 : std_logic;
	signal branch_12_validArray_0 : std_logic;
	signal branch_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_nReadyArray_1 : std_logic;
	signal branch_12_validArray_1 : std_logic;
	signal branch_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_13_clk : std_logic;
	signal branch_13_rst : std_logic;
	signal branch_13_dataInArray_0 : std_logic_vector(2 downto 0);
	signal branch_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_13_pValidArray_0 : std_logic;
	signal branch_13_pValidArray_1 : std_logic;
	signal branch_13_readyArray_0 : std_logic;
	signal branch_13_readyArray_1 : std_logic;
	signal branch_13_nReadyArray_0 : std_logic;
	signal branch_13_validArray_0 : std_logic;
	signal branch_13_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal branch_13_nReadyArray_1 : std_logic;
	signal branch_13_validArray_1 : std_logic;
	signal branch_13_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal branch_14_clk : std_logic;
	signal branch_14_rst : std_logic;
	signal branch_14_dataInArray_0 : std_logic_vector(2 downto 0);
	signal branch_14_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_14_pValidArray_0 : std_logic;
	signal branch_14_pValidArray_1 : std_logic;
	signal branch_14_readyArray_0 : std_logic;
	signal branch_14_readyArray_1 : std_logic;
	signal branch_14_nReadyArray_0 : std_logic;
	signal branch_14_validArray_0 : std_logic;
	signal branch_14_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal branch_14_nReadyArray_1 : std_logic;
	signal branch_14_validArray_1 : std_logic;
	signal branch_14_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal branch_15_clk : std_logic;
	signal branch_15_rst : std_logic;
	signal branch_15_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_15_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_15_pValidArray_0 : std_logic;
	signal branch_15_pValidArray_1 : std_logic;
	signal branch_15_readyArray_0 : std_logic;
	signal branch_15_readyArray_1 : std_logic;
	signal branch_15_nReadyArray_0 : std_logic;
	signal branch_15_validArray_0 : std_logic;
	signal branch_15_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_15_nReadyArray_1 : std_logic;
	signal branch_15_validArray_1 : std_logic;
	signal branch_15_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_16_clk : std_logic;
	signal branch_16_rst : std_logic;
	signal branch_16_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_16_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_16_pValidArray_0 : std_logic;
	signal branch_16_pValidArray_1 : std_logic;
	signal branch_16_readyArray_0 : std_logic;
	signal branch_16_readyArray_1 : std_logic;
	signal branch_16_nReadyArray_0 : std_logic;
	signal branch_16_validArray_0 : std_logic;
	signal branch_16_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_16_nReadyArray_1 : std_logic;
	signal branch_16_validArray_1 : std_logic;
	signal branch_16_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_19_clk : std_logic;
	signal fork_19_rst : std_logic;
	signal fork_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_19_pValidArray_0 : std_logic;
	signal fork_19_readyArray_0 : std_logic;
	signal fork_19_nReadyArray_0 : std_logic;
	signal fork_19_validArray_0 : std_logic;
	signal fork_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_19_nReadyArray_1 : std_logic;
	signal fork_19_validArray_1 : std_logic;
	signal fork_19_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_19_nReadyArray_2 : std_logic;
	signal fork_19_validArray_2 : std_logic;
	signal fork_19_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_19_nReadyArray_3 : std_logic;
	signal fork_19_validArray_3 : std_logic;
	signal fork_19_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_19_nReadyArray_4 : std_logic;
	signal fork_19_validArray_4 : std_logic;
	signal fork_19_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_19_nReadyArray_5 : std_logic;
	signal fork_19_validArray_5 : std_logic;
	signal fork_19_dataOutArray_5 : std_logic_vector(0 downto 0);

	signal phiC_19_clk : std_logic;
	signal phiC_19_rst : std_logic;
	signal phiC_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_19_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_19_pValidArray_0 : std_logic;
	signal phiC_19_pValidArray_1 : std_logic;
	signal phiC_19_readyArray_0 : std_logic;
	signal phiC_19_readyArray_1 : std_logic;
	signal phiC_19_nReadyArray_0 : std_logic;
	signal phiC_19_validArray_0 : std_logic;
	signal phiC_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_19_nReadyArray_1 : std_logic;
	signal phiC_19_validArray_1 : std_logic;
	signal phiC_19_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_30_clk : std_logic;
	signal branchC_30_rst : std_logic;
	signal branchC_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_30_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_30_pValidArray_0 : std_logic;
	signal branchC_30_pValidArray_1 : std_logic;
	signal branchC_30_readyArray_0 : std_logic;
	signal branchC_30_readyArray_1 : std_logic;
	signal branchC_30_nReadyArray_0 : std_logic;
	signal branchC_30_validArray_0 : std_logic;
	signal branchC_30_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_30_nReadyArray_1 : std_logic;
	signal branchC_30_validArray_1 : std_logic;
	signal branchC_30_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal fork_37_clk : std_logic;
	signal fork_37_rst : std_logic;
	signal fork_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_37_pValidArray_0 : std_logic;
	signal fork_37_readyArray_0 : std_logic;
	signal fork_37_nReadyArray_0 : std_logic;
	signal fork_37_validArray_0 : std_logic;
	signal fork_37_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_37_nReadyArray_1 : std_logic;
	signal fork_37_validArray_1 : std_logic;
	signal fork_37_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(2 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(5 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(11 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(11 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(2 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(2 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic;
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_17_clk : std_logic;
	signal Buffer_17_rst : std_logic;
	signal Buffer_17_dataInArray_0 : std_logic_vector(2 downto 0);
	signal Buffer_17_pValidArray_0 : std_logic;
	signal Buffer_17_readyArray_0 : std_logic;
	signal Buffer_17_nReadyArray_0 : std_logic;
	signal Buffer_17_validArray_0 : std_logic;
	signal Buffer_17_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal Buffer_18_clk : std_logic;
	signal Buffer_18_rst : std_logic;
	signal Buffer_18_dataInArray_0 : std_logic_vector(2 downto 0);
	signal Buffer_18_pValidArray_0 : std_logic;
	signal Buffer_18_readyArray_0 : std_logic;
	signal Buffer_18_nReadyArray_0 : std_logic;
	signal Buffer_18_validArray_0 : std_logic;
	signal Buffer_18_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal Buffer_19_clk : std_logic;
	signal Buffer_19_rst : std_logic;
	signal Buffer_19_dataInArray_0 : std_logic_vector(2 downto 0);
	signal Buffer_19_pValidArray_0 : std_logic;
	signal Buffer_19_readyArray_0 : std_logic;
	signal Buffer_19_nReadyArray_0 : std_logic;
	signal Buffer_19_validArray_0 : std_logic;
	signal Buffer_19_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal Buffer_20_clk : std_logic;
	signal Buffer_20_rst : std_logic;
	signal Buffer_20_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_20_pValidArray_0 : std_logic;
	signal Buffer_20_readyArray_0 : std_logic;
	signal Buffer_20_nReadyArray_0 : std_logic;
	signal Buffer_20_validArray_0 : std_logic;
	signal Buffer_20_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_22_clk : std_logic;
	signal Buffer_22_rst : std_logic;
	signal Buffer_22_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_22_pValidArray_0 : std_logic;
	signal Buffer_22_readyArray_0 : std_logic;
	signal Buffer_22_nReadyArray_0 : std_logic;
	signal Buffer_22_validArray_0 : std_logic;
	signal Buffer_22_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_23_clk : std_logic;
	signal Buffer_23_rst : std_logic;
	signal Buffer_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_23_pValidArray_0 : std_logic;
	signal Buffer_23_readyArray_0 : std_logic;
	signal Buffer_23_nReadyArray_0 : std_logic;
	signal Buffer_23_validArray_0 : std_logic;
	signal Buffer_23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_30_clk : std_logic;
	signal Buffer_30_rst : std_logic;
	signal Buffer_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_30_pValidArray_0 : std_logic;
	signal Buffer_30_readyArray_0 : std_logic;
	signal Buffer_30_nReadyArray_0 : std_logic;
	signal Buffer_30_validArray_0 : std_logic;
	signal Buffer_30_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_35_clk : std_logic;
	signal Buffer_35_rst : std_logic;
	signal Buffer_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_35_pValidArray_0 : std_logic;
	signal Buffer_35_readyArray_0 : std_logic;
	signal Buffer_35_nReadyArray_0 : std_logic;
	signal Buffer_35_validArray_0 : std_logic;
	signal Buffer_35_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_27_clk : std_logic;
	signal add_27_rst : std_logic;
	signal add_27_dataInArray_0 : std_logic_vector(2 downto 0);
	signal add_27_dataInArray_1 : std_logic_vector(2 downto 0);
	signal add_27_pValidArray_0 : std_logic;
	signal add_27_pValidArray_1 : std_logic;
	signal add_27_readyArray_0 : std_logic;
	signal add_27_readyArray_1 : std_logic;
	signal add_27_nReadyArray_0 : std_logic;
	signal add_27_validArray_0 : std_logic;
	signal add_27_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(1 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal icmp_28_clk : std_logic;
	signal icmp_28_rst : std_logic;
	signal icmp_28_dataInArray_0 : std_logic_vector(2 downto 0);
	signal icmp_28_dataInArray_1 : std_logic_vector(2 downto 0);
	signal icmp_28_pValidArray_0 : std_logic;
	signal icmp_28_pValidArray_1 : std_logic;
	signal icmp_28_readyArray_0 : std_logic;
	signal icmp_28_readyArray_1 : std_logic;
	signal icmp_28_nReadyArray_0 : std_logic;
	signal icmp_28_validArray_0 : std_logic;
	signal icmp_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n8_clk : std_logic;
	signal phi_n8_rst : std_logic;
	signal phi_n8_dataInArray_0 : std_logic_vector(2 downto 0);
	signal phi_n8_pValidArray_0 : std_logic;
	signal phi_n8_readyArray_0 : std_logic;
	signal phi_n8_nReadyArray_0 : std_logic;
	signal phi_n8_validArray_0 : std_logic;
	signal phi_n8_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal phi_n9_clk : std_logic;
	signal phi_n9_rst : std_logic;
	signal phi_n9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n9_pValidArray_0 : std_logic;
	signal phi_n9_readyArray_0 : std_logic;
	signal phi_n9_nReadyArray_0 : std_logic;
	signal phi_n9_validArray_0 : std_logic;
	signal phi_n9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n10_clk : std_logic;
	signal phi_n10_rst : std_logic;
	signal phi_n10_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n10_pValidArray_0 : std_logic;
	signal phi_n10_readyArray_0 : std_logic;
	signal phi_n10_nReadyArray_0 : std_logic;
	signal phi_n10_validArray_0 : std_logic;
	signal phi_n10_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n11_clk : std_logic;
	signal phi_n11_rst : std_logic;
	signal phi_n11_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n11_pValidArray_0 : std_logic;
	signal phi_n11_readyArray_0 : std_logic;
	signal phi_n11_nReadyArray_0 : std_logic;
	signal phi_n11_validArray_0 : std_logic;
	signal phi_n11_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(2 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal branch_17_clk : std_logic;
	signal branch_17_rst : std_logic;
	signal branch_17_dataInArray_0 : std_logic_vector(2 downto 0);
	signal branch_17_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_17_pValidArray_0 : std_logic;
	signal branch_17_pValidArray_1 : std_logic;
	signal branch_17_readyArray_0 : std_logic;
	signal branch_17_readyArray_1 : std_logic;
	signal branch_17_nReadyArray_0 : std_logic;
	signal branch_17_validArray_0 : std_logic;
	signal branch_17_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal branch_17_nReadyArray_1 : std_logic;
	signal branch_17_validArray_1 : std_logic;
	signal branch_17_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal branch_18_clk : std_logic;
	signal branch_18_rst : std_logic;
	signal branch_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_18_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_18_pValidArray_0 : std_logic;
	signal branch_18_pValidArray_1 : std_logic;
	signal branch_18_readyArray_0 : std_logic;
	signal branch_18_readyArray_1 : std_logic;
	signal branch_18_nReadyArray_0 : std_logic;
	signal branch_18_validArray_0 : std_logic;
	signal branch_18_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_18_nReadyArray_1 : std_logic;
	signal branch_18_validArray_1 : std_logic;
	signal branch_18_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_19_clk : std_logic;
	signal branch_19_rst : std_logic;
	signal branch_19_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_19_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_19_pValidArray_0 : std_logic;
	signal branch_19_pValidArray_1 : std_logic;
	signal branch_19_readyArray_0 : std_logic;
	signal branch_19_readyArray_1 : std_logic;
	signal branch_19_nReadyArray_0 : std_logic;
	signal branch_19_validArray_0 : std_logic;
	signal branch_19_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_19_nReadyArray_1 : std_logic;
	signal branch_19_validArray_1 : std_logic;
	signal branch_19_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_20_clk : std_logic;
	signal branch_20_rst : std_logic;
	signal branch_20_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_20_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_20_pValidArray_0 : std_logic;
	signal branch_20_pValidArray_1 : std_logic;
	signal branch_20_readyArray_0 : std_logic;
	signal branch_20_readyArray_1 : std_logic;
	signal branch_20_nReadyArray_0 : std_logic;
	signal branch_20_validArray_0 : std_logic;
	signal branch_20_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_20_nReadyArray_1 : std_logic;
	signal branch_20_validArray_1 : std_logic;
	signal branch_20_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_20_clk : std_logic;
	signal fork_20_rst : std_logic;
	signal fork_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_20_pValidArray_0 : std_logic;
	signal fork_20_readyArray_0 : std_logic;
	signal fork_20_nReadyArray_0 : std_logic;
	signal fork_20_validArray_0 : std_logic;
	signal fork_20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_20_nReadyArray_1 : std_logic;
	signal fork_20_validArray_1 : std_logic;
	signal fork_20_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_20_nReadyArray_2 : std_logic;
	signal fork_20_validArray_2 : std_logic;
	signal fork_20_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_20_nReadyArray_3 : std_logic;
	signal fork_20_validArray_3 : std_logic;
	signal fork_20_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_20_nReadyArray_4 : std_logic;
	signal fork_20_validArray_4 : std_logic;
	signal fork_20_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_20_clk : std_logic;
	signal phiC_20_rst : std_logic;
	signal phiC_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_20_pValidArray_0 : std_logic;
	signal phiC_20_readyArray_0 : std_logic;
	signal phiC_20_nReadyArray_0 : std_logic;
	signal phiC_20_validArray_0 : std_logic;
	signal phiC_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_31_clk : std_logic;
	signal branchC_31_rst : std_logic;
	signal branchC_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_31_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_31_pValidArray_0 : std_logic;
	signal branchC_31_pValidArray_1 : std_logic;
	signal branchC_31_readyArray_0 : std_logic;
	signal branchC_31_readyArray_1 : std_logic;
	signal branchC_31_nReadyArray_0 : std_logic;
	signal branchC_31_validArray_0 : std_logic;
	signal branchC_31_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_31_nReadyArray_1 : std_logic;
	signal branchC_31_validArray_1 : std_logic;
	signal branchC_31_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_5_clk : std_logic;
	signal source_5_rst : std_logic;
	signal source_5_nReadyArray_0 : std_logic;
	signal source_5_validArray_0 : std_logic;
	signal source_5_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(2 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_31_clk : std_logic;
	signal Buffer_31_rst : std_logic;
	signal Buffer_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_31_pValidArray_0 : std_logic;
	signal Buffer_31_readyArray_0 : std_logic;
	signal Buffer_31_nReadyArray_0 : std_logic;
	signal Buffer_31_validArray_0 : std_logic;
	signal Buffer_31_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_11_clk : std_logic;
	signal cst_11_rst : std_logic;
	signal cst_11_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_11_pValidArray_0 : std_logic;
	signal cst_11_readyArray_0 : std_logic;
	signal cst_11_nReadyArray_0 : std_logic;
	signal cst_11_validArray_0 : std_logic;
	signal cst_11_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal mul_30_clk : std_logic;
	signal mul_30_rst : std_logic;
	signal mul_30_dataInArray_0 : std_logic_vector(9 downto 0);
	signal mul_30_dataInArray_1 : std_logic_vector(9 downto 0);
	signal mul_30_pValidArray_0 : std_logic;
	signal mul_30_pValidArray_1 : std_logic;
	signal mul_30_readyArray_0 : std_logic;
	signal mul_30_readyArray_1 : std_logic;
	signal mul_30_nReadyArray_0 : std_logic;
	signal mul_30_validArray_0 : std_logic;
	signal mul_30_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal add_31_clk : std_logic;
	signal add_31_rst : std_logic;
	signal add_31_dataInArray_0 : std_logic_vector(10 downto 0);
	signal add_31_dataInArray_1 : std_logic_vector(10 downto 0);
	signal add_31_pValidArray_0 : std_logic;
	signal add_31_pValidArray_1 : std_logic;
	signal add_31_readyArray_0 : std_logic;
	signal add_31_readyArray_1 : std_logic;
	signal add_31_nReadyArray_0 : std_logic;
	signal add_31_validArray_0 : std_logic;
	signal add_31_dataOutArray_0 : std_logic_vector(10 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(10 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(10 downto 0);

	signal cst_12_clk : std_logic;
	signal cst_12_rst : std_logic;
	signal cst_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_12_pValidArray_0 : std_logic;
	signal cst_12_readyArray_0 : std_logic;
	signal cst_12_nReadyArray_0 : std_logic;
	signal cst_12_validArray_0 : std_logic;
	signal cst_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_34_clk : std_logic;
	signal add_34_rst : std_logic;
	signal add_34_dataInArray_0 : std_logic_vector(4 downto 0);
	signal add_34_dataInArray_1 : std_logic_vector(4 downto 0);
	signal add_34_pValidArray_0 : std_logic;
	signal add_34_pValidArray_1 : std_logic;
	signal add_34_readyArray_0 : std_logic;
	signal add_34_readyArray_1 : std_logic;
	signal add_34_nReadyArray_0 : std_logic;
	signal add_34_validArray_0 : std_logic;
	signal add_34_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_13_clk : std_logic;
	signal cst_13_rst : std_logic;
	signal cst_13_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_13_pValidArray_0 : std_logic;
	signal cst_13_readyArray_0 : std_logic;
	signal cst_13_nReadyArray_0 : std_logic;
	signal cst_13_validArray_0 : std_logic;
	signal cst_13_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_35_clk : std_logic;
	signal icmp_35_rst : std_logic;
	signal icmp_35_dataInArray_0 : std_logic_vector(4 downto 0);
	signal icmp_35_dataInArray_1 : std_logic_vector(4 downto 0);
	signal icmp_35_pValidArray_0 : std_logic;
	signal icmp_35_pValidArray_1 : std_logic;
	signal icmp_35_readyArray_0 : std_logic;
	signal icmp_35_readyArray_1 : std_logic;
	signal icmp_35_nReadyArray_0 : std_logic;
	signal icmp_35_validArray_0 : std_logic;
	signal icmp_35_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_21_clk : std_logic;
	signal branch_21_rst : std_logic;
	signal branch_21_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_21_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_21_pValidArray_0 : std_logic;
	signal branch_21_pValidArray_1 : std_logic;
	signal branch_21_readyArray_0 : std_logic;
	signal branch_21_readyArray_1 : std_logic;
	signal branch_21_nReadyArray_0 : std_logic;
	signal branch_21_validArray_0 : std_logic;
	signal branch_21_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_21_nReadyArray_1 : std_logic;
	signal branch_21_validArray_1 : std_logic;
	signal branch_21_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_22_clk : std_logic;
	signal branch_22_rst : std_logic;
	signal branch_22_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_22_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_22_pValidArray_0 : std_logic;
	signal branch_22_pValidArray_1 : std_logic;
	signal branch_22_readyArray_0 : std_logic;
	signal branch_22_readyArray_1 : std_logic;
	signal branch_22_nReadyArray_0 : std_logic;
	signal branch_22_validArray_0 : std_logic;
	signal branch_22_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_22_nReadyArray_1 : std_logic;
	signal branch_22_validArray_1 : std_logic;
	signal branch_22_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_23_clk : std_logic;
	signal branch_23_rst : std_logic;
	signal branch_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_23_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_23_pValidArray_0 : std_logic;
	signal branch_23_pValidArray_1 : std_logic;
	signal branch_23_readyArray_0 : std_logic;
	signal branch_23_readyArray_1 : std_logic;
	signal branch_23_nReadyArray_0 : std_logic;
	signal branch_23_validArray_0 : std_logic;
	signal branch_23_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_23_nReadyArray_1 : std_logic;
	signal branch_23_validArray_1 : std_logic;
	signal branch_23_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_21_clk : std_logic;
	signal fork_21_rst : std_logic;
	signal fork_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_21_pValidArray_0 : std_logic;
	signal fork_21_readyArray_0 : std_logic;
	signal fork_21_nReadyArray_0 : std_logic;
	signal fork_21_validArray_0 : std_logic;
	signal fork_21_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_21_nReadyArray_1 : std_logic;
	signal fork_21_validArray_1 : std_logic;
	signal fork_21_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_21_nReadyArray_2 : std_logic;
	signal fork_21_validArray_2 : std_logic;
	signal fork_21_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_21_nReadyArray_3 : std_logic;
	signal fork_21_validArray_3 : std_logic;
	signal fork_21_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cst_16_clk : std_logic;
	signal cst_16_rst : std_logic;
	signal cst_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_16_pValidArray_0 : std_logic;
	signal cst_16_readyArray_0 : std_logic;
	signal cst_16_nReadyArray_0 : std_logic;
	signal cst_16_validArray_0 : std_logic;
	signal cst_16_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_21_clk : std_logic;
	signal phiC_21_rst : std_logic;
	signal phiC_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_21_pValidArray_0 : std_logic;
	signal phiC_21_readyArray_0 : std_logic;
	signal phiC_21_nReadyArray_0 : std_logic;
	signal phiC_21_validArray_0 : std_logic;
	signal phiC_21_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_31_clk : std_logic;
	signal forkC_31_rst : std_logic;
	signal forkC_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_31_pValidArray_0 : std_logic;
	signal forkC_31_readyArray_0 : std_logic;
	signal forkC_31_nReadyArray_0 : std_logic;
	signal forkC_31_validArray_0 : std_logic;
	signal forkC_31_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_31_nReadyArray_1 : std_logic;
	signal forkC_31_validArray_1 : std_logic;
	signal forkC_31_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_32_clk : std_logic;
	signal branchC_32_rst : std_logic;
	signal branchC_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_32_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_32_pValidArray_0 : std_logic;
	signal branchC_32_pValidArray_1 : std_logic;
	signal branchC_32_readyArray_0 : std_logic;
	signal branchC_32_readyArray_1 : std_logic;
	signal branchC_32_nReadyArray_0 : std_logic;
	signal branchC_32_validArray_0 : std_logic;
	signal branchC_32_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_32_nReadyArray_1 : std_logic;
	signal branchC_32_validArray_1 : std_logic;
	signal branchC_32_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_6_clk : std_logic;
	signal source_6_rst : std_logic;
	signal source_6_nReadyArray_0 : std_logic;
	signal source_6_validArray_0 : std_logic;
	signal source_6_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal source_7_clk : std_logic;
	signal source_7_rst : std_logic;
	signal source_7_nReadyArray_0 : std_logic;
	signal source_7_validArray_0 : std_logic;
	signal source_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_8_clk : std_logic;
	signal source_8_rst : std_logic;
	signal source_8_nReadyArray_0 : std_logic;
	signal source_8_validArray_0 : std_logic;
	signal source_8_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_32_clk : std_logic;
	signal Buffer_32_rst : std_logic;
	signal Buffer_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_32_pValidArray_0 : std_logic;
	signal Buffer_32_readyArray_0 : std_logic;
	signal Buffer_32_nReadyArray_0 : std_logic;
	signal Buffer_32_validArray_0 : std_logic;
	signal Buffer_32_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_14_clk : std_logic;
	signal cst_14_rst : std_logic;
	signal cst_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_14_pValidArray_0 : std_logic;
	signal cst_14_readyArray_0 : std_logic;
	signal cst_14_nReadyArray_0 : std_logic;
	signal cst_14_validArray_0 : std_logic;
	signal cst_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_37_clk : std_logic;
	signal add_37_rst : std_logic;
	signal add_37_dataInArray_0 : std_logic_vector(4 downto 0);
	signal add_37_dataInArray_1 : std_logic_vector(4 downto 0);
	signal add_37_pValidArray_0 : std_logic;
	signal add_37_pValidArray_1 : std_logic;
	signal add_37_readyArray_0 : std_logic;
	signal add_37_readyArray_1 : std_logic;
	signal add_37_nReadyArray_0 : std_logic;
	signal add_37_validArray_0 : std_logic;
	signal add_37_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_15_clk : std_logic;
	signal cst_15_rst : std_logic;
	signal cst_15_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_15_pValidArray_0 : std_logic;
	signal cst_15_readyArray_0 : std_logic;
	signal cst_15_nReadyArray_0 : std_logic;
	signal cst_15_validArray_0 : std_logic;
	signal cst_15_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_38_clk : std_logic;
	signal icmp_38_rst : std_logic;
	signal icmp_38_dataInArray_0 : std_logic_vector(4 downto 0);
	signal icmp_38_dataInArray_1 : std_logic_vector(4 downto 0);
	signal icmp_38_pValidArray_0 : std_logic;
	signal icmp_38_pValidArray_1 : std_logic;
	signal icmp_38_readyArray_0 : std_logic;
	signal icmp_38_readyArray_1 : std_logic;
	signal icmp_38_nReadyArray_0 : std_logic;
	signal icmp_38_validArray_0 : std_logic;
	signal icmp_38_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_24_clk : std_logic;
	signal branch_24_rst : std_logic;
	signal branch_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_24_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_24_pValidArray_0 : std_logic;
	signal branch_24_pValidArray_1 : std_logic;
	signal branch_24_readyArray_0 : std_logic;
	signal branch_24_readyArray_1 : std_logic;
	signal branch_24_nReadyArray_0 : std_logic;
	signal branch_24_validArray_0 : std_logic;
	signal branch_24_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_24_nReadyArray_1 : std_logic;
	signal branch_24_validArray_1 : std_logic;
	signal branch_24_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_25_clk : std_logic;
	signal branch_25_rst : std_logic;
	signal branch_25_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_25_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_25_pValidArray_0 : std_logic;
	signal branch_25_pValidArray_1 : std_logic;
	signal branch_25_readyArray_0 : std_logic;
	signal branch_25_readyArray_1 : std_logic;
	signal branch_25_nReadyArray_0 : std_logic;
	signal branch_25_validArray_0 : std_logic;
	signal branch_25_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_25_nReadyArray_1 : std_logic;
	signal branch_25_validArray_1 : std_logic;
	signal branch_25_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_22_clk : std_logic;
	signal fork_22_rst : std_logic;
	signal fork_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_22_pValidArray_0 : std_logic;
	signal fork_22_readyArray_0 : std_logic;
	signal fork_22_nReadyArray_0 : std_logic;
	signal fork_22_validArray_0 : std_logic;
	signal fork_22_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_22_nReadyArray_1 : std_logic;
	signal fork_22_validArray_1 : std_logic;
	signal fork_22_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_22_nReadyArray_2 : std_logic;
	signal fork_22_validArray_2 : std_logic;
	signal fork_22_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_22_clk : std_logic;
	signal phiC_22_rst : std_logic;
	signal phiC_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_22_pValidArray_0 : std_logic;
	signal phiC_22_readyArray_0 : std_logic;
	signal phiC_22_nReadyArray_0 : std_logic;
	signal phiC_22_validArray_0 : std_logic;
	signal phiC_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_33_clk : std_logic;
	signal branchC_33_rst : std_logic;
	signal branchC_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_33_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_33_pValidArray_0 : std_logic;
	signal branchC_33_pValidArray_1 : std_logic;
	signal branchC_33_readyArray_0 : std_logic;
	signal branchC_33_readyArray_1 : std_logic;
	signal branchC_33_nReadyArray_0 : std_logic;
	signal branchC_33_validArray_0 : std_logic;
	signal branchC_33_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_33_nReadyArray_1 : std_logic;
	signal branchC_33_validArray_1 : std_logic;
	signal branchC_33_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_9_clk : std_logic;
	signal source_9_rst : std_logic;
	signal source_9_nReadyArray_0 : std_logic;
	signal source_9_validArray_0 : std_logic;
	signal source_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_10_clk : std_logic;
	signal source_10_rst : std_logic;
	signal source_10_nReadyArray_0 : std_logic;
	signal source_10_validArray_0 : std_logic;
	signal source_10_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_24_clk : std_logic;
	signal Buffer_24_rst : std_logic;
	signal Buffer_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_24_pValidArray_0 : std_logic;
	signal Buffer_24_readyArray_0 : std_logic;
	signal Buffer_24_nReadyArray_0 : std_logic;
	signal Buffer_24_validArray_0 : std_logic;
	signal Buffer_24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_33_clk : std_logic;
	signal Buffer_33_rst : std_logic;
	signal Buffer_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_33_pValidArray_0 : std_logic;
	signal Buffer_33_readyArray_0 : std_logic;
	signal Buffer_33_nReadyArray_0 : std_logic;
	signal Buffer_33_validArray_0 : std_logic;
	signal Buffer_33_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_34_clk : std_logic;
	signal Buffer_34_rst : std_logic;
	signal Buffer_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_34_pValidArray_0 : std_logic;
	signal Buffer_34_readyArray_0 : std_logic;
	signal Buffer_34_nReadyArray_0 : std_logic;
	signal Buffer_34_validArray_0 : std_logic;
	signal Buffer_34_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n15_clk : std_logic;
	signal phi_n15_rst : std_logic;
	signal phi_n15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n15_pValidArray_0 : std_logic;
	signal phi_n15_readyArray_0 : std_logic;
	signal phi_n15_nReadyArray_0 : std_logic;
	signal phi_n15_validArray_0 : std_logic;
	signal phi_n15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_23_clk : std_logic;
	signal phiC_23_rst : std_logic;
	signal phiC_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_23_pValidArray_0 : std_logic;
	signal phiC_23_readyArray_0 : std_logic;
	signal phiC_23_nReadyArray_0 : std_logic;
	signal phiC_23_validArray_0 : std_logic;
	signal phiC_23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal MC_filter_clk : std_logic;
	signal MC_filter_rst : std_logic;
	signal MC_filter_dataInArray_0 : std_logic_vector(5 downto 0);
	signal MC_filter_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_filter_dataInArray_2 : std_logic_vector(5 downto 0);
	signal MC_filter_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_filter_pValidArray_0 : std_logic;
	signal MC_filter_pValidArray_1 : std_logic;
	signal MC_filter_pValidArray_2 : std_logic;
	signal MC_filter_pValidArray_3 : std_logic;
	signal MC_filter_readyArray_0 : std_logic;
	signal MC_filter_readyArray_1 : std_logic;
	signal MC_filter_readyArray_2 : std_logic;
	signal MC_filter_readyArray_3 : std_logic;
	signal MC_filter_nReadyArray_0 : std_logic;
	signal MC_filter_validArray_0 : std_logic;
	signal MC_filter_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_filter_nReadyArray_1 : std_logic;
	signal MC_filter_validArray_1 : std_logic;
	signal MC_filter_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_filter_we0_ce0 : std_logic;

	signal MC_orig_clk : std_logic;
	signal MC_orig_rst : std_logic;
	signal MC_orig_dataInArray_0 : std_logic_vector(12 downto 0);
	signal MC_orig_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_orig_dataInArray_2 : std_logic_vector(12 downto 0);
	signal MC_orig_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_orig_pValidArray_0 : std_logic;
	signal MC_orig_pValidArray_1 : std_logic;
	signal MC_orig_pValidArray_2 : std_logic;
	signal MC_orig_pValidArray_3 : std_logic;
	signal MC_orig_readyArray_0 : std_logic;
	signal MC_orig_readyArray_1 : std_logic;
	signal MC_orig_readyArray_2 : std_logic;
	signal MC_orig_readyArray_3 : std_logic;
	signal MC_orig_nReadyArray_0 : std_logic;
	signal MC_orig_validArray_0 : std_logic;
	signal MC_orig_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_orig_nReadyArray_1 : std_logic;
	signal MC_orig_validArray_1 : std_logic;
	signal MC_orig_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_orig_we0_ce0 : std_logic;

	signal MC_sol_clk : std_logic;
	signal MC_sol_rst : std_logic;
	signal MC_sol_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_sol_dataInArray_1 : std_logic_vector(10 downto 0);
	signal MC_sol_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_sol_dataInArray_3 : std_logic_vector(10 downto 0);
	signal MC_sol_pValidArray_0 : std_logic;
	signal MC_sol_pValidArray_1 : std_logic;
	signal MC_sol_pValidArray_2 : std_logic;
	signal MC_sol_pValidArray_3 : std_logic;
	signal MC_sol_readyArray_0 : std_logic;
	signal MC_sol_readyArray_1 : std_logic;
	signal MC_sol_readyArray_2 : std_logic;
	signal MC_sol_readyArray_3 : std_logic;
	signal MC_sol_nReadyArray_0 : std_logic;
	signal MC_sol_validArray_0 : std_logic;
	signal MC_sol_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal MC_sol_nReadyArray_1 : std_logic;
	signal MC_sol_validArray_1 : std_logic;
	signal MC_sol_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_sol_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_pValidArray_3 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_12_pValidArray_0 : std_logic;
	signal sink_12_readyArray_0 : std_logic;

	signal sink_13_clk : std_logic;
	signal sink_13_rst : std_logic;
	signal sink_13_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink_13_pValidArray_0 : std_logic;
	signal sink_13_readyArray_0 : std_logic;

	signal sink_14_clk : std_logic;
	signal sink_14_rst : std_logic;
	signal sink_14_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink_14_pValidArray_0 : std_logic;
	signal sink_14_readyArray_0 : std_logic;

	signal sink_15_clk : std_logic;
	signal sink_15_rst : std_logic;
	signal sink_15_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_15_pValidArray_0 : std_logic;
	signal sink_15_readyArray_0 : std_logic;

	signal sink_16_clk : std_logic;
	signal sink_16_rst : std_logic;
	signal sink_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_16_pValidArray_0 : std_logic;
	signal sink_16_readyArray_0 : std_logic;

	signal sink_17_clk : std_logic;
	signal sink_17_rst : std_logic;
	signal sink_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_17_pValidArray_0 : std_logic;
	signal sink_17_readyArray_0 : std_logic;

	signal sink_18_clk : std_logic;
	signal sink_18_rst : std_logic;
	signal sink_18_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_18_pValidArray_0 : std_logic;
	signal sink_18_readyArray_0 : std_logic;

	signal sink_19_clk : std_logic;
	signal sink_19_rst : std_logic;
	signal sink_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_19_pValidArray_0 : std_logic;
	signal sink_19_readyArray_0 : std_logic;

	signal sink_20_clk : std_logic;
	signal sink_20_rst : std_logic;
	signal sink_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_20_pValidArray_0 : std_logic;
	signal sink_20_readyArray_0 : std_logic;

	signal sink_21_clk : std_logic;
	signal sink_21_rst : std_logic;
	signal sink_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_21_pValidArray_0 : std_logic;
	signal sink_21_readyArray_0 : std_logic;

	signal sink_22_clk : std_logic;
	signal sink_22_rst : std_logic;
	signal sink_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_22_pValidArray_0 : std_logic;
	signal sink_22_readyArray_0 : std_logic;

begin


	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_25_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_25_readyArray_0;
	fork_25_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block1_dataOutArray_0),fork_25_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),branch_0_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	Buffer_21_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= Buffer_21_readyArray_0;
	Buffer_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),Buffer_21_dataInArray_0'length));
	sink_1_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),sink_1_dataInArray_0'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_24_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_24_readyArray_0;
	forkC_24_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_24_dataInArray_0'length));

	forkC_24_clk <= clk;
	forkC_24_rst <= rst;
	cst_0_pValidArray_0 <= forkC_24_validArray_0;
	forkC_24_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";
	branchC_26_pValidArray_0 <= forkC_24_validArray_1;
	forkC_24_nReadyArray_1 <= branchC_26_readyArray_0;
	branchC_26_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_24_dataOutArray_1),branchC_26_dataInArray_0'length));
	brCst_block1_pValidArray_0 <= forkC_24_validArray_2;
	forkC_24_nReadyArray_2 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_26_clk <= clk;
	branchC_26_rst <= rst;
	Buffer_25_pValidArray_0 <= branchC_26_validArray_0;
	branchC_26_nReadyArray_0 <= Buffer_25_readyArray_0;
	Buffer_25_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_26_dataOutArray_0),Buffer_25_dataInArray_0'length));
	sink_19_pValidArray_0 <= branchC_26_validArray_1;
	branchC_26_nReadyArray_1 <= sink_19_readyArray_0;
	sink_19_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_26_dataOutArray_1),sink_19_dataInArray_0'length));

	fork_25_clk <= clk;
	fork_25_rst <= rst;
	branch_0_pValidArray_1 <= fork_25_validArray_0;
	fork_25_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_0),branch_0_dataInArray_1'length));
	branchC_26_pValidArray_1 <= fork_25_validArray_1;
	fork_25_nReadyArray_1 <= branchC_26_readyArray_1;
	branchC_26_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_1),branchC_26_dataInArray_1'length));

	Buffer_21_clk <= clk;
	Buffer_21_rst <= rst;
	phi_1_pValidArray_1 <= Buffer_21_validArray_0;
	Buffer_21_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_21_dataOutArray_0),phi_1_dataInArray_1'length));

	Buffer_25_clk <= clk;
	Buffer_25_rst <= rst;
	phiC_16_pValidArray_0 <= Buffer_25_validArray_0;
	Buffer_25_nReadyArray_0 <= phiC_16_readyArray_0;
	phiC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_25_dataOutArray_0),phiC_16_dataInArray_0'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	brCst_block2_clk <= clk;
	brCst_block2_rst <= rst;
	fork_16_pValidArray_0 <= brCst_block2_validArray_0;
	brCst_block2_nReadyArray_0 <= fork_16_readyArray_0;
	fork_16_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block2_dataOutArray_0),fork_16_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_1_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),branch_1_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_3_pValidArray_1 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_3_readyArray_1;
	phi_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_3_dataInArray_1'length));
	sink_2_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),sink_2_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	phi_n2_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),phi_n2_dataInArray_0'length));
	sink_3_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_3_dataInArray_0'length));

	fork_16_clk <= clk;
	fork_16_rst <= rst;
	branch_2_pValidArray_1 <= fork_16_validArray_0;
	fork_16_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_0),branch_2_dataInArray_1'length));
	branch_1_pValidArray_1 <= fork_16_validArray_1;
	fork_16_nReadyArray_1 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_1),branch_1_dataInArray_1'length));
	branchC_27_pValidArray_1 <= fork_16_validArray_2;
	fork_16_nReadyArray_2 <= branchC_27_readyArray_1;
	branchC_27_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_2),branchC_27_dataInArray_1'length));

	phiC_16_clk <= clk;
	phiC_16_rst <= rst;
	Buffer_27_pValidArray_0 <= phiC_16_validArray_0;
	phiC_16_nReadyArray_0 <= Buffer_27_readyArray_0;
	Buffer_27_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_16_dataOutArray_0),Buffer_27_dataInArray_0'length));
	Buffer_26_pValidArray_0 <= phiC_16_validArray_1;
	phiC_16_nReadyArray_1 <= Buffer_26_readyArray_0;
	Buffer_26_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_16_dataOutArray_1),Buffer_26_dataInArray_0'length));

	forkC_26_clk <= clk;
	forkC_26_rst <= rst;
	cst_1_pValidArray_0 <= forkC_26_validArray_0;
	forkC_26_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "0";
	branchC_27_pValidArray_0 <= forkC_26_validArray_1;
	forkC_26_nReadyArray_1 <= branchC_27_readyArray_0;
	branchC_27_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_26_dataOutArray_1),branchC_27_dataInArray_0'length));
	brCst_block2_pValidArray_0 <= forkC_26_validArray_2;
	forkC_26_nReadyArray_2 <= brCst_block2_readyArray_0;
	brCst_block2_dataInArray_0 <= "1";

	branchC_27_clk <= clk;
	branchC_27_rst <= rst;
	phiC_17_pValidArray_0 <= branchC_27_validArray_0;
	branchC_27_nReadyArray_0 <= phiC_17_readyArray_0;
	phiC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_27_dataOutArray_0),phiC_17_dataInArray_0'length));
	sink_20_pValidArray_0 <= branchC_27_validArray_1;
	branchC_27_nReadyArray_1 <= sink_20_readyArray_0;
	sink_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_27_dataOutArray_1),sink_20_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	branch_2_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),branch_2_dataInArray_0'length));

	Buffer_26_clk <= clk;
	Buffer_26_rst <= rst;
	phi_1_pValidArray_0 <= Buffer_26_validArray_0;
	Buffer_26_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_26_dataOutArray_0),phi_1_dataInArray_0'length));

	Buffer_27_clk <= clk;
	Buffer_27_rst <= rst;
	forkC_26_pValidArray_0 <= Buffer_27_validArray_0;
	Buffer_27_nReadyArray_0 <= forkC_26_readyArray_0;
	forkC_26_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_27_dataOutArray_0),forkC_26_dataInArray_0'length));

	phi_3_clk <= clk;
	phi_3_rst <= rst;
	branch_5_pValidArray_0 <= phi_3_validArray_0;
	phi_3_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_3_dataOutArray_0),branch_5_dataInArray_0'length));

	brCst_block3_clk <= clk;
	brCst_block3_rst <= rst;
	fork_17_pValidArray_0 <= brCst_block3_validArray_0;
	brCst_block3_nReadyArray_0 <= fork_17_readyArray_0;
	fork_17_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block3_dataOutArray_0),fork_17_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	branch_3_pValidArray_0 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),branch_3_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	branch_4_pValidArray_0 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),branch_4_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	branch_6_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),branch_6_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	phi_5_pValidArray_1 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= phi_5_readyArray_1;
	phi_5_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),phi_5_dataInArray_1'length));
	sink_4_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),sink_4_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	phi_6_pValidArray_1 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= phi_6_readyArray_1;
	phi_6_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),phi_6_dataInArray_1'length));
	sink_5_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),sink_5_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	phi_n7_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= phi_n7_readyArray_0;
	phi_n7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),phi_n7_dataInArray_0'length));
	sink_6_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),sink_6_dataInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	phi_n6_pValidArray_0 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= phi_n6_readyArray_0;
	phi_n6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),phi_n6_dataInArray_0'length));
	sink_7_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),sink_7_dataInArray_0'length));

	fork_17_clk <= clk;
	fork_17_rst <= rst;
	branch_6_pValidArray_1 <= fork_17_validArray_0;
	fork_17_nReadyArray_0 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_0),branch_6_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_17_validArray_1;
	fork_17_nReadyArray_1 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_1),branch_5_dataInArray_1'length));
	branch_4_pValidArray_1 <= fork_17_validArray_2;
	fork_17_nReadyArray_2 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_2),branch_4_dataInArray_1'length));
	branch_3_pValidArray_1 <= fork_17_validArray_3;
	fork_17_nReadyArray_3 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_3),branch_3_dataInArray_1'length));
	branchC_28_pValidArray_1 <= fork_17_validArray_4;
	fork_17_nReadyArray_4 <= branchC_28_readyArray_1;
	branchC_28_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_4),branchC_28_dataInArray_1'length));

	phiC_17_clk <= clk;
	phiC_17_rst <= rst;
	Buffer_28_pValidArray_0 <= phiC_17_validArray_0;
	phiC_17_nReadyArray_0 <= Buffer_28_readyArray_0;
	Buffer_28_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_17_dataOutArray_0),Buffer_28_dataInArray_0'length));
	phi_3_pValidArray_0 <= phiC_17_validArray_1;
	phiC_17_nReadyArray_1 <= phi_3_readyArray_0;
	phi_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_17_dataOutArray_1),phi_3_dataInArray_0'length));

	forkC_27_clk <= clk;
	forkC_27_rst <= rst;
	cst_2_pValidArray_0 <= forkC_27_validArray_0;
	forkC_27_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "0";
	cst_3_pValidArray_0 <= forkC_27_validArray_1;
	forkC_27_nReadyArray_1 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "0";
	branchC_28_pValidArray_0 <= forkC_27_validArray_2;
	forkC_27_nReadyArray_2 <= branchC_28_readyArray_0;
	branchC_28_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_27_dataOutArray_2),branchC_28_dataInArray_0'length));
	brCst_block3_pValidArray_0 <= forkC_27_validArray_3;
	forkC_27_nReadyArray_3 <= brCst_block3_readyArray_0;
	brCst_block3_dataInArray_0 <= "1";

	branchC_28_clk <= clk;
	branchC_28_rst <= rst;
	phiC_18_pValidArray_0 <= branchC_28_validArray_0;
	branchC_28_nReadyArray_0 <= phiC_18_readyArray_0;
	phiC_18_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_28_dataOutArray_0),phiC_18_dataInArray_0'length));
	sink_21_pValidArray_0 <= branchC_28_validArray_1;
	branchC_28_nReadyArray_1 <= sink_21_readyArray_0;
	sink_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_28_dataOutArray_1),sink_21_dataInArray_0'length));

	Buffer_28_clk <= clk;
	Buffer_28_rst <= rst;
	forkC_27_pValidArray_0 <= Buffer_28_validArray_0;
	Buffer_28_nReadyArray_0 <= forkC_27_readyArray_0;
	forkC_27_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_28_dataOutArray_0),forkC_27_dataInArray_0'length));

	phi_5_clk <= clk;
	phi_5_rst <= rst;
	branch_9_pValidArray_0 <= phi_5_validArray_0;
	phi_5_nReadyArray_0 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_5_dataOutArray_0),branch_9_dataInArray_0'length));

	phi_6_clk <= clk;
	phi_6_rst <= rst;
	branch_8_pValidArray_0 <= phi_6_validArray_0;
	phi_6_nReadyArray_0 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_6_dataOutArray_0),branch_8_dataInArray_0'length));

	brCst_block4_clk <= clk;
	brCst_block4_rst <= rst;
	fork_18_pValidArray_0 <= brCst_block4_validArray_0;
	brCst_block4_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block4_dataOutArray_0),fork_18_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	branch_7_pValidArray_0 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),branch_7_dataInArray_0'length));

	phi_n6_clk <= clk;
	phi_n6_rst <= rst;
	branch_10_pValidArray_0 <= phi_n6_validArray_0;
	phi_n6_nReadyArray_0 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n6_dataOutArray_0),branch_10_dataInArray_0'length));

	phi_n7_clk <= clk;
	phi_n7_rst <= rst;
	branch_11_pValidArray_0 <= phi_n7_validArray_0;
	phi_n7_nReadyArray_0 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n7_dataOutArray_0),branch_11_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_8_pValidArray_1 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_8_readyArray_1;
	phi_8_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),phi_8_dataInArray_1'length));
	sink_8_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),sink_8_dataInArray_0'length));

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	phi_9_pValidArray_1 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= phi_9_readyArray_1;
	phi_9_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),phi_9_dataInArray_1'length));
	sink_9_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),sink_9_dataInArray_0'length));

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	phi_n12_pValidArray_0 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= phi_n12_readyArray_0;
	phi_n12_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_0),phi_n12_dataInArray_0'length));
	sink_10_pValidArray_0 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_1),sink_10_dataInArray_0'length));

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	phi_n13_pValidArray_0 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= phi_n13_readyArray_0;
	phi_n13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_0),phi_n13_dataInArray_0'length));
	sink_11_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_1),sink_11_dataInArray_0'length));

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	phi_n14_pValidArray_0 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= phi_n14_readyArray_0;
	phi_n14_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_0),phi_n14_dataInArray_0'length));
	sink_12_pValidArray_0 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_1),sink_12_dataInArray_0'length));

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	branch_11_pValidArray_1 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),branch_11_dataInArray_1'length));
	branch_10_pValidArray_1 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),branch_10_dataInArray_1'length));
	branch_9_pValidArray_1 <= fork_18_validArray_2;
	fork_18_nReadyArray_2 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_2),branch_9_dataInArray_1'length));
	branch_8_pValidArray_1 <= fork_18_validArray_3;
	fork_18_nReadyArray_3 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_3),branch_8_dataInArray_1'length));
	branch_7_pValidArray_1 <= fork_18_validArray_4;
	fork_18_nReadyArray_4 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_4),branch_7_dataInArray_1'length));
	branchC_29_pValidArray_1 <= fork_18_validArray_5;
	fork_18_nReadyArray_5 <= branchC_29_readyArray_1;
	branchC_29_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_5),branchC_29_dataInArray_1'length));

	phiC_18_clk <= clk;
	phiC_18_rst <= rst;
	forkC_28_pValidArray_0 <= phiC_18_validArray_0;
	phiC_18_nReadyArray_0 <= forkC_28_readyArray_0;
	forkC_28_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_18_dataOutArray_0),forkC_28_dataInArray_0'length));
	fork_36_pValidArray_0 <= phiC_18_validArray_1;
	phiC_18_nReadyArray_1 <= fork_36_readyArray_0;
	fork_36_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_18_dataOutArray_1),fork_36_dataInArray_0'length));

	forkC_28_clk <= clk;
	forkC_28_rst <= rst;
	cst_4_pValidArray_0 <= forkC_28_validArray_0;
	forkC_28_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "0";
	branchC_29_pValidArray_0 <= forkC_28_validArray_1;
	forkC_28_nReadyArray_1 <= branchC_29_readyArray_0;
	branchC_29_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_28_dataOutArray_1),branchC_29_dataInArray_0'length));
	brCst_block4_pValidArray_0 <= forkC_28_validArray_2;
	forkC_28_nReadyArray_2 <= brCst_block4_readyArray_0;
	brCst_block4_dataInArray_0 <= "1";

	branchC_29_clk <= clk;
	branchC_29_rst <= rst;
	Buffer_29_pValidArray_0 <= branchC_29_validArray_0;
	branchC_29_nReadyArray_0 <= Buffer_29_readyArray_0;
	Buffer_29_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_29_dataOutArray_0),Buffer_29_dataInArray_0'length));
	sink_22_pValidArray_0 <= branchC_29_validArray_1;
	branchC_29_nReadyArray_1 <= sink_22_readyArray_0;
	sink_22_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_29_dataOutArray_1),sink_22_dataInArray_0'length));

	fork_36_clk <= clk;
	fork_36_rst <= rst;
	phi_5_pValidArray_0 <= fork_36_validArray_0;
	fork_36_nReadyArray_0 <= phi_5_readyArray_0;
	phi_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_36_dataOutArray_0),phi_5_dataInArray_0'length));
	phi_6_pValidArray_0 <= fork_36_validArray_1;
	fork_36_nReadyArray_1 <= phi_6_readyArray_0;
	phi_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_36_dataOutArray_1),phi_6_dataInArray_0'length));

	Buffer_29_clk <= clk;
	Buffer_29_rst <= rst;
	phiC_19_pValidArray_0 <= Buffer_29_validArray_0;
	Buffer_29_nReadyArray_0 <= phiC_19_readyArray_0;
	phiC_19_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_29_dataOutArray_0),phiC_19_dataInArray_0'length));

	phi_8_clk <= clk;
	phi_8_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_8_validArray_0;
	phi_8_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_8_dataOutArray_0),Buffer_2_dataInArray_0'length));

	phi_9_clk <= clk;
	phi_9_rst <= rst;
	Buffer_3_pValidArray_0 <= phi_9_validArray_0;
	phi_9_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_9_dataOutArray_0),Buffer_3_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	mul_10_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= mul_10_readyArray_1;
	mul_10_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),mul_10_dataInArray_1'length));

	mul_10_clk <= clk;
	mul_10_rst <= rst;
	add_11_pValidArray_0 <= mul_10_validArray_0;
	mul_10_nReadyArray_0 <= add_11_readyArray_0;
	add_11_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_10_dataOutArray_0),add_11_dataInArray_0'length));

	add_11_clk <= clk;
	add_11_rst <= rst;
	Buffer_4_pValidArray_0 <= add_11_validArray_0;
	add_11_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_11_dataOutArray_0),Buffer_4_dataInArray_0'length));

	load_14_clk <= clk;
	load_14_rst <= rst;
	mul_22_pValidArray_0 <= load_14_validArray_0;
	load_14_nReadyArray_0 <= mul_22_readyArray_0;
	mul_22_dataInArray_0 <= std_logic_vector (resize(unsigned(load_14_dataOutArray_0),mul_22_dataInArray_0'length));
	MC_filter_pValidArray_0 <= load_14_validArray_1;
	load_14_nReadyArray_1 <= MC_filter_readyArray_0;
	MC_filter_dataInArray_0 <= std_logic_vector (resize(unsigned(load_14_dataOutArray_1),MC_filter_dataInArray_0'length));

	add_15_clk <= clk;
	add_15_rst <= rst;
	mul_16_pValidArray_0 <= add_15_validArray_0;
	add_15_nReadyArray_0 <= mul_16_readyArray_0;
	mul_16_dataInArray_0 <= std_logic_vector (resize(unsigned(add_15_dataOutArray_0),mul_16_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	mul_16_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= mul_16_readyArray_1;
	mul_16_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),mul_16_dataInArray_1'length));

	mul_16_clk <= clk;
	mul_16_rst <= rst;
	add_17_pValidArray_0 <= mul_16_validArray_0;
	mul_16_nReadyArray_0 <= add_17_readyArray_0;
	add_17_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_16_dataOutArray_0),add_17_dataInArray_0'length));

	add_17_clk <= clk;
	add_17_rst <= rst;
	Buffer_5_pValidArray_0 <= add_17_validArray_0;
	add_17_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_17_dataOutArray_0),Buffer_5_dataInArray_0'length));

	add_18_clk <= clk;
	add_18_rst <= rst;
	load_21_pValidArray_1 <= add_18_validArray_0;
	add_18_nReadyArray_0 <= load_21_readyArray_1;
	load_21_dataInArray_1 <= std_logic_vector (resize(unsigned(add_18_dataOutArray_0),load_21_dataInArray_1'length));

	load_21_clk <= clk;
	load_21_rst <= rst;
	mul_22_pValidArray_1 <= load_21_validArray_0;
	load_21_nReadyArray_0 <= mul_22_readyArray_1;
	mul_22_dataInArray_1 <= std_logic_vector (resize(unsigned(load_21_dataOutArray_0),mul_22_dataInArray_1'length));
	MC_orig_pValidArray_0 <= load_21_validArray_1;
	load_21_nReadyArray_1 <= MC_orig_readyArray_0;
	MC_orig_dataInArray_0 <= std_logic_vector (resize(unsigned(load_21_dataOutArray_1),MC_orig_dataInArray_0'length));

	mul_22_clk <= clk;
	mul_22_rst <= rst;
	add_23_pValidArray_1 <= mul_22_validArray_0;
	mul_22_nReadyArray_0 <= add_23_readyArray_1;
	add_23_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_22_dataOutArray_0),add_23_dataInArray_1'length));

	add_23_clk <= clk;
	add_23_rst <= rst;
	branch_12_pValidArray_0 <= add_23_validArray_0;
	add_23_nReadyArray_0 <= branch_12_readyArray_0;
	branch_12_dataInArray_0 <= std_logic_vector (resize(unsigned(add_23_dataOutArray_0),branch_12_dataInArray_0'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	add_24_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= add_24_readyArray_1;
	add_24_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),add_24_dataInArray_1'length));

	add_24_clk <= clk;
	add_24_rst <= rst;
	Buffer_6_pValidArray_0 <= add_24_validArray_0;
	add_24_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(add_24_dataOutArray_0),Buffer_6_dataInArray_0'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	icmp_25_pValidArray_1 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= icmp_25_readyArray_1;
	icmp_25_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),icmp_25_dataInArray_1'length));

	icmp_25_clk <= clk;
	icmp_25_rst <= rst;
	Buffer_7_pValidArray_0 <= icmp_25_validArray_0;
	icmp_25_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_25_dataOutArray_0),Buffer_7_dataInArray_0'length));

	phi_n12_clk <= clk;
	phi_n12_rst <= rst;
	Buffer_14_pValidArray_0 <= phi_n12_validArray_0;
	phi_n12_nReadyArray_0 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n12_dataOutArray_0),Buffer_14_dataInArray_0'length));

	phi_n13_clk <= clk;
	phi_n13_rst <= rst;
	Buffer_15_pValidArray_0 <= phi_n13_validArray_0;
	phi_n13_nReadyArray_0 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n13_dataOutArray_0),Buffer_15_dataInArray_0'length));

	phi_n14_clk <= clk;
	phi_n14_rst <= rst;
	Buffer_16_pValidArray_0 <= phi_n14_validArray_0;
	phi_n14_nReadyArray_0 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n14_dataOutArray_0),Buffer_16_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	Buffer_17_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= Buffer_17_readyArray_0;
	Buffer_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),Buffer_17_dataInArray_0'length));
	Buffer_18_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= Buffer_18_readyArray_0;
	Buffer_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),Buffer_18_dataInArray_0'length));
	add_24_pValidArray_0 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= add_24_readyArray_0;
	add_24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),add_24_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	icmp_25_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= icmp_25_readyArray_0;
	icmp_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),icmp_25_dataInArray_0'length));
	Buffer_19_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= Buffer_19_readyArray_0;
	Buffer_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),Buffer_19_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	mul_10_pValidArray_0 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= mul_10_readyArray_0;
	mul_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),mul_10_dataInArray_0'length));
	add_15_pValidArray_1 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= add_15_readyArray_1;
	add_15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),add_15_dataInArray_1'length));
	branch_14_pValidArray_0 <= fork_12_validArray_2;
	fork_12_nReadyArray_2 <= branch_14_readyArray_0;
	branch_14_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_2),branch_14_dataInArray_0'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	add_15_pValidArray_0 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= add_15_readyArray_0;
	add_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),add_15_dataInArray_0'length));
	branch_15_pValidArray_0 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= branch_15_readyArray_0;
	branch_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),branch_15_dataInArray_0'length));

	fork_14_clk <= clk;
	fork_14_rst <= rst;
	Buffer_20_pValidArray_0 <= fork_14_validArray_0;
	fork_14_nReadyArray_0 <= Buffer_20_readyArray_0;
	Buffer_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_0),Buffer_20_dataInArray_0'length));
	branch_16_pValidArray_0 <= fork_14_validArray_1;
	fork_14_nReadyArray_1 <= branch_16_readyArray_0;
	branch_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_1),branch_16_dataInArray_0'length));

	branch_12_clk <= clk;
	branch_12_rst <= rst;
	phi_9_pValidArray_2 <= branch_12_validArray_0;
	branch_12_nReadyArray_0 <= phi_9_readyArray_2;
	phi_9_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_0),phi_9_dataInArray_2'length));
	phi_n9_pValidArray_0 <= branch_12_validArray_1;
	branch_12_nReadyArray_1 <= phi_n9_readyArray_0;
	phi_n9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_1),phi_n9_dataInArray_0'length));

	branch_13_clk <= clk;
	branch_13_rst <= rst;
	phi_8_pValidArray_2 <= branch_13_validArray_0;
	branch_13_nReadyArray_0 <= phi_8_readyArray_2;
	phi_8_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_0),phi_8_dataInArray_2'length));
	sink_13_pValidArray_0 <= branch_13_validArray_1;
	branch_13_nReadyArray_1 <= sink_13_readyArray_0;
	sink_13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_1),sink_13_dataInArray_0'length));

	branch_14_clk <= clk;
	branch_14_rst <= rst;
	phi_n12_pValidArray_1 <= branch_14_validArray_0;
	branch_14_nReadyArray_0 <= phi_n12_readyArray_1;
	phi_n12_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_0),phi_n12_dataInArray_1'length));
	phi_n8_pValidArray_0 <= branch_14_validArray_1;
	branch_14_nReadyArray_1 <= phi_n8_readyArray_0;
	phi_n8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_1),phi_n8_dataInArray_0'length));

	branch_15_clk <= clk;
	branch_15_rst <= rst;
	phi_n13_pValidArray_1 <= branch_15_validArray_0;
	branch_15_nReadyArray_0 <= phi_n13_readyArray_1;
	phi_n13_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_15_dataOutArray_0),phi_n13_dataInArray_1'length));
	Buffer_22_pValidArray_0 <= branch_15_validArray_1;
	branch_15_nReadyArray_1 <= Buffer_22_readyArray_0;
	Buffer_22_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_15_dataOutArray_1),Buffer_22_dataInArray_0'length));

	branch_16_clk <= clk;
	branch_16_rst <= rst;
	phi_n14_pValidArray_1 <= branch_16_validArray_0;
	branch_16_nReadyArray_0 <= phi_n14_readyArray_1;
	phi_n14_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_16_dataOutArray_0),phi_n14_dataInArray_1'length));
	phi_n11_pValidArray_0 <= branch_16_validArray_1;
	branch_16_nReadyArray_1 <= phi_n11_readyArray_0;
	phi_n11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_16_dataOutArray_1),phi_n11_dataInArray_0'length));

	fork_19_clk <= clk;
	fork_19_rst <= rst;
	branch_16_pValidArray_1 <= fork_19_validArray_0;
	fork_19_nReadyArray_0 <= branch_16_readyArray_1;
	branch_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_0),branch_16_dataInArray_1'length));
	branch_15_pValidArray_1 <= fork_19_validArray_1;
	fork_19_nReadyArray_1 <= branch_15_readyArray_1;
	branch_15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_1),branch_15_dataInArray_1'length));
	branch_14_pValidArray_1 <= fork_19_validArray_2;
	fork_19_nReadyArray_2 <= branch_14_readyArray_1;
	branch_14_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_2),branch_14_dataInArray_1'length));
	branch_13_pValidArray_1 <= fork_19_validArray_3;
	fork_19_nReadyArray_3 <= branch_13_readyArray_1;
	branch_13_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_3),branch_13_dataInArray_1'length));
	Buffer_23_pValidArray_0 <= fork_19_validArray_4;
	fork_19_nReadyArray_4 <= Buffer_23_readyArray_0;
	Buffer_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_4),Buffer_23_dataInArray_0'length));
	branchC_30_pValidArray_1 <= fork_19_validArray_5;
	fork_19_nReadyArray_5 <= branchC_30_readyArray_1;
	branchC_30_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_5),branchC_30_dataInArray_1'length));

	phiC_19_clk <= clk;
	phiC_19_rst <= rst;
	Buffer_30_pValidArray_0 <= phiC_19_validArray_0;
	phiC_19_nReadyArray_0 <= Buffer_30_readyArray_0;
	Buffer_30_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_19_dataOutArray_0),Buffer_30_dataInArray_0'length));
	fork_37_pValidArray_0 <= phiC_19_validArray_1;
	phiC_19_nReadyArray_1 <= fork_37_readyArray_0;
	fork_37_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_19_dataOutArray_1),fork_37_dataInArray_0'length));

	branchC_30_clk <= clk;
	branchC_30_rst <= rst;
	phiC_19_pValidArray_1 <= branchC_30_validArray_0;
	branchC_30_nReadyArray_0 <= phiC_19_readyArray_1;
	phiC_19_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_30_dataOutArray_0),phiC_19_dataInArray_1'length));
	phiC_20_pValidArray_0 <= branchC_30_validArray_1;
	branchC_30_nReadyArray_1 <= phiC_20_readyArray_0;
	phiC_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_30_dataOutArray_1),phiC_20_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_5_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "11";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_6_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "11110";

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_7_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "1";

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_8_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "11";

	fork_37_clk <= clk;
	fork_37_rst <= rst;
	phi_8_pValidArray_0 <= fork_37_validArray_0;
	fork_37_nReadyArray_0 <= phi_8_readyArray_0;
	phi_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_37_dataOutArray_0),phi_8_dataInArray_0'length));
	Buffer_35_pValidArray_0 <= fork_37_validArray_1;
	fork_37_nReadyArray_1 <= Buffer_35_readyArray_0;
	Buffer_35_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_37_dataOutArray_1),Buffer_35_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),fork_0_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	add_23_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= add_23_readyArray_0;
	add_23_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),add_23_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	load_14_pValidArray_1 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= load_14_readyArray_1;
	load_14_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),load_14_dataInArray_1'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	add_18_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= add_18_readyArray_0;
	add_18_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),add_18_dataInArray_0'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	fork_2_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),fork_2_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fork_19_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fork_19_readyArray_0;
	fork_19_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),fork_19_dataInArray_0'length));

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	fork_12_pValidArray_0 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_14_dataOutArray_0),fork_12_dataInArray_0'length));

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	fork_13_pValidArray_0 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),fork_13_dataInArray_0'length));

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	fork_14_pValidArray_0 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= fork_14_readyArray_0;
	fork_14_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_16_dataOutArray_0),fork_14_dataInArray_0'length));

	Buffer_17_clk <= clk;
	Buffer_17_rst <= rst;
	add_11_pValidArray_1 <= Buffer_17_validArray_0;
	Buffer_17_nReadyArray_0 <= add_11_readyArray_1;
	add_11_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_17_dataOutArray_0),add_11_dataInArray_1'length));

	Buffer_18_clk <= clk;
	Buffer_18_rst <= rst;
	add_18_pValidArray_1 <= Buffer_18_validArray_0;
	Buffer_18_nReadyArray_0 <= add_18_readyArray_1;
	add_18_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_18_dataOutArray_0),add_18_dataInArray_1'length));

	Buffer_19_clk <= clk;
	Buffer_19_rst <= rst;
	branch_13_pValidArray_0 <= Buffer_19_validArray_0;
	Buffer_19_nReadyArray_0 <= branch_13_readyArray_0;
	branch_13_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_19_dataOutArray_0),branch_13_dataInArray_0'length));

	Buffer_20_clk <= clk;
	Buffer_20_rst <= rst;
	add_17_pValidArray_1 <= Buffer_20_validArray_0;
	Buffer_20_nReadyArray_0 <= add_17_readyArray_1;
	add_17_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_20_dataOutArray_0),add_17_dataInArray_1'length));

	Buffer_22_clk <= clk;
	Buffer_22_rst <= rst;
	phi_n10_pValidArray_0 <= Buffer_22_validArray_0;
	Buffer_22_nReadyArray_0 <= phi_n10_readyArray_0;
	phi_n10_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_22_dataOutArray_0),phi_n10_dataInArray_0'length));

	Buffer_23_clk <= clk;
	Buffer_23_rst <= rst;
	branch_12_pValidArray_1 <= Buffer_23_validArray_0;
	Buffer_23_nReadyArray_0 <= branch_12_readyArray_1;
	branch_12_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_23_dataOutArray_0),branch_12_dataInArray_1'length));

	Buffer_30_clk <= clk;
	Buffer_30_rst <= rst;
	branchC_30_pValidArray_0 <= Buffer_30_validArray_0;
	Buffer_30_nReadyArray_0 <= branchC_30_readyArray_0;
	branchC_30_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_30_dataOutArray_0),branchC_30_dataInArray_0'length));

	Buffer_35_clk <= clk;
	Buffer_35_rst <= rst;
	phi_9_pValidArray_0 <= Buffer_35_validArray_0;
	Buffer_35_nReadyArray_0 <= phi_9_readyArray_0;
	phi_9_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_35_dataOutArray_0),phi_9_dataInArray_0'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	add_27_pValidArray_1 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= add_27_readyArray_1;
	add_27_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),add_27_dataInArray_1'length));

	add_27_clk <= clk;
	add_27_rst <= rst;
	Buffer_8_pValidArray_0 <= add_27_validArray_0;
	add_27_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(add_27_dataOutArray_0),Buffer_8_dataInArray_0'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	icmp_28_pValidArray_1 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= icmp_28_readyArray_1;
	icmp_28_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),icmp_28_dataInArray_1'length));

	icmp_28_clk <= clk;
	icmp_28_rst <= rst;
	Buffer_9_pValidArray_0 <= icmp_28_validArray_0;
	icmp_28_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_28_dataOutArray_0),Buffer_9_dataInArray_0'length));

	phi_n8_clk <= clk;
	phi_n8_rst <= rst;
	add_27_pValidArray_0 <= phi_n8_validArray_0;
	phi_n8_nReadyArray_0 <= add_27_readyArray_0;
	add_27_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n8_dataOutArray_0),add_27_dataInArray_0'length));

	phi_n9_clk <= clk;
	phi_n9_rst <= rst;
	branch_18_pValidArray_0 <= phi_n9_validArray_0;
	phi_n9_nReadyArray_0 <= branch_18_readyArray_0;
	branch_18_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n9_dataOutArray_0),branch_18_dataInArray_0'length));

	phi_n10_clk <= clk;
	phi_n10_rst <= rst;
	branch_19_pValidArray_0 <= phi_n10_validArray_0;
	phi_n10_nReadyArray_0 <= branch_19_readyArray_0;
	branch_19_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n10_dataOutArray_0),branch_19_dataInArray_0'length));

	phi_n11_clk <= clk;
	phi_n11_rst <= rst;
	branch_20_pValidArray_0 <= phi_n11_validArray_0;
	phi_n11_nReadyArray_0 <= branch_20_readyArray_0;
	branch_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n11_dataOutArray_0),branch_20_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_28_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_28_readyArray_0;
	icmp_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_28_dataInArray_0'length));
	branch_17_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_17_readyArray_0;
	branch_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_17_dataInArray_0'length));

	branch_17_clk <= clk;
	branch_17_rst <= rst;
	phi_5_pValidArray_2 <= branch_17_validArray_0;
	branch_17_nReadyArray_0 <= phi_5_readyArray_2;
	phi_5_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_17_dataOutArray_0),phi_5_dataInArray_2'length));
	sink_14_pValidArray_0 <= branch_17_validArray_1;
	branch_17_nReadyArray_1 <= sink_14_readyArray_0;
	sink_14_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_17_dataOutArray_1),sink_14_dataInArray_0'length));

	branch_18_clk <= clk;
	branch_18_rst <= rst;
	phi_6_pValidArray_2 <= branch_18_validArray_0;
	branch_18_nReadyArray_0 <= phi_6_readyArray_2;
	phi_6_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_18_dataOutArray_0),phi_6_dataInArray_2'length));
	phi_n5_pValidArray_0 <= branch_18_validArray_1;
	branch_18_nReadyArray_1 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_18_dataOutArray_1),phi_n5_dataInArray_0'length));

	branch_19_clk <= clk;
	branch_19_rst <= rst;
	phi_n6_pValidArray_1 <= branch_19_validArray_0;
	branch_19_nReadyArray_0 <= phi_n6_readyArray_1;
	phi_n6_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_19_dataOutArray_0),phi_n6_dataInArray_1'length));
	phi_n3_pValidArray_0 <= branch_19_validArray_1;
	branch_19_nReadyArray_1 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_19_dataOutArray_1),phi_n3_dataInArray_0'length));

	branch_20_clk <= clk;
	branch_20_rst <= rst;
	phi_n7_pValidArray_1 <= branch_20_validArray_0;
	branch_20_nReadyArray_0 <= phi_n7_readyArray_1;
	phi_n7_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_20_dataOutArray_0),phi_n7_dataInArray_1'length));
	phi_n4_pValidArray_0 <= branch_20_validArray_1;
	branch_20_nReadyArray_1 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_20_dataOutArray_1),phi_n4_dataInArray_0'length));

	fork_20_clk <= clk;
	fork_20_rst <= rst;
	branch_20_pValidArray_1 <= fork_20_validArray_0;
	fork_20_nReadyArray_0 <= branch_20_readyArray_1;
	branch_20_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_0),branch_20_dataInArray_1'length));
	branch_19_pValidArray_1 <= fork_20_validArray_1;
	fork_20_nReadyArray_1 <= branch_19_readyArray_1;
	branch_19_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_1),branch_19_dataInArray_1'length));
	branch_18_pValidArray_1 <= fork_20_validArray_2;
	fork_20_nReadyArray_2 <= branch_18_readyArray_1;
	branch_18_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_2),branch_18_dataInArray_1'length));
	branch_17_pValidArray_1 <= fork_20_validArray_3;
	fork_20_nReadyArray_3 <= branch_17_readyArray_1;
	branch_17_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_3),branch_17_dataInArray_1'length));
	branchC_31_pValidArray_1 <= fork_20_validArray_4;
	fork_20_nReadyArray_4 <= branchC_31_readyArray_1;
	branchC_31_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_4),branchC_31_dataInArray_1'length));

	phiC_20_clk <= clk;
	phiC_20_rst <= rst;
	Buffer_31_pValidArray_0 <= phiC_20_validArray_0;
	phiC_20_nReadyArray_0 <= Buffer_31_readyArray_0;
	Buffer_31_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_20_dataOutArray_0),Buffer_31_dataInArray_0'length));

	branchC_31_clk <= clk;
	branchC_31_rst <= rst;
	phiC_18_pValidArray_1 <= branchC_31_validArray_0;
	branchC_31_nReadyArray_0 <= phiC_18_readyArray_1;
	phiC_18_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_31_dataOutArray_0),phiC_18_dataInArray_1'length));
	phiC_21_pValidArray_0 <= branchC_31_validArray_1;
	branchC_31_nReadyArray_1 <= phiC_21_readyArray_0;
	phiC_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_31_dataOutArray_1),phiC_21_dataInArray_0'length));

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_9_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "1";

	source_5_clk <= clk;
	source_5_rst <= rst;
	cst_10_pValidArray_0 <= source_5_validArray_0;
	source_5_nReadyArray_0 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "11";

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	fork_3_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),fork_3_dataInArray_0'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	fork_20_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= fork_20_readyArray_0;
	fork_20_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),fork_20_dataInArray_0'length));

	Buffer_31_clk <= clk;
	Buffer_31_rst <= rst;
	branchC_31_pValidArray_0 <= Buffer_31_validArray_0;
	Buffer_31_nReadyArray_0 <= branchC_31_readyArray_0;
	branchC_31_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_31_dataOutArray_0),branchC_31_dataInArray_0'length));

	cst_11_clk <= clk;
	cst_11_rst <= rst;
	mul_30_pValidArray_1 <= cst_11_validArray_0;
	cst_11_nReadyArray_0 <= mul_30_readyArray_1;
	mul_30_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_11_dataOutArray_0),mul_30_dataInArray_1'length));

	mul_30_clk <= clk;
	mul_30_rst <= rst;
	add_31_pValidArray_0 <= mul_30_validArray_0;
	mul_30_nReadyArray_0 <= add_31_readyArray_0;
	add_31_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_30_dataOutArray_0),add_31_dataInArray_0'length));

	add_31_clk <= clk;
	add_31_rst <= rst;
	store_0_pValidArray_1 <= add_31_validArray_0;
	add_31_nReadyArray_0 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(add_31_dataOutArray_0),store_0_dataInArray_1'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	MC_sol_pValidArray_2 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= MC_sol_readyArray_2;
	MC_sol_dataInArray_2 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),MC_sol_dataInArray_2'length));
	MC_sol_pValidArray_1 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= MC_sol_readyArray_1;
	MC_sol_dataInArray_1 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),MC_sol_dataInArray_1'length));

	cst_12_clk <= clk;
	cst_12_rst <= rst;
	add_34_pValidArray_1 <= cst_12_validArray_0;
	cst_12_nReadyArray_0 <= add_34_readyArray_1;
	add_34_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_12_dataOutArray_0),add_34_dataInArray_1'length));

	add_34_clk <= clk;
	add_34_rst <= rst;
	Buffer_10_pValidArray_0 <= add_34_validArray_0;
	add_34_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(add_34_dataOutArray_0),Buffer_10_dataInArray_0'length));

	cst_13_clk <= clk;
	cst_13_rst <= rst;
	icmp_35_pValidArray_1 <= cst_13_validArray_0;
	cst_13_nReadyArray_0 <= icmp_35_readyArray_1;
	icmp_35_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_13_dataOutArray_0),icmp_35_dataInArray_1'length));

	icmp_35_clk <= clk;
	icmp_35_rst <= rst;
	Buffer_11_pValidArray_0 <= icmp_35_validArray_0;
	icmp_35_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_35_dataOutArray_0),Buffer_11_dataInArray_0'length));

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	fork_6_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_dataOutArray_0),fork_6_dataInArray_0'length));

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	fork_7_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n4_dataOutArray_0),fork_7_dataInArray_0'length));

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	fork_8_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n5_dataOutArray_0),fork_8_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	icmp_35_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= icmp_35_readyArray_0;
	icmp_35_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),icmp_35_dataInArray_0'length));
	branch_21_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= branch_21_readyArray_0;
	branch_21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),branch_21_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	mul_30_pValidArray_0 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= mul_30_readyArray_0;
	mul_30_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),mul_30_dataInArray_0'length));
	branch_22_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= branch_22_readyArray_0;
	branch_22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),branch_22_dataInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	add_31_pValidArray_1 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= add_31_readyArray_1;
	add_31_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),add_31_dataInArray_1'length));
	add_34_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= add_34_readyArray_0;
	add_34_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),add_34_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	store_0_pValidArray_0 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),store_0_dataInArray_0'length));
	branch_23_pValidArray_0 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= branch_23_readyArray_0;
	branch_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),branch_23_dataInArray_0'length));

	branch_21_clk <= clk;
	branch_21_rst <= rst;
	phi_3_pValidArray_2 <= branch_21_validArray_0;
	branch_21_nReadyArray_0 <= phi_3_readyArray_2;
	phi_3_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_21_dataOutArray_0),phi_3_dataInArray_2'length));
	sink_15_pValidArray_0 <= branch_21_validArray_1;
	branch_21_nReadyArray_1 <= sink_15_readyArray_0;
	sink_15_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_21_dataOutArray_1),sink_15_dataInArray_0'length));

	branch_22_clk <= clk;
	branch_22_rst <= rst;
	phi_n2_pValidArray_1 <= branch_22_validArray_0;
	branch_22_nReadyArray_0 <= phi_n2_readyArray_1;
	phi_n2_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_22_dataOutArray_0),phi_n2_dataInArray_1'length));
	phi_n0_pValidArray_0 <= branch_22_validArray_1;
	branch_22_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_22_dataOutArray_1),phi_n0_dataInArray_0'length));

	branch_23_clk <= clk;
	branch_23_rst <= rst;
	sink_16_pValidArray_0 <= branch_23_validArray_0;
	branch_23_nReadyArray_0 <= sink_16_readyArray_0;
	sink_16_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_23_dataOutArray_0),sink_16_dataInArray_0'length));
	phi_n1_pValidArray_0 <= branch_23_validArray_1;
	branch_23_nReadyArray_1 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_23_dataOutArray_1),phi_n1_dataInArray_0'length));

	fork_21_clk <= clk;
	fork_21_rst <= rst;
	branch_23_pValidArray_1 <= fork_21_validArray_0;
	fork_21_nReadyArray_0 <= branch_23_readyArray_1;
	branch_23_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_0),branch_23_dataInArray_1'length));
	branch_22_pValidArray_1 <= fork_21_validArray_1;
	fork_21_nReadyArray_1 <= branch_22_readyArray_1;
	branch_22_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_1),branch_22_dataInArray_1'length));
	branch_21_pValidArray_1 <= fork_21_validArray_2;
	fork_21_nReadyArray_2 <= branch_21_readyArray_1;
	branch_21_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_2),branch_21_dataInArray_1'length));
	branchC_32_pValidArray_1 <= fork_21_validArray_3;
	fork_21_nReadyArray_3 <= branchC_32_readyArray_1;
	branchC_32_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_3),branchC_32_dataInArray_1'length));

	cst_16_clk <= clk;
	cst_16_rst <= rst;
	MC_sol_pValidArray_0 <= cst_16_validArray_0;
	cst_16_nReadyArray_0 <= MC_sol_readyArray_0;
	MC_sol_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_16_dataOutArray_0),MC_sol_dataInArray_0'length));

	phiC_21_clk <= clk;
	phiC_21_rst <= rst;
	forkC_31_pValidArray_0 <= phiC_21_validArray_0;
	phiC_21_nReadyArray_0 <= forkC_31_readyArray_0;
	forkC_31_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_21_dataOutArray_0),forkC_31_dataInArray_0'length));

	forkC_31_clk <= clk;
	forkC_31_rst <= rst;
	cst_16_pValidArray_0 <= forkC_31_validArray_0;
	forkC_31_nReadyArray_0 <= cst_16_readyArray_0;
	cst_16_dataInArray_0 <= "1";
	Buffer_32_pValidArray_0 <= forkC_31_validArray_1;
	forkC_31_nReadyArray_1 <= Buffer_32_readyArray_0;
	Buffer_32_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_31_dataOutArray_1),Buffer_32_dataInArray_0'length));

	branchC_32_clk <= clk;
	branchC_32_rst <= rst;
	phiC_17_pValidArray_1 <= branchC_32_validArray_0;
	branchC_32_nReadyArray_0 <= phiC_17_readyArray_1;
	phiC_17_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_32_dataOutArray_0),phiC_17_dataInArray_1'length));
	phiC_22_pValidArray_0 <= branchC_32_validArray_1;
	branchC_32_nReadyArray_1 <= phiC_22_readyArray_0;
	phiC_22_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_32_dataOutArray_1),phiC_22_dataInArray_0'length));

	source_6_clk <= clk;
	source_6_rst <= rst;
	cst_11_pValidArray_0 <= source_6_validArray_0;
	source_6_nReadyArray_0 <= cst_11_readyArray_0;
	cst_11_dataInArray_0 <= "11110";

	source_7_clk <= clk;
	source_7_rst <= rst;
	cst_12_pValidArray_0 <= source_7_validArray_0;
	source_7_nReadyArray_0 <= cst_12_readyArray_0;
	cst_12_dataInArray_0 <= "1";

	source_8_clk <= clk;
	source_8_rst <= rst;
	cst_13_pValidArray_0 <= source_8_validArray_0;
	source_8_nReadyArray_0 <= cst_13_readyArray_0;
	cst_13_dataInArray_0 <= "11100";

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	fork_4_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),fork_4_dataInArray_0'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	fork_21_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= fork_21_readyArray_0;
	fork_21_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),fork_21_dataInArray_0'length));

	Buffer_32_clk <= clk;
	Buffer_32_rst <= rst;
	branchC_32_pValidArray_0 <= Buffer_32_validArray_0;
	Buffer_32_nReadyArray_0 <= branchC_32_readyArray_0;
	branchC_32_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_32_dataOutArray_0),branchC_32_dataInArray_0'length));

	cst_14_clk <= clk;
	cst_14_rst <= rst;
	add_37_pValidArray_1 <= cst_14_validArray_0;
	cst_14_nReadyArray_0 <= add_37_readyArray_1;
	add_37_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_14_dataOutArray_0),add_37_dataInArray_1'length));

	add_37_clk <= clk;
	add_37_rst <= rst;
	Buffer_12_pValidArray_0 <= add_37_validArray_0;
	add_37_nReadyArray_0 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(add_37_dataOutArray_0),Buffer_12_dataInArray_0'length));

	cst_15_clk <= clk;
	cst_15_rst <= rst;
	icmp_38_pValidArray_1 <= cst_15_validArray_0;
	cst_15_nReadyArray_0 <= icmp_38_readyArray_1;
	icmp_38_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_15_dataOutArray_0),icmp_38_dataInArray_1'length));

	icmp_38_clk <= clk;
	icmp_38_rst <= rst;
	Buffer_13_pValidArray_0 <= icmp_38_validArray_0;
	icmp_38_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_38_dataOutArray_0),Buffer_13_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	add_37_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= add_37_readyArray_0;
	add_37_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),add_37_dataInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	branch_24_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= branch_24_readyArray_0;
	branch_24_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),branch_24_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_38_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_38_readyArray_0;
	icmp_38_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),icmp_38_dataInArray_0'length));
	branch_25_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_25_readyArray_0;
	branch_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),branch_25_dataInArray_0'length));

	branch_24_clk <= clk;
	branch_24_rst <= rst;
	sink_17_pValidArray_0 <= branch_24_validArray_0;
	branch_24_nReadyArray_0 <= sink_17_readyArray_0;
	sink_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_24_dataOutArray_0),sink_17_dataInArray_0'length));
	Buffer_24_pValidArray_0 <= branch_24_validArray_1;
	branch_24_nReadyArray_1 <= Buffer_24_readyArray_0;
	Buffer_24_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_24_dataOutArray_1),Buffer_24_dataInArray_0'length));

	branch_25_clk <= clk;
	branch_25_rst <= rst;
	phi_1_pValidArray_2 <= branch_25_validArray_0;
	branch_25_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_25_dataOutArray_0),phi_1_dataInArray_2'length));
	sink_18_pValidArray_0 <= branch_25_validArray_1;
	branch_25_nReadyArray_1 <= sink_18_readyArray_0;
	sink_18_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_25_dataOutArray_1),sink_18_dataInArray_0'length));

	fork_22_clk <= clk;
	fork_22_rst <= rst;
	branch_25_pValidArray_1 <= fork_22_validArray_0;
	fork_22_nReadyArray_0 <= branch_25_readyArray_1;
	branch_25_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_0),branch_25_dataInArray_1'length));
	branch_24_pValidArray_1 <= fork_22_validArray_1;
	fork_22_nReadyArray_1 <= branch_24_readyArray_1;
	branch_24_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_1),branch_24_dataInArray_1'length));
	branchC_33_pValidArray_1 <= fork_22_validArray_2;
	fork_22_nReadyArray_2 <= branchC_33_readyArray_1;
	branchC_33_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_2),branchC_33_dataInArray_1'length));

	phiC_22_clk <= clk;
	phiC_22_rst <= rst;
	branchC_33_pValidArray_0 <= phiC_22_validArray_0;
	phiC_22_nReadyArray_0 <= branchC_33_readyArray_0;
	branchC_33_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_22_dataOutArray_0),branchC_33_dataInArray_0'length));

	branchC_33_clk <= clk;
	branchC_33_rst <= rst;
	Buffer_33_pValidArray_0 <= branchC_33_validArray_0;
	branchC_33_nReadyArray_0 <= Buffer_33_readyArray_0;
	Buffer_33_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_33_dataOutArray_0),Buffer_33_dataInArray_0'length));
	Buffer_34_pValidArray_0 <= branchC_33_validArray_1;
	branchC_33_nReadyArray_1 <= Buffer_34_readyArray_0;
	Buffer_34_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_33_dataOutArray_1),Buffer_34_dataInArray_0'length));

	source_9_clk <= clk;
	source_9_rst <= rst;
	cst_14_pValidArray_0 <= source_9_validArray_0;
	source_9_nReadyArray_0 <= cst_14_readyArray_0;
	cst_14_dataInArray_0 <= "1";

	source_10_clk <= clk;
	source_10_rst <= rst;
	cst_15_pValidArray_0 <= source_10_validArray_0;
	source_10_nReadyArray_0 <= cst_15_readyArray_0;
	cst_15_dataInArray_0 <= "11100";

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	fork_5_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),fork_5_dataInArray_0'length));

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	fork_22_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= fork_22_readyArray_0;
	fork_22_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_13_dataOutArray_0),fork_22_dataInArray_0'length));

	Buffer_24_clk <= clk;
	Buffer_24_rst <= rst;
	phi_n15_pValidArray_0 <= Buffer_24_validArray_0;
	Buffer_24_nReadyArray_0 <= phi_n15_readyArray_0;
	phi_n15_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_24_dataOutArray_0),phi_n15_dataInArray_0'length));

	Buffer_33_clk <= clk;
	Buffer_33_rst <= rst;
	phiC_16_pValidArray_1 <= Buffer_33_validArray_0;
	Buffer_33_nReadyArray_0 <= phiC_16_readyArray_1;
	phiC_16_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_33_dataOutArray_0),phiC_16_dataInArray_1'length));

	Buffer_34_clk <= clk;
	Buffer_34_rst <= rst;
	phiC_23_pValidArray_0 <= Buffer_34_validArray_0;
	Buffer_34_nReadyArray_0 <= phiC_23_readyArray_0;
	phiC_23_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_34_dataOutArray_0),phiC_23_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_3 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_3'length));

	phi_n15_clk <= clk;
	phi_n15_rst <= rst;
	ret_0_pValidArray_0 <= phi_n15_validArray_0;
	phi_n15_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n15_dataOutArray_0),ret_0_dataInArray_0'length));

	phiC_23_clk <= clk;
	phiC_23_rst <= rst;
	sink_0_pValidArray_0 <= phiC_23_validArray_0;
	phiC_23_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_23_dataOutArray_0),sink_0_dataInArray_0'length));

	MC_filter_clk <= clk;
	MC_filter_rst <= rst;
	filter_ce0 <= MC_filter_we0_ce0;
	filter_we0 <= MC_filter_we0_ce0;
	load_14_pValidArray_0 <= MC_filter_validArray_0;
	MC_filter_nReadyArray_0 <= load_14_readyArray_0;
	load_14_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_filter_dataOutArray_0),load_14_dataInArray_0'length));
	end_0_pValidArray_0 <= MC_filter_validArray_1;
	MC_filter_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_filter_dataOutArray_1),end_0_dataInArray_0'length));

	MC_orig_clk <= clk;
	MC_orig_rst <= rst;
	orig_ce0 <= MC_orig_we0_ce0;
	orig_we0 <= MC_orig_we0_ce0;
	load_21_pValidArray_0 <= MC_orig_validArray_0;
	MC_orig_nReadyArray_0 <= load_21_readyArray_0;
	load_21_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_orig_dataOutArray_0),load_21_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_orig_validArray_1;
	MC_orig_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_orig_dataOutArray_1),end_0_dataInArray_1'length));

	MC_sol_clk <= clk;
	MC_sol_rst <= rst;
	sol_ce0 <= MC_sol_we0_ce0;
	sol_we0 <= MC_sol_we0_ce0;
	end_0_pValidArray_2 <= MC_sol_validArray_0;
	MC_sol_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(MC_sol_dataOutArray_0),end_0_dataInArray_2'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	sink_12_clk <= clk;
	sink_12_rst <= rst;

	sink_13_clk <= clk;
	sink_13_rst <= rst;

	sink_14_clk <= clk;
	sink_14_rst <= rst;

	sink_15_clk <= clk;
	sink_15_rst <= rst;

	sink_16_clk <= clk;
	sink_16_rst <= rst;

	sink_17_clk <= clk;
	sink_17_rst <= rst;

	sink_18_clk <= clk;
	sink_18_rst <= rst;

	sink_19_clk <= clk;
	sink_19_rst <= rst;

	sink_20_clk <= clk;
	sink_20_rst <= rst;

	sink_21_clk <= clk;
	sink_21_rst <= rst;

	sink_22_clk <= clk;
	sink_22_rst <= rst;

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_24: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_24_clk,
	rst => forkC_24_rst,
	dataInArray(0) => forkC_24_dataInArray_0,
	pValidArray(0) => forkC_24_pValidArray_0,
	readyArray(0) => forkC_24_readyArray_0,
	nReadyArray(0) => forkC_24_nReadyArray_0,
	nReadyArray(1) => forkC_24_nReadyArray_1,
	nReadyArray(2) => forkC_24_nReadyArray_2,
	validArray(0) => forkC_24_validArray_0,
	validArray(1) => forkC_24_validArray_1,
	validArray(2) => forkC_24_validArray_2,
	dataOutArray(0) => forkC_24_dataOutArray_0,
	dataOutArray(1) => forkC_24_dataOutArray_1,
	dataOutArray(2) => forkC_24_dataOutArray_2
);

branchC_26: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_26_clk,
	rst => branchC_26_rst,
	dataInArray(0) => branchC_26_dataInArray_0,
	Condition(0) => branchC_26_dataInArray_1,
	pValidArray(0) => branchC_26_pValidArray_0,
	pValidArray(1) => branchC_26_pValidArray_1,
	readyArray(0) => branchC_26_readyArray_0,
	readyArray(1) => branchC_26_readyArray_1,
	nReadyArray(0) => branchC_26_nReadyArray_0,
	nReadyArray(1) => branchC_26_nReadyArray_1,
	validArray(0) => branchC_26_validArray_0,
	validArray(1) => branchC_26_validArray_1,
	dataOutArray(0) => branchC_26_dataOutArray_0,
	dataOutArray(1) => branchC_26_dataOutArray_1
);

fork_25: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_25_clk,
	rst => fork_25_rst,
	dataInArray(0) => fork_25_dataInArray_0,
	pValidArray(0) => fork_25_pValidArray_0,
	readyArray(0) => fork_25_readyArray_0,
	nReadyArray(0) => fork_25_nReadyArray_0,
	nReadyArray(1) => fork_25_nReadyArray_1,
	validArray(0) => fork_25_validArray_0,
	validArray(1) => fork_25_validArray_1,
	dataOutArray(0) => fork_25_dataOutArray_0,
	dataOutArray(1) => fork_25_dataOutArray_1
);

Buffer_21: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_21_clk,
	rst => Buffer_21_rst,
	dataInArray(0) => Buffer_21_dataInArray_0,
	pValidArray(0) => Buffer_21_pValidArray_0,
	readyArray(0) => Buffer_21_readyArray_0,
	nReadyArray(0) => Buffer_21_nReadyArray_0,
	validArray(0) => Buffer_21_validArray_0,
	dataOutArray(0) => Buffer_21_dataOutArray_0
);

Buffer_25: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_25_clk,
	rst => Buffer_25_rst,
	dataInArray(0) => Buffer_25_dataInArray_0,
	pValidArray(0) => Buffer_25_pValidArray_0,
	readyArray(0) => Buffer_25_readyArray_0,
	nReadyArray(0) => Buffer_25_nReadyArray_0,
	validArray(0) => Buffer_25_validArray_0,
	dataOutArray(0) => Buffer_25_dataOutArray_0
);

phi_1: entity work.Mux(arch) generic map (3,1,5,5,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

brCst_block2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block2_clk,
	rst => brCst_block2_rst,
	dataInArray(0) => brCst_block2_dataInArray_0,
	pValidArray(0) => brCst_block2_pValidArray_0,
	readyArray(0) => brCst_block2_readyArray_0,
	nReadyArray(0) => brCst_block2_nReadyArray_0,
	validArray(0) => brCst_block2_validArray_0,
	dataOutArray(0) => brCst_block2_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

branch_1: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

fork_16: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_16_clk,
	rst => fork_16_rst,
	dataInArray(0) => fork_16_dataInArray_0,
	pValidArray(0) => fork_16_pValidArray_0,
	readyArray(0) => fork_16_readyArray_0,
	nReadyArray(0) => fork_16_nReadyArray_0,
	nReadyArray(1) => fork_16_nReadyArray_1,
	nReadyArray(2) => fork_16_nReadyArray_2,
	validArray(0) => fork_16_validArray_0,
	validArray(1) => fork_16_validArray_1,
	validArray(2) => fork_16_validArray_2,
	dataOutArray(0) => fork_16_dataOutArray_0,
	dataOutArray(1) => fork_16_dataOutArray_1,
	dataOutArray(2) => fork_16_dataOutArray_2
);

phiC_16: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_16_clk,
	rst => phiC_16_rst,
	dataInArray(0) => phiC_16_dataInArray_0,
	dataInArray(1) => phiC_16_dataInArray_1,
	pValidArray(0) => phiC_16_pValidArray_0,
	pValidArray(1) => phiC_16_pValidArray_1,
	readyArray(0) => phiC_16_readyArray_0,
	readyArray(1) => phiC_16_readyArray_1,
	nReadyArray(0) => phiC_16_nReadyArray_0,
	nReadyArray(1) => phiC_16_nReadyArray_1,
	validArray(0) => phiC_16_validArray_0,
	validArray(1) => phiC_16_validArray_1,
	dataOutArray(0) => phiC_16_dataOutArray_0,
	Condition(0) => phiC_16_dataOutArray_1
);

forkC_26: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_26_clk,
	rst => forkC_26_rst,
	dataInArray(0) => forkC_26_dataInArray_0,
	pValidArray(0) => forkC_26_pValidArray_0,
	readyArray(0) => forkC_26_readyArray_0,
	nReadyArray(0) => forkC_26_nReadyArray_0,
	nReadyArray(1) => forkC_26_nReadyArray_1,
	nReadyArray(2) => forkC_26_nReadyArray_2,
	validArray(0) => forkC_26_validArray_0,
	validArray(1) => forkC_26_validArray_1,
	validArray(2) => forkC_26_validArray_2,
	dataOutArray(0) => forkC_26_dataOutArray_0,
	dataOutArray(1) => forkC_26_dataOutArray_1,
	dataOutArray(2) => forkC_26_dataOutArray_2
);

branchC_27: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_27_clk,
	rst => branchC_27_rst,
	dataInArray(0) => branchC_27_dataInArray_0,
	Condition(0) => branchC_27_dataInArray_1,
	pValidArray(0) => branchC_27_pValidArray_0,
	pValidArray(1) => branchC_27_pValidArray_1,
	readyArray(0) => branchC_27_readyArray_0,
	readyArray(1) => branchC_27_readyArray_1,
	nReadyArray(0) => branchC_27_nReadyArray_0,
	nReadyArray(1) => branchC_27_nReadyArray_1,
	validArray(0) => branchC_27_validArray_0,
	validArray(1) => branchC_27_validArray_1,
	dataOutArray(0) => branchC_27_dataOutArray_0,
	dataOutArray(1) => branchC_27_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_26: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_26_clk,
	rst => Buffer_26_rst,
	dataInArray(0) => Buffer_26_dataInArray_0,
	pValidArray(0) => Buffer_26_pValidArray_0,
	readyArray(0) => Buffer_26_readyArray_0,
	nReadyArray(0) => Buffer_26_nReadyArray_0,
	validArray(0) => Buffer_26_validArray_0,
	dataOutArray(0) => Buffer_26_dataOutArray_0
);

Buffer_27: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_27_clk,
	rst => Buffer_27_rst,
	dataInArray(0) => Buffer_27_dataInArray_0,
	pValidArray(0) => Buffer_27_pValidArray_0,
	readyArray(0) => Buffer_27_readyArray_0,
	nReadyArray(0) => Buffer_27_nReadyArray_0,
	validArray(0) => Buffer_27_validArray_0,
	dataOutArray(0) => Buffer_27_dataOutArray_0
);

phi_3: entity work.Mux(arch) generic map (3,1,5,5,1)
port map (
	clk => phi_3_clk,
	rst => phi_3_rst,
	Condition(0) => phi_3_dataInArray_0,
	dataInArray(0) => phi_3_dataInArray_1,
	dataInArray(1) => phi_3_dataInArray_2,
	pValidArray(0) => phi_3_pValidArray_0,
	pValidArray(1) => phi_3_pValidArray_1,
	pValidArray(2) => phi_3_pValidArray_2,
	readyArray(0) => phi_3_readyArray_0,
	readyArray(1) => phi_3_readyArray_1,
	readyArray(2) => phi_3_readyArray_2,
	nReadyArray(0) => phi_3_nReadyArray_0,
	validArray(0) => phi_3_validArray_0,
	dataOutArray(0) => phi_3_dataOutArray_0
);

brCst_block3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block3_clk,
	rst => brCst_block3_rst,
	dataInArray(0) => brCst_block3_dataInArray_0,
	pValidArray(0) => brCst_block3_pValidArray_0,
	readyArray(0) => brCst_block3_readyArray_0,
	nReadyArray(0) => brCst_block3_nReadyArray_0,
	validArray(0) => brCst_block3_validArray_0,
	dataOutArray(0) => brCst_block3_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	dataInArray(1) => phi_n2_dataInArray_1,
	pValidArray(0) => phi_n2_pValidArray_0,
	pValidArray(1) => phi_n2_pValidArray_1,
	readyArray(0) => phi_n2_readyArray_0,
	readyArray(1) => phi_n2_readyArray_1,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

branch_3: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branch_6: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

fork_17: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_17_clk,
	rst => fork_17_rst,
	dataInArray(0) => fork_17_dataInArray_0,
	pValidArray(0) => fork_17_pValidArray_0,
	readyArray(0) => fork_17_readyArray_0,
	nReadyArray(0) => fork_17_nReadyArray_0,
	nReadyArray(1) => fork_17_nReadyArray_1,
	nReadyArray(2) => fork_17_nReadyArray_2,
	nReadyArray(3) => fork_17_nReadyArray_3,
	nReadyArray(4) => fork_17_nReadyArray_4,
	validArray(0) => fork_17_validArray_0,
	validArray(1) => fork_17_validArray_1,
	validArray(2) => fork_17_validArray_2,
	validArray(3) => fork_17_validArray_3,
	validArray(4) => fork_17_validArray_4,
	dataOutArray(0) => fork_17_dataOutArray_0,
	dataOutArray(1) => fork_17_dataOutArray_1,
	dataOutArray(2) => fork_17_dataOutArray_2,
	dataOutArray(3) => fork_17_dataOutArray_3,
	dataOutArray(4) => fork_17_dataOutArray_4
);

phiC_17: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_17_clk,
	rst => phiC_17_rst,
	dataInArray(0) => phiC_17_dataInArray_0,
	dataInArray(1) => phiC_17_dataInArray_1,
	pValidArray(0) => phiC_17_pValidArray_0,
	pValidArray(1) => phiC_17_pValidArray_1,
	readyArray(0) => phiC_17_readyArray_0,
	readyArray(1) => phiC_17_readyArray_1,
	nReadyArray(0) => phiC_17_nReadyArray_0,
	nReadyArray(1) => phiC_17_nReadyArray_1,
	validArray(0) => phiC_17_validArray_0,
	validArray(1) => phiC_17_validArray_1,
	dataOutArray(0) => phiC_17_dataOutArray_0,
	Condition(0) => phiC_17_dataOutArray_1
);

forkC_27: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_27_clk,
	rst => forkC_27_rst,
	dataInArray(0) => forkC_27_dataInArray_0,
	pValidArray(0) => forkC_27_pValidArray_0,
	readyArray(0) => forkC_27_readyArray_0,
	nReadyArray(0) => forkC_27_nReadyArray_0,
	nReadyArray(1) => forkC_27_nReadyArray_1,
	nReadyArray(2) => forkC_27_nReadyArray_2,
	nReadyArray(3) => forkC_27_nReadyArray_3,
	validArray(0) => forkC_27_validArray_0,
	validArray(1) => forkC_27_validArray_1,
	validArray(2) => forkC_27_validArray_2,
	validArray(3) => forkC_27_validArray_3,
	dataOutArray(0) => forkC_27_dataOutArray_0,
	dataOutArray(1) => forkC_27_dataOutArray_1,
	dataOutArray(2) => forkC_27_dataOutArray_2,
	dataOutArray(3) => forkC_27_dataOutArray_3
);

branchC_28: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_28_clk,
	rst => branchC_28_rst,
	dataInArray(0) => branchC_28_dataInArray_0,
	Condition(0) => branchC_28_dataInArray_1,
	pValidArray(0) => branchC_28_pValidArray_0,
	pValidArray(1) => branchC_28_pValidArray_1,
	readyArray(0) => branchC_28_readyArray_0,
	readyArray(1) => branchC_28_readyArray_1,
	nReadyArray(0) => branchC_28_nReadyArray_0,
	nReadyArray(1) => branchC_28_nReadyArray_1,
	validArray(0) => branchC_28_validArray_0,
	validArray(1) => branchC_28_validArray_1,
	dataOutArray(0) => branchC_28_dataOutArray_0,
	dataOutArray(1) => branchC_28_dataOutArray_1
);

Buffer_28: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_28_clk,
	rst => Buffer_28_rst,
	dataInArray(0) => Buffer_28_dataInArray_0,
	pValidArray(0) => Buffer_28_pValidArray_0,
	readyArray(0) => Buffer_28_readyArray_0,
	nReadyArray(0) => Buffer_28_nReadyArray_0,
	validArray(0) => Buffer_28_validArray_0,
	dataOutArray(0) => Buffer_28_dataOutArray_0
);

phi_5: entity work.Mux(arch) generic map (3,1,3,3,1)
port map (
	clk => phi_5_clk,
	rst => phi_5_rst,
	Condition(0) => phi_5_dataInArray_0,
	dataInArray(0) => phi_5_dataInArray_1,
	dataInArray(1) => phi_5_dataInArray_2,
	pValidArray(0) => phi_5_pValidArray_0,
	pValidArray(1) => phi_5_pValidArray_1,
	pValidArray(2) => phi_5_pValidArray_2,
	readyArray(0) => phi_5_readyArray_0,
	readyArray(1) => phi_5_readyArray_1,
	readyArray(2) => phi_5_readyArray_2,
	nReadyArray(0) => phi_5_nReadyArray_0,
	validArray(0) => phi_5_validArray_0,
	dataOutArray(0) => phi_5_dataOutArray_0
);

phi_6: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_6_clk,
	rst => phi_6_rst,
	Condition(0) => phi_6_dataInArray_0,
	dataInArray(0) => phi_6_dataInArray_1,
	dataInArray(1) => phi_6_dataInArray_2,
	pValidArray(0) => phi_6_pValidArray_0,
	pValidArray(1) => phi_6_pValidArray_1,
	pValidArray(2) => phi_6_pValidArray_2,
	readyArray(0) => phi_6_readyArray_0,
	readyArray(1) => phi_6_readyArray_1,
	readyArray(2) => phi_6_readyArray_2,
	nReadyArray(0) => phi_6_nReadyArray_0,
	validArray(0) => phi_6_validArray_0,
	dataOutArray(0) => phi_6_dataOutArray_0
);

brCst_block4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block4_clk,
	rst => brCst_block4_rst,
	dataInArray(0) => brCst_block4_dataInArray_0,
	pValidArray(0) => brCst_block4_pValidArray_0,
	readyArray(0) => brCst_block4_readyArray_0,
	nReadyArray(0) => brCst_block4_nReadyArray_0,
	validArray(0) => brCst_block4_validArray_0,
	dataOutArray(0) => brCst_block4_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

phi_n6: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n6_clk,
	rst => phi_n6_rst,
	dataInArray(0) => phi_n6_dataInArray_0,
	dataInArray(1) => phi_n6_dataInArray_1,
	pValidArray(0) => phi_n6_pValidArray_0,
	pValidArray(1) => phi_n6_pValidArray_1,
	readyArray(0) => phi_n6_readyArray_0,
	readyArray(1) => phi_n6_readyArray_1,
	nReadyArray(0) => phi_n6_nReadyArray_0,
	validArray(0) => phi_n6_validArray_0,
	dataOutArray(0) => phi_n6_dataOutArray_0
);

phi_n7: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n7_clk,
	rst => phi_n7_rst,
	dataInArray(0) => phi_n7_dataInArray_0,
	dataInArray(1) => phi_n7_dataInArray_1,
	pValidArray(0) => phi_n7_pValidArray_0,
	pValidArray(1) => phi_n7_pValidArray_1,
	readyArray(0) => phi_n7_readyArray_0,
	readyArray(1) => phi_n7_readyArray_1,
	nReadyArray(0) => phi_n7_nReadyArray_0,
	validArray(0) => phi_n7_validArray_0,
	dataOutArray(0) => phi_n7_dataOutArray_0
);

branch_7: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

branch_9: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

fork_18: entity work.fork(arch) generic map (1,6,1,1)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	nReadyArray(2) => fork_18_nReadyArray_2,
	nReadyArray(3) => fork_18_nReadyArray_3,
	nReadyArray(4) => fork_18_nReadyArray_4,
	nReadyArray(5) => fork_18_nReadyArray_5,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	validArray(2) => fork_18_validArray_2,
	validArray(3) => fork_18_validArray_3,
	validArray(4) => fork_18_validArray_4,
	validArray(5) => fork_18_validArray_5,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1,
	dataOutArray(2) => fork_18_dataOutArray_2,
	dataOutArray(3) => fork_18_dataOutArray_3,
	dataOutArray(4) => fork_18_dataOutArray_4,
	dataOutArray(5) => fork_18_dataOutArray_5
);

phiC_18: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_18_clk,
	rst => phiC_18_rst,
	dataInArray(0) => phiC_18_dataInArray_0,
	dataInArray(1) => phiC_18_dataInArray_1,
	pValidArray(0) => phiC_18_pValidArray_0,
	pValidArray(1) => phiC_18_pValidArray_1,
	readyArray(0) => phiC_18_readyArray_0,
	readyArray(1) => phiC_18_readyArray_1,
	nReadyArray(0) => phiC_18_nReadyArray_0,
	nReadyArray(1) => phiC_18_nReadyArray_1,
	validArray(0) => phiC_18_validArray_0,
	validArray(1) => phiC_18_validArray_1,
	dataOutArray(0) => phiC_18_dataOutArray_0,
	Condition(0) => phiC_18_dataOutArray_1
);

forkC_28: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_28_clk,
	rst => forkC_28_rst,
	dataInArray(0) => forkC_28_dataInArray_0,
	pValidArray(0) => forkC_28_pValidArray_0,
	readyArray(0) => forkC_28_readyArray_0,
	nReadyArray(0) => forkC_28_nReadyArray_0,
	nReadyArray(1) => forkC_28_nReadyArray_1,
	nReadyArray(2) => forkC_28_nReadyArray_2,
	validArray(0) => forkC_28_validArray_0,
	validArray(1) => forkC_28_validArray_1,
	validArray(2) => forkC_28_validArray_2,
	dataOutArray(0) => forkC_28_dataOutArray_0,
	dataOutArray(1) => forkC_28_dataOutArray_1,
	dataOutArray(2) => forkC_28_dataOutArray_2
);

branchC_29: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_29_clk,
	rst => branchC_29_rst,
	dataInArray(0) => branchC_29_dataInArray_0,
	Condition(0) => branchC_29_dataInArray_1,
	pValidArray(0) => branchC_29_pValidArray_0,
	pValidArray(1) => branchC_29_pValidArray_1,
	readyArray(0) => branchC_29_readyArray_0,
	readyArray(1) => branchC_29_readyArray_1,
	nReadyArray(0) => branchC_29_nReadyArray_0,
	nReadyArray(1) => branchC_29_nReadyArray_1,
	validArray(0) => branchC_29_validArray_0,
	validArray(1) => branchC_29_validArray_1,
	dataOutArray(0) => branchC_29_dataOutArray_0,
	dataOutArray(1) => branchC_29_dataOutArray_1
);

fork_36: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_36_clk,
	rst => fork_36_rst,
	dataInArray(0) => fork_36_dataInArray_0,
	pValidArray(0) => fork_36_pValidArray_0,
	readyArray(0) => fork_36_readyArray_0,
	nReadyArray(0) => fork_36_nReadyArray_0,
	nReadyArray(1) => fork_36_nReadyArray_1,
	validArray(0) => fork_36_validArray_0,
	validArray(1) => fork_36_validArray_1,
	dataOutArray(0) => fork_36_dataOutArray_0,
	dataOutArray(1) => fork_36_dataOutArray_1
);

Buffer_29: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_29_clk,
	rst => Buffer_29_rst,
	dataInArray(0) => Buffer_29_dataInArray_0,
	pValidArray(0) => Buffer_29_pValidArray_0,
	readyArray(0) => Buffer_29_readyArray_0,
	nReadyArray(0) => Buffer_29_nReadyArray_0,
	validArray(0) => Buffer_29_validArray_0,
	dataOutArray(0) => Buffer_29_dataOutArray_0
);

phi_8: entity work.Mux(arch) generic map (3,1,3,3,1)
port map (
	clk => phi_8_clk,
	rst => phi_8_rst,
	Condition(0) => phi_8_dataInArray_0,
	dataInArray(0) => phi_8_dataInArray_1,
	dataInArray(1) => phi_8_dataInArray_2,
	pValidArray(0) => phi_8_pValidArray_0,
	pValidArray(1) => phi_8_pValidArray_1,
	pValidArray(2) => phi_8_pValidArray_2,
	readyArray(0) => phi_8_readyArray_0,
	readyArray(1) => phi_8_readyArray_1,
	readyArray(2) => phi_8_readyArray_2,
	nReadyArray(0) => phi_8_nReadyArray_0,
	validArray(0) => phi_8_validArray_0,
	dataOutArray(0) => phi_8_dataOutArray_0
);

phi_9: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_9_clk,
	rst => phi_9_rst,
	Condition(0) => phi_9_dataInArray_0,
	dataInArray(0) => phi_9_dataInArray_1,
	dataInArray(1) => phi_9_dataInArray_2,
	pValidArray(0) => phi_9_pValidArray_0,
	pValidArray(1) => phi_9_pValidArray_1,
	pValidArray(2) => phi_9_pValidArray_2,
	readyArray(0) => phi_9_readyArray_0,
	readyArray(1) => phi_9_readyArray_1,
	readyArray(2) => phi_9_readyArray_2,
	nReadyArray(0) => phi_9_nReadyArray_0,
	validArray(0) => phi_9_validArray_0,
	dataOutArray(0) => phi_9_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

mul_10: entity work.mul_op(arch) generic map (2,1,5,5)
port map (
	clk => mul_10_clk,
	rst => mul_10_rst,
	dataInArray(0) => mul_10_dataInArray_0,
	dataInArray(1) => mul_10_dataInArray_1,
	pValidArray(0) => mul_10_pValidArray_0,
	pValidArray(1) => mul_10_pValidArray_1,
	readyArray(0) => mul_10_readyArray_0,
	readyArray(1) => mul_10_readyArray_1,
	nReadyArray(0) => mul_10_nReadyArray_0,
	validArray(0) => mul_10_validArray_0,
	dataOutArray(0) => mul_10_dataOutArray_0
);

add_11: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_11_clk,
	rst => add_11_rst,
	dataInArray(0) => add_11_dataInArray_0,
	dataInArray(1) => add_11_dataInArray_1,
	pValidArray(0) => add_11_pValidArray_0,
	pValidArray(1) => add_11_pValidArray_1,
	readyArray(0) => add_11_readyArray_0,
	readyArray(1) => add_11_readyArray_1,
	nReadyArray(0) => add_11_nReadyArray_0,
	validArray(0) => add_11_validArray_0,
	dataOutArray(0) => add_11_dataOutArray_0
);

load_14: entity work.mc_load_op(arch) generic map (2,2,6,32)
port map (
	clk => load_14_clk,
	rst => load_14_rst,
	dataInArray(0) => load_14_dataInArray_0,
	input_addr => load_14_dataInArray_1,
	pValidArray(0) => load_14_pValidArray_0,
	pValidArray(1) => load_14_pValidArray_1,
	readyArray(0) => load_14_readyArray_0,
	readyArray(1) => load_14_readyArray_1,
	nReadyArray(0) => load_14_nReadyArray_0,
	nReadyArray(1) => load_14_nReadyArray_1,
	validArray(0) => load_14_validArray_0,
	validArray(1) => load_14_validArray_1,
	dataOutArray(0) => load_14_dataOutArray_0,
	output_addr => load_14_dataOutArray_1
);

add_15: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_15_clk,
	rst => add_15_rst,
	dataInArray(0) => add_15_dataInArray_0,
	dataInArray(1) => add_15_dataInArray_1,
	pValidArray(0) => add_15_pValidArray_0,
	pValidArray(1) => add_15_pValidArray_1,
	readyArray(0) => add_15_readyArray_0,
	readyArray(1) => add_15_readyArray_1,
	nReadyArray(0) => add_15_nReadyArray_0,
	validArray(0) => add_15_validArray_0,
	dataOutArray(0) => add_15_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

mul_16: entity work.mul_op(arch) generic map (2,1,11,11)
port map (
	clk => mul_16_clk,
	rst => mul_16_rst,
	dataInArray(0) => mul_16_dataInArray_0,
	dataInArray(1) => mul_16_dataInArray_1,
	pValidArray(0) => mul_16_pValidArray_0,
	pValidArray(1) => mul_16_pValidArray_1,
	readyArray(0) => mul_16_readyArray_0,
	readyArray(1) => mul_16_readyArray_1,
	nReadyArray(0) => mul_16_nReadyArray_0,
	validArray(0) => mul_16_validArray_0,
	dataOutArray(0) => mul_16_dataOutArray_0
);

add_17: entity work.add_op(arch) generic map (2,1,12,12)
port map (
	clk => add_17_clk,
	rst => add_17_rst,
	dataInArray(0) => add_17_dataInArray_0,
	dataInArray(1) => add_17_dataInArray_1,
	pValidArray(0) => add_17_pValidArray_0,
	pValidArray(1) => add_17_pValidArray_1,
	readyArray(0) => add_17_readyArray_0,
	readyArray(1) => add_17_readyArray_1,
	nReadyArray(0) => add_17_nReadyArray_0,
	validArray(0) => add_17_validArray_0,
	dataOutArray(0) => add_17_dataOutArray_0
);

add_18: entity work.add_op(arch) generic map (2,1,13,13)
port map (
	clk => add_18_clk,
	rst => add_18_rst,
	dataInArray(0) => add_18_dataInArray_0,
	dataInArray(1) => add_18_dataInArray_1,
	pValidArray(0) => add_18_pValidArray_0,
	pValidArray(1) => add_18_pValidArray_1,
	readyArray(0) => add_18_readyArray_0,
	readyArray(1) => add_18_readyArray_1,
	nReadyArray(0) => add_18_nReadyArray_0,
	validArray(0) => add_18_validArray_0,
	dataOutArray(0) => add_18_dataOutArray_0
);

load_21: entity work.mc_load_op(arch) generic map (2,2,13,32)
port map (
	clk => load_21_clk,
	rst => load_21_rst,
	dataInArray(0) => load_21_dataInArray_0,
	input_addr => load_21_dataInArray_1,
	pValidArray(0) => load_21_pValidArray_0,
	pValidArray(1) => load_21_pValidArray_1,
	readyArray(0) => load_21_readyArray_0,
	readyArray(1) => load_21_readyArray_1,
	nReadyArray(0) => load_21_nReadyArray_0,
	nReadyArray(1) => load_21_nReadyArray_1,
	validArray(0) => load_21_validArray_0,
	validArray(1) => load_21_validArray_1,
	dataOutArray(0) => load_21_dataOutArray_0,
	output_addr => load_21_dataOutArray_1
);

mul_22: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_22_clk,
	rst => mul_22_rst,
	dataInArray(0) => mul_22_dataInArray_0,
	dataInArray(1) => mul_22_dataInArray_1,
	pValidArray(0) => mul_22_pValidArray_0,
	pValidArray(1) => mul_22_pValidArray_1,
	readyArray(0) => mul_22_readyArray_0,
	readyArray(1) => mul_22_readyArray_1,
	nReadyArray(0) => mul_22_nReadyArray_0,
	validArray(0) => mul_22_validArray_0,
	dataOutArray(0) => mul_22_dataOutArray_0
);

add_23: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_23_clk,
	rst => add_23_rst,
	dataInArray(0) => add_23_dataInArray_0,
	dataInArray(1) => add_23_dataInArray_1,
	pValidArray(0) => add_23_pValidArray_0,
	pValidArray(1) => add_23_pValidArray_1,
	readyArray(0) => add_23_readyArray_0,
	readyArray(1) => add_23_readyArray_1,
	nReadyArray(0) => add_23_nReadyArray_0,
	validArray(0) => add_23_validArray_0,
	dataOutArray(0) => add_23_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

add_24: entity work.add_op(arch) generic map (2,1,3,3)
port map (
	clk => add_24_clk,
	rst => add_24_rst,
	dataInArray(0) => add_24_dataInArray_0,
	dataInArray(1) => add_24_dataInArray_1,
	pValidArray(0) => add_24_pValidArray_0,
	pValidArray(1) => add_24_pValidArray_1,
	readyArray(0) => add_24_readyArray_0,
	readyArray(1) => add_24_readyArray_1,
	nReadyArray(0) => add_24_nReadyArray_0,
	validArray(0) => add_24_validArray_0,
	dataOutArray(0) => add_24_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

icmp_25: entity work.icmp_ult_op(arch) generic map (2,1,3,1)
port map (
	clk => icmp_25_clk,
	rst => icmp_25_rst,
	dataInArray(0) => icmp_25_dataInArray_0,
	dataInArray(1) => icmp_25_dataInArray_1,
	pValidArray(0) => icmp_25_pValidArray_0,
	pValidArray(1) => icmp_25_pValidArray_1,
	readyArray(0) => icmp_25_readyArray_0,
	readyArray(1) => icmp_25_readyArray_1,
	nReadyArray(0) => icmp_25_nReadyArray_0,
	validArray(0) => icmp_25_validArray_0,
	dataOutArray(0) => icmp_25_dataOutArray_0
);

phi_n12: entity work.merge(arch) generic map (2,1,3,3)
port map (
	clk => phi_n12_clk,
	rst => phi_n12_rst,
	dataInArray(0) => phi_n12_dataInArray_0,
	dataInArray(1) => phi_n12_dataInArray_1,
	pValidArray(0) => phi_n12_pValidArray_0,
	pValidArray(1) => phi_n12_pValidArray_1,
	readyArray(0) => phi_n12_readyArray_0,
	readyArray(1) => phi_n12_readyArray_1,
	nReadyArray(0) => phi_n12_nReadyArray_0,
	validArray(0) => phi_n12_validArray_0,
	dataOutArray(0) => phi_n12_dataOutArray_0
);

phi_n13: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n13_clk,
	rst => phi_n13_rst,
	dataInArray(0) => phi_n13_dataInArray_0,
	dataInArray(1) => phi_n13_dataInArray_1,
	pValidArray(0) => phi_n13_pValidArray_0,
	pValidArray(1) => phi_n13_pValidArray_1,
	readyArray(0) => phi_n13_readyArray_0,
	readyArray(1) => phi_n13_readyArray_1,
	nReadyArray(0) => phi_n13_nReadyArray_0,
	validArray(0) => phi_n13_validArray_0,
	dataOutArray(0) => phi_n13_dataOutArray_0
);

phi_n14: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n14_clk,
	rst => phi_n14_rst,
	dataInArray(0) => phi_n14_dataInArray_0,
	dataInArray(1) => phi_n14_dataInArray_1,
	pValidArray(0) => phi_n14_pValidArray_0,
	pValidArray(1) => phi_n14_pValidArray_1,
	readyArray(0) => phi_n14_readyArray_0,
	readyArray(1) => phi_n14_readyArray_1,
	nReadyArray(0) => phi_n14_nReadyArray_0,
	validArray(0) => phi_n14_validArray_0,
	dataOutArray(0) => phi_n14_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,3,3,3)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2
);

fork_2: entity work.fork(arch) generic map (1,2,3,3)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

fork_12: entity work.fork(arch) generic map (1,3,3,3)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	nReadyArray(2) => fork_12_nReadyArray_2,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	validArray(2) => fork_12_validArray_2,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1,
	dataOutArray(2) => fork_12_dataOutArray_2
);

fork_13: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1
);

fork_14: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_14_clk,
	rst => fork_14_rst,
	dataInArray(0) => fork_14_dataInArray_0,
	pValidArray(0) => fork_14_pValidArray_0,
	readyArray(0) => fork_14_readyArray_0,
	nReadyArray(0) => fork_14_nReadyArray_0,
	nReadyArray(1) => fork_14_nReadyArray_1,
	validArray(0) => fork_14_validArray_0,
	validArray(1) => fork_14_validArray_1,
	dataOutArray(0) => fork_14_dataOutArray_0,
	dataOutArray(1) => fork_14_dataOutArray_1
);

branch_12: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_12_clk,
	rst => branch_12_rst,
	dataInArray(0) => branch_12_dataInArray_0,
	Condition(0) => branch_12_dataInArray_1,
	pValidArray(0) => branch_12_pValidArray_0,
	pValidArray(1) => branch_12_pValidArray_1,
	readyArray(0) => branch_12_readyArray_0,
	readyArray(1) => branch_12_readyArray_1,
	nReadyArray(0) => branch_12_nReadyArray_0,
	nReadyArray(1) => branch_12_nReadyArray_1,
	validArray(0) => branch_12_validArray_0,
	validArray(1) => branch_12_validArray_1,
	dataOutArray(0) => branch_12_dataOutArray_0,
	dataOutArray(1) => branch_12_dataOutArray_1
);

branch_13: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => branch_13_clk,
	rst => branch_13_rst,
	dataInArray(0) => branch_13_dataInArray_0,
	Condition(0) => branch_13_dataInArray_1,
	pValidArray(0) => branch_13_pValidArray_0,
	pValidArray(1) => branch_13_pValidArray_1,
	readyArray(0) => branch_13_readyArray_0,
	readyArray(1) => branch_13_readyArray_1,
	nReadyArray(0) => branch_13_nReadyArray_0,
	nReadyArray(1) => branch_13_nReadyArray_1,
	validArray(0) => branch_13_validArray_0,
	validArray(1) => branch_13_validArray_1,
	dataOutArray(0) => branch_13_dataOutArray_0,
	dataOutArray(1) => branch_13_dataOutArray_1
);

branch_14: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => branch_14_clk,
	rst => branch_14_rst,
	dataInArray(0) => branch_14_dataInArray_0,
	Condition(0) => branch_14_dataInArray_1,
	pValidArray(0) => branch_14_pValidArray_0,
	pValidArray(1) => branch_14_pValidArray_1,
	readyArray(0) => branch_14_readyArray_0,
	readyArray(1) => branch_14_readyArray_1,
	nReadyArray(0) => branch_14_nReadyArray_0,
	nReadyArray(1) => branch_14_nReadyArray_1,
	validArray(0) => branch_14_validArray_0,
	validArray(1) => branch_14_validArray_1,
	dataOutArray(0) => branch_14_dataOutArray_0,
	dataOutArray(1) => branch_14_dataOutArray_1
);

branch_15: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_15_clk,
	rst => branch_15_rst,
	dataInArray(0) => branch_15_dataInArray_0,
	Condition(0) => branch_15_dataInArray_1,
	pValidArray(0) => branch_15_pValidArray_0,
	pValidArray(1) => branch_15_pValidArray_1,
	readyArray(0) => branch_15_readyArray_0,
	readyArray(1) => branch_15_readyArray_1,
	nReadyArray(0) => branch_15_nReadyArray_0,
	nReadyArray(1) => branch_15_nReadyArray_1,
	validArray(0) => branch_15_validArray_0,
	validArray(1) => branch_15_validArray_1,
	dataOutArray(0) => branch_15_dataOutArray_0,
	dataOutArray(1) => branch_15_dataOutArray_1
);

branch_16: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_16_clk,
	rst => branch_16_rst,
	dataInArray(0) => branch_16_dataInArray_0,
	Condition(0) => branch_16_dataInArray_1,
	pValidArray(0) => branch_16_pValidArray_0,
	pValidArray(1) => branch_16_pValidArray_1,
	readyArray(0) => branch_16_readyArray_0,
	readyArray(1) => branch_16_readyArray_1,
	nReadyArray(0) => branch_16_nReadyArray_0,
	nReadyArray(1) => branch_16_nReadyArray_1,
	validArray(0) => branch_16_validArray_0,
	validArray(1) => branch_16_validArray_1,
	dataOutArray(0) => branch_16_dataOutArray_0,
	dataOutArray(1) => branch_16_dataOutArray_1
);

fork_19: entity work.fork(arch) generic map (1,6,1,1)
port map (
	clk => fork_19_clk,
	rst => fork_19_rst,
	dataInArray(0) => fork_19_dataInArray_0,
	pValidArray(0) => fork_19_pValidArray_0,
	readyArray(0) => fork_19_readyArray_0,
	nReadyArray(0) => fork_19_nReadyArray_0,
	nReadyArray(1) => fork_19_nReadyArray_1,
	nReadyArray(2) => fork_19_nReadyArray_2,
	nReadyArray(3) => fork_19_nReadyArray_3,
	nReadyArray(4) => fork_19_nReadyArray_4,
	nReadyArray(5) => fork_19_nReadyArray_5,
	validArray(0) => fork_19_validArray_0,
	validArray(1) => fork_19_validArray_1,
	validArray(2) => fork_19_validArray_2,
	validArray(3) => fork_19_validArray_3,
	validArray(4) => fork_19_validArray_4,
	validArray(5) => fork_19_validArray_5,
	dataOutArray(0) => fork_19_dataOutArray_0,
	dataOutArray(1) => fork_19_dataOutArray_1,
	dataOutArray(2) => fork_19_dataOutArray_2,
	dataOutArray(3) => fork_19_dataOutArray_3,
	dataOutArray(4) => fork_19_dataOutArray_4,
	dataOutArray(5) => fork_19_dataOutArray_5
);

phiC_19: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_19_clk,
	rst => phiC_19_rst,
	dataInArray(0) => phiC_19_dataInArray_0,
	dataInArray(1) => phiC_19_dataInArray_1,
	pValidArray(0) => phiC_19_pValidArray_0,
	pValidArray(1) => phiC_19_pValidArray_1,
	readyArray(0) => phiC_19_readyArray_0,
	readyArray(1) => phiC_19_readyArray_1,
	nReadyArray(0) => phiC_19_nReadyArray_0,
	nReadyArray(1) => phiC_19_nReadyArray_1,
	validArray(0) => phiC_19_validArray_0,
	validArray(1) => phiC_19_validArray_1,
	dataOutArray(0) => phiC_19_dataOutArray_0,
	Condition(0) => phiC_19_dataOutArray_1
);

branchC_30: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_30_clk,
	rst => branchC_30_rst,
	dataInArray(0) => branchC_30_dataInArray_0,
	Condition(0) => branchC_30_dataInArray_1,
	pValidArray(0) => branchC_30_pValidArray_0,
	pValidArray(1) => branchC_30_pValidArray_1,
	readyArray(0) => branchC_30_readyArray_0,
	readyArray(1) => branchC_30_readyArray_1,
	nReadyArray(0) => branchC_30_nReadyArray_0,
	nReadyArray(1) => branchC_30_nReadyArray_1,
	validArray(0) => branchC_30_validArray_0,
	validArray(1) => branchC_30_validArray_1,
	dataOutArray(0) => branchC_30_dataOutArray_0,
	dataOutArray(1) => branchC_30_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,2)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

source_2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

source_3: entity work.source(arch) generic map (0,1,32,2)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

fork_37: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_37_clk,
	rst => fork_37_rst,
	dataInArray(0) => fork_37_dataInArray_0,
	pValidArray(0) => fork_37_pValidArray_0,
	readyArray(0) => fork_37_readyArray_0,
	nReadyArray(0) => fork_37_nReadyArray_0,
	nReadyArray(1) => fork_37_nReadyArray_1,
	validArray(0) => fork_37_validArray_0,
	validArray(1) => fork_37_validArray_1,
	dataOutArray(0) => fork_37_dataOutArray_0,
	dataOutArray(1) => fork_37_dataOutArray_1
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,3,3)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.TEHB(arch) generic map (1,1,6,6)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,12,12)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,3,3)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_14: entity work.elasticBuffer(arch) generic map (1,1,3,3)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_16: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

Buffer_17: entity work.transpFifo(arch) generic map (1,1,3,3,2)
port map (
	clk => Buffer_17_clk,
	rst => Buffer_17_rst,
	dataInArray(0) => Buffer_17_dataInArray_0,
	pValidArray(0) => Buffer_17_pValidArray_0,
	readyArray(0) => Buffer_17_readyArray_0,
	nReadyArray(0) => Buffer_17_nReadyArray_0,
	validArray(0) => Buffer_17_validArray_0,
	dataOutArray(0) => Buffer_17_dataOutArray_0
);

Buffer_18: entity work.transpFifo(arch) generic map (1,1,3,3,3)
port map (
	clk => Buffer_18_clk,
	rst => Buffer_18_rst,
	dataInArray(0) => Buffer_18_dataInArray_0,
	pValidArray(0) => Buffer_18_pValidArray_0,
	readyArray(0) => Buffer_18_readyArray_0,
	nReadyArray(0) => Buffer_18_nReadyArray_0,
	validArray(0) => Buffer_18_validArray_0,
	dataOutArray(0) => Buffer_18_dataOutArray_0
);

Buffer_19: entity work.TEHB(arch) generic map (1,1,3,3)
port map (
	clk => Buffer_19_clk,
	rst => Buffer_19_rst,
	dataInArray(0) => Buffer_19_dataInArray_0,
	pValidArray(0) => Buffer_19_pValidArray_0,
	readyArray(0) => Buffer_19_readyArray_0,
	nReadyArray(0) => Buffer_19_nReadyArray_0,
	validArray(0) => Buffer_19_validArray_0,
	dataOutArray(0) => Buffer_19_dataOutArray_0
);

Buffer_20: entity work.transpFifo(arch) generic map (1,1,5,5,2)
port map (
	clk => Buffer_20_clk,
	rst => Buffer_20_rst,
	dataInArray(0) => Buffer_20_dataInArray_0,
	pValidArray(0) => Buffer_20_pValidArray_0,
	readyArray(0) => Buffer_20_readyArray_0,
	nReadyArray(0) => Buffer_20_nReadyArray_0,
	validArray(0) => Buffer_20_validArray_0,
	dataOutArray(0) => Buffer_20_dataOutArray_0
);

Buffer_22: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_22_clk,
	rst => Buffer_22_rst,
	dataInArray(0) => Buffer_22_dataInArray_0,
	pValidArray(0) => Buffer_22_pValidArray_0,
	readyArray(0) => Buffer_22_readyArray_0,
	nReadyArray(0) => Buffer_22_nReadyArray_0,
	validArray(0) => Buffer_22_validArray_0,
	dataOutArray(0) => Buffer_22_dataOutArray_0
);

Buffer_23: entity work.transpFifo(arch) generic map (1,1,1,1,4)
port map (
	clk => Buffer_23_clk,
	rst => Buffer_23_rst,
	dataInArray(0) => Buffer_23_dataInArray_0,
	pValidArray(0) => Buffer_23_pValidArray_0,
	readyArray(0) => Buffer_23_readyArray_0,
	nReadyArray(0) => Buffer_23_nReadyArray_0,
	validArray(0) => Buffer_23_validArray_0,
	dataOutArray(0) => Buffer_23_dataOutArray_0
);

Buffer_30: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_30_clk,
	rst => Buffer_30_rst,
	dataInArray(0) => Buffer_30_dataInArray_0,
	pValidArray(0) => Buffer_30_pValidArray_0,
	readyArray(0) => Buffer_30_readyArray_0,
	nReadyArray(0) => Buffer_30_nReadyArray_0,
	validArray(0) => Buffer_30_validArray_0,
	dataOutArray(0) => Buffer_30_dataOutArray_0
);

Buffer_35: entity work.transpFifo(arch) generic map (1,1,1,1,4)
port map (
	clk => Buffer_35_clk,
	rst => Buffer_35_rst,
	dataInArray(0) => Buffer_35_dataInArray_0,
	pValidArray(0) => Buffer_35_pValidArray_0,
	readyArray(0) => Buffer_35_readyArray_0,
	nReadyArray(0) => Buffer_35_nReadyArray_0,
	validArray(0) => Buffer_35_validArray_0,
	dataOutArray(0) => Buffer_35_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

add_27: entity work.add_op(arch) generic map (2,1,3,3)
port map (
	clk => add_27_clk,
	rst => add_27_rst,
	dataInArray(0) => add_27_dataInArray_0,
	dataInArray(1) => add_27_dataInArray_1,
	pValidArray(0) => add_27_pValidArray_0,
	pValidArray(1) => add_27_pValidArray_1,
	readyArray(0) => add_27_readyArray_0,
	readyArray(1) => add_27_readyArray_1,
	nReadyArray(0) => add_27_nReadyArray_0,
	validArray(0) => add_27_validArray_0,
	dataOutArray(0) => add_27_dataOutArray_0
);

cst_10: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

icmp_28: entity work.icmp_ult_op(arch) generic map (2,1,3,1)
port map (
	clk => icmp_28_clk,
	rst => icmp_28_rst,
	dataInArray(0) => icmp_28_dataInArray_0,
	dataInArray(1) => icmp_28_dataInArray_1,
	pValidArray(0) => icmp_28_pValidArray_0,
	pValidArray(1) => icmp_28_pValidArray_1,
	readyArray(0) => icmp_28_readyArray_0,
	readyArray(1) => icmp_28_readyArray_1,
	nReadyArray(0) => icmp_28_nReadyArray_0,
	validArray(0) => icmp_28_validArray_0,
	dataOutArray(0) => icmp_28_dataOutArray_0
);

phi_n8: entity work.merge(arch) generic map (1,1,3,3)
port map (
	clk => phi_n8_clk,
	rst => phi_n8_rst,
	dataInArray(0) => phi_n8_dataInArray_0,
	pValidArray(0) => phi_n8_pValidArray_0,
	readyArray(0) => phi_n8_readyArray_0,
	nReadyArray(0) => phi_n8_nReadyArray_0,
	validArray(0) => phi_n8_validArray_0,
	dataOutArray(0) => phi_n8_dataOutArray_0
);

phi_n9: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n9_clk,
	rst => phi_n9_rst,
	dataInArray(0) => phi_n9_dataInArray_0,
	pValidArray(0) => phi_n9_pValidArray_0,
	readyArray(0) => phi_n9_readyArray_0,
	nReadyArray(0) => phi_n9_nReadyArray_0,
	validArray(0) => phi_n9_validArray_0,
	dataOutArray(0) => phi_n9_dataOutArray_0
);

phi_n10: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n10_clk,
	rst => phi_n10_rst,
	dataInArray(0) => phi_n10_dataInArray_0,
	pValidArray(0) => phi_n10_pValidArray_0,
	readyArray(0) => phi_n10_readyArray_0,
	nReadyArray(0) => phi_n10_nReadyArray_0,
	validArray(0) => phi_n10_validArray_0,
	dataOutArray(0) => phi_n10_dataOutArray_0
);

phi_n11: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n11_clk,
	rst => phi_n11_rst,
	dataInArray(0) => phi_n11_dataInArray_0,
	pValidArray(0) => phi_n11_pValidArray_0,
	readyArray(0) => phi_n11_readyArray_0,
	nReadyArray(0) => phi_n11_nReadyArray_0,
	validArray(0) => phi_n11_validArray_0,
	dataOutArray(0) => phi_n11_dataOutArray_0
);

fork_3: entity work.fork(arch) generic map (1,2,3,3)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

branch_17: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => branch_17_clk,
	rst => branch_17_rst,
	dataInArray(0) => branch_17_dataInArray_0,
	Condition(0) => branch_17_dataInArray_1,
	pValidArray(0) => branch_17_pValidArray_0,
	pValidArray(1) => branch_17_pValidArray_1,
	readyArray(0) => branch_17_readyArray_0,
	readyArray(1) => branch_17_readyArray_1,
	nReadyArray(0) => branch_17_nReadyArray_0,
	nReadyArray(1) => branch_17_nReadyArray_1,
	validArray(0) => branch_17_validArray_0,
	validArray(1) => branch_17_validArray_1,
	dataOutArray(0) => branch_17_dataOutArray_0,
	dataOutArray(1) => branch_17_dataOutArray_1
);

branch_18: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_18_clk,
	rst => branch_18_rst,
	dataInArray(0) => branch_18_dataInArray_0,
	Condition(0) => branch_18_dataInArray_1,
	pValidArray(0) => branch_18_pValidArray_0,
	pValidArray(1) => branch_18_pValidArray_1,
	readyArray(0) => branch_18_readyArray_0,
	readyArray(1) => branch_18_readyArray_1,
	nReadyArray(0) => branch_18_nReadyArray_0,
	nReadyArray(1) => branch_18_nReadyArray_1,
	validArray(0) => branch_18_validArray_0,
	validArray(1) => branch_18_validArray_1,
	dataOutArray(0) => branch_18_dataOutArray_0,
	dataOutArray(1) => branch_18_dataOutArray_1
);

branch_19: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_19_clk,
	rst => branch_19_rst,
	dataInArray(0) => branch_19_dataInArray_0,
	Condition(0) => branch_19_dataInArray_1,
	pValidArray(0) => branch_19_pValidArray_0,
	pValidArray(1) => branch_19_pValidArray_1,
	readyArray(0) => branch_19_readyArray_0,
	readyArray(1) => branch_19_readyArray_1,
	nReadyArray(0) => branch_19_nReadyArray_0,
	nReadyArray(1) => branch_19_nReadyArray_1,
	validArray(0) => branch_19_validArray_0,
	validArray(1) => branch_19_validArray_1,
	dataOutArray(0) => branch_19_dataOutArray_0,
	dataOutArray(1) => branch_19_dataOutArray_1
);

branch_20: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_20_clk,
	rst => branch_20_rst,
	dataInArray(0) => branch_20_dataInArray_0,
	Condition(0) => branch_20_dataInArray_1,
	pValidArray(0) => branch_20_pValidArray_0,
	pValidArray(1) => branch_20_pValidArray_1,
	readyArray(0) => branch_20_readyArray_0,
	readyArray(1) => branch_20_readyArray_1,
	nReadyArray(0) => branch_20_nReadyArray_0,
	nReadyArray(1) => branch_20_nReadyArray_1,
	validArray(0) => branch_20_validArray_0,
	validArray(1) => branch_20_validArray_1,
	dataOutArray(0) => branch_20_dataOutArray_0,
	dataOutArray(1) => branch_20_dataOutArray_1
);

fork_20: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_20_clk,
	rst => fork_20_rst,
	dataInArray(0) => fork_20_dataInArray_0,
	pValidArray(0) => fork_20_pValidArray_0,
	readyArray(0) => fork_20_readyArray_0,
	nReadyArray(0) => fork_20_nReadyArray_0,
	nReadyArray(1) => fork_20_nReadyArray_1,
	nReadyArray(2) => fork_20_nReadyArray_2,
	nReadyArray(3) => fork_20_nReadyArray_3,
	nReadyArray(4) => fork_20_nReadyArray_4,
	validArray(0) => fork_20_validArray_0,
	validArray(1) => fork_20_validArray_1,
	validArray(2) => fork_20_validArray_2,
	validArray(3) => fork_20_validArray_3,
	validArray(4) => fork_20_validArray_4,
	dataOutArray(0) => fork_20_dataOutArray_0,
	dataOutArray(1) => fork_20_dataOutArray_1,
	dataOutArray(2) => fork_20_dataOutArray_2,
	dataOutArray(3) => fork_20_dataOutArray_3,
	dataOutArray(4) => fork_20_dataOutArray_4
);

phiC_20: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_20_clk,
	rst => phiC_20_rst,
	dataInArray(0) => phiC_20_dataInArray_0,
	pValidArray(0) => phiC_20_pValidArray_0,
	readyArray(0) => phiC_20_readyArray_0,
	nReadyArray(0) => phiC_20_nReadyArray_0,
	validArray(0) => phiC_20_validArray_0,
	dataOutArray(0) => phiC_20_dataOutArray_0
);

branchC_31: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_31_clk,
	rst => branchC_31_rst,
	dataInArray(0) => branchC_31_dataInArray_0,
	Condition(0) => branchC_31_dataInArray_1,
	pValidArray(0) => branchC_31_pValidArray_0,
	pValidArray(1) => branchC_31_pValidArray_1,
	readyArray(0) => branchC_31_readyArray_0,
	readyArray(1) => branchC_31_readyArray_1,
	nReadyArray(0) => branchC_31_nReadyArray_0,
	nReadyArray(1) => branchC_31_nReadyArray_1,
	validArray(0) => branchC_31_validArray_0,
	validArray(1) => branchC_31_validArray_1,
	dataOutArray(0) => branchC_31_dataOutArray_0,
	dataOutArray(1) => branchC_31_dataOutArray_1
);

source_4: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

source_5: entity work.source(arch) generic map (0,1,32,2)
port map (
	clk => source_5_clk,
	rst => source_5_rst,
	nReadyArray(0) => source_5_nReadyArray_0,
	validArray(0) => source_5_validArray_0,
	dataOutArray(0) => source_5_dataOutArray_0
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,3,3)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_31: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_31_clk,
	rst => Buffer_31_rst,
	dataInArray(0) => Buffer_31_dataInArray_0,
	pValidArray(0) => Buffer_31_pValidArray_0,
	readyArray(0) => Buffer_31_readyArray_0,
	nReadyArray(0) => Buffer_31_nReadyArray_0,
	validArray(0) => Buffer_31_validArray_0,
	dataOutArray(0) => Buffer_31_dataOutArray_0
);

cst_11: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_11_clk,
	rst => cst_11_rst,
	dataInArray(0) => cst_11_dataInArray_0,
	pValidArray(0) => cst_11_pValidArray_0,
	readyArray(0) => cst_11_readyArray_0,
	nReadyArray(0) => cst_11_nReadyArray_0,
	validArray(0) => cst_11_validArray_0,
	dataOutArray(0) => cst_11_dataOutArray_0
);

mul_30: entity work.mul_op(arch) generic map (2,1,10,10)
port map (
	clk => mul_30_clk,
	rst => mul_30_rst,
	dataInArray(0) => mul_30_dataInArray_0,
	dataInArray(1) => mul_30_dataInArray_1,
	pValidArray(0) => mul_30_pValidArray_0,
	pValidArray(1) => mul_30_pValidArray_1,
	readyArray(0) => mul_30_readyArray_0,
	readyArray(1) => mul_30_readyArray_1,
	nReadyArray(0) => mul_30_nReadyArray_0,
	validArray(0) => mul_30_validArray_0,
	dataOutArray(0) => mul_30_dataOutArray_0
);

add_31: entity work.add_op(arch) generic map (2,1,11,11)
port map (
	clk => add_31_clk,
	rst => add_31_rst,
	dataInArray(0) => add_31_dataInArray_0,
	dataInArray(1) => add_31_dataInArray_1,
	pValidArray(0) => add_31_pValidArray_0,
	pValidArray(1) => add_31_pValidArray_1,
	readyArray(0) => add_31_readyArray_0,
	readyArray(1) => add_31_readyArray_1,
	nReadyArray(0) => add_31_nReadyArray_0,
	validArray(0) => add_31_validArray_0,
	dataOutArray(0) => add_31_dataOutArray_0
);

store_0: entity work.mc_store_op(arch) generic map (2,2,11,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_12: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_12_clk,
	rst => cst_12_rst,
	dataInArray(0) => cst_12_dataInArray_0,
	pValidArray(0) => cst_12_pValidArray_0,
	readyArray(0) => cst_12_readyArray_0,
	nReadyArray(0) => cst_12_nReadyArray_0,
	validArray(0) => cst_12_validArray_0,
	dataOutArray(0) => cst_12_dataOutArray_0
);

add_34: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => add_34_clk,
	rst => add_34_rst,
	dataInArray(0) => add_34_dataInArray_0,
	dataInArray(1) => add_34_dataInArray_1,
	pValidArray(0) => add_34_pValidArray_0,
	pValidArray(1) => add_34_pValidArray_1,
	readyArray(0) => add_34_readyArray_0,
	readyArray(1) => add_34_readyArray_1,
	nReadyArray(0) => add_34_nReadyArray_0,
	validArray(0) => add_34_validArray_0,
	dataOutArray(0) => add_34_dataOutArray_0
);

cst_13: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_13_clk,
	rst => cst_13_rst,
	dataInArray(0) => cst_13_dataInArray_0,
	pValidArray(0) => cst_13_pValidArray_0,
	readyArray(0) => cst_13_readyArray_0,
	nReadyArray(0) => cst_13_nReadyArray_0,
	validArray(0) => cst_13_validArray_0,
	dataOutArray(0) => cst_13_dataOutArray_0
);

icmp_35: entity work.icmp_ult_op(arch) generic map (2,1,5,1)
port map (
	clk => icmp_35_clk,
	rst => icmp_35_rst,
	dataInArray(0) => icmp_35_dataInArray_0,
	dataInArray(1) => icmp_35_dataInArray_1,
	pValidArray(0) => icmp_35_pValidArray_0,
	pValidArray(1) => icmp_35_pValidArray_1,
	readyArray(0) => icmp_35_readyArray_0,
	readyArray(1) => icmp_35_readyArray_1,
	nReadyArray(0) => icmp_35_nReadyArray_0,
	validArray(0) => icmp_35_validArray_0,
	dataOutArray(0) => icmp_35_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	pValidArray(0) => phi_n3_pValidArray_0,
	readyArray(0) => phi_n3_readyArray_0,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

phi_n4: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	pValidArray(0) => phi_n4_pValidArray_0,
	readyArray(0) => phi_n4_readyArray_0,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phi_n5: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	pValidArray(0) => phi_n5_pValidArray_0,
	readyArray(0) => phi_n5_readyArray_0,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

fork_4: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_6: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1
);

branch_21: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_21_clk,
	rst => branch_21_rst,
	dataInArray(0) => branch_21_dataInArray_0,
	Condition(0) => branch_21_dataInArray_1,
	pValidArray(0) => branch_21_pValidArray_0,
	pValidArray(1) => branch_21_pValidArray_1,
	readyArray(0) => branch_21_readyArray_0,
	readyArray(1) => branch_21_readyArray_1,
	nReadyArray(0) => branch_21_nReadyArray_0,
	nReadyArray(1) => branch_21_nReadyArray_1,
	validArray(0) => branch_21_validArray_0,
	validArray(1) => branch_21_validArray_1,
	dataOutArray(0) => branch_21_dataOutArray_0,
	dataOutArray(1) => branch_21_dataOutArray_1
);

branch_22: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_22_clk,
	rst => branch_22_rst,
	dataInArray(0) => branch_22_dataInArray_0,
	Condition(0) => branch_22_dataInArray_1,
	pValidArray(0) => branch_22_pValidArray_0,
	pValidArray(1) => branch_22_pValidArray_1,
	readyArray(0) => branch_22_readyArray_0,
	readyArray(1) => branch_22_readyArray_1,
	nReadyArray(0) => branch_22_nReadyArray_0,
	nReadyArray(1) => branch_22_nReadyArray_1,
	validArray(0) => branch_22_validArray_0,
	validArray(1) => branch_22_validArray_1,
	dataOutArray(0) => branch_22_dataOutArray_0,
	dataOutArray(1) => branch_22_dataOutArray_1
);

branch_23: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_23_clk,
	rst => branch_23_rst,
	dataInArray(0) => branch_23_dataInArray_0,
	Condition(0) => branch_23_dataInArray_1,
	pValidArray(0) => branch_23_pValidArray_0,
	pValidArray(1) => branch_23_pValidArray_1,
	readyArray(0) => branch_23_readyArray_0,
	readyArray(1) => branch_23_readyArray_1,
	nReadyArray(0) => branch_23_nReadyArray_0,
	nReadyArray(1) => branch_23_nReadyArray_1,
	validArray(0) => branch_23_validArray_0,
	validArray(1) => branch_23_validArray_1,
	dataOutArray(0) => branch_23_dataOutArray_0,
	dataOutArray(1) => branch_23_dataOutArray_1
);

fork_21: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_21_clk,
	rst => fork_21_rst,
	dataInArray(0) => fork_21_dataInArray_0,
	pValidArray(0) => fork_21_pValidArray_0,
	readyArray(0) => fork_21_readyArray_0,
	nReadyArray(0) => fork_21_nReadyArray_0,
	nReadyArray(1) => fork_21_nReadyArray_1,
	nReadyArray(2) => fork_21_nReadyArray_2,
	nReadyArray(3) => fork_21_nReadyArray_3,
	validArray(0) => fork_21_validArray_0,
	validArray(1) => fork_21_validArray_1,
	validArray(2) => fork_21_validArray_2,
	validArray(3) => fork_21_validArray_3,
	dataOutArray(0) => fork_21_dataOutArray_0,
	dataOutArray(1) => fork_21_dataOutArray_1,
	dataOutArray(2) => fork_21_dataOutArray_2,
	dataOutArray(3) => fork_21_dataOutArray_3
);

cst_16: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_16_clk,
	rst => cst_16_rst,
	dataInArray(0) => cst_16_dataInArray_0,
	pValidArray(0) => cst_16_pValidArray_0,
	readyArray(0) => cst_16_readyArray_0,
	nReadyArray(0) => cst_16_nReadyArray_0,
	validArray(0) => cst_16_validArray_0,
	dataOutArray(0) => cst_16_dataOutArray_0
);

phiC_21: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_21_clk,
	rst => phiC_21_rst,
	dataInArray(0) => phiC_21_dataInArray_0,
	pValidArray(0) => phiC_21_pValidArray_0,
	readyArray(0) => phiC_21_readyArray_0,
	nReadyArray(0) => phiC_21_nReadyArray_0,
	validArray(0) => phiC_21_validArray_0,
	dataOutArray(0) => phiC_21_dataOutArray_0
);

forkC_31: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_31_clk,
	rst => forkC_31_rst,
	dataInArray(0) => forkC_31_dataInArray_0,
	pValidArray(0) => forkC_31_pValidArray_0,
	readyArray(0) => forkC_31_readyArray_0,
	nReadyArray(0) => forkC_31_nReadyArray_0,
	nReadyArray(1) => forkC_31_nReadyArray_1,
	validArray(0) => forkC_31_validArray_0,
	validArray(1) => forkC_31_validArray_1,
	dataOutArray(0) => forkC_31_dataOutArray_0,
	dataOutArray(1) => forkC_31_dataOutArray_1
);

branchC_32: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_32_clk,
	rst => branchC_32_rst,
	dataInArray(0) => branchC_32_dataInArray_0,
	Condition(0) => branchC_32_dataInArray_1,
	pValidArray(0) => branchC_32_pValidArray_0,
	pValidArray(1) => branchC_32_pValidArray_1,
	readyArray(0) => branchC_32_readyArray_0,
	readyArray(1) => branchC_32_readyArray_1,
	nReadyArray(0) => branchC_32_nReadyArray_0,
	nReadyArray(1) => branchC_32_nReadyArray_1,
	validArray(0) => branchC_32_validArray_0,
	validArray(1) => branchC_32_validArray_1,
	dataOutArray(0) => branchC_32_dataOutArray_0,
	dataOutArray(1) => branchC_32_dataOutArray_1
);

source_6: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_6_clk,
	rst => source_6_rst,
	nReadyArray(0) => source_6_nReadyArray_0,
	validArray(0) => source_6_validArray_0,
	dataOutArray(0) => source_6_dataOutArray_0
);

source_7: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_7_clk,
	rst => source_7_rst,
	nReadyArray(0) => source_7_nReadyArray_0,
	validArray(0) => source_7_validArray_0,
	dataOutArray(0) => source_7_dataOutArray_0
);

source_8: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_8_clk,
	rst => source_8_rst,
	nReadyArray(0) => source_8_nReadyArray_0,
	validArray(0) => source_8_validArray_0,
	dataOutArray(0) => source_8_dataOutArray_0
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_32: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_32_clk,
	rst => Buffer_32_rst,
	dataInArray(0) => Buffer_32_dataInArray_0,
	pValidArray(0) => Buffer_32_pValidArray_0,
	readyArray(0) => Buffer_32_readyArray_0,
	nReadyArray(0) => Buffer_32_nReadyArray_0,
	validArray(0) => Buffer_32_validArray_0,
	dataOutArray(0) => Buffer_32_dataOutArray_0
);

cst_14: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_14_clk,
	rst => cst_14_rst,
	dataInArray(0) => cst_14_dataInArray_0,
	pValidArray(0) => cst_14_pValidArray_0,
	readyArray(0) => cst_14_readyArray_0,
	nReadyArray(0) => cst_14_nReadyArray_0,
	validArray(0) => cst_14_validArray_0,
	dataOutArray(0) => cst_14_dataOutArray_0
);

add_37: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => add_37_clk,
	rst => add_37_rst,
	dataInArray(0) => add_37_dataInArray_0,
	dataInArray(1) => add_37_dataInArray_1,
	pValidArray(0) => add_37_pValidArray_0,
	pValidArray(1) => add_37_pValidArray_1,
	readyArray(0) => add_37_readyArray_0,
	readyArray(1) => add_37_readyArray_1,
	nReadyArray(0) => add_37_nReadyArray_0,
	validArray(0) => add_37_validArray_0,
	dataOutArray(0) => add_37_dataOutArray_0
);

cst_15: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_15_clk,
	rst => cst_15_rst,
	dataInArray(0) => cst_15_dataInArray_0,
	pValidArray(0) => cst_15_pValidArray_0,
	readyArray(0) => cst_15_readyArray_0,
	nReadyArray(0) => cst_15_nReadyArray_0,
	validArray(0) => cst_15_validArray_0,
	dataOutArray(0) => cst_15_dataOutArray_0
);

icmp_38: entity work.icmp_ult_op(arch) generic map (2,1,5,1)
port map (
	clk => icmp_38_clk,
	rst => icmp_38_rst,
	dataInArray(0) => icmp_38_dataInArray_0,
	dataInArray(1) => icmp_38_dataInArray_1,
	pValidArray(0) => icmp_38_pValidArray_0,
	pValidArray(1) => icmp_38_pValidArray_1,
	readyArray(0) => icmp_38_readyArray_0,
	readyArray(1) => icmp_38_readyArray_1,
	nReadyArray(0) => icmp_38_nReadyArray_0,
	validArray(0) => icmp_38_validArray_0,
	dataOutArray(0) => icmp_38_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	pValidArray(0) => phi_n0_pValidArray_0,
	readyArray(0) => phi_n0_readyArray_0,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	pValidArray(0) => phi_n1_pValidArray_0,
	readyArray(0) => phi_n1_readyArray_0,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_5: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

branch_24: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_24_clk,
	rst => branch_24_rst,
	dataInArray(0) => branch_24_dataInArray_0,
	Condition(0) => branch_24_dataInArray_1,
	pValidArray(0) => branch_24_pValidArray_0,
	pValidArray(1) => branch_24_pValidArray_1,
	readyArray(0) => branch_24_readyArray_0,
	readyArray(1) => branch_24_readyArray_1,
	nReadyArray(0) => branch_24_nReadyArray_0,
	nReadyArray(1) => branch_24_nReadyArray_1,
	validArray(0) => branch_24_validArray_0,
	validArray(1) => branch_24_validArray_1,
	dataOutArray(0) => branch_24_dataOutArray_0,
	dataOutArray(1) => branch_24_dataOutArray_1
);

branch_25: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_25_clk,
	rst => branch_25_rst,
	dataInArray(0) => branch_25_dataInArray_0,
	Condition(0) => branch_25_dataInArray_1,
	pValidArray(0) => branch_25_pValidArray_0,
	pValidArray(1) => branch_25_pValidArray_1,
	readyArray(0) => branch_25_readyArray_0,
	readyArray(1) => branch_25_readyArray_1,
	nReadyArray(0) => branch_25_nReadyArray_0,
	nReadyArray(1) => branch_25_nReadyArray_1,
	validArray(0) => branch_25_validArray_0,
	validArray(1) => branch_25_validArray_1,
	dataOutArray(0) => branch_25_dataOutArray_0,
	dataOutArray(1) => branch_25_dataOutArray_1
);

fork_22: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_22_clk,
	rst => fork_22_rst,
	dataInArray(0) => fork_22_dataInArray_0,
	pValidArray(0) => fork_22_pValidArray_0,
	readyArray(0) => fork_22_readyArray_0,
	nReadyArray(0) => fork_22_nReadyArray_0,
	nReadyArray(1) => fork_22_nReadyArray_1,
	nReadyArray(2) => fork_22_nReadyArray_2,
	validArray(0) => fork_22_validArray_0,
	validArray(1) => fork_22_validArray_1,
	validArray(2) => fork_22_validArray_2,
	dataOutArray(0) => fork_22_dataOutArray_0,
	dataOutArray(1) => fork_22_dataOutArray_1,
	dataOutArray(2) => fork_22_dataOutArray_2
);

phiC_22: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_22_clk,
	rst => phiC_22_rst,
	dataInArray(0) => phiC_22_dataInArray_0,
	pValidArray(0) => phiC_22_pValidArray_0,
	readyArray(0) => phiC_22_readyArray_0,
	nReadyArray(0) => phiC_22_nReadyArray_0,
	validArray(0) => phiC_22_validArray_0,
	dataOutArray(0) => phiC_22_dataOutArray_0
);

branchC_33: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_33_clk,
	rst => branchC_33_rst,
	dataInArray(0) => branchC_33_dataInArray_0,
	Condition(0) => branchC_33_dataInArray_1,
	pValidArray(0) => branchC_33_pValidArray_0,
	pValidArray(1) => branchC_33_pValidArray_1,
	readyArray(0) => branchC_33_readyArray_0,
	readyArray(1) => branchC_33_readyArray_1,
	nReadyArray(0) => branchC_33_nReadyArray_0,
	nReadyArray(1) => branchC_33_nReadyArray_1,
	validArray(0) => branchC_33_validArray_0,
	validArray(1) => branchC_33_validArray_1,
	dataOutArray(0) => branchC_33_dataOutArray_0,
	dataOutArray(1) => branchC_33_dataOutArray_1
);

source_9: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_9_clk,
	rst => source_9_rst,
	nReadyArray(0) => source_9_nReadyArray_0,
	validArray(0) => source_9_validArray_0,
	dataOutArray(0) => source_9_dataOutArray_0
);

source_10: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_10_clk,
	rst => source_10_rst,
	nReadyArray(0) => source_10_nReadyArray_0,
	validArray(0) => source_10_validArray_0,
	dataOutArray(0) => source_10_dataOutArray_0
);

Buffer_12: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_24: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_24_clk,
	rst => Buffer_24_rst,
	dataInArray(0) => Buffer_24_dataInArray_0,
	pValidArray(0) => Buffer_24_pValidArray_0,
	readyArray(0) => Buffer_24_readyArray_0,
	nReadyArray(0) => Buffer_24_nReadyArray_0,
	validArray(0) => Buffer_24_validArray_0,
	dataOutArray(0) => Buffer_24_dataOutArray_0
);

Buffer_33: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_33_clk,
	rst => Buffer_33_rst,
	dataInArray(0) => Buffer_33_dataInArray_0,
	pValidArray(0) => Buffer_33_pValidArray_0,
	readyArray(0) => Buffer_33_readyArray_0,
	nReadyArray(0) => Buffer_33_nReadyArray_0,
	validArray(0) => Buffer_33_validArray_0,
	dataOutArray(0) => Buffer_33_dataOutArray_0
);

Buffer_34: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_34_clk,
	rst => Buffer_34_rst,
	dataInArray(0) => Buffer_34_dataInArray_0,
	pValidArray(0) => Buffer_34_pValidArray_0,
	readyArray(0) => Buffer_34_readyArray_0,
	nReadyArray(0) => Buffer_34_nReadyArray_0,
	validArray(0) => Buffer_34_validArray_0,
	dataOutArray(0) => Buffer_34_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phi_n15: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n15_clk,
	rst => phi_n15_rst,
	dataInArray(0) => phi_n15_dataInArray_0,
	pValidArray(0) => phi_n15_pValidArray_0,
	readyArray(0) => phi_n15_readyArray_0,
	nReadyArray(0) => phi_n15_nReadyArray_0,
	validArray(0) => phi_n15_validArray_0,
	dataOutArray(0) => phi_n15_dataOutArray_0
);

phiC_23: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_23_clk,
	rst => phiC_23_rst,
	dataInArray(0) => phiC_23_dataInArray_0,
	pValidArray(0) => phiC_23_pValidArray_0,
	readyArray(0) => phiC_23_readyArray_0,
	nReadyArray(0) => phiC_23_nReadyArray_0,
	validArray(0) => phiC_23_validArray_0,
	dataOutArray(0) => phiC_23_dataOutArray_0
);

MC_filter: entity work.MemCont(arch) generic map (32,6,1,1,1)
port map (
	clk => MC_filter_clk,
	rst => MC_filter_rst,
	io_storeDataOut => filter_dout0,
	io_storeAddrOut => filter_address0,
	io_storeEnable => MC_filter_we0_ce0,
	io_loadDataIn => filter_din1,
	io_loadAddrOut => filter_address1,
	io_loadEnable => filter_ce1,
	io_bbReadyToPrevs(0) => MC_filter_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_filter_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_filter_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_filter_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_filter_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_filter_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_filter_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_filter_readyArray_3,
	io_wrDataPorts_valid(0) => MC_filter_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_filter_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_filter_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_filter_validArray_0,
	io_rdPortsNext_bits(0) => MC_filter_dataOutArray_0,
	io_Empty_Valid => MC_filter_validArray_1,
	io_Empty_Ready => MC_filter_nReadyArray_1

);

MC_orig: entity work.MemCont(arch) generic map (32,13,1,1,1)
port map (
	clk => MC_orig_clk,
	rst => MC_orig_rst,
	io_storeDataOut => orig_dout0,
	io_storeAddrOut => orig_address0,
	io_storeEnable => MC_orig_we0_ce0,
	io_loadDataIn => orig_din1,
	io_loadAddrOut => orig_address1,
	io_loadEnable => orig_ce1,
	io_bbReadyToPrevs(0) => MC_orig_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_orig_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_orig_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_orig_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_orig_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_orig_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_orig_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_orig_readyArray_3,
	io_wrDataPorts_valid(0) => MC_orig_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_orig_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_orig_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_orig_validArray_0,
	io_rdPortsNext_bits(0) => MC_orig_dataOutArray_0,
	io_Empty_Valid => MC_orig_validArray_1,
	io_Empty_Ready => MC_orig_nReadyArray_1

);

MC_sol: entity work.MemCont(arch) generic map (32,11,1,1,1)
port map (
	clk => MC_sol_clk,
	rst => MC_sol_rst,
	io_storeDataOut => sol_dout0,
	io_storeAddrOut => sol_address0,
	io_storeEnable => MC_sol_we0_ce0,
	io_loadDataIn => sol_din1,
	io_loadAddrOut => sol_address1,
	io_loadEnable => sol_ce1,
	io_bbReadyToPrevs(0) => MC_sol_readyArray_0,
	io_bbpValids(0) => MC_sol_pValidArray_0,
	io_bb_stCountArray(0) => MC_sol_dataInArray_0,
	io_rdPortsPrev_ready(0) => MC_sol_readyArray_3,
	io_rdPortsPrev_valid(0) => MC_sol_pValidArray_3,
	io_rdPortsPrev_bits(0) => MC_sol_dataInArray_3,
	io_wrAddrPorts_ready(0) => MC_sol_readyArray_1,
	io_wrAddrPorts_valid(0) => MC_sol_pValidArray_1,
	io_wrAddrPorts_bits(0) => MC_sol_dataInArray_1,
	io_wrDataPorts_ready(0) => MC_sol_readyArray_2,
	io_wrDataPorts_valid(0) => MC_sol_pValidArray_2,
	io_wrDataPorts_bits(0) => MC_sol_dataInArray_2,
	io_rdPortsNext_ready(0) => MC_sol_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_sol_validArray_1,
	io_rdPortsNext_bits(0) => MC_sol_dataOutArray_1,
	io_Empty_Valid => MC_sol_validArray_0,
	io_Empty_Ready => MC_sol_nReadyArray_0

);

end_0: entity work.end_node(arch) generic map (1,3,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_3,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	pValidArray(0) => end_0_pValidArray_3,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	readyArray(0) => end_0_readyArray_3,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

sink_13: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink_13_clk,
	rst => sink_13_rst,
	dataInArray(0) => sink_13_dataInArray_0,
	pValidArray(0) => sink_13_pValidArray_0,
	readyArray(0) => sink_13_readyArray_0
);

sink_14: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink_14_clk,
	rst => sink_14_rst,
	dataInArray(0) => sink_14_dataInArray_0,
	pValidArray(0) => sink_14_pValidArray_0,
	readyArray(0) => sink_14_readyArray_0
);

sink_15: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_15_clk,
	rst => sink_15_rst,
	dataInArray(0) => sink_15_dataInArray_0,
	pValidArray(0) => sink_15_pValidArray_0,
	readyArray(0) => sink_15_readyArray_0
);

sink_16: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_16_clk,
	rst => sink_16_rst,
	dataInArray(0) => sink_16_dataInArray_0,
	pValidArray(0) => sink_16_pValidArray_0,
	readyArray(0) => sink_16_readyArray_0
);

sink_17: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_17_clk,
	rst => sink_17_rst,
	dataInArray(0) => sink_17_dataInArray_0,
	pValidArray(0) => sink_17_pValidArray_0,
	readyArray(0) => sink_17_readyArray_0
);

sink_18: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_18_clk,
	rst => sink_18_rst,
	dataInArray(0) => sink_18_dataInArray_0,
	pValidArray(0) => sink_18_pValidArray_0,
	readyArray(0) => sink_18_readyArray_0
);

sink_19: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_19_clk,
	rst => sink_19_rst,
	dataInArray(0) => sink_19_dataInArray_0,
	pValidArray(0) => sink_19_pValidArray_0,
	readyArray(0) => sink_19_readyArray_0
);

sink_20: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_20_clk,
	rst => sink_20_rst,
	dataInArray(0) => sink_20_dataInArray_0,
	pValidArray(0) => sink_20_pValidArray_0,
	readyArray(0) => sink_20_readyArray_0
);

sink_21: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_21_clk,
	rst => sink_21_rst,
	dataInArray(0) => sink_21_dataInArray_0,
	pValidArray(0) => sink_21_pValidArray_0,
	readyArray(0) => sink_21_readyArray_0
);

sink_22: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_22_clk,
	rst => sink_22_rst,
	dataInArray(0) => sink_22_dataInArray_0,
	pValidArray(0) => sink_22_pValidArray_0,
	readyArray(0) => sink_22_readyArray_0
);

end behavioral; 
