{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.658046",
   "Default View_TopLeft":"0,-394",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2670 -y 360 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2670 -y 380 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 4 -x 1160 -y 240 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 3 -x 850 -y 400 -defaultsOSRD
preplace inst axi_crossbar_1 -pg 1 -lvl 5 -x 1580 -y 380 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 2 -x 550 -y 380 -defaultsOSRD
preplace inst axi_protocol_convert_3 -pg 1 -lvl 6 -x 2040 -y 390 -defaultsOSRD
preplace inst bram -pg 1 -lvl 6 -x 2040 -y 170 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2410 -y 400 -defaultsOSRD
preplace inst rst_ps7_0_200M -pg 1 -lvl 1 -x 200 -y 430 -defaultsOSRD
preplace inst conv_accelerator_wra_0 -pg 1 -lvl 5 -x 1580 -y 140 -defaultsOSRD
preplace netloc conv_accelerator_0_swap_banks 1 5 1 1820 220n
preplace netloc conv_accelerator_wra_0_ps_controls_activation_bram 1 5 1 1850 180n
preplace netloc conv_accelerator_wra_0_swap_activations 1 5 1 1830 200n
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 330 380 460 710 480 1010 340 1310 0 1870 470 2190 510 2640
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 20 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 2630
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 390 470 700 320 1020 330 1320 280 1840
preplace netloc axi_crossbar_1_M01_AXI 1 5 1 1860 180n
preplace netloc axi_protocol_convert_0_M_AXI 1 2 1 N 380
preplace netloc axi_protocol_convert_3_M_AXI 1 6 1 N 390
preplace netloc conv_accelerator_wra_0_BRAM_FILTER1 1 5 1 1850 80n
preplace netloc conv_accelerator_wra_0_BRAM_FILTER3 1 5 1 1890 120n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 400 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 2650
preplace netloc conv_accelerator_wra_0_BRAM_FILTER2 1 5 1 1880 100n
preplace netloc conv_accelerator_wra_0_BRAM_INPUT 1 5 1 1820 60n
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 380
preplace netloc BRAM_PORT_OUTPUT_0_1 1 5 1 N 160
preplace netloc axi_cdma_0_M_AXI 1 4 1 1300 230n
preplace netloc conv_accelerator_wra_0_BRAM_FILTER0 1 5 1 1840 60n
preplace netloc axi_crossbar_1_M00_AXI 1 5 1 N 370
preplace netloc axi_crossbar_0_M01_AXI 1 3 1 1000 210n
preplace netloc processing_system7_0_DDR 1 7 1 NJ 360
preplace netloc axi_crossbar_0_M00_AXI 1 3 2 990 120 NJ
levelinfo -pg 1 0 200 550 850 1160 1580 2040 2410 2670
pagesize -pg 1 -db -bbox -sgen 0 -100 2790 540
"
}
0
