Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 20:24:39 2023
| Host         : DESKTOP-LCJND1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blackjack_timing_summary_routed.rpt -pb blackjack_timing_summary_routed.pb -rpx blackjack_timing_summary_routed.rpx -warn_on_violation
| Design       : blackjack
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (210)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (210)
--------------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.153        0.000                      0                   52        0.262        0.000                      0                   52        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.153        0.000                      0                   52        0.262        0.000                      0                   52        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.086    10.283    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[21]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y80        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.086    10.283    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[22]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y80        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.086    10.283    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[23]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y80        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.086    10.283    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y80        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.198%)  route 3.485ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.033    10.230    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.198%)  route 3.485ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.033    10.230    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[18]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.198%)  route 3.485ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.033    10.230    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[19]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.198%)  route 3.485ns (80.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          1.033    10.230    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[20]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    clk_div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.828ns (19.626%)  route 3.391ns (80.374%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.939    10.136    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y81        FDRE                                         r  clk_div_0/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.673    13.437    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y81        FDRE                                         r  clk_div_0/cnt_reg[25]/C
                         clock pessimism              0.464    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X107Y81        FDRE (Setup_fdre_C_R)       -0.429    13.437    clk_div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.843     5.917    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     6.373 f  clk_div_0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.820     7.193    clk_div_0/cnt[2]
    SLICE_X106Y76        LUT4 (Prop_lut4_I1_O)        0.124     7.317 f  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.810     8.127    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.251 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.822     9.073    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.124     9.197 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.891    10.088    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.671    13.435    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism              0.464    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X107Y78        FDRE (Setup_fdre_C_R)       -0.429    13.435    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  3.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.627     1.713    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  clk_div_0/cnt_reg[24]/Q
                         net (fo=2, routed)           0.118     1.972    clk_div_0/cnt[24]
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.080 r  clk_div_0/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    clk_div_0/data0[24]
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.895     2.237    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism             -0.524     1.713    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.105     1.818    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.973    clk_div_0/cnt[20]
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.081 r  clk_div_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    clk_div_0/data0[20]
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.894     2.236    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[20]/C
                         clock pessimism             -0.524     1.712    
    SLICE_X107Y79        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.625     1.711    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y77        FDRE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.972    clk_div_0/cnt[12]
    SLICE_X107Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.080 r  clk_div_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    clk_div_0/data0[12]
    SLICE_X107Y77        FDRE                                         r  clk_div_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.892     2.234    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y77        FDRE                                         r  clk_div_0/cnt_reg[12]/C
                         clock pessimism             -0.523     1.711    
    SLICE_X107Y77        FDRE (Hold_fdre_C_D)         0.105     1.816    clk_div_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.625     1.711    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.972    clk_div_0/cnt[16]
    SLICE_X107Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.080 r  clk_div_0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    clk_div_0/data0[16]
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.893     2.235    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[16]/C
                         clock pessimism             -0.524     1.711    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.105     1.816    clk_div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.708    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  clk_div_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.120     1.969    clk_div_0/cnt[4]
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.077 r  clk_div_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    clk_div_0/data0[4]
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.889     2.231    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  clk_div_0/cnt_reg[4]/C
                         clock pessimism             -0.523     1.708    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.105     1.813    clk_div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.623     1.709    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  clk_div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141     1.850 r  clk_div_0/cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.970    clk_div_0/cnt[8]
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.078 r  clk_div_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    clk_div_0/data0[8]
    SLICE_X107Y76        FDRE                                         r  clk_div_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.890     2.232    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  clk_div_0/cnt_reg[8]/C
                         clock pessimism             -0.523     1.709    
    SLICE_X107Y76        FDRE (Hold_fdre_C_D)         0.105     1.814    clk_div_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.116     1.969    clk_div_0/cnt[17]
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.084 r  clk_div_0/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.084    clk_div_0/data0[17]
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.894     2.236    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism             -0.524     1.712    
    SLICE_X107Y79        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.625     1.711    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  clk_div_0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.116     1.968    clk_div_0/cnt[13]
    SLICE_X107Y78        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.083 r  clk_div_0/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    clk_div_0/data0[13]
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.893     2.235    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism             -0.524     1.711    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.105     1.816    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.627     1.713    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  clk_div_0/cnt_reg[21]/Q
                         net (fo=2, routed)           0.116     1.970    clk_div_0/cnt[21]
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.085 r  clk_div_0/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.085    clk_div_0/data0[21]
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.895     2.237    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  clk_div_0/cnt_reg[21]/C
                         clock pessimism             -0.524     1.713    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.105     1.818    clk_div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     1.974    clk_div_0/cnt[19]
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.085 r  clk_div_0/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.085    clk_div_0/data0[19]
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.894     2.236    clk_div_0/clk_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  clk_div_0/cnt_reg[19]/C
                         clock pessimism             -0.524     1.712    
    SLICE_X107Y79        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y76   clk_div_0/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y78   clk_div_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y77   clk_div_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y77   clk_div_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y77   clk_div_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y78   clk_div_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y78   clk_div_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y78   clk_div_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y78   clk_div_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y76   clk_div_0/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y76   clk_div_0/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y78   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y78   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y76   clk_div_0/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y76   clk_div_0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y78   clk_div_0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y78   clk_div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   clk_div_0/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 point_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.266ns  (logic 2.538ns (30.704%)  route 5.728ns (69.296%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE                         0.000     0.000 r  point_1_reg[1]/C
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  point_1_reg[1]/Q
                         net (fo=12, routed)          1.364     1.882    point_1_reg[1]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.124     2.006 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.849     2.855    point_1[6]_i_2_n_0
    SLICE_X108Y75        LUT3 (Prop_lut3_I2_O)        0.150     3.005 r  point_1[3]_i_1/O
                         net (fo=5, routed)           1.100     4.105    p_0_in__1[3]
    SLICE_X111Y75        LUT6 (Prop_lut6_I3_O)        0.328     4.433 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.033     5.466    num2[1]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.154     5.620 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.532     6.152    num3[2]_i_4_n_0
    SLICE_X109Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     6.753 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.753    num3_reg[2]_i_2_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  num3_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.850     7.937    num31[5]
    SLICE_X108Y76        LUT4 (Prop_lut4_I2_O)        0.329     8.266 r  num3[2]_i_1/O
                         net (fo=1, routed)           0.000     8.266    p_1_in[2]
    SLICE_X108Y76        FDRE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.240ns  (logic 2.512ns (30.486%)  route 5.728ns (69.514%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE                         0.000     0.000 r  point_1_reg[1]/C
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  point_1_reg[1]/Q
                         net (fo=12, routed)          1.364     1.882    point_1_reg[1]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.124     2.006 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.849     2.855    point_1[6]_i_2_n_0
    SLICE_X108Y75        LUT3 (Prop_lut3_I2_O)        0.150     3.005 r  point_1[3]_i_1/O
                         net (fo=5, routed)           1.100     4.105    p_0_in__1[3]
    SLICE_X111Y75        LUT6 (Prop_lut6_I3_O)        0.328     4.433 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.033     5.466    num2[1]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.154     5.620 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.532     6.152    num3[2]_i_4_n_0
    SLICE_X109Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     6.753 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.753    num3_reg[2]_i_2_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  num3_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.850     7.937    num31[5]
    SLICE_X108Y76        LUT5 (Prop_lut5_I1_O)        0.303     8.240 r  num3[1]_i_1/O
                         net (fo=1, routed)           0.000     8.240    p_1_in[1]
    SLICE_X108Y76        FDRE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 2.512ns (30.523%)  route 5.718ns (69.477%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE                         0.000     0.000 r  point_1_reg[1]/C
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  point_1_reg[1]/Q
                         net (fo=12, routed)          1.364     1.882    point_1_reg[1]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.124     2.006 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.849     2.855    point_1[6]_i_2_n_0
    SLICE_X108Y75        LUT3 (Prop_lut3_I2_O)        0.150     3.005 r  point_1[3]_i_1/O
                         net (fo=5, routed)           1.100     4.105    p_0_in__1[3]
    SLICE_X111Y75        LUT6 (Prop_lut6_I3_O)        0.328     4.433 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.033     5.466    num2[1]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.154     5.620 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.532     6.152    num3[2]_i_4_n_0
    SLICE_X109Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     6.753 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.753    num3_reg[2]_i_2_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  num3_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.840     7.927    num31[5]
    SLICE_X108Y76        LUT6 (Prop_lut6_I1_O)        0.303     8.230 r  num3[0]_i_1/O
                         net (fo=1, routed)           0.000     8.230    p_1_in[0]
    SLICE_X108Y76        FDRE                                         r  num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 2.512ns (30.601%)  route 5.697ns (69.399%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE                         0.000     0.000 r  point_1_reg[1]/C
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  point_1_reg[1]/Q
                         net (fo=12, routed)          1.364     1.882    point_1_reg[1]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.124     2.006 r  point_1[6]_i_2/O
                         net (fo=7, routed)           0.849     2.855    point_1[6]_i_2_n_0
    SLICE_X108Y75        LUT3 (Prop_lut3_I2_O)        0.150     3.005 r  point_1[3]_i_1/O
                         net (fo=5, routed)           1.100     4.105    p_0_in__1[3]
    SLICE_X111Y75        LUT6 (Prop_lut6_I3_O)        0.328     4.433 f  num2[1]_i_1/O
                         net (fo=4, routed)           1.033     5.466    num2[1]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.154     5.620 r  num3[2]_i_4/O
                         net (fo=1, routed)           0.532     6.152    num3[2]_i_4_n_0
    SLICE_X109Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     6.753 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.753    num3_reg[2]_i_2_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.087 r  num3_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.819     7.906    num31[5]
    SLICE_X109Y78        LUT3 (Prop_lut3_I0_O)        0.303     8.209 r  num3[3]_i_1/O
                         net (fo=1, routed)           0.000     8.209    p_1_in[3]
    SLICE_X109Y78        FDRE                                         r  num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 2.404ns (30.055%)  route 5.595ns (69.945%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE                         0.000     0.000 r  rand_reg[1]/C
    SLICE_X110Y74        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[1]/Q
                         net (fo=15, routed)          1.000     1.419    rand[1]
    SLICE_X110Y76        LUT6 (Prop_lut6_I3_O)        0.299     1.718 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.988     2.706    point_2[6]_i_2_n_0
    SLICE_X110Y78        LUT3 (Prop_lut3_I0_O)        0.152     2.858 r  num0[3]_i_5/O
                         net (fo=1, routed)           0.283     3.141    num0[3]_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.332     3.473 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.991     4.464    num0[3]_i_4_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  num0[2]_i_1/O
                         net (fo=4, routed)           0.866     5.454    num0[2]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.124     5.578 r  num1[2]_i_3/O
                         net (fo=1, routed)           0.330     5.908    num1[2]_i_3_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.293 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.293    num1_reg[2]_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.532 r  num1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           1.137     7.669    num11[6]
    SLICE_X111Y78        LUT4 (Prop_lut4_I0_O)        0.330     7.999 r  num1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.999    num1[2]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 2.376ns (29.801%)  route 5.597ns (70.199%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE                         0.000     0.000 r  rand_reg[1]/C
    SLICE_X110Y74        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[1]/Q
                         net (fo=15, routed)          1.000     1.419    rand[1]
    SLICE_X110Y76        LUT6 (Prop_lut6_I3_O)        0.299     1.718 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.988     2.706    point_2[6]_i_2_n_0
    SLICE_X110Y78        LUT3 (Prop_lut3_I0_O)        0.152     2.858 r  num0[3]_i_5/O
                         net (fo=1, routed)           0.283     3.141    num0[3]_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.332     3.473 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.991     4.464    num0[3]_i_4_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  num0[2]_i_1/O
                         net (fo=4, routed)           0.866     5.454    num0[2]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.124     5.578 r  num1[2]_i_3/O
                         net (fo=1, routed)           0.330     5.908    num1[2]_i_3_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.293 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.293    num1_reg[2]_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.532 r  num1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           1.139     7.671    num11[6]
    SLICE_X111Y78        LUT6 (Prop_lut6_I3_O)        0.302     7.973 r  num1[0]_i_1/O
                         net (fo=1, routed)           0.000     7.973    num1[0]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 2.376ns (29.809%)  route 5.595ns (70.191%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE                         0.000     0.000 r  rand_reg[1]/C
    SLICE_X110Y74        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[1]/Q
                         net (fo=15, routed)          1.000     1.419    rand[1]
    SLICE_X110Y76        LUT6 (Prop_lut6_I3_O)        0.299     1.718 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.988     2.706    point_2[6]_i_2_n_0
    SLICE_X110Y78        LUT3 (Prop_lut3_I0_O)        0.152     2.858 r  num0[3]_i_5/O
                         net (fo=1, routed)           0.283     3.141    num0[3]_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.332     3.473 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.991     4.464    num0[3]_i_4_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  num0[2]_i_1/O
                         net (fo=4, routed)           0.866     5.454    num0[2]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.124     5.578 r  num1[2]_i_3/O
                         net (fo=1, routed)           0.330     5.908    num1[2]_i_3_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.293 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.293    num1_reg[2]_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.532 r  num1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           1.137     7.669    num11[6]
    SLICE_X111Y78        LUT5 (Prop_lut5_I3_O)        0.302     7.971 r  num1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.971    num1[1]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 2.472ns (31.902%)  route 5.277ns (68.098%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE                         0.000     0.000 r  rand_reg[1]/C
    SLICE_X110Y74        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rand_reg[1]/Q
                         net (fo=15, routed)          1.000     1.419    rand[1]
    SLICE_X110Y76        LUT6 (Prop_lut6_I3_O)        0.299     1.718 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.988     2.706    point_2[6]_i_2_n_0
    SLICE_X110Y78        LUT3 (Prop_lut3_I0_O)        0.152     2.858 r  num0[3]_i_5/O
                         net (fo=1, routed)           0.283     3.141    num0[3]_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.332     3.473 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.991     4.464    num0[3]_i_4_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  num0[2]_i_1/O
                         net (fo=4, routed)           0.866     5.454    num0[2]_i_1_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I0_O)        0.124     5.578 r  num1[2]_i_3/O
                         net (fo=1, routed)           0.330     5.908    num1[2]_i_3_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.293 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.293    num1_reg[2]_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.627 r  num1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.819     7.446    num11[5]
    SLICE_X111Y78        LUT3 (Prop_lut3_I0_O)        0.303     7.749 r  num1[3]_i_1/O
                         net (fo=1, routed)           0.000     7.749    num1[3]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 4.037ns (60.770%)  route 2.606ns (39.230%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]/Q
                         net (fo=1, routed)           2.606     3.062    led_OBUF[2]
    M14                  OBUF (Prop_obuf_I_O)         3.581     6.643 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.643    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 2.025ns (30.685%)  route 4.574ns (69.315%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE                         0.000     0.000 r  p21_reg[0]/C
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p21_reg[0]/Q
                         net (fo=11, routed)          1.373     1.829    p21_reg[0]
    SLICE_X106Y71        LUT2 (Prop_lut2_I0_O)        0.124     1.953 r  led[3]_i_31/O
                         net (fo=1, routed)           0.000     1.953    led[3]_i_31_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.485 r  led_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.485    led_reg[3]_i_15_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.819 r  led_reg[3]_i_14/O[1]
                         net (fo=1, routed)           0.583     3.403    led_reg[3]_i_14_n_6
    SLICE_X107Y72        LUT4 (Prop_lut4_I3_O)        0.303     3.706 r  led[3]_i_8/O
                         net (fo=2, routed)           0.874     4.580    led[3]_i_8_n_0
    SLICE_X108Y75        LUT6 (Prop_lut6_I3_O)        0.124     4.704 r  led[1]_i_3/O
                         net (fo=2, routed)           0.940     5.644    led[1]_i_3_n_0
    SLICE_X106Y76        LUT4 (Prop_lut4_I3_O)        0.152     5.796 r  led[1]_i_2/O
                         net (fo=2, routed)           0.803     6.599    led[1]_i_2_n_0
    SLICE_X108Y78        FDRE                                         r  led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p21_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p21_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.498%)  route 0.082ns (30.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE                         0.000     0.000 r  p21_reg[4]/C
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p21_reg[4]/Q
                         net (fo=6, routed)           0.082     0.223    p21_reg[4]
    SLICE_X106Y70        LUT6 (Prop_lut6_I0_O)        0.045     0.268 r  p21[5]_i_1/O
                         net (fo=1, routed)           0.000     0.268    p_0_in__0[5]
    SLICE_X106Y70        FDRE                                         r  p21_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p11_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE                         0.000     0.000 r  p11_reg[6]/C
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p11_reg[6]/Q
                         net (fo=4, routed)           0.130     0.271    p11_reg[6]
    SLICE_X108Y73        FDRE                                         r  p10_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p21_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p20_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.287%)  route 0.139ns (49.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE                         0.000     0.000 r  p21_reg[6]/C
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p21_reg[6]/Q
                         net (fo=4, routed)           0.139     0.280    p21_reg[6]
    SLICE_X106Y72        FDRE                                         r  p20_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p10_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.425%)  route 0.144ns (50.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE                         0.000     0.000 r  p11_reg[5]/C
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p11_reg[5]/Q
                         net (fo=5, routed)           0.144     0.285    p11_reg[5]
    SLICE_X108Y73        FDRE                                         r  p10_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p11_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p10_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.148ns (50.423%)  route 0.146ns (49.577%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE                         0.000     0.000 r  p11_reg[1]/C
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  p11_reg[1]/Q
                         net (fo=9, routed)           0.146     0.294    p11_reg[1]
    SLICE_X108Y72        FDRE                                         r  p10_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t20_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            turn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE                         0.000     0.000 r  t20_reg[0]/C
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t20_reg[0]/Q
                         net (fo=2, routed)           0.108     0.249    t20_reg[0]
    SLICE_X110Y72        LUT4 (Prop_lut4_I1_O)        0.045     0.294 r  turn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    turn[0]_i_1_n_0
    SLICE_X110Y72        FDRE                                         r  turn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p21_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p20_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.874%)  route 0.154ns (52.126%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE                         0.000     0.000 r  p21_reg[4]/C
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p21_reg[4]/Q
                         net (fo=6, routed)           0.154     0.295    p21_reg[4]
    SLICE_X106Y72        FDRE                                         r  p20_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t20_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE                         0.000     0.000 r  turn_reg[0]/C
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  turn_reg[0]/Q
                         net (fo=31, routed)          0.110     0.251    turn
    SLICE_X111Y72        LUT3 (Prop_lut3_I0_O)        0.045     0.296 r  t20[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    t20[0]_i_1_n_0
    SLICE_X111Y72        FDRE                                         r  t20_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.148ns (48.693%)  route 0.156ns (51.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE                         0.000     0.000 r  p11_reg[3]/C
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  p11_reg[3]/Q
                         net (fo=7, routed)           0.156     0.304    p11_reg[3]
    SLICE_X108Y72        FDRE                                         r  p10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p21_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p20_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.503%)  route 0.188ns (59.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE                         0.000     0.000 r  p21_reg[1]/C
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  p21_reg[1]/Q
                         net (fo=9, routed)           0.188     0.316    p21_reg[1]
    SLICE_X107Y71        FDRE                                         r  p20_reg[1]/D
  -------------------------------------------------------------------    -------------------





