{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682414003029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682414003029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 12:13:22 2023 " "Processing started: Tue Apr 25 12:13:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682414003029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682414003029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIC_Lab2 -c PIC_Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIC_Lab2 -c PIC_Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682414003029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682414003299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682414003299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pic_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIC_reg-arc_PIC_reg " "Found design unit 1: PIC_reg-arc_PIC_reg" {  } { { "PIC_reg.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009457 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIC_reg " "Found entity 1: PIC_reg" {  } { { "PIC_reg.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682414009457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pic_lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIC_Lab2-arc_PIC_Lab2 " "Found design unit 1: PIC_Lab2-arc_PIC_Lab2" {  } { { "PIC_Lab2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_Lab2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009459 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIC_Lab2 " "Found entity 1: PIC_Lab2" {  } { { "PIC_Lab2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_Lab2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682414009459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_encoder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pic_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIC_encoder-arc_PIC_encoder1 " "Found design unit 1: PIC_encoder-arc_PIC_encoder1" {  } { { "PIC_encoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PIC_encoder-arc_PIC_encoder2 " "Found design unit 2: PIC_encoder-arc_PIC_encoder2" {  } { { "PIC_encoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009460 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIC_encoder " "Found entity 1: PIC_encoder" {  } { { "PIC_encoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682414009460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pic_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIC_ctrl-arc_PIC_ctrl " "Found design unit 1: PIC_ctrl-arc_PIC_ctrl" {  } { { "PIC_ctrl.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_ctrl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009462 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIC_ctrl " "Found entity 1: PIC_ctrl" {  } { { "PIC_ctrl.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682414009462 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pic_encoder2.vhd 2 1 " "Using design file pic_encoder2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIC_encoder2-arc_PIC_encoder2 " "Found design unit 1: PIC_encoder2-arc_PIC_encoder2" {  } { { "pic_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/pic_encoder2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009487 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIC_encoder2 " "Found entity 1: PIC_encoder2" {  } { { "pic_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/pic_encoder2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682414009487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682414009487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIC_encoder2 " "Elaborating entity \"PIC_encoder2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682414009487 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(20) " "VHDL Process Statement warning at PIC_encoder2.vhd(20): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(23) " "VHDL Process Statement warning at PIC_encoder2.vhd(23): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(26) " "VHDL Process Statement warning at PIC_encoder2.vhd(26): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(29) " "VHDL Process Statement warning at PIC_encoder2.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(32) " "VHDL Process Statement warning at PIC_encoder2.vhd(32): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(35) " "VHDL Process Statement warning at PIC_encoder2.vhd(35): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(38) " "VHDL Process Statement warning at PIC_encoder2.vhd(38): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp PIC_encoder2.vhd(41) " "VHDL Process Statement warning at PIC_encoder2.vhd(41): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIC_encoder2.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP2/PIC_encoder2.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682414009489 "|PIC_encoder2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682414009837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682414010132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682414010132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682414010157 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682414010157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682414010157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682414010157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682414010172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 12:13:30 2023 " "Processing ended: Tue Apr 25 12:13:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682414010172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682414010172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682414010172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682414010172 ""}
