// TCES 330 
// 4/18/2014
// R. Gutmann
// This module is a testbench for the module
// BCDConvert() from Part 2 of 
// Homework 2 (Altera Lab 2).
// Use ModelSim to perform the simulation

`timescale 1ns/1ns
module testPart2; // note: no I/O ports

reg [3:0] X;    // input to the module
wire MSb;       // module output
wire [3:0] D0;  // module output

// module under test: module B2BCD( X, MSb, D0 );
B2BCD DUT( X, MSb, D0 );

integer I;  // for-loop index

initial	// Test stimulus
  begin
    for ( I=0; I<16; I=I+1 ) begin
      X = I;
      #10;   
    end
    #10 $stop;
  end
  
initial
    // report input and result
    $monitor( X,,,, MSb, D0 ); 

endmodule     
