var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[81.1024, 53.0929, 33.0892, 45.3307, 33.0357], "total":[58175, 72513, 233, 37], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[858, 4406, 10, 0], "details":[{"type":"text", "text":"Global interconnect for 10 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"gemm_nn9W", "compute_units":1, "type":"function", "total_percent":[37.5241, 23.6575, 16.0041, 25.8755, 13.3929], "total_kernel_resources":[25922, 35072, 133, 15], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'Cn\' (gemm1.cl:28)", "type":"resource", "data":[73, 110, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":28}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 and depth 18"}]}, {"name":"Private Variable: \\n - \'i\' (gemm1.cl:22)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":22}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'j\' (gemm1.cl:22)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":22}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'k\' (gemm1.cl:22)", "type":"resource", "data":[40, 31, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":22}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 18"}]}, {"name":"gemm_nn9W.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 2, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 2, 0, 0]}]}]}, {"name":"gemm_nn9W.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[326, 468, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[326, 468, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[20, 45, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm1.cl:26", "type":"resource", "data":[15, 43, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":26}]]}, {"name":"gemm1.cl:41", "type":"resource", "data":[5, 2, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":41}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[165, 71, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}]}, {"name":"gemm1.cl:25", "type":"resource", "data":[426, 96, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":25}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[426, 96, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:26", "type":"resource", "data":[44, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":26}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:28", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":28}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"gemm1.cl:30", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":30}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"gemm_nn9W.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[271, 535, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[271, 535, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[117, 370, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm1.cl:25", "type":"resource", "data":[25, 101, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":25}]]}, {"name":"gemm1.cl:26", "type":"resource", "data":[18, 16, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":26}]]}, {"name":"gemm1.cl:27", "type":"resource", "data":[12.6667, 40.6667, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":27}]]}, {"name":"gemm1.cl:28", "type":"resource", "data":[25, 101, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":28}]]}, {"name":"gemm1.cl:30", "type":"resource", "data":[25, 101, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":30}]]}, {"name":"gemm1.cl:41", "type":"resource", "data":[9, 8, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":41}]]}, {"name":"gemm1.cl:42", "type":"resource", "data":[2.33333, 2.33333, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":42}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[324, 108, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[141, 5, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0]}, {"name":"Or", "type":"resource", "count":2, "data":[1, 1, 0, 0]}]}, {"name":"gemm1.cl:27", "type":"resource", "data":[40.3333, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":27}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:28", "type":"resource", "data":[527, 2034, 13, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":28}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[494, 2034, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gemm1.cl:33", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":33}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"gemm1.cl:42", "type":"resource", "data":[3.66667, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":42}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gemm_nn9W.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1799, 2627, 6, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1799, 2627, 6, 0]}]}, {"name":"Feedback", "type":"resource", "data":[691, 787, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 31, 0, 0]}, {"name":"gemm1.cl:26", "type":"resource", "data":[67, 82, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":26}]]}, {"name":"gemm1.cl:27", "type":"resource", "data":[30.6667, 34, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":27}]]}, {"name":"gemm1.cl:28", "type":"resource", "data":[222.5, 224, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":28}]]}, {"name":"gemm1.cl:29", "type":"resource", "data":[102.333, 130, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":29}]]}, {"name":"gemm1.cl:30", "type":"resource", "data":[41, 31, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":30}]]}, {"name":"gemm1.cl:33", "type":"resource", "data":[97, 97, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":33}]]}, {"name":"gemm1.cl:39", "type":"resource", "data":[73.5, 110, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":39}]]}, {"name":"gemm1.cl:40", "type":"resource", "data":[20.6667, 31, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":40}]]}, {"name":"gemm1.cl:42", "type":"resource", "data":[15.3333, 17, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":42}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[755, 314, 1, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm1.cl:24", "type":"resource", "data":[426, 96, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":24}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[426, 96, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:26", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":26}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:27", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":27}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:29", "type":"resource", "data":[108, 3, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":29}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":8, "data":[2.33333, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[72.6667, 2, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:30", "type":"resource", "data":[973, 2485, 16, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":30}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":3, "data":[42, 60, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[833, 2425, 16, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"gemm1.cl:31", "type":"resource", "data":[973, 2485, 16, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":31}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":3, "data":[42, 60, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[833, 2425, 16, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"gemm1.cl:32", "type":"resource", "data":[973, 2485, 16, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":32}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":3, "data":[42, 60, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[833, 2425, 16, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"gemm1.cl:33", "type":"resource", "data":[973, 2485, 16, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":33}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":3, "data":[42, 60, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[833, 2425, 16, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"gemm1.cl:34", "type":"resource", "data":[973, 2485, 16, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":34}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":3, "data":[42, 60, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[833, 2425, 16, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"gemm1.cl:35", "type":"resource", "data":[973, 2485, 16, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":35}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":3, "data":[42, 60, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[833, 2425, 16, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"gemm1.cl:36", "type":"resource", "data":[822, 720, 0, 3], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":36}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":3, "data":[822, 720, 0, 3]}], "replace_name":"true"}, {"name":"gemm1.cl:37", "type":"resource", "data":[822, 720, 0, 3], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":37}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":3, "data":[822, 720, 0, 3]}], "replace_name":"true"}, {"name":"gemm1.cl:38", "type":"resource", "data":[822, 720, 0, 3], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":38}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":3, "data":[822, 720, 0, 3]}], "replace_name":"true"}, {"name":"gemm1.cl:39", "type":"resource", "data":[1023, 757, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":39}]], "children":[{"name":"\'__acl__convert_FPtoHalf\' Function Call", "type":"resource", "count":1, "data":[14, 20, 0, 0]}, {"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":1, "data":[14, 20, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:39 > gemm1.cl:3", "type":"resource", "data":[7960, 5736, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":39}, {"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":3}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":8, "data":[7960, 5736, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:40", "type":"resource", "data":[2, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":40}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[1.33333, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gemm_nn9W.B4", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"gemm1.cl:28", "type":"resource", "data":[13, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":28}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[13, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:41", "type":"resource", "data":[399, 2200, 17, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":41}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[399, 2200, 17, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced write-ack LSU"}]}], "replace_name":"true"}]}]}, {"name":"gemm_nn9W.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[25, 19, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm1.cl:41", "type":"resource", "data":[25, 19, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":41}]]}]}]}, {"name":"gemm_nn9W.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[3, 8, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 8, 0, 0]}]}]}]}, {"name":"gemm_nnfW", "compute_units":1, "type":"function", "total_percent":[38.0898, 26.6811, 14.2039, 13.6187, 19.6429], "total_kernel_resources":[29235, 31127, 70, 22], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'Cn\' (gemm1.cl:58)", "type":"resource", "data":[73, 110, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":58}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)"}]}, {"name":"Private Variable: \\n - \'i\' (gemm1.cl:52)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":52}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'j\' (gemm1.cl:52)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":52}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'k\' (gemm1.cl:52)", "type":"resource", "data":[40, 31, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":52}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)"}]}, {"name":"gemm_nnfW.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 2, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 2, 0, 0]}]}]}, {"name":"gemm_nnfW.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[163, 240, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[163, 240, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[20, 45, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm1.cl:56", "type":"resource", "data":[15, 43, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":56}]]}, {"name":"gemm1.cl:65", "type":"resource", "data":[5, 2, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[164, 68, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[79, 1, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":1, "data":[11, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}]}, {"name":"gemm1.cl:56", "type":"resource", "data":[44, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":56}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:59", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"gemm1.cl:60", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":60}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"gemm_nnfW.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[255, 503, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[255, 503, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[100, 305, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 36, 0, 0]}, {"name":"gemm1.cl:56", "type":"resource", "data":[18, 16, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":56}]]}, {"name":"gemm1.cl:57", "type":"resource", "data":[12.6667, 40.6667, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":57}]]}, {"name":"gemm1.cl:59", "type":"resource", "data":[25, 101, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}]]}, {"name":"gemm1.cl:60", "type":"resource", "data":[25, 101, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":60}]]}, {"name":"gemm1.cl:65", "type":"resource", "data":[9, 8, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":65}]]}, {"name":"gemm1.cl:66", "type":"resource", "data":[2.33333, 2.33333, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":66}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[324, 108, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[141, 5, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0]}, {"name":"Or", "type":"resource", "count":2, "data":[1, 1, 0, 0]}]}, {"name":"gemm1.cl:57", "type":"resource", "data":[40.3333, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":57}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:59", "type":"resource", "data":[527, 2034, 13, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[494, 2034, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gemm1.cl:61", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":61}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"gemm1.cl:66", "type":"resource", "data":[3.66667, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":66}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gemm_nnfW.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1835, 2620, 13, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1835, 2620, 13, 0]}]}, {"name":"Feedback", "type":"resource", "data":[529, 577, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 31, 0, 0]}, {"name":"gemm1.cl:56", "type":"resource", "data":[42, 62, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":56}]]}, {"name":"gemm1.cl:57", "type":"resource", "data":[30.6667, 34, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":57}]]}, {"name":"gemm1.cl:59", "type":"resource", "data":[264.5, 261, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}]]}, {"name":"gemm1.cl:60", "type":"resource", "data":[41, 31, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":60}]]}, {"name":"gemm1.cl:61", "type":"resource", "data":[41, 31, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":61}]]}, {"name":"gemm1.cl:63", "type":"resource", "data":[73.5, 110, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":63}]]}, {"name":"gemm1.cl:66", "type":"resource", "data":[15.3333, 17, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":66}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[495, 250, 1, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[44, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":1, "data":[11, 0, 0, 0]}]}, {"name":"gemm1.cl:56", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":56}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:57", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":57}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:59", "type":"resource", "data":[103, 2, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:60", "type":"resource", "data":[811, 2534, 13, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":60}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":16, "data":[224, 320, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[554, 2214, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gemm1.cl:61", "type":"resource", "data":[811, 2534, 13, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":61}]], "children":[{"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":16, "data":[224, 320, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[554, 2214, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gemm1.cl:62", "type":"resource", "data":[4384, 3840, 0, 16], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":62}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":16, "data":[4384, 3840, 0, 16]}], "replace_name":"true"}, {"name":"gemm1.cl:63", "type":"resource", "data":[1023, 757, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":63}]], "children":[{"name":"\'__acl__convert_FPtoHalf\' Function Call", "type":"resource", "count":1, "data":[14, 20, 0, 0]}, {"name":"\'__acl__convert_HalfToFP\' Function Call", "type":"resource", "count":1, "data":[14, 20, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:63 > gemm1.cl:9", "type":"resource", "data":[14925, 10755, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":63}, {"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":9}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":15, "data":[14925, 10755, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gemm_nnfW.B4", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"gemm1.cl:59", "type":"resource", "data":[13, 0, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[13, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm1.cl:65", "type":"resource", "data":[399, 2200, 17, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":65}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[399, 2200, 17, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced write-ack LSU"}]}], "replace_name":"true"}]}]}, {"name":"gemm_nnfW.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[25, 19, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm1.cl:65", "type":"resource", "data":[25, 19, 0, 0], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":65}]]}]}]}, {"name":"gemm_nnfW.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[3, 8, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 8, 0, 0]}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[858,4406,10,0],"details":[{"text":"Global interconnect for 10 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"gemm_nn9W","total_kernel_resources":[25922,35072,133,15],"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":22}]],"type":"function","total_percent":[37.5241,23.6575,16.0041,25.8755,13.3929],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[2105,1724,1,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Private Variable: \\n - \'Cn\' (gemm1.cl:28)","type":"resource","data":[73,110,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 18","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (gemm1.cl:22)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'j\' (gemm1.cl:22)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'k\' (gemm1.cl:22)","type":"resource","data":[40,31,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 18","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2396,3630,6,0]},{"count":5,"debug":[[{"filename":"","line":0}]],"name":"Integer Compare","data":[175,5,0,0],"type":"resource"},{"count":2,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]}],"type":"resource","data":[2572,3636,6,0]},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":25}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:25","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":25}]],"type":"resource","data":[426,96,0,0]}],"data":[426,96,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":26}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:26","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":26}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":26}]],"type":"resource","data":[46,1,0,0]}],"data":[79,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:28","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"Load","data":[494,2034,13,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"Select","data":[13,0,0,0],"type":"resource"}],"data":[606,2034,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:30","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"type":"resource","data":[66,0,0,2]},{"count":3,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"\'__acl__convert_HalfToFP\' Function Call","data":[42,60,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"Load","data":[833,2425,16,0],"type":"resource"}],"data":[1039,2485,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":27}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:27","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":27}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":27}]],"type":"resource","data":[42.33333,1,0,0]}],"data":[75.3333,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:33","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"type":"resource","data":[66,0,0,2]},{"count":3,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"\'__acl__convert_HalfToFP\' Function Call","data":[42,60,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"Load","data":[833,2425,16,0],"type":"resource"}],"data":[1039,2485,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":42}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:42","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":42}]],"type":"resource","data":[3.66667,0,0,0]}],"data":[3.66667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":24}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:24","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":24}]],"type":"resource","data":[426,96,0,0]}],"data":[426,96,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:29","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"type":"resource","data":[33,0,0,0]},{"count":8,"name":"And","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"type":"resource","data":[2.33333,1,0,0]},{"count":6,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"type":"resource","data":[72.6667,2,0,0]}],"data":[108,3,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:31","children":[{"count":3,"name":"\'__acl__convert_HalfToFP\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:32","children":[{"count":3,"name":"\'__acl__convert_HalfToFP\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:34","children":[{"count":3,"name":"\'__acl__convert_HalfToFP\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:35","children":[{"count":3,"name":"\'__acl__convert_HalfToFP\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":36}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:36","children":[{"count":3,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":36}]],"type":"resource","data":[822,720,0,3]}],"data":[822,720,0,3],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":37}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:37","children":[{"count":3,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":37}]],"type":"resource","data":[822,720,0,3]}],"data":[822,720,0,3],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":38}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:38","children":[{"count":3,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":38}]],"type":"resource","data":[822,720,0,3]}],"data":[822,720,0,3],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:39","children":[{"count":1,"name":"\'__acl__convert_FPtoHalf\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"\'__acl__convert_HalfToFP\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[995,717,0,0]},{"replace_name":true,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39},{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":3}]],"name":"gemm1.cl:39 > gemm1.cl:3","type":"resource","data":[7960,5736,0,0],"children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[7960,5736,0,0]}]}],"data":[8983,6493,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":40}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:40","children":[{"count":3,"name":"And","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":40}]],"type":"resource","data":[0.666667,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":40}]],"type":"resource","data":[1.33333,0,0,0]}],"data":[2,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":41}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:41","children":[{"count":1,"name":"Store","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":41}]],"type":"resource","data":[399,2200,17,0]}],"data":[399,2200,17,0],"type":"resource"}],"data":[25921.99997,35072,133,15],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"gemm_nnfW","total_kernel_resources":[29235,31127,70,22],"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":52}]],"type":"function","total_percent":[38.0898,26.6811,14.2039,13.6187,19.6429],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[1665,1382,1,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Private Variable: \\n - \'Cn\' (gemm1.cl:58)","type":"resource","data":[73,110,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (gemm1.cl:52)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'j\' (gemm1.cl:52)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'k\' (gemm1.cl:52)","type":"resource","data":[40,31,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2253,3363,13,0]},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"And","data":[22,0,0,0],"type":"resource"},{"count":5,"debug":[[{"filename":"","line":0}]],"name":"Integer Compare","data":[175,5,0,0],"type":"resource"},{"count":2,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]}],"type":"resource","data":[2517,3369,13,0]},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":56}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:56","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":56}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":56}]],"type":"resource","data":[46,1,0,0]}],"data":[79,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:59","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"type":"resource","data":[66,0,0,2]},{"count":2,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"Load","data":[494,2034,13,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"Integer Compare","data":[70,2,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"Select","data":[13,0,0,0],"type":"resource"}],"data":[709,2036,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:60","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"type":"resource","data":[66,0,0,2]},{"count":16,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"\'__acl__convert_HalfToFP\' Function Call","data":[224,320,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"Load","data":[554,2214,13,0],"type":"resource"}],"data":[877,2534,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":57}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:57","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":57}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":57}]],"type":"resource","data":[42.33333,1,0,0]}],"data":[75.3333,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:61","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"type":"resource","data":[66,0,0,2]},{"count":16,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"\'__acl__convert_HalfToFP\' Function Call","data":[224,320,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"Load","data":[554,2214,13,0],"type":"resource"}],"data":[877,2534,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":66}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:66","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":66}]],"type":"resource","data":[3.66667,0,0,0]}],"data":[3.66667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":62}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:62","children":[{"count":16,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":62}]],"type":"resource","data":[4384,3840,0,16]}],"data":[4384,3840,0,16],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:63","children":[{"count":1,"name":"\'__acl__convert_FPtoHalf\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"\'__acl__convert_HalfToFP\' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[995,717,0,0]},{"replace_name":true,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63},{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":9}]],"name":"gemm1.cl:63 > gemm1.cl:9","type":"resource","data":[14925,10755,0,0],"children":[{"count":15,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[14925,10755,0,0]}]}],"data":[15948,11512,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":65}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:65","children":[{"count":1,"name":"Store","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":65}]],"type":"resource","data":[399,2200,17,0]}],"data":[399,2200,17,0],"type":"resource"}],"data":[29234.99997,31127,70,22],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[58174.99994,72513,233,37],"total_percent":[81.1024,53.0929,33.0892,45.3307,33.0357],"total":[58175,72513,233,37],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"gemm_nn9W", "children":[{"type":"bb", "id":3, "name":"gemm_nn9W.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"gemm_nn9W.B1", "details":[{"type":"table", "Latency":"16", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"8"}]}, {"type":"bb", "id":5, "name":"gemm_nn9W.B2", "children":[{"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":28}]], "details":[{"type":"table", "Width":"16 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"121", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"23"}]}, {"type":"inst", "id":19, "name":"end", "details":[{"type":"table", "Start Cycle":"129", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"129", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":6, "name":"gemm_nn9W.B3", "children":[{"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":30}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"21", "Latency":"130", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":31}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"21", "Latency":"130", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":32}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"21", "Latency":"130", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":33}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"21", "Latency":"130", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":34}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"21", "Latency":"130", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":35}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"21", "Latency":"130", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"21"}]}, {"type":"inst", "id":21, "name":"loop end", "details":[{"type":"table", "Start Cycle":"300", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"300", "II":"18", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 18. See Loops Analysis for more information."}]}, {"type":"bb", "id":7, "name":"gemm_nn9W.B4", "children":[{"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":41}]], "details":[{"type":"table", "Width":"16 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"0", "Latency":"29", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":23, "name":"loop end", "details":[{"type":"table", "Start Cycle":"29", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"29", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"gemm_nn9W.B5", "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"gemm_nn9W.B6", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":25, "name":"gemm_nnfW", "children":[{"type":"bb", "id":26, "name":"gemm_nnfW.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":27, "name":"gemm_nnfW.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"31"}]}, {"type":"bb", "id":28, "name":"gemm_nnfW.B2", "children":[{"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}]], "details":[{"type":"table", "Width":"16 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"120", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"42"}]}, {"type":"inst", "id":38, "name":"end", "details":[{"type":"table", "Start Cycle":"128", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"128", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":29, "name":"gemm_nnfW.B3", "children":[{"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":60}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"151", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":61}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"151", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"40"}]}, {"type":"inst", "id":40, "name":"loop end", "details":[{"type":"table", "Start Cycle":"426", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"426", "II":"18", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 18. See Loops Analysis for more information."}]}, {"type":"bb", "id":30, "name":"gemm_nnfW.B4", "children":[{"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":65}]], "details":[{"type":"table", "Width":"16 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"0", "Latency":"28", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":42, "name":"loop end", "details":[{"type":"table", "Start Cycle":"28", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"28", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":31, "name":"gemm_nnfW.B5", "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":32, "name":"gemm_nnfW.B6", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":24, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":8, "to":4}, {"from":3, "to":4}, {"from":23, "to":18}, {"from":4, "to":18}, {"from":10, "to":19}, {"from":21, "to":20}, {"from":19, "to":20}, {"from":11, "to":21}, {"from":12, "to":21}, {"from":13, "to":21}, {"from":14, "to":21}, {"from":15, "to":21}, {"from":16, "to":21}, {"from":21, "to":22}, {"from":17, "to":23}, {"from":23, "to":8}, {"from":8, "to":9}, {"from":18, "to":10}, {"from":20, "to":11}, {"from":20, "to":12}, {"from":20, "to":13}, {"from":20, "to":14}, {"from":20, "to":15}, {"from":20, "to":16}, {"from":22, "to":17}, {"from":24, "to":15}, {"from":24, "to":10}, {"from":24, "to":12}, {"from":17, "to":24}, {"from":24, "to":14}, {"from":24, "to":11}, {"from":24, "to":13}, {"from":24, "to":16}, {"from":31, "to":27}, {"from":26, "to":27}, {"from":42, "to":37}, {"from":27, "to":37}, {"from":33, "to":38}, {"from":40, "to":39}, {"from":38, "to":39}, {"from":34, "to":40}, {"from":35, "to":40}, {"from":40, "to":41}, {"from":36, "to":42}, {"from":42, "to":31}, {"from":31, "to":32}, {"from":37, "to":33}, {"from":39, "to":34}, {"from":39, "to":35}, {"from":41, "to":36}, {"from":24, "to":34}, {"from":24, "to":33}, {"from":24, "to":35}, {"from":36, "to":24}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: gemm_nn9W", "data":["", "", ""], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":21}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"gemm_nn9W.B1", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":26}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":26}]], "details":[{"type":"text", "text":"Iteration executed serially across gemm_nn9W.B2. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"28"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"41"}]}]}, {"type":"text", "text":"Iteration executed serially across gemm_nn9W.B2. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"41"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"41"}]}]}, {"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"gemm_nn9W.B2", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":27}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":27}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":42}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to variable inner loop trip count.", "links":[{"view":"Verification statistics"}]}], "children":[{"name":"gemm_nn9W.B3", "data":["Yes", "~18", "II"], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":29}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":29}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":40}]], "details":[{"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"Cn (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"39"}]}]}, {"type":"text", "text":"The critical path that prevented successful II = 17 scheduling:", "details":[{"type":"text", "text":"16 clock cycles Floating-point Add Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"39"}]}, {"type":"text", "text":"3.8 clock cycles \'__acl__convert_HalfToFP\' Function Call Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"39"}]}, {"type":"text", "text":"2 clock cycles \'__acl__convert_FPtoHalf\' Function Call Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"39"}]}]}, {"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: gemm_nnfW", "data":["", "", ""], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":51}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"gemm_nnfW.B1", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":56}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":56}]], "details":[{"type":"text", "text":"Iteration executed serially across gemm_nnfW.B2. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"59"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"65"}]}]}, {"type":"text", "text":"Iteration executed serially across gemm_nnfW.B2. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"65"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"65"}]}]}, {"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"gemm_nnfW.B2", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":57}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":57}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":66}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to variable inner loop trip count.", "links":[{"view":"Verification statistics"}]}], "children":[{"name":"gemm_nnfW.B3", "data":["Yes", "~18", "II"], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":59}], [{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":64}]], "details":[{"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"Cn (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"63"}]}]}, {"type":"text", "text":"The critical path that prevented successful II = 17 scheduling:", "details":[{"type":"text", "text":"16 clock cycles Floating-point Add Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"63"}]}, {"type":"text", "text":"3.8 clock cycles \'__acl__convert_HalfToFP\' Function Call Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"63"}]}, {"type":"text", "text":"2 clock cycles \'__acl__convert_FPtoHalf\' Function Call Operation (%L)", "links":[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":"63"}]}]}, {"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"gemm_nn9W", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":21}]]}, {"name":"gemm_nnfW", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":51}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"gemm_nn9W", "data":[25922, 35072, 133, 15], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":21}]]}, {"name":"gemm_nnfW", "data":[29235, 31127, 70, 22], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":51}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[55157, 66199, 203, 37]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[858, 4406, 10, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[58175, 72513, 233, 37], "data_percent":[53.0929, 33.0892, 45.3307, 33.0357]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":30}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":31}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":32}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":33}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":34}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "line":35}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["gemm1"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.0.0 Build 614"]},{"name":"Quartus Version","data":["18.0.0 Build 614"]},{"name":"Command","data":["aoc -g -v -report gemm1.cl -o gemm1.aocx"]},{"name":"Reports Generated At", "data":["Fri Jun 22 12:41:17 2018"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "name":"gemm1.cl", "has_active_debug_locs":true, "absName":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl", "content":"#pragma OPENCL EXTENSION cl_khr_fp16 : enable\012float sum9(float3 a, float3 b, float3 c){\012    return\012    a.s0 + a.s1 + a.s2 +\012    b.s0 + b.s1 + b.s2 +\012    c.s0 + c.s1 + c.s2 ;\012}\012float sum16(float16 a){\012    return\012    a.s0 + a.s1 + a.s2 + a.s3 +\012    a.s4 + a.s5 + a.s6 + a.s7 +\012    a.s8 + a.s9 + a.sa + a.sb +\012    a.sc + a.sd + a.se + a.sf ;\012}\012#define WRD (9)\012kernel void gemm_nn9W (const int M, const int N, const int K, const float ALPHA,\012		 global half *restrict A, const int lda,\012		 global half *restrict B, const int ldb,\012		 global half *restrict C, const int ldc\012		)\012{\012  int i, j, k;\012  half A_PART;\012  int wK = K/WRD;\012  int wlda = lda/WRD;\012  for (i = 0; i < M; ++i) {\012    for (j = 0; j < N; ++j) {\012      half Cn = C[ i*ldc + j ];\012	  for (k = 0; k < wK; ++k) {\012        float3 Ax1= vload_half3(( i*wlda + k + 0), A);\012        float3 Ax2= vload_half3(( i*wlda + k + 3), A);\012        float3 Ax3= vload_half3(( i*wlda + k + 6), A);\012        float3 Bx1= vload_half3(( j*wlda + k + 0), B);\012        float3 Bx2= vload_half3(( j*wlda + k + 3), B);\012        float3 Bx3= vload_half3(( j*wlda + k + 6), B);\012        float3 Cx1= Bx1 * Ax1;\012        float3 Cx2= Bx2 * Ax2;\012        float3 Cx3= Bx3 * Ax3;\012        Cn+= sum9(Cx1, Cx2, Cx3);\012	  }\012      C[ i*ldc + j ] = Cn;\012	}\012  }\012}\012\012kernel void gemm_nnfW (const int M, const int N, const int K, const float ALPHA,\012		 global half *restrict A, const int lda,\012		 global half *restrict B, const int ldb,\012		 global half *restrict C, const int ldc\012		)\012{\012  int i, j, k;\012  half A_PART;\012  int wK = K/16;\012  int wlda = lda/16;\012  for (i = 0; i < M; ++i) {\012    for (j = 0; j < N; ++j) {\012      half Cn;\012      for (k = 0, Cn = C[ i*ldc + j ];k < wK; ++k) {\012        float16 Ax1= vload_half16(( i*wlda + k ), A);\012        float16 Bx1= vload_half16(( j*wlda + k ), B);\012        float16 Cx1= Bx1 * Ax1;\012        Cn+= sum16(Cx1);\012      }\012      C[ i*ldc + j ] = Cn;\012    }\012  }\012}\012\012"}];