// Seed: 1418084309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    input wand id_3
    , id_7,
    input tri0 id_4,
    output supply0 id_5
);
  assign id_5 = 1;
  wor  id_8 = id_4;
  wor  id_9;
  reg  id_10;
  wire id_11;
  initial begin : LABEL_0
    id_10 <= 1'd0 - 1;
    id_10 = 1'b0;
  end
  assign id_11 = id_9;
  wire id_12;
  assign id_11 = id_11;
  tri1 id_13 = 1 - id_11;
  wor  id_14 = 1 - ~id_4;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_15,
      id_9,
      id_14,
      id_13
  );
  assign modCall_1.id_1 = 0;
  assign id_9 = 1'b0;
  always @(posedge id_7 or posedge 1) if (1) assign id_15 = 1 == id_9;
  always @(id_8 - 1) begin : LABEL_0
    if (id_11 || id_9) disable id_17;
    id_17 = id_15;
  end
endmodule
