library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;


entity test is
port(
a,b:in std_logic;
c:out std_logic
);
end test;

architecture bhv of test is
begin
c <= a and b;
end
end bhv;