================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Dec 06 20:03:41 +0800 2021
    * Version:         2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:         sigmoid_new
    * Solution:        PLAN (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k325t-ffg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              99
FF:               55
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 2.001       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                 | 99  | 55 |     |      |      |     |        |      |         |          |        |
|   (inst)                             | 16  | 28 |     |      |      |     |        |      |         |          |        |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U1     | 83  | 27 |     |      |      |     |        |      |         |          |        |
|     (dcmp_64ns_64ns_1_2_no_dsp_1_U1) | 37  | 27 |     |      |      |     |        |      |         |          |        |
+--------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.05%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 3821      | 1      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------+----------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin             | Endpoint Pin                                       | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                            |                                                    |              |            |                |          Delay |        Delay |
+-------+-------+----------------------------+----------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.999 | sub_ln962_reg_625_reg[2]/C | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/D |            3 |         27 |          1.975 |          0.444 |        1.531 |
| Path2 | 8.005 | sub_ln962_reg_625_reg[2]/C | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/D |            3 |         27 |          1.969 |          0.438 |        1.531 |
| Path3 | 8.005 | sub_ln962_reg_625_reg[2]/C | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D |            3 |         27 |          1.969 |          0.438 |        1.531 |
| Path4 | 8.355 | in_read_reg_606_reg[3]/C   | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D |            3 |          5 |          1.619 |          0.446 |        1.173 |
| Path5 | 8.361 | in_read_reg_606_reg[3]/C   | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45]/D |            3 |          5 |          1.613 |          0.440 |        1.173 |
+-------+-------+----------------------------+----------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------+----------------------+
    | Path1 Cells                                      | Primitive Type       |
    +--------------------------------------------------+----------------------+
    | sub_ln962_reg_625_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2 | LUT.others.LUT6      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_1 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62] | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------+----------------------+

    +--------------------------------------------------+----------------------+
    | Path2 Cells                                      | Primitive Type       |
    +--------------------------------------------------+----------------------+
    | sub_ln962_reg_625_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2 | LUT.others.LUT6      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[55]_i_1 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55] | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------+----------------------+

    +--------------------------------------------------+----------------------+
    | Path3 Cells                                      | Primitive Type       |
    +--------------------------------------------------+----------------------+
    | sub_ln962_reg_625_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2 | LUT.others.LUT6      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[56]_i_1 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56] | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------+----------------------+

    +--------------------------------------------------+----------------------+
    | Path4 Cells                                      | Primitive Type       |
    +--------------------------------------------------+----------------------+
    | in_read_reg_606_reg[3]                           | FLOP_LATCH.flop.FDRE |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5 | LUT.others.LUT3      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[37]_i_1 | LUT.others.LUT3      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37] | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------+----------------------+

    +--------------------------------------------------+----------------------+
    | Path5 Cells                                      | Primitive Type       |
    +--------------------------------------------------+----------------------+
    | in_read_reg_606_reg[3]                           | FLOP_LATCH.flop.FDRE |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5 | LUT.others.LUT3      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4 | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[45]_i_1 | LUT.others.LUT6      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45] | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sigmoid_plan_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sigmoid_plan_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/sigmoid_plan_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sigmoid_plan_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sigmoid_plan_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sigmoid_plan_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


