#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 30 16:57:11 2020
# Process ID: 244
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19576 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\SPI_Test\SPI_Test.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/u_SPI}} 
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
