\hypertarget{struct_s_c_b___type}{}\section{Структура S\+C\+B\+\_\+\+Type}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}


{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Открытые атрибуты}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}{C\+P\+U\+ID}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}{I\+C\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}{V\+T\+OR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}{A\+I\+R\+CR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}{S\+CR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}{C\+CR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af6336103f8be0cab29de51daed5a65f4}{S\+HP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}{S\+H\+C\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}{C\+F\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}{H\+F\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}{D\+F\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}{M\+M\+F\+AR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}{B\+F\+AR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}{A\+F\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3f51c43f952f3799951d0c54e76b0cb7}{P\+FR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}{D\+FR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}{A\+DR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aec2f8283d2737c6897188568a4214976}{M\+M\+FR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_acee8e458f054aac964268f4fe647ea4f}{I\+S\+AR}} \mbox{[}5\mbox{]}
\end{DoxyCompactItemize}


\subsection{Данные класса}
\mbox{\Hypertarget{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}\label{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}} 
\index{SCB\_Type@{SCB\_Type}!ADR@{ADR}}
\index{ADR@{ADR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+DR}

Offset\+: 0x4C Auxiliary Feature Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}\label{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}} 
\index{SCB\_Type@{SCB\_Type}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+F\+SR}

Offset\+: 0x3C Auxiliary Fault Status Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}\label{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}} 
\index{SCB\_Type@{SCB\_Type}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+I\+R\+CR}

Offset\+: 0x0C Application Interrupt / Reset Control Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}\label{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}} 
\index{SCB\_Type@{SCB\_Type}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+B\+F\+AR}

Offset\+: 0x38 Bus Fault Address Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}\label{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}} 
\index{SCB\_Type@{SCB\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+CR}

Offset\+: 0x14 Configuration Control Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}\label{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}} 
\index{SCB\_Type@{SCB\_Type}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+F\+SR}

Offset\+: 0x28 Configurable Fault Status Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}\label{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}} 
\index{SCB\_Type@{SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+U\+ID}

Offset\+: 0x00 C\+PU ID Base Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}\label{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}} 
\index{SCB\_Type@{SCB\_Type}!DFR@{DFR}}
\index{DFR@{DFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+FR}

Offset\+: 0x48 Debug Feature Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}\label{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}} 
\index{SCB\_Type@{SCB\_Type}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+F\+SR}

Offset\+: 0x30 Debug Fault Status Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}\label{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}} 
\index{SCB\_Type@{SCB\_Type}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+H\+F\+SR}

Offset\+: 0x2C Hard Fault Status Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}\label{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}} 
\index{SCB\_Type@{SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+SR}

Offset\+: 0x04 Interrupt Control State Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_acee8e458f054aac964268f4fe647ea4f}\label{struct_s_c_b___type_acee8e458f054aac964268f4fe647ea4f}} 
\index{SCB\_Type@{SCB\_Type}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+S\+AR\mbox{[}5\mbox{]}}

Offset\+: 0x60 I\+SA Feature Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}\label{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}} 
\index{SCB\_Type@{SCB\_Type}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+F\+AR}

Offset\+: 0x34 Mem Manage Address Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_aec2f8283d2737c6897188568a4214976}\label{struct_s_c_b___type_aec2f8283d2737c6897188568a4214976}} 
\index{SCB\_Type@{SCB\_Type}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+FR\mbox{[}4\mbox{]}}

Offset\+: 0x50 Memory Model Feature Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_a3f51c43f952f3799951d0c54e76b0cb7}\label{struct_s_c_b___type_a3f51c43f952f3799951d0c54e76b0cb7}} 
\index{SCB\_Type@{SCB\_Type}!PFR@{PFR}}
\index{PFR@{PFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+P\+FR\mbox{[}2\mbox{]}}

Offset\+: 0x40 Processor Feature Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}\label{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}} 
\index{SCB\_Type@{SCB\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+CR}

Offset\+: 0x10 System Control Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}\label{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}} 
\index{SCB\_Type@{SCB\_Type}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+C\+SR}

Offset\+: 0x24 System Handler Control and State Register ~\newline
 \mbox{\Hypertarget{struct_s_c_b___type_af6336103f8be0cab29de51daed5a65f4}\label{struct_s_c_b___type_af6336103f8be0cab29de51daed5a65f4}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP\mbox{[}12\mbox{]}}

Offset\+: 0x18 System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}\label{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}} 
\index{SCB\_Type@{SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+V\+T\+OR}

Offset\+: 0x08 Vector Table Offset Register ~\newline
 

Объявления и описания членов структуры находятся в файле\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/\+Core\+Support/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\end{DoxyCompactItemize}
