#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f1a320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f2b490 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1f1e110 .functor NOT 1, L_0x1f7b400, C4<0>, C4<0>, C4<0>;
L_0x1f7b160 .functor XOR 1, L_0x1f7af90, L_0x1f7b0c0, C4<0>, C4<0>;
L_0x1f7b2f0 .functor XOR 1, L_0x1f7b160, L_0x1f7b220, C4<0>, C4<0>;
v0x1f69060_0 .net *"_ivl_10", 0 0, L_0x1f7b220;  1 drivers
v0x1f69160_0 .net *"_ivl_12", 0 0, L_0x1f7b2f0;  1 drivers
v0x1f69240_0 .net *"_ivl_2", 0 0, L_0x1f7aef0;  1 drivers
v0x1f69300_0 .net *"_ivl_4", 0 0, L_0x1f7af90;  1 drivers
v0x1f693e0_0 .net *"_ivl_6", 0 0, L_0x1f7b0c0;  1 drivers
v0x1f69510_0 .net *"_ivl_8", 0 0, L_0x1f7b160;  1 drivers
v0x1f695f0_0 .net "areset", 0 0, L_0x1f18200;  1 drivers
v0x1f69690_0 .var "clk", 0 0;
v0x1f69730_0 .var/2u "stats1", 159 0;
v0x1f698a0_0 .var/2u "strobe", 0 0;
v0x1f69960_0 .net "tb_match", 0 0, L_0x1f7b400;  1 drivers
v0x1f69a00_0 .net "tb_mismatch", 0 0, L_0x1f1e110;  1 drivers
v0x1f69aa0_0 .net "wavedrom_enable", 0 0, v0x1f67e20_0;  1 drivers
v0x1f69b40_0 .net "wavedrom_title", 511 0, v0x1f67f10_0;  1 drivers
v0x1f69be0_0 .net "x", 0 0, v0x1f67ff0_0;  1 drivers
v0x1f69c80_0 .net "z_dut", 0 0, L_0x1f7ad90;  1 drivers
v0x1f69d20_0 .net "z_ref", 0 0, L_0x1f18e80;  1 drivers
L_0x1f7aef0 .concat [ 1 0 0 0], L_0x1f18e80;
L_0x1f7af90 .concat [ 1 0 0 0], L_0x1f18e80;
L_0x1f7b0c0 .concat [ 1 0 0 0], L_0x1f7ad90;
L_0x1f7b220 .concat [ 1 0 0 0], L_0x1f18e80;
L_0x1f7b400 .cmp/eeq 1, L_0x1f7aef0, L_0x1f7b2f0;
S_0x1f355f0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1f2b490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f43960 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1f439a0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x1f18440 .functor AND 1, L_0x1f7a0a0, L_0x1f7a370, C4<1>, C4<1>;
L_0x1f18700 .functor AND 1, L_0x1f7a740, L_0x1f7a9b0, C4<1>, C4<1>;
L_0x1f18e80 .functor OR 1, L_0x1f18440, L_0x1f18700, C4<0>, C4<0>;
v0x1f1dce0_0 .net *"_ivl_0", 31 0, L_0x1f69f30;  1 drivers
L_0x7f6a7086f0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f1e020_0 .net *"_ivl_11", 30 0, L_0x7f6a7086f0a8;  1 drivers
L_0x7f6a7086f0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f1e220_0 .net/2u *"_ivl_12", 31 0, L_0x7f6a7086f0f0;  1 drivers
v0x1f18270_0 .net *"_ivl_14", 0 0, L_0x1f7a370;  1 drivers
v0x1f18510_0 .net *"_ivl_17", 0 0, L_0x1f18440;  1 drivers
v0x1f187d0_0 .net *"_ivl_18", 31 0, L_0x1f7a5b0;  1 drivers
L_0x7f6a7086f138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f18fd0_0 .net *"_ivl_21", 30 0, L_0x7f6a7086f138;  1 drivers
L_0x7f6a7086f180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f660b0_0 .net/2u *"_ivl_22", 31 0, L_0x7f6a7086f180;  1 drivers
v0x1f66190_0 .net *"_ivl_24", 0 0, L_0x1f7a740;  1 drivers
v0x1f662e0_0 .net *"_ivl_26", 31 0, L_0x1f7a8c0;  1 drivers
L_0x7f6a7086f1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f663c0_0 .net *"_ivl_29", 30 0, L_0x7f6a7086f1c8;  1 drivers
L_0x7f6a7086f018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f664a0_0 .net *"_ivl_3", 30 0, L_0x7f6a7086f018;  1 drivers
L_0x7f6a7086f210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f66580_0 .net/2u *"_ivl_30", 31 0, L_0x7f6a7086f210;  1 drivers
v0x1f66660_0 .net *"_ivl_32", 0 0, L_0x1f7a9b0;  1 drivers
v0x1f66720_0 .net *"_ivl_35", 0 0, L_0x1f18700;  1 drivers
L_0x7f6a7086f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f667e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6a7086f060;  1 drivers
v0x1f668c0_0 .net *"_ivl_6", 0 0, L_0x1f7a0a0;  1 drivers
v0x1f66980_0 .net *"_ivl_8", 31 0, L_0x1f7a210;  1 drivers
v0x1f66a60_0 .net "areset", 0 0, L_0x1f18200;  alias, 1 drivers
v0x1f66b20_0 .net "clk", 0 0, v0x1f69690_0;  1 drivers
v0x1f66be0_0 .var "state", 0 0;
v0x1f66ca0_0 .net "x", 0 0, v0x1f67ff0_0;  alias, 1 drivers
v0x1f66d60_0 .net "z", 0 0, L_0x1f18e80;  alias, 1 drivers
E_0x1f295e0 .event posedge, v0x1f66a60_0, v0x1f66b20_0;
L_0x1f69f30 .concat [ 1 31 0 0], v0x1f66be0_0, L_0x7f6a7086f018;
L_0x1f7a0a0 .cmp/eq 32, L_0x1f69f30, L_0x7f6a7086f060;
L_0x1f7a210 .concat [ 1 31 0 0], v0x1f67ff0_0, L_0x7f6a7086f0a8;
L_0x1f7a370 .cmp/eq 32, L_0x1f7a210, L_0x7f6a7086f0f0;
L_0x1f7a5b0 .concat [ 1 31 0 0], v0x1f66be0_0, L_0x7f6a7086f138;
L_0x1f7a740 .cmp/eq 32, L_0x1f7a5b0, L_0x7f6a7086f180;
L_0x1f7a8c0 .concat [ 1 31 0 0], v0x1f67ff0_0, L_0x7f6a7086f1c8;
L_0x1f7a9b0 .cmp/eq 32, L_0x1f7a8c0, L_0x7f6a7086f210;
S_0x1f66ea0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1f2b490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1f18200 .functor BUFZ 1, v0x1f67cb0_0, C4<0>, C4<0>, C4<0>;
v0x1f67b10_0 .net "areset", 0 0, L_0x1f18200;  alias, 1 drivers
v0x1f67be0_0 .net "clk", 0 0, v0x1f69690_0;  alias, 1 drivers
v0x1f67cb0_0 .var "reset", 0 0;
v0x1f67d80_0 .net "tb_match", 0 0, L_0x1f7b400;  alias, 1 drivers
v0x1f67e20_0 .var "wavedrom_enable", 0 0;
v0x1f67f10_0 .var "wavedrom_title", 511 0;
v0x1f67ff0_0 .var "x", 0 0;
E_0x1f290c0/0 .event negedge, v0x1f66b20_0;
E_0x1f290c0/1 .event posedge, v0x1f66b20_0;
E_0x1f290c0 .event/or E_0x1f290c0/0, E_0x1f290c0/1;
S_0x1f67140 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x1f66ea0;
 .timescale -12 -12;
v0x1f67350_0 .var/2u "arfail", 0 0;
v0x1f67430_0 .var "async", 0 0;
v0x1f674f0_0 .var/2u "datafail", 0 0;
v0x1f67590_0 .var/2u "srfail", 0 0;
E_0x1f109f0 .event posedge, v0x1f66b20_0;
E_0x1f48b10 .event negedge, v0x1f66b20_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f109f0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f67cb0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f109f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f48b10;
    %load/vec4 v0x1f67d80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f674f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %load/vec4 v0x1f67d80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f67350_0, 0, 1;
    %wait E_0x1f109f0;
    %load/vec4 v0x1f67d80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f67590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f67cb0_0, 0;
    %load/vec4 v0x1f67590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f67350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f67430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f674f0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f67430_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f67650 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x1f66ea0;
 .timescale -12 -12;
v0x1f67850_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f67930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x1f66ea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f68130 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1f2b490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_0x1f36080 .functor AND 1, v0x1f68a10_0, v0x1f67ff0_0, C4<1>, C4<1>;
L_0x1f44890 .functor NOT 1, v0x1f67ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7acd0 .functor AND 1, v0x1f68ad0_0, L_0x1f44890, C4<1>, C4<1>;
L_0x1f7ad90 .functor OR 1, L_0x1f36080, L_0x1f7acd0, C4<0>, C4<0>;
v0x1f68390_0 .net *"_ivl_0", 0 0, L_0x1f36080;  1 drivers
v0x1f68490_0 .net *"_ivl_2", 0 0, L_0x1f44890;  1 drivers
v0x1f68570_0 .net *"_ivl_4", 0 0, L_0x1f7acd0;  1 drivers
v0x1f68660_0 .net "areset", 0 0, L_0x1f18200;  alias, 1 drivers
v0x1f68750_0 .net "clk", 0 0, v0x1f69690_0;  alias, 1 drivers
v0x1f68890_0 .var "next_state_A", 0 0;
v0x1f68950_0 .var "next_state_B", 0 0;
v0x1f68a10_0 .var "state_A", 0 0;
v0x1f68ad0_0 .var "state_B", 0 0;
v0x1f68c20_0 .net "x", 0 0, v0x1f67ff0_0;  alias, 1 drivers
v0x1f68cc0_0 .net "z", 0 0, L_0x1f7ad90;  alias, 1 drivers
E_0x1f28e60 .event anyedge, v0x1f68a10_0, v0x1f68ad0_0, v0x1f66ca0_0;
S_0x1f68e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1f2b490;
 .timescale -12 -12;
E_0x1f68fe0 .event anyedge, v0x1f698a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f698a0_0;
    %nor/r;
    %assign/vec4 v0x1f698a0_0, 0;
    %wait E_0x1f68fe0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f66ea0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f67cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f67430_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f67140;
    %join;
    %wait E_0x1f48b10;
    %wait E_0x1f109f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f109f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %wait E_0x1f48b10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f67930;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f290c0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1f67ff0_0, 0;
    %assign/vec4 v0x1f67cb0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f355f0;
T_5 ;
    %wait E_0x1f295e0;
    %load/vec4 v0x1f66a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f66be0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f66be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1f66ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1f66be0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f66be0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f68130;
T_6 ;
    %wait E_0x1f295e0;
    %load/vec4 v0x1f68660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f68a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f68ad0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f68890_0;
    %assign/vec4 v0x1f68a10_0, 0;
    %load/vec4 v0x1f68950_0;
    %assign/vec4 v0x1f68ad0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f68130;
T_7 ;
    %wait E_0x1f28e60;
    %load/vec4 v0x1f68a10_0;
    %store/vec4 v0x1f68890_0, 0, 1;
    %load/vec4 v0x1f68ad0_0;
    %store/vec4 v0x1f68950_0, 0, 1;
    %load/vec4 v0x1f68a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f68c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f68890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f68950_0, 0, 1;
T_7.2 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f68ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x1f68c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f68890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f68950_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f68890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f68950_0, 0, 1;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1f2b490;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f69690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f698a0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1f2b490;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f69690_0;
    %inv;
    %store/vec4 v0x1f69690_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1f2b490;
T_10 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f67be0_0, v0x1f69a00_0, v0x1f69690_0, v0x1f695f0_0, v0x1f69be0_0, v0x1f69d20_0, v0x1f69c80_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1f2b490;
T_11 ;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1f2b490;
T_12 ;
    %wait E_0x1f290c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f69730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f69730_0, 4, 32;
    %load/vec4 v0x1f69960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f69730_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f69730_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f69730_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1f69d20_0;
    %load/vec4 v0x1f69d20_0;
    %load/vec4 v0x1f69c80_0;
    %xor;
    %load/vec4 v0x1f69d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f69730_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1f69730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f69730_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2014_q5b/iter0/response53/top_module.sv";
