Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Dec 18 00:23:38 2023
| Host         : LAPTOP-FID8TMO9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Modul_principal_control_sets_placed.rpt
| Design       : Modul_principal
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              23 |           11 |
| No           | Yes                   | No                     |              24 |            8 |
| Yes          | No                    | No                     |              20 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             286 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------+------------------------+------------------+----------------+
|        Clock Signal       |             Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------+------------------------+------------------+----------------+
| ~RegistruY/state_reg[2]_P |                                      | Rst_IBUF               |                1 |              1 |
|  Clk_IBUF_BUFG            | debouncer_buton/enableMetodaRegistru | Rst_IBUF               |                2 |              2 |
|  Clk_IBUF_BUFG            | debouncer_buton/enableSignXReg       | Rst_IBUF               |                1 |              2 |
|  Clk_IBUF_BUFG            | debouncer_buton/enableSignYReg       | Rst_IBUF               |                1 |              2 |
|  Clk_IBUF_BUFG            |                                      | RegistruY/error        |                1 |              3 |
|  Clk_IBUF_BUFG            | Inmultire_1/UC/DIGIT_CNT[3]_i_1_n_0  |                        |                1 |              4 |
|  Clk_IBUF_BUFG            |                                      |                        |                4 |              8 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[0]               |                        |                8 |             16 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/temp_reg[3][3][0]    | Inmultire_2/UCP/out[0] |                8 |             16 |
|  Clk_IBUF_BUFG            | debouncer_buton/E[0]                 | Rst_IBUF               |                4 |             16 |
|  Clk_IBUF_BUFG            | debouncer_buton/Q_reg[0][3][0]       | Rst_IBUF               |                7 |             16 |
|  Clk_IBUF_BUFG            | Inmultire_1/UC/Q_reg[0][3][0]        | Inmultire_1/UC/SR[0]   |                4 |             16 |
|  Clk_IBUF_BUFG            | Inmultire_1/UC/temp_reg[3][3]_0[0]   | Inmultire_1/UC/SR[0]   |                7 |             16 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/E[0]                 | Inmultire_2/UCP/SR[0]  |                8 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[1]               | Inmultire_2/UCP/out[0] |                7 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[2]               | Inmultire_2/UCP/out[0] |                8 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[3]               | Inmultire_2/UCP/out[0] |                6 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[4]               | Inmultire_2/UCP/out[0] |                9 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[5]               | Inmultire_2/UCP/out[0] |                7 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[6]               | Inmultire_2/UCP/out[0] |                6 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[7]               | Inmultire_2/UCP/out[0] |                6 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_2/UCP/out[8]               | Inmultire_2/UCP/out[0] |                9 |             20 |
|  Clk_IBUF_BUFG            | Inmultire_1/UC/E[0]                  | Inmultire_1/UC/SR[0]   |                9 |             20 |
|  Clk_IBUF_BUFG            |                                      | Rst_IBUF               |               17 |             43 |
+---------------------------+--------------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 16+    |                    17 |
+--------+-----------------------+


