add_file_target(FILE output_attr_clock.sim.v SCANNER_TYPE verilog)
v2x_test_model(NAME output_attr_clock TOP_MODULE BLOCK)
