Item(by='jhallenworld', descendants=None, kids=[24960622], score=None, time=1604247973, title=None, item_type='comment', url=None, parent=24960353, text='They have this example for general signed overflow checking in the 2.2 spec (but I&#x27;m not sure if this counts as a recommended sequence for fusion):<p><pre><code>    add t0, t1, t2\n    slti t3, t2, 0\n    slt t4, t0, t1\n    bne t3, t4, overflow\n</code></pre>\nSo two extra registers needed also..<p>edit: so I now think a good extension to add overflow checking to RISC-V is with an instruction that works like &quot;slt&quot;- call it &quot;sov&quot;, set if add would overflow:<p><pre><code>    add t0, t1, t2\n    sov t3, t1, t2\n    bnez t3, overflow\n</code></pre>\nadd&#x2F;sov could be fused..')