{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 20:48:57 2022 " "Info: Processing started: Wed Apr 13 20:48:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_16 -c counter_with_set_16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_16 -c counter_with_set_16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst4~latch " "Warning: Node \"inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6~latch " "Warning: Node \"inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I2 " "Info: Assuming node \"I2\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -384 0 168 -368 "I2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "DFF " "Info: Assuming node \"DFF\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "DFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I1 " "Info: Assuming node \"I1\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -144 8 176 -128 "I1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I0 " "Info: Assuming node \"I0\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 72 16 184 88 "I0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst4~latch " "Info: Detected ripple clock \"inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 112 488 552 160 "inst18" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst30 " "Info: Detected gated clock \"inst30\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -104 488 552 -56 "inst20" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst31 " "Info: Detected gated clock \"inst31\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 520 568 384 "inst31" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst32 " "Info: Detected gated clock \"inst32\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst4~_emulated " "Info: Detected ripple clock \"inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst4~head_lut " "Info: Detected gated clock \"inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register inst6~_emulated register inst6~_emulated 153.4 MHz 6.519 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 153.4 MHz between source register \"inst6~_emulated\" and destination register \"inst6~_emulated\" (period= 6.519 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns + Longest register register " "Info: + Longest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X2_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns inst6~head_lut 2 COMB LCCOMB_X2_Y14_N26 2 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 1.230 ns inst6~data_lut 3 COMB LCCOMB_X2_Y14_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.917 ns - Smallest " "Info: - Smallest clock skew is -4.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 4.773 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 4.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLRN 1 CLK PIN_56 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.206 ns) 3.174 ns inst32 2 COMB LCCOMB_X2_Y14_N28 3 " "Info: 2: + IC(1.984 ns) + CELL(0.206 ns) = 3.174 ns; Loc. = LCCOMB_X2_Y14_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { CLRN inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 3.760 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 3.760 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.773 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.773 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.062 ns ( 43.20 % ) " "Info: Total cell delay = 2.062 ns ( 43.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.711 ns ( 56.80 % ) " "Info: Total interconnect delay = 2.711 ns ( 56.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.380ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 9.690 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 9.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLRN 1 CLK PIN_56 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.206 ns) 3.128 ns inst30 2 COMB LCCOMB_X1_Y14_N18 3 " "Info: 2: + IC(1.938 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { CLRN inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.135 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.383 ns) + CELL(0.624 ns) = 4.135 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.970 ns) 5.445 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.970 ns) = 5.445 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 6.551 ns inst2~head_lut 5 COMB LCCOMB_X2_Y14_N24 3 " "Info: 5: + IC(0.736 ns) + CELL(0.370 ns) = 6.551 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 7.868 ns inst4~_emulated 6 REG LCFF_X2_Y14_N5 1 " "Info: 6: + IC(0.347 ns) + CELL(0.970 ns) = 7.868 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 8.677 ns inst4~head_lut 7 COMB LCCOMB_X2_Y14_N6 3 " "Info: 7: + IC(0.443 ns) + CELL(0.366 ns) = 8.677 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 9.690 ns inst6~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.347 ns) + CELL(0.666 ns) = 9.690 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.156 ns ( 53.21 % ) " "Info: Total cell delay = 5.156 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.534 ns ( 46.79 % ) " "Info: Total interconnect delay = 4.534 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.690 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.690 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.380ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.690 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.690 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.380ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.690 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.690 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I2 register register inst6~_emulated inst6~_emulated 360.1 MHz Internal " "Info: Clock \"I2\" Internal fmax is restricted to 360.1 MHz between source register \"inst6~_emulated\" and destination register \"inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns + Longest register register " "Info: + Longest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X2_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns inst6~head_lut 2 COMB LCCOMB_X2_Y14_N26 2 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 1.230 ns inst6~data_lut 3 COMB LCCOMB_X2_Y14_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.403 ns - Smallest " "Info: - Smallest clock skew is -0.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 destination 4.958 ns + Shortest register " "Info: + Shortest clock path from clock \"I2\" to destination register is 4.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns I2 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -384 0 168 -368 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.370 ns) 3.359 ns inst32 2 COMB LCCOMB_X2_Y14_N28 3 " "Info: 2: + IC(2.004 ns) + CELL(0.370 ns) = 3.359 ns; Loc. = LCCOMB_X2_Y14_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { I2 inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 3.945 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 3.945 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.958 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.958 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 44.92 % ) " "Info: Total cell delay = 2.227 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.731 ns ( 55.08 % ) " "Info: Total interconnect delay = 2.731 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { I2 inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.958 ns" { I2 {} I2~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.004ns 0.380ns 0.347ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 source 5.361 ns - Longest register " "Info: - Longest clock path from clock \"I2\" to source register is 5.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns I2 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -384 0 168 -368 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.370 ns) 3.361 ns inst19 2 COMB LCCOMB_X2_Y14_N18 3 " "Info: 2: + IC(2.006 ns) + CELL(0.370 ns) = 3.361 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { I2 inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.589 ns) 4.348 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.398 ns) + CELL(0.589 ns) = 4.348 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 5.361 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 5.361 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 48.68 % ) " "Info: Total cell delay = 2.610 ns ( 48.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.751 ns ( 51.32 % ) " "Info: Total interconnect delay = 2.751 ns ( 51.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { I2 inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { I2 {} I2~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.398ns 0.347ns } { 0.000ns 0.985ns 0.370ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { I2 inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.958 ns" { I2 {} I2~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.004ns 0.380ns 0.347ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { I2 inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { I2 {} I2~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.398ns 0.347ns } { 0.000ns 0.985ns 0.370ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { I2 inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.958 ns" { I2 {} I2~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.004ns 0.380ns 0.347ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { I2 inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { I2 {} I2~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.398ns 0.347ns } { 0.000ns 0.985ns 0.370ns 0.589ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DFF register inst6~_emulated register inst6~_emulated 160.59 MHz 6.227 ns Internal " "Info: Clock \"DFF\" has Internal fmax of 160.59 MHz between source register \"inst6~_emulated\" and destination register \"inst6~_emulated\" (period= 6.227 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns + Longest register register " "Info: + Longest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X2_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns inst6~head_lut 2 COMB LCCOMB_X2_Y14_N26 2 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 1.230 ns inst6~data_lut 3 COMB LCCOMB_X2_Y14_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.625 ns - Smallest " "Info: - Smallest clock skew is -4.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 4.559 ns + Shortest register " "Info: + Shortest clock path from clock \"DFF\" to destination register is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns DFF 1 CLK PIN_14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.202 ns) 2.559 ns inst19 2 COMB LCCOMB_X2_Y14_N18 3 " "Info: 2: + IC(1.362 ns) + CELL(0.202 ns) = 2.559 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { DFF inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.589 ns) 3.546 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.398 ns) + CELL(0.589 ns) = 3.546 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.559 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.559 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.452 ns ( 53.78 % ) " "Info: Total cell delay = 2.452 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 46.22 % ) " "Info: Total interconnect delay = 2.107 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 9.184 ns - Longest register " "Info: - Longest clock path from clock \"DFF\" to source register is 9.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns DFF 1 CLK PIN_14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.624 ns) 2.622 ns inst30 2 COMB LCCOMB_X1_Y14_N18 3 " "Info: 2: + IC(1.003 ns) + CELL(0.624 ns) = 2.622 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { DFF inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 3.629 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.383 ns) + CELL(0.624 ns) = 3.629 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.970 ns) 4.939 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.970 ns) = 4.939 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 6.045 ns inst2~head_lut 5 COMB LCCOMB_X2_Y14_N24 3 " "Info: 5: + IC(0.736 ns) + CELL(0.370 ns) = 6.045 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 7.362 ns inst4~_emulated 6 REG LCFF_X2_Y14_N5 1 " "Info: 6: + IC(0.347 ns) + CELL(0.970 ns) = 7.362 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 8.171 ns inst4~head_lut 7 COMB LCCOMB_X2_Y14_N6 3 " "Info: 7: + IC(0.443 ns) + CELL(0.366 ns) = 8.171 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 9.184 ns inst6~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.347 ns) + CELL(0.666 ns) = 9.184 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.585 ns ( 60.81 % ) " "Info: Total cell delay = 5.585 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.599 ns ( 39.19 % ) " "Info: Total interconnect delay = 3.599 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.003ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.003ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.003ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I1 register register inst4~_emulated inst4~_emulated 360.1 MHz Internal " "Info: Clock \"I1\" Internal fmax is restricted to 360.1 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.508 ns + Longest register register " "Info: + Longest register to register delay is 1.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X2_Y14_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 0.809 ns inst4~head_lut 2 COMB LCCOMB_X2_Y14_N6 3 " "Info: 2: + IC(0.443 ns) + CELL(0.366 ns) = 0.809 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.400 ns inst4~data_lut 3 COMB LCCOMB_X2_Y14_N4 1 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.400 ns; Loc. = LCCOMB_X2_Y14_N4; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.508 ns inst4~_emulated 4 REG LCFF_X2_Y14_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.508 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 45.09 % ) " "Info: Total cell delay = 0.680 ns ( 45.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.828 ns ( 54.91 % ) " "Info: Total interconnect delay = 0.828 ns ( 54.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.508 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.443ns 0.385ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.415 ns - Smallest " "Info: - Smallest clock skew is -0.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 destination 6.034 ns + Shortest register " "Info: + Shortest clock path from clock \"I1\" to destination register is 6.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns I1 1 CLK PIN_139 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_139; Fanout = 2; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -144 8 176 -128 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(0.370 ns) 4.434 ns inst20 2 COMB LCCOMB_X2_Y14_N30 3 " "Info: 2: + IC(3.099 ns) + CELL(0.370 ns) = 4.434 ns; Loc. = LCCOMB_X2_Y14_N30; Fanout = 3; COMB Node = 'inst20'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { I1 inst20 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -104 488 552 -56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 5.021 ns inst2~head_lut 3 COMB LCCOMB_X2_Y14_N24 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 5.021 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 6.034 ns inst4~_emulated 4 REG LCFF_X2_Y14_N5 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 6.034 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 36.58 % ) " "Info: Total cell delay = 2.207 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.827 ns ( 63.42 % ) " "Info: Total interconnect delay = 3.827 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { I1 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.034 ns" { I1 {} I1~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 3.099ns 0.381ns 0.347ns } { 0.000ns 0.965ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 source 6.449 ns - Longest register " "Info: - Longest clock path from clock \"I1\" to source register is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns I1 1 CLK PIN_139 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_139; Fanout = 2; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -144 8 176 -128 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.097 ns) + CELL(0.370 ns) 4.432 ns inst31 2 COMB LCCOMB_X2_Y14_N8 3 " "Info: 2: + IC(3.097 ns) + CELL(0.370 ns) = 4.432 ns; Loc. = LCCOMB_X2_Y14_N8; Fanout = 3; COMB Node = 'inst31'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { I1 inst31 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 520 568 384 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 5.436 ns inst2~head_lut 3 COMB LCCOMB_X2_Y14_N24 3 " "Info: 3: + IC(0.380 ns) + CELL(0.624 ns) = 5.436 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst31 inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 6.449 ns inst4~_emulated 4 REG LCFF_X2_Y14_N5 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 6.449 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.625 ns ( 40.70 % ) " "Info: Total cell delay = 2.625 ns ( 40.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.824 ns ( 59.30 % ) " "Info: Total interconnect delay = 3.824 ns ( 59.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { I1 inst31 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { I1 {} I1~combout {} inst31 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 3.097ns 0.380ns 0.347ns } { 0.000ns 0.965ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { I1 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.034 ns" { I1 {} I1~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 3.099ns 0.381ns 0.347ns } { 0.000ns 0.965ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { I1 inst31 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { I1 {} I1~combout {} inst31 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 3.097ns 0.380ns 0.347ns } { 0.000ns 0.965ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.508 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.443ns 0.385ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { I1 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.034 ns" { I1 {} I1~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 3.099ns 0.381ns 0.347ns } { 0.000ns 0.965ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { I1 inst31 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { I1 {} I1~combout {} inst31 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 3.097ns 0.380ns 0.347ns } { 0.000ns 0.965ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { inst4~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I0 register inst2~_emulated register inst2~_emulated 306.65 MHz 3.261 ns Internal " "Info: Clock \"I0\" has Internal fmax of 306.65 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\" (period= 3.261 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest register register " "Info: + Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X1_Y14_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 1.106 ns inst2~head_lut 2 COMB LCCOMB_X2_Y14_N24 3 " "Info: 2: + IC(0.736 ns) + CELL(0.370 ns) = 1.106 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.206 ns) 1.992 ns inst2~data_lut 3 COMB LCCOMB_X1_Y14_N4 1 " "Info: 3: + IC(0.680 ns) + CELL(0.206 ns) = 1.992 ns; Loc. = LCCOMB_X1_Y14_N4; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.100 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.100 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 32.57 % ) " "Info: Total cell delay = 0.684 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.416 ns ( 67.43 % ) " "Info: Total interconnect delay = 1.416 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.736ns 0.680ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.897 ns - Smallest " "Info: - Smallest clock skew is -0.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 destination 4.432 ns + Shortest register " "Info: + Shortest clock path from clock \"I0\" to destination register is 4.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns I0 1 CLK PIN_35 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 2; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 72 16 184 88 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.206 ns) 2.838 ns inst18 2 COMB LCCOMB_X1_Y14_N0 3 " "Info: 2: + IC(1.647 ns) + CELL(0.206 ns) = 2.838 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 3; COMB Node = 'inst18'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { I0 inst18 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 112 488 552 160 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 3.426 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 3.426 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.666 ns) 4.432 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.666 ns) = 4.432 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 46.55 % ) " "Info: Total cell delay = 2.063 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.369 ns ( 53.45 % ) " "Info: Total interconnect delay = 2.369 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { I0 inst18 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { I0 {} I0~combout {} inst18 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.647ns 0.382ns 0.340ns } { 0.000ns 0.985ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 source 5.329 ns - Longest register " "Info: - Longest clock path from clock \"I0\" to source register is 5.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns I0 1 CLK PIN_35 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 2; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 72 16 184 88 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.651 ns) 3.316 ns inst30 2 COMB LCCOMB_X1_Y14_N18 3 " "Info: 2: + IC(1.680 ns) + CELL(0.651 ns) = 3.316 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { I0 inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.323 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.383 ns) + CELL(0.624 ns) = 4.323 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.666 ns) 5.329 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.666 ns) = 5.329 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.926 ns ( 54.91 % ) " "Info: Total cell delay = 2.926 ns ( 54.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.403 ns ( 45.09 % ) " "Info: Total interconnect delay = 2.403 ns ( 45.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { I0 inst30 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { I0 {} I0~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.680ns 0.383ns 0.340ns } { 0.000ns 0.985ns 0.651ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { I0 inst18 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { I0 {} I0~combout {} inst18 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.647ns 0.382ns 0.340ns } { 0.000ns 0.985ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { I0 inst30 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { I0 {} I0~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.680ns 0.383ns 0.340ns } { 0.000ns 0.985ns 0.651ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.736ns 0.680ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { I0 inst18 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { I0 {} I0~combout {} inst18 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.647ns 0.382ns 0.340ns } { 0.000ns 0.985ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { I0 inst30 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { I0 {} I0~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.680ns 0.383ns 0.340ns } { 0.000ns 0.985ns 0.651ns 0.624ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register inst2~_emulated inst2~_emulated 360.1 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 360.1 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest register register " "Info: + Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X1_Y14_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 1.106 ns inst2~head_lut 2 COMB LCCOMB_X2_Y14_N24 3 " "Info: 2: + IC(0.736 ns) + CELL(0.370 ns) = 1.106 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.206 ns) 1.992 ns inst2~data_lut 3 COMB LCCOMB_X1_Y14_N4 1 " "Info: 3: + IC(0.680 ns) + CELL(0.206 ns) = 1.992 ns; Loc. = LCCOMB_X1_Y14_N4; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.100 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.100 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 32.57 % ) " "Info: Total cell delay = 0.684 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.416 ns ( 67.43 % ) " "Info: Total interconnect delay = 1.416 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.736ns 0.680ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 5.354 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 5.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.970 ns) 3.545 ns inst~_emulated 2 REG LCFF_X1_Y14_N9 1 " "Info: 2: + IC(1.590 ns) + CELL(0.970 ns) = 3.545 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.370 ns) 4.348 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.433 ns) + CELL(0.370 ns) = 4.348 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.666 ns) 5.354 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.666 ns) = 5.354 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.991 ns ( 55.86 % ) " "Info: Total cell delay = 2.991 ns ( 55.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.363 ns ( 44.14 % ) " "Info: Total interconnect delay = 2.363 ns ( 44.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.354 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 5.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.970 ns) 3.545 ns inst~_emulated 2 REG LCFF_X1_Y14_N9 1 " "Info: 2: + IC(1.590 ns) + CELL(0.970 ns) = 3.545 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.370 ns) 4.348 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.433 ns) + CELL(0.370 ns) = 4.348 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.666 ns) 5.354 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.666 ns) = 5.354 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.991 ns ( 55.86 % ) " "Info: Total cell delay = 2.991 ns ( 55.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.363 ns ( 44.14 % ) " "Info: Total interconnect delay = 2.363 ns ( 44.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.736ns 0.680ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.354 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.354 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst6~_emulated inst6~_emulated CLRN 3.581 ns " "Info: Found hold time violation between source  pin or register \"inst6~_emulated\" and destination pin or register \"inst6~_emulated\" for clock \"CLRN\" (Hold time is 3.581 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.917 ns + Largest " "Info: + Largest clock skew is 4.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 9.690 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 9.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLRN 1 CLK PIN_56 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.206 ns) 3.128 ns inst30 2 COMB LCCOMB_X1_Y14_N18 3 " "Info: 2: + IC(1.938 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { CLRN inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.135 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.383 ns) + CELL(0.624 ns) = 4.135 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.970 ns) 5.445 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.970 ns) = 5.445 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 6.551 ns inst2~head_lut 5 COMB LCCOMB_X2_Y14_N24 3 " "Info: 5: + IC(0.736 ns) + CELL(0.370 ns) = 6.551 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 7.868 ns inst4~_emulated 6 REG LCFF_X2_Y14_N5 1 " "Info: 6: + IC(0.347 ns) + CELL(0.970 ns) = 7.868 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 8.677 ns inst4~head_lut 7 COMB LCCOMB_X2_Y14_N6 3 " "Info: 7: + IC(0.443 ns) + CELL(0.366 ns) = 8.677 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 9.690 ns inst6~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.347 ns) + CELL(0.666 ns) = 9.690 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.156 ns ( 53.21 % ) " "Info: Total cell delay = 5.156 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.534 ns ( 46.79 % ) " "Info: Total interconnect delay = 4.534 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.690 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.690 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 4.773 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 4.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLRN 1 CLK PIN_56 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.206 ns) 3.174 ns inst32 2 COMB LCCOMB_X2_Y14_N28 3 " "Info: 2: + IC(1.984 ns) + CELL(0.206 ns) = 3.174 ns; Loc. = LCCOMB_X2_Y14_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { CLRN inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 3.760 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 3.760 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.773 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.773 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.062 ns ( 43.20 % ) " "Info: Total cell delay = 2.062 ns ( 43.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.711 ns ( 56.80 % ) " "Info: Total interconnect delay = 2.711 ns ( 56.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.380ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.690 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.690 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.380ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns - Shortest register register " "Info: - Shortest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X2_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns inst6~head_lut 2 COMB LCCOMB_X2_Y14_N26 2 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 1.230 ns inst6~data_lut 3 COMB LCCOMB_X2_Y14_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.690 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.690 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.938ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.380ns 0.347ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DFF 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"DFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst6~_emulated inst6~_emulated DFF 3.289 ns " "Info: Found hold time violation between source  pin or register \"inst6~_emulated\" and destination pin or register \"inst6~_emulated\" for clock \"DFF\" (Hold time is 3.289 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.625 ns + Largest " "Info: + Largest clock skew is 4.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 9.184 ns + Longest register " "Info: + Longest clock path from clock \"DFF\" to destination register is 9.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns DFF 1 CLK PIN_14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.624 ns) 2.622 ns inst30 2 COMB LCCOMB_X1_Y14_N18 3 " "Info: 2: + IC(1.003 ns) + CELL(0.624 ns) = 2.622 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { DFF inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 3.629 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.383 ns) + CELL(0.624 ns) = 3.629 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.970 ns) 4.939 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.970 ns) = 4.939 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 6.045 ns inst2~head_lut 5 COMB LCCOMB_X2_Y14_N24 3 " "Info: 5: + IC(0.736 ns) + CELL(0.370 ns) = 6.045 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 7.362 ns inst4~_emulated 6 REG LCFF_X2_Y14_N5 1 " "Info: 6: + IC(0.347 ns) + CELL(0.970 ns) = 7.362 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 8.171 ns inst4~head_lut 7 COMB LCCOMB_X2_Y14_N6 3 " "Info: 7: + IC(0.443 ns) + CELL(0.366 ns) = 8.171 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 9.184 ns inst6~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.347 ns) + CELL(0.666 ns) = 9.184 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.585 ns ( 60.81 % ) " "Info: Total cell delay = 5.585 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.599 ns ( 39.19 % ) " "Info: Total interconnect delay = 3.599 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.003ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 4.559 ns - Shortest register " "Info: - Shortest clock path from clock \"DFF\" to source register is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns DFF 1 CLK PIN_14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.202 ns) 2.559 ns inst19 2 COMB LCCOMB_X2_Y14_N18 3 " "Info: 2: + IC(1.362 ns) + CELL(0.202 ns) = 2.559 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { DFF inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.589 ns) 3.546 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.398 ns) + CELL(0.589 ns) = 3.546 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.559 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.559 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.452 ns ( 53.78 % ) " "Info: Total cell delay = 2.452 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 46.22 % ) " "Info: Total interconnect delay = 2.107 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.003ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns - Shortest register register " "Info: - Shortest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X2_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns inst6~head_lut 2 COMB LCCOMB_X2_Y14_N26 2 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 1.230 ns inst6~data_lut 3 COMB LCCOMB_X2_Y14_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.003ns 0.383ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.438ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst6~_emulated CLRN DFF 5.341 ns register " "Info: tsu for register \"inst6~_emulated\" (data pin = \"CLRN\", clock pin = \"DFF\") is 5.341 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.940 ns + Longest pin register " "Info: + Longest pin to register delay is 9.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLRN 1 CLK PIN_56 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.385 ns) + CELL(0.647 ns) 8.016 ns inst33 2 COMB LCCOMB_X2_Y14_N22 3 " "Info: 2: + IC(6.385 ns) + CELL(0.647 ns) = 8.016 ns; Loc. = LCCOMB_X2_Y14_N22; Fanout = 3; COMB Node = 'inst33'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { CLRN inst33 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 984 1032 384 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.537 ns) 9.246 ns inst6~head_lut 3 COMB LCCOMB_X2_Y14_N26 2 " "Info: 3: + IC(0.693 ns) + CELL(0.537 ns) = 9.246 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { inst33 inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 9.832 ns inst6~data_lut 4 COMB LCCOMB_X2_Y14_N0 1 " "Info: 4: + IC(0.380 ns) + CELL(0.206 ns) = 9.832 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.940 ns inst6~_emulated 5 REG LCFF_X2_Y14_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.940 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 24.97 % ) " "Info: Total cell delay = 2.482 ns ( 24.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.458 ns ( 75.03 % ) " "Info: Total interconnect delay = 7.458 ns ( 75.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.940 ns" { CLRN inst33 inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.940 ns" { CLRN {} CLRN~combout {} inst33 {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 6.385ns 0.693ns 0.380ns 0.000ns } { 0.000ns 0.984ns 0.647ns 0.537ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 4.559 ns - Shortest register " "Info: - Shortest clock path from clock \"DFF\" to destination register is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns DFF 1 CLK PIN_14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.202 ns) 2.559 ns inst19 2 COMB LCCOMB_X2_Y14_N18 3 " "Info: 2: + IC(1.362 ns) + CELL(0.202 ns) = 2.559 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { DFF inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.589 ns) 3.546 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.398 ns) + CELL(0.589 ns) = 3.546 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.559 ns inst6~_emulated 4 REG LCFF_X2_Y14_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.559 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.452 ns ( 53.78 % ) " "Info: Total cell delay = 2.452 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 46.22 % ) " "Info: Total interconnect delay = 2.107 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.940 ns" { CLRN inst33 inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.940 ns" { CLRN {} CLRN~combout {} inst33 {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 6.385ns 0.693ns 0.380ns 0.000ns } { 0.000ns 0.984ns 0.647ns 0.537ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.347ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP O3 inst6~_emulated 18.409 ns register " "Info: tco from clock \"CP\" to destination pin \"O3\" through register \"inst6~_emulated\" is 18.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 9.903 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 9.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.970 ns) 3.545 ns inst~_emulated 2 REG LCFF_X1_Y14_N9 1 " "Info: 2: + IC(1.590 ns) + CELL(0.970 ns) = 3.545 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.370 ns) 4.348 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.433 ns) + CELL(0.370 ns) = 4.348 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.970 ns) 5.658 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.970 ns) = 5.658 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 6.764 ns inst2~head_lut 5 COMB LCCOMB_X2_Y14_N24 3 " "Info: 5: + IC(0.736 ns) + CELL(0.370 ns) = 6.764 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 8.081 ns inst4~_emulated 6 REG LCFF_X2_Y14_N5 1 " "Info: 6: + IC(0.347 ns) + CELL(0.970 ns) = 8.081 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.366 ns) 8.890 ns inst4~head_lut 7 COMB LCCOMB_X2_Y14_N6 3 " "Info: 7: + IC(0.443 ns) + CELL(0.366 ns) = 8.890 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 9.903 ns inst6~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.347 ns) + CELL(0.666 ns) = 9.903 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.667 ns ( 57.23 % ) " "Info: Total cell delay = 5.667 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.236 ns ( 42.77 % ) " "Info: Total interconnect delay = 4.236 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.202 ns + Longest register pin " "Info: + Longest register to pin delay is 8.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X2_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns inst6~head_lut 2 COMB LCCOMB_X2_Y14_N26 2 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.302 ns) + CELL(3.256 ns) 8.202 ns O3 3 PIN PIN_84 0 " "Info: 3: + IC(4.302 ns) + CELL(3.256 ns) = 8.202 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'O3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.558 ns" { inst6~head_lut O3 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 392 1224 1400 408 "O3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.462 ns ( 42.21 % ) " "Info: Total cell delay = 3.462 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.740 ns ( 57.79 % ) " "Info: Total interconnect delay = 4.740 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.202 ns" { inst6~_emulated inst6~head_lut O3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.202 ns" { inst6~_emulated {} inst6~head_lut {} O3 {} } { 0.000ns 0.438ns 4.302ns } { 0.000ns 0.206ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns 0.736ns 0.347ns 0.443ns 0.347ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.202 ns" { inst6~_emulated inst6~head_lut O3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.202 ns" { inst6~_emulated {} inst6~head_lut {} O3 {} } { 0.000ns 0.438ns 4.302ns } { 0.000ns 0.206ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLRN O3 16.804 ns Longest " "Info: Longest tpd from source pin \"CLRN\" to destination pin \"O3\" is 16.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLRN 1 CLK PIN_56 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.385 ns) + CELL(0.647 ns) 8.016 ns inst33 2 COMB LCCOMB_X2_Y14_N22 3 " "Info: 2: + IC(6.385 ns) + CELL(0.647 ns) = 8.016 ns; Loc. = LCCOMB_X2_Y14_N22; Fanout = 3; COMB Node = 'inst33'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { CLRN inst33 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 984 1032 384 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.537 ns) 9.246 ns inst6~head_lut 3 COMB LCCOMB_X2_Y14_N26 2 " "Info: 3: + IC(0.693 ns) + CELL(0.537 ns) = 9.246 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { inst33 inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.302 ns) + CELL(3.256 ns) 16.804 ns O3 4 PIN PIN_84 0 " "Info: 4: + IC(4.302 ns) + CELL(3.256 ns) = 16.804 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'O3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.558 ns" { inst6~head_lut O3 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 392 1224 1400 408 "O3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.424 ns ( 32.28 % ) " "Info: Total cell delay = 5.424 ns ( 32.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.380 ns ( 67.72 % ) " "Info: Total interconnect delay = 11.380 ns ( 67.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "16.804 ns" { CLRN inst33 inst6~head_lut O3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "16.804 ns" { CLRN {} CLRN~combout {} inst33 {} inst6~head_lut {} O3 {} } { 0.000ns 0.000ns 6.385ns 0.693ns 4.302ns } { 0.000ns 0.984ns 0.647ns 0.537ns 3.256ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst4~_emulated DFF CP 3.838 ns register " "Info: th for register \"inst4~_emulated\" (data pin = \"DFF\", clock pin = \"CP\") is 3.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.777 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 7.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.970 ns) 3.545 ns inst~_emulated 2 REG LCFF_X1_Y14_N9 1 " "Info: 2: + IC(1.590 ns) + CELL(0.970 ns) = 3.545 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.370 ns) 4.348 ns inst~head_lut 3 COMB LCCOMB_X1_Y14_N2 3 " "Info: 3: + IC(0.433 ns) + CELL(0.370 ns) = 4.348 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.970 ns) 5.658 ns inst2~_emulated 4 REG LCFF_X1_Y14_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.970 ns) = 5.658 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.370 ns) 6.764 ns inst2~head_lut 5 COMB LCCOMB_X2_Y14_N24 3 " "Info: 5: + IC(0.736 ns) + CELL(0.370 ns) = 6.764 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 7.777 ns inst4~_emulated 6 REG LCFF_X2_Y14_N5 1 " "Info: 6: + IC(0.347 ns) + CELL(0.666 ns) = 7.777 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.331 ns ( 55.69 % ) " "Info: Total cell delay = 4.331 ns ( 55.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.446 ns ( 44.31 % ) " "Info: Total interconnect delay = 3.446 ns ( 44.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.777 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.777 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns 0.736ns 0.347ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.245 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns DFF 1 CLK PIN_14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.202 ns) 2.559 ns inst19 2 COMB LCCOMB_X2_Y14_N18 3 " "Info: 2: + IC(1.362 ns) + CELL(0.202 ns) = 2.559 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { DFF inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.589 ns) 3.546 ns inst4~head_lut 3 COMB LCCOMB_X2_Y14_N6 3 " "Info: 3: + IC(0.398 ns) + CELL(0.589 ns) = 3.546 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 4.137 ns inst4~data_lut 4 COMB LCCOMB_X2_Y14_N4 1 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 4.137 ns; Loc. = LCCOMB_X2_Y14_N4; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.245 ns inst4~_emulated 5 REG LCFF_X2_Y14_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.245 ns; Loc. = LCFF_X2_Y14_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 49.47 % ) " "Info: Total cell delay = 2.100 ns ( 49.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.145 ns ( 50.53 % ) " "Info: Total interconnect delay = 2.145 ns ( 50.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { DFF inst19 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.245 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.385ns 0.000ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.777 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.777 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.590ns 0.433ns 0.340ns 0.736ns 0.347ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { DFF inst19 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.245 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.362ns 0.398ns 0.385ns 0.000ns } { 0.000ns 0.995ns 0.202ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 20:48:57 2022 " "Info: Processing ended: Wed Apr 13 20:48:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
