{
  "Top": "krnl_vadd",
  "RtlTop": "krnl_vadd",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "in1": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axiu<32, 4, 5, 5>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "interfaceRef": "in1",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in1",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in1",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in1",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "in1",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "5",
            "interfaceRef": "in1",
            "bitMap": "4:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "5",
            "interfaceRef": "in1",
            "bitMap": "4:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "in2": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axiu<32, 4, 5, 5>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "interfaceRef": "in2",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in2",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in2",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "in2",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "in2",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "5",
            "interfaceRef": "in2",
            "bitMap": "4:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "5",
            "interfaceRef": "in2",
            "bitMap": "4:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "a": {
      "index": "2",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["a"]
      }
    },
    "out": {
      "index": "3",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axiu<32, 4, 5, 5>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "5",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "5",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    },
    "size": {
      "index": "4",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["size"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4112",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "krnl_vadd",
    "Version": "1.0",
    "DisplayName": "Krnl_vadd",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/vadd_dma.cpp"],
    "Vhdl": [
      "impl\/vhdl\/compute_add.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/krnl_vadd_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/krnl_vadd_entry42.vhd",
      "impl\/vhdl\/krnl_vadd_fadd_32bkb.vhd",
      "impl\/vhdl\/krnl_vadd_fmul_32cud.vhd",
      "impl\/vhdl\/load_input.vhd",
      "impl\/vhdl\/load_input20.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/start_for_computedEe.vhd",
      "impl\/vhdl\/start_for_store_reOg.vhd",
      "impl\/vhdl\/store_result.vhd",
      "impl\/vhdl\/krnl_vadd.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_add.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/krnl_vadd_AXILiteS_s_axi.v",
      "impl\/verilog\/krnl_vadd_entry42.v",
      "impl\/verilog\/krnl_vadd_fadd_32bkb.v",
      "impl\/verilog\/krnl_vadd_fmul_32cud.v",
      "impl\/verilog\/load_input.v",
      "impl\/verilog\/load_input20.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/start_for_computedEe.v",
      "impl\/verilog\/start_for_store_reOg.v",
      "impl\/verilog\/store_result.v",
      "impl\/verilog\/krnl_vadd.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/data\/krnl_vadd.mdd",
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/data\/krnl_vadd.tcl",
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/src\/xkrnl_vadd.c",
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/src\/xkrnl_vadd.h",
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/src\/xkrnl_vadd_hw.h",
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/src\/xkrnl_vadd_linux.c",
      "impl\/misc\/drivers\/krnl_vadd_v1_0\/src\/xkrnl_vadd_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/krnl_vadd_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/krnl_vadd_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/QCH170308\/Desktop\/saxpy_dma\/lab5_vadd_dma_azaz\/solution1\/.autopilot\/db\/krnl_vadd.design.xml",
    "DebugDir": "C:\/Users\/QCH170308\/Desktop\/saxpy_dma\/lab5_vadd_dma_azaz\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/QCH170308\/Desktop\/saxpy_dma\/lab5_vadd_dma_azaz\/solution1\/.debug\/krnl_vadd.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "krnl_vadd_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name krnl_vadd_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "krnl_vadd_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name krnl_vadd_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS in1 in2 out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in1": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "in2": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in2",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x10",
          "name": "a",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of a",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of a"
            }]
        },
        {
          "offset": "0x18",
          "name": "size",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of size",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of size"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in1_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in1_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in1_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in1_TUSER": {
      "dir": "in",
      "width": "4"
    },
    "in1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in1_TID": {
      "dir": "in",
      "width": "5"
    },
    "in1_TDEST": {
      "dir": "in",
      "width": "5"
    },
    "in1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in2_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in2_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in2_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in2_TUSER": {
      "dir": "in",
      "width": "4"
    },
    "in2_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in2_TID": {
      "dir": "in",
      "width": "5"
    },
    "in2_TDEST": {
      "dir": "in",
      "width": "5"
    },
    "in2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "5"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "5"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "krnl_vadd",
      "Instances": [
        {
          "ModuleName": "compute_add",
          "InstanceName": "compute_add_U0"
        },
        {
          "ModuleName": "store_result",
          "InstanceName": "store_result_U0"
        },
        {
          "ModuleName": "load_input20",
          "InstanceName": "load_input20_U0"
        },
        {
          "ModuleName": "load_input",
          "InstanceName": "load_input_U0"
        },
        {
          "ModuleName": "krnl_vadd_entry42",
          "InstanceName": "krnl_vadd_entry42_U0"
        }
      ]
    },
    "Info": {
      "krnl_vadd_entry42": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "load_input20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_result": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "krnl_vadd": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "krnl_vadd_entry42": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "LUT": "47",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "load_input20": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4098",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "mem_rd",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "102",
          "LUT": "158",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "load_input": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4098",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "mem_rd",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "102",
          "LUT": "149",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "compute_add": {
        "Latency": {
          "LatencyBest": "4108",
          "LatencyAvg": "4108",
          "LatencyWorst": "4108",
          "PipelineII": "4108",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "execute",
            "TripCount": "4096",
            "Latency": "4106",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "5",
          "FF": "717",
          "LUT": "963",
          "URAM": "0"
        }
      },
      "store_result": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.186"
        },
        "Loops": [{
            "Name": "mem_wr",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "105",
          "LUT": "213",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "krnl_vadd": {
        "Latency": {
          "LatencyBest": "4112",
          "LatencyAvg": "4112",
          "LatencyWorst": "4112",
          "PipelineII": "4109",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "5",
          "FF": "1175",
          "LUT": "2050",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "krnl_vadd",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-04-19 22:14:01 +0900",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
