###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Thu May  1 16:29:35 2025
#  Design:            ORCA_TOP
#  Command:           report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

----------------------------------------------------------
Cell type                 Count    Area        Capacitance
----------------------------------------------------------
Buffers                    220      767.515      255.242
Inverters                    8       43.713       64.848
Integrated Clock Gates      32      207.890       22.570
Discrete Clock Gates         0        0.000        0.000
Clock Logic                 40      114.873       40.845
All                        300     1133.991      383.505
----------------------------------------------------------

Clock DAG miscellaneous counts:
===============================

------------------------------
Type                     Count
------------------------------
Roots                     21
Preserved Ports            1
Multiple Clock Inputs     39
------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             3514
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               3514
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top        2118.891
Trunk     13796.085
Leaf      19300.634
Total     35215.610
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top         1740.096
Trunk      11179.144
Leaf       12023.604
Total      24942.844
-----------------------


Clock DAG capacitances:
=======================

-----------------------------------------
Type     Gate        Wire        Total
-----------------------------------------
Top       148.617     181.940     330.557
Trunk     310.243    1255.325    1565.568
Leaf     2694.508    1875.522    4570.030
Total    3153.369    3312.786    6466.155
-----------------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------
Total       Average    Std. Dev.    Min      Max
---------------------------------------------------
2683.887     0.764       0.887      0.000    10.000
---------------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
------------------------------------------------------------------------------------------------
Remaining Transition    ns         3       0.002       0.001      0.005    [0.002, 0.002, 0.001]
------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Top         0.243        7      0.068       0.011      0.060    0.085    {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}                                         -
Trunk       0.075        1      0.048       0.000      0.048    0.048    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                         -
Trunk       0.078        1      0.034       0.000      0.034    0.034    {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}                                         -
Trunk       0.145        1      0.071       0.000      0.071    0.071    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                         -
Trunk       0.172        2      0.046       0.001      0.045    0.046    {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}                                         -
Trunk       0.177        9      0.084       0.025      0.057    0.122    {6 <= 0.106ns, 3 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                         -
Trunk       0.180        2      0.074       0.005      0.070    0.077    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                         -
Trunk       0.184        5      0.117       0.008      0.110    0.129    {2 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}                                         -
Trunk       0.209        4      0.076       0.006      0.070    0.081    {4 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                         -
Trunk       0.224       40      0.096       0.031      0.038    0.142    {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
Trunk       0.235        2      0.138       0.000      0.138    0.139    {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                         -
Trunk       0.235        4      0.080       0.021      0.051    0.100    {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                         -
Trunk       0.241        1      0.093       0.000      0.093    0.093    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}                                         -
Trunk       0.243       67      0.085       0.065      0.000    0.236    {58 <= 0.146ns, 5 <= 0.194ns, 3 <= 0.219ns, 0 <= 0.231ns, 1 <= 0.243ns}                                        -
Leaf        0.078       11      0.063       0.012      0.041    0.074    {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 0 <= 0.078ns}                                         -
Leaf        0.110        4      0.078       0.007      0.068    0.083    {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}                                         -
Leaf        0.145        1      0.048       0.000      0.048    0.048    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                         -
Leaf        0.175        3      0.050       0.006      0.047    0.057    {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                         -
Leaf        0.209        1      0.060       0.000      0.060    0.060    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                         -
Leaf        0.224       22      0.106       0.031      0.033    0.141    {20 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
Leaf        0.235       21      0.059       0.003      0.051    0.067    {21 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
Leaf        0.243      129      0.115       0.050      0.028    0.245    {101 <= 0.146ns, 18 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 7 <= 0.243ns}    {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------
Name            Type        Inst     Inst Area 
                            Count    (um^2)
-----------------------------------------------
NBUFFX32_LVT    buffer        5        53.370
NBUFFX16_LVT    buffer       27       164.685
NBUFFX8_LVT     buffer       82       312.597
NBUFFX4_LVT     buffer       42       106.740
NBUFFX2_LVT     buffer       64       130.122
INVX16_LVT      inverter      6        30.497
IBUFFX16_LVT    inverter      2        13.215
CGLNPRX8_LVT    icg           5        39.392
CGLPPRX8_LVT    icg           4        29.481
CGLPPRX2_LVT    icg          14        81.834
CGLNPRX2_LVT    icg           9        57.182
LSUPX8_LVT      logic         1        11.182
AO21X2_LVT      logic         2         5.591
AO22X2_RVT      logic        16        44.729
AO21X1_LVT      logic         5        12.707
AO22X1_RVT      logic        16        40.663
-----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree                    Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire      Gate      Clock Tree Root
Name                          Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap       cap       
                                                 Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)      (fF)      
                                                                                   (Ohms)                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK                         1     21    0      1        7       30    455.651    8204.65      82.597    363.708   298.330  pclk
SDRAM_CLK                       9    164    8     36       30       30    617.683   11078.4      809.449   2419.691  2654.680  sdram_clk
SYS_2x_CLK                     18     19    0      3        7       17    300.987    5454.71     172.818    347.009   173.957  sys_2x_clk
SYS_CLK                         1      3    0      1        2        8     69.723    1280.43      14.994     15.152     9.594  I_CLOCKING/sys_clk_in_reg/Q
ate_clk                        25    189    2     40       30       30    617.683   11078.4      990.907   2658.758  2955.960  ate_clk
flexible_htree_flex_HTREE_0     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_0/Y
flexible_htree_flex_HTREE_1     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_1/Y
flexible_htree_flex_HTREE_10    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_12/Y
flexible_htree_flex_HTREE_11    2     32    0      1       12       30    617.683   11078.4      200.520    533.294   480.628  HJ_flex_HTREE_13/Y
flexible_htree_flex_HTREE_12    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_10/Y
flexible_htree_flex_HTREE_13    3     42    0      1       21       30    339.371    6108.47     178.155    613.106   747.898  HJ_flex_HTREE_11/Y
flexible_htree_flex_HTREE_14    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_14/Y
flexible_htree_flex_HTREE_15    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_15/Y
flexible_htree_flex_HTREE_2     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_4/Y
flexible_htree_flex_HTREE_3     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_5/Y
flexible_htree_flex_HTREE_4     2     65    2     33       30       30    178.251    3251.24     300.652    713.884   937.353  HJ_flex_HTREE_2/Y
flexible_htree_flex_HTREE_5     0      8    0      0        1        7    182.659    3329.74      17.282     89.354     9.546  HJ_flex_HTREE_3/Y
flexible_htree_flex_HTREE_6     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_6/Y
flexible_htree_flex_HTREE_7     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_7/Y
flexible_htree_flex_HTREE_8     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_8/Y
flexible_htree_flex_HTREE_9     2     17    0      1       15       30    461.624    8303.51      82.343    288.112   330.638  HJ_flex_HTREE_9/Y
----------------------------------------------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 7 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 7 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree                    Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name                          exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                                            Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK                            0             0             0            0           1          0        400        0       0      0         0         1
SDRAM_CLK                          0             0             0            0          15          0       1474     1375       4      0         0        34
SYS_2x_CLK                         0             0             0            0           0          0        206        0       8      0         0         0
SYS_CLK                            0             0             0            0           0          0         10        0       0      0         0         0
ate_clk                            0             0             0            0           0          0       2052     1383      12      0         0        35
flexible_htree_flex_HTREE_0        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_1        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_10       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_11       0             0             0            0           0          0         65      541       4      0         0         0
flexible_htree_flex_HTREE_12       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_13       0             0             0            0           0          0        630      390       0      0         0         0
flexible_htree_flex_HTREE_14       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_15       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_2        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_3        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_4        0             0            34            0           0          0        772        1       0      0         0        34
flexible_htree_flex_HTREE_5        0             0             0            0           0          0          7        0       0      0         0         0
flexible_htree_flex_HTREE_6        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_7        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_8        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_9        0             0             0            0           0          0          0      443       0      0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire      Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap       cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)      (fF)
                                                                        (Ohms)                            
------------------------------------------------------------------------------------------------------------------
 32    220    8     40       30      2.5969     30    18.4115  617.683   1107.837    1133.991   3312.786  3153.369
------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            34            0          16          0       2084     1383      12      0         0        35
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000    74.539   617.683   85.528
Source-sink manhattan distance (um)   0.000    72.130   619.704   85.518
Source-sink resistance (Ohm)          0.000   133.624  1107.837  148.730
------------------------------------------------------------------------

Transition distribution for half-corner worst_corner:setup.late:
================================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Top         0.243        7      0.068       0.011      0.060    0.085    {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}                                         -
Trunk       0.075        1      0.048       0.000      0.048    0.048    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                         -
Trunk       0.078        1      0.034       0.000      0.034    0.034    {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}                                         -
Trunk       0.145        1      0.071       0.000      0.071    0.071    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                         -
Trunk       0.172        2      0.046       0.001      0.045    0.046    {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}                                         -
Trunk       0.177        9      0.084       0.025      0.057    0.122    {6 <= 0.106ns, 3 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                         -
Trunk       0.180        2      0.074       0.005      0.070    0.077    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                         -
Trunk       0.184        5      0.117       0.008      0.110    0.129    {2 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}                                         -
Trunk       0.209        4      0.076       0.006      0.070    0.081    {4 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                         -
Trunk       0.224       40      0.096       0.031      0.038    0.142    {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
Trunk       0.235        2      0.138       0.000      0.138    0.139    {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                         -
Trunk       0.235        4      0.080       0.021      0.051    0.100    {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                         -
Trunk       0.241        1      0.093       0.000      0.093    0.093    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}                                         -
Trunk       0.243       50      0.114       0.047      0.030    0.236    {41 <= 0.146ns, 5 <= 0.194ns, 3 <= 0.219ns, 0 <= 0.231ns, 1 <= 0.243ns}                                        -
Leaf        0.078       11      0.063       0.012      0.041    0.074    {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 0 <= 0.078ns}                                         -
Leaf        0.110        4      0.078       0.007      0.068    0.083    {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}                                         -
Leaf        0.145        1      0.048       0.000      0.048    0.048    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                         -
Leaf        0.175        3      0.050       0.006      0.047    0.057    {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                         -
Leaf        0.209        1      0.060       0.000      0.060    0.060    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                         -
Leaf        0.224       22      0.106       0.031      0.033    0.141    {20 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
Leaf        0.235       21      0.059       0.003      0.051    0.067    {21 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
Leaf        0.243      129      0.115       0.050      0.028    0.245    {101 <= 0.146ns, 18 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 7 <= 0.243ns}    {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------------------------
Clock Tree                    # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name                          violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------------------------
PCI_CLK                               0                 0               0             0            0
SDRAM_CLK                             0                 0               0             0            0
SYS_2x_CLK                            0                 0               0             0            0
SYS_CLK                               0                 0               0             0            0
ate_clk                               0                 0               0             0            0
flexible_htree_flex_HTREE_0           0                 0               0             0            0
flexible_htree_flex_HTREE_1           0                 0               0             0            0
flexible_htree_flex_HTREE_10          0                 0               0             0            0
flexible_htree_flex_HTREE_11          0                 0               0             0            0
flexible_htree_flex_HTREE_12          0                 0               0             0            0
flexible_htree_flex_HTREE_13          0                 0               0             0            0
flexible_htree_flex_HTREE_14          0                 0               0             0            0
flexible_htree_flex_HTREE_15          0                 0               0             0            0
flexible_htree_flex_HTREE_2           0                 0               0             0            0
flexible_htree_flex_HTREE_3           0                 0               0             0            0
flexible_htree_flex_HTREE_4           0                 0               0             0            6
flexible_htree_flex_HTREE_5           0                 0               0             0            0
flexible_htree_flex_HTREE_6           0                 0               0             0            0
flexible_htree_flex_HTREE_7           0                 0               0             0            0
flexible_htree_flex_HTREE_8           0                 0               0             0            0
flexible_htree_flex_HTREE_9           0                 0               0             0            0
---------------------------------------------------------------------------------------------------------
Total                                 0                 0               0             0            6
---------------------------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 6 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 6 violating pins:
=====================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------
Half corner              Violation  Slew    Slew      Dont   Ideal  Target    Pin
                         amount     target  achieved  touch  net?   source    
                                                      net?                    
-------------------------------------------------------------------------------------------------------------
worst_corner:setup.late    0.002    0.243    0.245    N      N      explicit  sd_DQ_out[27]
worst_corner:setup.late    0.002    0.243    0.245    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U15553/Y
worst_corner:setup.late    0.002    0.243    0.245    N      N      explicit  sd_DQ_out[26]
worst_corner:setup.late    0.002    0.243    0.245    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U15554/Y
worst_corner:setup.late    0.001    0.243    0.243    N      N      explicit  sd_DQ_out[8]
worst_corner:setup.late    0.001    0.243    0.243    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U15572/Y
-------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree                    Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                                        Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK                       worst_corner:setup.early     0.095          0.070         0.166          0.179      ignored          -      ignored          -
PCI_CLK                       worst_corner:setup.late      0.105          0.075         0.168          0.181      explicit      0.243     explicit      0.243
PCI_CLK                       best_corner:hold.early       0.023          0.024         0.032          0.031      ignored          -      ignored          -
PCI_CLK                       best_corner:hold.late        0.026          0.026         0.034          0.033      ignored          -      ignored          -
SDRAM_CLK                     worst_corner:setup.early     0.246          0.181         0.232          0.155      ignored          -      ignored          -
SDRAM_CLK                     worst_corner:setup.late      0.245          0.181         0.236          0.157      explicit     *0.243     explicit      0.243
SDRAM_CLK                     best_corner:hold.early       0.048          0.035         0.042          0.042      ignored          -      ignored          -
SDRAM_CLK                     best_corner:hold.late        0.049          0.038         0.043          0.043      ignored          -      ignored          -
SYS_2x_CLK                    worst_corner:setup.early     0.103          0.065         0.113          0.079      ignored          -      ignored          -
SYS_2x_CLK                    worst_corner:setup.late      0.115          0.069         0.114          0.081      explicit      0.243     explicit      0.243
SYS_2x_CLK                    best_corner:hold.early       0.045          0.030         0.026          0.023      ignored          -      ignored          -
SYS_2x_CLK                    best_corner:hold.late        0.046          0.033         0.026          0.024      ignored          -      ignored          -
SYS_CLK                       worst_corner:setup.early     0.103          0.065         0.090          0.071      ignored          -      ignored          -
SYS_CLK                       worst_corner:setup.late      0.115          0.069         0.093          0.073      explicit      0.243     explicit      0.243
SYS_CLK                       best_corner:hold.early       0.022          0.023         0.015          0.017      ignored          -      ignored          -
SYS_CLK                       best_corner:hold.late        0.023          0.025         0.015          0.017      ignored          -      ignored          -
ate_clk                       worst_corner:setup.early     0.246          0.181         0.232          0.155      ignored          -      ignored          -
ate_clk                       worst_corner:setup.late      0.245          0.181         0.236          0.157      explicit     *0.243     explicit      0.243
ate_clk                       best_corner:hold.early       0.048          0.035         0.042          0.041      ignored          -      ignored          -
ate_clk                       best_corner:hold.late        0.049          0.038         0.043          0.042      ignored          -      ignored          -
flexible_htree_flex_HTREE_0   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_0   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_0   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_0   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_1   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_1   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_1   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_1   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_10  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_10  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_10  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_10  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_11  worst_corner:setup.early     0.146          0.103         0.119          0.089      ignored          -      ignored          -
flexible_htree_flex_HTREE_11  worst_corner:setup.late      0.168          0.104         0.119          0.090      explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_11  best_corner:hold.early       0.048          0.031         0.042          0.042      ignored          -      ignored          -
flexible_htree_flex_HTREE_11  best_corner:hold.late        0.049          0.036         0.043          0.043      ignored          -      ignored          -
flexible_htree_flex_HTREE_12  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_12  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_12  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_12  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_13  worst_corner:setup.early     0.148          0.097         0.104          0.110      ignored          -      ignored          -
flexible_htree_flex_HTREE_13  worst_corner:setup.late      0.175          0.106         0.106          0.110      explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_13  best_corner:hold.early       0.032          0.033         0.024          0.022      ignored          -      ignored          -
flexible_htree_flex_HTREE_13  best_corner:hold.late        0.036          0.038         0.025          0.023      ignored          -      ignored          -
flexible_htree_flex_HTREE_14  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_14  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_14  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_14  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_15  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_15  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_15  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_15  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_2   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_2   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_2   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_2   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_3   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_3   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_3   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_3   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_4   worst_corner:setup.early     0.246          0.181         0.232          0.155      ignored          -      ignored          -
flexible_htree_flex_HTREE_4   worst_corner:setup.late      0.245          0.181         0.236          0.157      explicit     *0.243     explicit      0.243
flexible_htree_flex_HTREE_4   best_corner:hold.early       0.040          0.035         0.035          0.033      ignored          -      ignored          -
flexible_htree_flex_HTREE_4   best_corner:hold.late        0.040          0.038         0.036          0.033      ignored          -      ignored          -
flexible_htree_flex_HTREE_5   worst_corner:setup.early     0.067          0.055         0.135          0.081      ignored          -      ignored          -
flexible_htree_flex_HTREE_5   worst_corner:setup.late      0.073          0.057         0.136          0.082      explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_5   best_corner:hold.early       0.016          0.015         0.026          0.029      ignored          -      ignored          -
flexible_htree_flex_HTREE_5   best_corner:hold.late        0.017          0.016         0.027          0.029      ignored          -      ignored          -
flexible_htree_flex_HTREE_6   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_6   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_6   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_6   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_7   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_7   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_7   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_7   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_8   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_8   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_8   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_8   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_9   worst_corner:setup.early     0.091          0.068         0.097          0.071      ignored          -      ignored          -
flexible_htree_flex_HTREE_9   worst_corner:setup.late      0.103          0.074         0.098          0.072      explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_9   best_corner:hold.early       0.021          0.021         0.023          0.029      ignored          -      ignored          -
flexible_htree_flex_HTREE_9   best_corner:hold.late        0.024          0.024         0.024          0.030      ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.005        0.005        -39.954      -23.701       0.000       0.000       0.001       0.002
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner worst_corner:setup.late

Top Overslews:

----------------------------------------------
Driving node                     Overslew (ns)
----------------------------------------------
I_SDRAM_TOP/I_SDRAM_IF/U15553        0.002
I_SDRAM_TOP/I_SDRAM_IF/U15554        0.002
I_SDRAM_TOP/I_SDRAM_IF/U15572        0.001
A17cf3                               0.000
A17cf1                               0.000
A17cef                               0.000
A17ced                               0.000
A17ceb                               0.000
A17ce9                               0.000
A17ce7                               0.000
----------------------------------------------

Top Underslews:

--------------------------------------------------------------
Driving node                                    Underslew (ns)
--------------------------------------------------------------
flexible_htree_flex_HTREE_1                         -0.215
flexible_htree_flex_HTREE_4                         -0.213
flexible_htree_flex_HTREE_5                         -0.207
occ_int2/CTS_cdb_buf_00288                          -0.197
CTS_cfo_buf_00281                                   -0.195
occ_int2/CTS_ccl_a_buf_00196                        -0.192
I_SDRAM_TOP/I_SDRAM_IF/CTS_csk_buf_00418            -0.191
occ_int2/U_clk_control_i_0/CTS_cdb_buf_00294        -0.186
I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_buf_00194            -0.184
CTS_ccl_a_buf_00064                                 -0.184
--------------------------------------------------------------

Source Group Summary:
=====================


Source Group flexible_htree_flex_HTREE

Summary:

--------------------------------------------------------------------------------------------------------------------------------------
Clock Tree                    Num Sinks  Tot Sink Cap  Max depth  Avg depth  StdDev depth  Max distance  Avg distance  StdDev distance
Name                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------
ALL                             2887       2259.893      9.000      6.180       0.414        503.085       114.856          80.079
flexible_htree_flex_HTREE_0        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_1        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_10       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_11     610        416.322      6.000      6.000       0.000        503.085       147.819         129.974
flexible_htree_flex_HTREE_12       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_13    1020        692.058      7.000      6.383       0.486        331.968       113.684          60.852
flexible_htree_flex_HTREE_14       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_15       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_2        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_3        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_4      807        842.815      9.000      6.143       0.435        225.720       120.504          50.754
flexible_htree_flex_HTREE_5        7          4.708      8.000      8.000       0.000        150.936       140.861           7.383
flexible_htree_flex_HTREE_6        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_7        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_8        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_9      443        303.990      6.000      6.000       0.000        170.848        61.469          29.851
--------------------------------------------------------------------------------------------------------------------------------------

Details for flexible_htree_flex_HTREE_15:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_14:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_13:

Root-sink distance histogram:

-------------------------------
From (um)    To (um)      Count
-------------------------------
   0.000       25.000       44
  25.000       50.000      114
  50.000       75.000      145
  75.000      100.000      156
 100.000      125.000      150
 125.000      150.000      142
 150.000      175.000      113
 175.000      200.000       89
 200.000      225.000       35
 225.000     and above      32
-------------------------------

Root-sink level histogram:

-------------------------
From ()    To ()    Count
-------------------------
below      6.000     629
 6.000     7.000     391
 7.000     8.000       0
-------------------------

Details for flexible_htree_flex_HTREE_12:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_11:

Root-sink distance histogram:

-------------------------------
From (um)    To (um)      Count
-------------------------------
   0.000       25.000       12
  25.000       50.000       61
  50.000       75.000      105
  75.000      100.000      149
 100.000      125.000      108
 125.000      150.000       44
 150.000      175.000        0
 175.000      200.000        0
 200.000      225.000        0
 225.000      250.000       14
 250.000      275.000       17
 275.000      300.000        1
 300.000      325.000        1
 325.000      350.000        8
 350.000      375.000        8
 375.000      400.000       11
 400.000     and above      71
-------------------------------

Root-sink level histogram:

-------------------------
From ()    To ()    Count
-------------------------
below      6.000     610
-------------------------

Details for flexible_htree_flex_HTREE_10:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_9:

Root-sink distance histogram:

-------------------------------
From (um)    To (um)      Count
-------------------------------
   0.000       25.000       49
  25.000       50.000      121
  50.000       75.000      128
  75.000      100.000      106
 100.000     and above      39
-------------------------------

Root-sink level histogram:

-------------------------
From ()    To ()    Count
-------------------------
below      6.000     443
-------------------------

Details for flexible_htree_flex_HTREE_8:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_7:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_6:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_5:

Root-sink distance histogram:

-----------------------------
From (um)    To (um)    Count
-----------------------------
 125.000     150.000      6
 150.000     175.000      1
-----------------------------

Root-sink level histogram:

-------------------------
From ()    To ()    Count
-------------------------
below      8.000      7
-------------------------

Details for flexible_htree_flex_HTREE_4:

Root-sink distance histogram:

-------------------------------
From (um)    To (um)      Count
-------------------------------
   0.000       25.000       19
  25.000       50.000       62
  50.000       75.000       95
  75.000      100.000      113
 100.000      125.000      132
 125.000      150.000      129
 150.000      175.000      121
 175.000      200.000       92
 200.000     and above      44
-------------------------------

Root-sink level histogram:

-----------------------------
From ()    To ()        Count
-----------------------------
below        5.000         1
 5.000       6.000       715
 6.000       7.000        67
 7.000     and above      24
-----------------------------

Details for flexible_htree_flex_HTREE_3:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_2:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_1:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_0:

No values to display

No values to display

