INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:50:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.580ns period=5.160ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.580ns period=5.160ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.160ns  (clk rise@5.160ns - clk rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.143ns (23.161%)  route 3.792ns (76.839%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.643 - 5.160 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3965, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X50Y81         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q_reg[6]/Q
                         net (fo=9, routed)           0.579     1.319    lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q[6]
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.119     1.438 r  lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_111/O
                         net (fo=1, routed)           0.266     1.703    lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_111_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     1.746 r  lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_53/O
                         net (fo=4, routed)           0.503     2.249    lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_53_n_0
    SLICE_X37Y78         LUT4 (Prop_lut4_I1_O)        0.043     2.292 r  lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_18/O
                         net (fo=6, routed)           0.363     2.655    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_4_7
    SLICE_X36Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     2.917 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.917    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_12_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.070 f  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[27]_i_7/O[1]
                         net (fo=1, routed)           0.436     3.506    lsq3/handshake_lsq_lsq3_core/TEMP_46_double_out1[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.119     3.625 f  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[27]_i_4/O
                         net (fo=33, routed)          0.192     3.817    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[27]_i_4_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.043     3.860 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_11/O
                         net (fo=1, routed)           0.168     4.029    lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_11_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.043     4.072 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_8/O
                         net (fo=1, routed)           0.411     4.483    lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_8_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.043     4.526 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_2/O
                         net (fo=2, routed)           0.176     4.702    lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_2_n_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I0_O)        0.043     4.745 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[31]_i_1/O
                         net (fo=33, routed)          0.698     5.443    lsq3/handshake_lsq_lsq3_core/p_27_in
    SLICE_X17Y72         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.160     5.160 r  
                                                      0.000     5.160 r  clk (IN)
                         net (fo=3965, unset)         0.483     5.643    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X17Y72         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[1]/C
                         clock pessimism              0.000     5.643    
                         clock uncertainty           -0.035     5.607    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.194     5.413    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.413    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 -0.030    




