============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 15 2025  02:32:38 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                         Type                 Fanout Load Slew Delay Arrival   
                                    (Domain)                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)              launch                                                        0 R 
(fp.sdc_line_33_160_1)   ext delay                                          +500     500 R 
debug_req_i              in port                              10 50.3    0    +0     500 R 
g241670_3/I                                                                   +0     500   
g241670_3/ZN             CKND18BWP16P90LVT(timing)             1  6.4    3    +3     503 F 
g240131/A1                                                                    +0     503   
g240131/ZN               AOI21OPTPBD8BWP16P90LVT(timing)       1  5.4   26   +10     513 R 
g239930/A1                                                                    +0     513   
g239930/ZN               ND2OPTPBD8BWP16P90LVT(timing)         3  6.2   13   +14     527 F 
g239839/A1                                                                    +0     527   
g239839/ZN               CKND2D4BWP16P90LVT(timing)            3  7.5   29   +15     542 R 
fopt242007/I                                                                  +0     542   
fopt242007/ZN            INVSKND4BWP16P90LVT(timing)           3  9.3   16   +16     558 F 
g239730/A1                                                                    +0     558   
g239730/ZN               NR3OPTPAD2BWP16P90LVT(timing)         7  7.0   39   +25     583 R 
g239585/A1                                                                    +0     583   
g239585/ZN               AOI22D0P75BWP16P90LVT(timing)         1  2.2   38   +29     613 F 
g238712/A3                                                                    +0     613   
g238712/ZN               ND4SKNBD3BWP16P90LVT(timing)          2  1.6   24   +21     633 R 
instr_addr_o[5]          interconnect                                   24    +0     633 R 
                         out port                                             +0     633 R 
(fp.sdc_line_36_586_1)   ext delay                                          +500    1133 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                     560 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -573ps (TIMING VIOLATION)
Start-point  : debug_req_i
End-point    : instr_addr_o[5]

