

================================================================
== Vivado HLS Report for 'float_div3'
================================================================
* Date:           Mon Jul 30 12:00:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.063|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    7|    1|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div9_chunk_fu_121  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_128  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_5)
	8  / (tmp_5)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !159"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !165"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @float_div3_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 12 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [float_div3.cpp:30->float_div3.cpp:1304]   --->   Operation 13 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [float_div3.cpp:31->float_div3.cpp:1304]   --->   Operation 14 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [float_div3.cpp:32->float_div3.cpp:1304]   --->   Operation 15 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [float_div3.cpp:33->float_div3.cpp:1304]   --->   Operation 16 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [float_div3.cpp:1309]   --->   Operation 17 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 20, i32 22)" [float_div3.cpp:1310]   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp, 0" [float_div3.cpp:1310]   --->   Operation 19 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 4, i8 3" [float_div3.cpp:1310]   --->   Operation 20 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [float_div3.cpp:1312]   --->   Operation 21 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.22ns)   --->   "%tmp_6 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [float_div3.cpp:1313]   --->   Operation 22 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [float_div3.cpp:1316]   --->   Operation 23 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_5, i8 -1, i8 0" [float_div3.cpp:1287->float_div3.cpp:1337]   --->   Operation 24 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_1 = or i1 %tmp_5, %tmp_6" [float_div3.cpp:1287->float_div3.cpp:1337]   --->   Operation 25 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_1, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [float_div3.cpp:1287->float_div3.cpp:1337]   --->   Operation 26 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.06ns)   --->   "br i1 %tmp_5, label %._crit_edge416, label %_ifconv1" [float_div3.cpp:1317]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 28 [1/1] (1.22ns)   --->   "%tmp_8 = icmp eq i8 %new_exp_V, 0" [float_div3.cpp:1318]   --->   Operation 28 'icmp' 'tmp_8' <Predicate = (!tmp_5)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.22ns)   --->   "%tmp_9 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [float_div3.cpp:1321]   --->   Operation 29 'icmp' 'tmp_9' <Predicate = (!tmp_5)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [float_div3.cpp:1322]   --->   Operation 30 'partselect' 'tmp_13' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.18ns)   --->   "%icmp4 = icmp eq i7 %tmp_13, 0" [float_div3.cpp:1322]   --->   Operation 31 'icmp' 'icmp4' <Predicate = (!tmp_5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [float_div3.cpp:1323]   --->   Operation 32 'sub' 'shift_V' <Predicate = (!tmp_5)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [float_div3.cpp:1325]   --->   Operation 33 'add' 'shift_V_1' <Predicate = (!tmp_5)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_8, %tmp_9" [float_div3.cpp:1318]   --->   Operation 34 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [float_div3.cpp:1318]   --->   Operation 35 'xor' 'sel_tmp3' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp4, %sel_tmp3" [float_div3.cpp:1322]   --->   Operation 36 'and' 'sel_tmp4' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i8 %shift_V, i8 %shift_V_1" [float_div3.cpp:1322]   --->   Operation 37 'select' 'shift_V_2' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_8, i8 0, i8 %shift_V_2" [float_div3.cpp:1318]   --->   Operation 38 'select' 'shift_V_3' <Predicate = (!tmp_5)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_8, true" [float_div3.cpp:1318]   --->   Operation 39 'xor' 'sel_tmp7' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_9, %sel_tmp7" [float_div3.cpp:1321]   --->   Operation 40 'and' 'sel_tmp8' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i8 %shift_V_cast_cast, i8 %shift_V_3" [float_div3.cpp:1321]   --->   Operation 41 'select' 'shift_V_4' <Predicate = (!tmp_5)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [float_div3.cpp:1329]   --->   Operation 42 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.66ns)   --->   "%xf_V_1 = select i1 %tmp_8, i24 %xf_V_3_cast, i24 %tmp_7" [float_div3.cpp:1318]   --->   Operation 43 'select' 'xf_V_1' <Predicate = (!tmp_5)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_2 = zext i24 %xf_V_1 to i32" [float_div3.cpp:1331]   --->   Operation 44 'zext' 'tmp_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i8 %shift_V_4 to i32" [float_div3.cpp:1331]   --->   Operation 45 'zext' 'tmp_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3_cast = zext i8 %shift_V_4 to i24" [float_div3.cpp:1331]   --->   Operation 46 'zext' 'tmp_3_cast' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_4 = lshr i24 %xf_V_1, %tmp_3_cast" [float_div3.cpp:1331]   --->   Operation 47 'lshr' 'tmp_4' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_s = shl i32 %tmp_2, %tmp_3" [float_div3.cpp:1333]   --->   Operation 48 'shl' 'tmp_s' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_10 = zext i24 %tmp_4 to i28" [float_div3.cpp:1331]   --->   Operation 49 'zext' 'tmp_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_14 = trunc i32 %tmp_s to i28" [float_div3.cpp:1333]   --->   Operation 50 'trunc' 'tmp_14' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_2 = select i1 %icmp4, i28 %tmp_10, i28 %tmp_14" [float_div3.cpp:1322]   --->   Operation 51 'select' 'xf_V_2' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.44ns) (out node of the LUT)   --->   "%xf_V = add i28 4, %xf_V_2" [float_div3.cpp:1334]   --->   Operation 52 'add' 'xf_V' <Predicate = (!tmp_5)> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 26, i32 27) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 53 'partselect' 'p_Result_16_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_16_1_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 24, i32 25) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 54 'partselect' 'p_Result_16_1_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_16_2_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 22, i32 23) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 55 'partselect' 'p_Result_16_2_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_16_3_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 20, i32 21) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 56 'partselect' 'p_Result_16_3_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_16_4_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 18, i32 19) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 57 'partselect' 'p_Result_16_4_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_16_5_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 16, i32 17) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 58 'partselect' 'p_Result_16_5_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_16_6_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 14, i32 15) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 59 'partselect' 'p_Result_16_6_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_16_7_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 12, i32 13) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 60 'partselect' 'p_Result_16_7_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_16_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 10, i32 11) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 61 'partselect' 'p_Result_16_8_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_16_9_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 8, i32 9) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 62 'partselect' 'p_Result_16_9_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_16_i_i_10 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 6, i32 7) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 63 'partselect' 'p_Result_16_i_i_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_16_10_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 4, i32 5) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 64 'partselect' 'p_Result_16_10_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_16_11_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 2, i32 3) nounwind" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 65 'partselect' 'p_Result_16_11_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i28 %xf_V to i2" [float_div3.cpp:1270->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 66 'trunc' 'tmp_15' <Predicate = (!tmp_5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 67 [1/1] (3.50ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_i_i, i4 0) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 67 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i2, i4 } %call_ret_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 68 'extractvalue' 'r_V_ret_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.50ns)   --->   "%call_ret_1_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_1_i_i, i4 %r_V_ret_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 69 'call' 'call_ret_1_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 70 'extractvalue' 'r_V_ret_1_i_i' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 71 [1/1] (3.50ns)   --->   "%call_ret_2_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_2_i_i, i4 %r_V_ret_1_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 71 'call' 'call_ret_2_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 72 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 73 'extractvalue' 'r_V_ret_2_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.50ns)   --->   "%call_ret_3_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_3_i_i, i4 %r_V_ret_2_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 74 'call' 'call_ret_3_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 75 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 76 'extractvalue' 'r_V_ret_3_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %q_chunk_V_0_2_i_i to i1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 77 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 78 [1/1] (3.50ns)   --->   "%call_ret_4_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_4_i_i, i4 %r_V_ret_3_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 78 'call' 'call_ret_4_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 79 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 80 'extractvalue' 'r_V_ret_4_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (3.50ns)   --->   "%call_ret_5_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_5_i_i, i4 %r_V_ret_4_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 81 'call' 'call_ret_5_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 82 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 83 'extractvalue' 'r_V_ret_5_i_i' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 84 [1/1] (3.50ns)   --->   "%call_ret_6_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_6_i_i, i4 %r_V_ret_5_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 84 'call' 'call_ret_6_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 85 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 86 'extractvalue' 'r_V_ret_6_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (3.50ns)   --->   "%call_ret_7_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_7_i_i, i4 %r_V_ret_6_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 87 'call' 'call_ret_7_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 88 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 89 'extractvalue' 'r_V_ret_7_i_i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 90 [1/1] (3.50ns)   --->   "%call_ret_8_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_8_i_i, i4 %r_V_ret_7_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 90 'call' 'call_ret_8_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 91 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 92 'extractvalue' 'r_V_ret_8_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (3.50ns)   --->   "%call_ret_9_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_9_i_i, i4 %r_V_ret_8_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 93 'call' 'call_ret_9_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 94 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 95 'extractvalue' 'r_V_ret_9_i_i' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 96 [1/1] (3.50ns)   --->   "%call_ret_i_i_11 = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_i_i_10, i4 %r_V_ret_9_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 96 'call' 'call_ret_i_i_11' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i2, i4 } %call_ret_i_i_11, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 97 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_12 = extractvalue { i2, i4 } %call_ret_i_i_11, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 98 'extractvalue' 'r_V_ret_i_i_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.50ns)   --->   "%call_ret_10_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_10_i_i, i4 %r_V_ret_i_i_12) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 99 'call' 'call_ret_10_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 100 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 101 'extractvalue' 'r_V_ret_10_i_i' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.06>
ST_8 : Operation 102 [1/1] (3.50ns)   --->   "%call_ret_11_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_11_i_i, i4 %r_V_ret_10_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 102 'call' 'call_ret_11_i_i' <Predicate = (!tmp_5)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 103 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 1" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 104 'extractvalue' 'r_V_ret_11_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.50ns)   --->   "%call_ret_12_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %tmp_15, i4 %r_V_ret_11_i_i) nounwind" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 105 'call' 'call_ret_12_i_i' <Predicate = (!tmp_5)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 0" [float_div3.cpp:1271->float_div3.cpp:1279->float_div3.cpp:1335]   --->   Operation 106 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i1 %tmp_16, i2 %q_chunk_V_0_3_i_i, i2 %q_chunk_V_0_4_i_i, i2 %q_chunk_V_0_5_i_i, i2 %q_chunk_V_0_6_i_i, i2 %q_chunk_V_0_7_i_i, i2 %q_chunk_V_0_8_i_i, i2 %q_chunk_V_0_9_i_i, i2 %q_chunk_V_0_i_i, i2 %q_chunk_V_0_10_i_i, i2 %q_chunk_V_0_11_i_i, i2 %q_chunk_V_0_12_i_i)" [float_div3.cpp:1335]   --->   Operation 107 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [float_div3.cpp:1336]   --->   Operation 108 'br' <Predicate = (!tmp_5)> <Delay = 1.06>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 109 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [float_div3.cpp:1288->float_div3.cpp:1337]   --->   Operation 110 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [float_div3.cpp:1289->float_div3.cpp:1337]   --->   Operation 111 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "ret float %out" [float_div3.cpp:1338]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9         (specbitsmap   ) [ 000000000]
StgValue_10        (specbitsmap   ) [ 000000000]
StgValue_11        (spectopmodule ) [ 000000000]
in_read            (read          ) [ 000000000]
p_Val2_s           (bitcast       ) [ 000000000]
p_Repl2_2          (bitselect     ) [ 001111111]
new_exp_V          (partselect    ) [ 000000000]
new_mant_V         (trunc         ) [ 011111111]
xf_V_3_cast        (zext          ) [ 000000000]
tmp                (partselect    ) [ 000000000]
icmp               (icmp          ) [ 000000000]
shift_V_cast_cast  (select        ) [ 000000000]
tmp_5              (icmp          ) [ 011111111]
tmp_6              (icmp          ) [ 000000000]
new_exp_V_1        (sub           ) [ 000000000]
p_new_exp_V_1      (select        ) [ 000000000]
tmp_1              (or            ) [ 000000000]
p_Repl2_1          (select        ) [ 001111111]
StgValue_27        (br            ) [ 011111111]
tmp_8              (icmp          ) [ 000000000]
tmp_9              (icmp          ) [ 000000000]
tmp_13             (partselect    ) [ 000000000]
icmp4              (icmp          ) [ 000000000]
shift_V            (sub           ) [ 000000000]
shift_V_1          (add           ) [ 000000000]
sel_tmp3_demorgan  (or            ) [ 000000000]
sel_tmp3           (xor           ) [ 000000000]
sel_tmp4           (and           ) [ 000000000]
shift_V_2          (select        ) [ 000000000]
shift_V_3          (select        ) [ 000000000]
sel_tmp7           (xor           ) [ 000000000]
sel_tmp8           (and           ) [ 000000000]
shift_V_4          (select        ) [ 000000000]
tmp_7              (bitconcatenate) [ 000000000]
xf_V_1             (select        ) [ 000000000]
tmp_2              (zext          ) [ 000000000]
tmp_3              (zext          ) [ 000000000]
tmp_3_cast         (zext          ) [ 000000000]
tmp_4              (lshr          ) [ 000000000]
tmp_s              (shl           ) [ 000000000]
tmp_10             (zext          ) [ 000000000]
tmp_14             (trunc         ) [ 000000000]
xf_V_2             (select        ) [ 000000000]
xf_V               (add           ) [ 000000000]
p_Result_16_i_i    (partselect    ) [ 001000000]
p_Result_16_1_i_i  (partselect    ) [ 001000000]
p_Result_16_2_i_i  (partselect    ) [ 001100000]
p_Result_16_3_i_i  (partselect    ) [ 001100000]
p_Result_16_4_i_i  (partselect    ) [ 001110000]
p_Result_16_5_i_i  (partselect    ) [ 001110000]
p_Result_16_6_i_i  (partselect    ) [ 001111000]
p_Result_16_7_i_i  (partselect    ) [ 001111000]
p_Result_16_8_i_i  (partselect    ) [ 001111100]
p_Result_16_9_i_i  (partselect    ) [ 001111100]
p_Result_16_i_i_10 (partselect    ) [ 001111110]
p_Result_16_10_i_i (partselect    ) [ 001111110]
p_Result_16_11_i_i (partselect    ) [ 001111111]
tmp_15             (trunc         ) [ 001111111]
call_ret_i_i       (call          ) [ 000000000]
r_V_ret_i_i        (extractvalue  ) [ 000000000]
call_ret_1_i_i     (call          ) [ 000000000]
r_V_ret_1_i_i      (extractvalue  ) [ 000100000]
call_ret_2_i_i     (call          ) [ 000000000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 000000000]
r_V_ret_2_i_i      (extractvalue  ) [ 000000000]
call_ret_3_i_i     (call          ) [ 000000000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 000011111]
r_V_ret_3_i_i      (extractvalue  ) [ 000010000]
tmp_16             (trunc         ) [ 000011111]
call_ret_4_i_i     (call          ) [ 000000000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 000001111]
r_V_ret_4_i_i      (extractvalue  ) [ 000000000]
call_ret_5_i_i     (call          ) [ 000000000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 000001111]
r_V_ret_5_i_i      (extractvalue  ) [ 000001000]
call_ret_6_i_i     (call          ) [ 000000000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 000000111]
r_V_ret_6_i_i      (extractvalue  ) [ 000000000]
call_ret_7_i_i     (call          ) [ 000000000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 000000111]
r_V_ret_7_i_i      (extractvalue  ) [ 000000100]
call_ret_8_i_i     (call          ) [ 000000000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 000000011]
r_V_ret_8_i_i      (extractvalue  ) [ 000000000]
call_ret_9_i_i     (call          ) [ 000000000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 000000011]
r_V_ret_9_i_i      (extractvalue  ) [ 000000010]
call_ret_i_i_11    (call          ) [ 000000000]
q_chunk_V_0_i_i    (extractvalue  ) [ 000000001]
r_V_ret_i_i_12     (extractvalue  ) [ 000000000]
call_ret_10_i_i    (call          ) [ 000000000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000000001]
r_V_ret_10_i_i     (extractvalue  ) [ 000000001]
call_ret_11_i_i    (call          ) [ 000000000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000000000]
r_V_ret_11_i_i     (extractvalue  ) [ 000000000]
call_ret_12_i_i    (call          ) [ 000000000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000000000]
new_mant_V_1       (bitconcatenate) [ 000000000]
StgValue_108       (br            ) [ 000000000]
p_Repl2_s          (phi           ) [ 000000001]
p_Result_s         (bitconcatenate) [ 000000000]
out                (bitcast       ) [ 000000000]
StgValue_112       (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_div3_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div9_chunk"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="in_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="p_Repl2_s_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="114" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_Repl2_s_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="23" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="23" slack="7"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_lut_div9_chunk_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="1"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/2 call_ret_2_i_i/3 call_ret_4_i_i/4 call_ret_6_i_i/5 call_ret_8_i_i/6 call_ret_i_i_11/7 call_ret_11_i_i/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_lut_div9_chunk_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="1"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/2 call_ret_3_i_i/3 call_ret_5_i_i/4 call_ret_7_i_i/5 call_ret_9_i_i/6 call_ret_10_i_i/7 call_ret_12_i_i/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/2 r_V_ret_2_i_i/3 r_V_ret_4_i_i/4 r_V_ret_6_i_i/5 r_V_ret_8_i_i/6 r_V_ret_i_i_12/7 r_V_ret_11_i_i/8 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/2 r_V_ret_3_i_i/3 r_V_ret_5_i_i/4 r_V_ret_7_i_i/5 r_V_ret_9_i_i/6 r_V_ret_10_i_i/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/3 q_chunk_V_0_4_i_i/4 q_chunk_V_0_6_i_i/5 q_chunk_V_0_8_i_i/6 q_chunk_V_0_i_i/7 q_chunk_V_0_11_i_i/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/3 q_chunk_V_0_5_i_i/4 q_chunk_V_0_7_i_i/5 q_chunk_V_0_9_i_i/6 q_chunk_V_0_10_i_i/7 q_chunk_V_0_12_i_i/8 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_1_i_i r_V_ret_3_i_i r_V_ret_5_i_i r_V_ret_7_i_i r_V_ret_9_i_i r_V_ret_10_i_i "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Val2_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Repl2_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="new_exp_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="new_mant_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="xf_V_3_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="23" slack="0"/>
<pin id="184" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_3_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shift_V_cast_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="new_exp_V_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_new_exp_V_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Repl2_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_13_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shift_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shift_V_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sel_tmp3_demorgan_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sel_tmp3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sel_tmp4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="shift_V_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shift_V_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sel_tmp7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sel_tmp8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shift_V_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="24" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="23" slack="0"/>
<pin id="348" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xf_V_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="23" slack="0"/>
<pin id="355" dir="0" index="2" bw="24" slack="0"/>
<pin id="356" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_3_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="24" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_s_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_10_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="24" slack="0"/>
<pin id="386" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_14_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xf_V_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="24" slack="0"/>
<pin id="395" dir="0" index="2" bw="28" slack="0"/>
<pin id="396" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_2/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="xf_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="28" slack="0"/>
<pin id="403" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Result_16_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="28" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="6" slack="0"/>
<pin id="411" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_16_1_i_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="28" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_1_i_i/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_16_2_i_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="28" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_2_i_i/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Result_16_3_i_i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="28" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_3_i_i/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Result_16_4_i_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="28" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_4_i_i/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_Result_16_5_i_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="28" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="0" index="3" bw="6" slack="0"/>
<pin id="461" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_5_i_i/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Result_16_6_i_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="28" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="5" slack="0"/>
<pin id="471" dir="1" index="4" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_6_i_i/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_16_7_i_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="28" slack="0"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="0" index="3" bw="5" slack="0"/>
<pin id="481" dir="1" index="4" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_7_i_i/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Result_16_8_i_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="28" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="0" index="3" bw="5" slack="0"/>
<pin id="491" dir="1" index="4" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_8_i_i/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_Result_16_9_i_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="28" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="5" slack="0"/>
<pin id="501" dir="1" index="4" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_9_i_i/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_Result_16_i_i_10_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="28" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="0" index="3" bw="4" slack="0"/>
<pin id="511" dir="1" index="4" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i_10/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_Result_16_10_i_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="28" slack="0"/>
<pin id="519" dir="0" index="2" bw="4" slack="0"/>
<pin id="520" dir="0" index="3" bw="4" slack="0"/>
<pin id="521" dir="1" index="4" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_10_i_i/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_Result_16_11_i_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="28" slack="0"/>
<pin id="529" dir="0" index="2" bw="3" slack="0"/>
<pin id="530" dir="0" index="3" bw="3" slack="0"/>
<pin id="531" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_11_i_i/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_15_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="28" slack="0"/>
<pin id="538" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_16_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="new_mant_V_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="23" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="5"/>
<pin id="547" dir="0" index="2" bw="2" slack="5"/>
<pin id="548" dir="0" index="3" bw="2" slack="4"/>
<pin id="549" dir="0" index="4" bw="2" slack="4"/>
<pin id="550" dir="0" index="5" bw="2" slack="3"/>
<pin id="551" dir="0" index="6" bw="2" slack="3"/>
<pin id="552" dir="0" index="7" bw="2" slack="2"/>
<pin id="553" dir="0" index="8" bw="2" slack="2"/>
<pin id="554" dir="0" index="9" bw="2" slack="1"/>
<pin id="555" dir="0" index="10" bw="2" slack="1"/>
<pin id="556" dir="0" index="11" bw="2" slack="0"/>
<pin id="557" dir="0" index="12" bw="2" slack="0"/>
<pin id="558" dir="1" index="13" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_Result_s_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="7"/>
<pin id="566" dir="0" index="2" bw="8" slack="7"/>
<pin id="567" dir="0" index="3" bw="23" slack="0"/>
<pin id="568" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="out_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/8 "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_Repl2_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="7"/>
<pin id="577" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="new_mant_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="23" slack="7"/>
<pin id="582" dir="1" index="1" bw="23" slack="7"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_5_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="7"/>
<pin id="587" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="589" class="1005" name="p_Repl2_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="7"/>
<pin id="591" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_Result_16_i_i_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_i_i "/>
</bind>
</comp>

<comp id="599" class="1005" name="p_Result_16_1_i_i_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="1"/>
<pin id="601" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_1_i_i "/>
</bind>
</comp>

<comp id="604" class="1005" name="p_Result_16_2_i_i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="2"/>
<pin id="606" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_16_2_i_i "/>
</bind>
</comp>

<comp id="609" class="1005" name="p_Result_16_3_i_i_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="2"/>
<pin id="611" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_16_3_i_i "/>
</bind>
</comp>

<comp id="614" class="1005" name="p_Result_16_4_i_i_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="3"/>
<pin id="616" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_16_4_i_i "/>
</bind>
</comp>

<comp id="619" class="1005" name="p_Result_16_5_i_i_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="3"/>
<pin id="621" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_16_5_i_i "/>
</bind>
</comp>

<comp id="624" class="1005" name="p_Result_16_6_i_i_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="4"/>
<pin id="626" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_16_6_i_i "/>
</bind>
</comp>

<comp id="629" class="1005" name="p_Result_16_7_i_i_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="4"/>
<pin id="631" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_16_7_i_i "/>
</bind>
</comp>

<comp id="634" class="1005" name="p_Result_16_8_i_i_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="5"/>
<pin id="636" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_16_8_i_i "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_Result_16_9_i_i_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="2" slack="5"/>
<pin id="641" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_16_9_i_i "/>
</bind>
</comp>

<comp id="644" class="1005" name="p_Result_16_i_i_10_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="6"/>
<pin id="646" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_16_i_i_10 "/>
</bind>
</comp>

<comp id="649" class="1005" name="p_Result_16_10_i_i_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="6"/>
<pin id="651" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_16_10_i_i "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_Result_16_11_i_i_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="7"/>
<pin id="656" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_16_11_i_i "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_15_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="7"/>
<pin id="661" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="664" class="1005" name="q_chunk_V_0_3_i_i_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="5"/>
<pin id="666" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_16_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="5"/>
<pin id="671" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="674" class="1005" name="q_chunk_V_0_4_i_i_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="4"/>
<pin id="676" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="679" class="1005" name="q_chunk_V_0_5_i_i_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="4"/>
<pin id="681" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5_i_i "/>
</bind>
</comp>

<comp id="684" class="1005" name="q_chunk_V_0_6_i_i_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="3"/>
<pin id="686" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_6_i_i "/>
</bind>
</comp>

<comp id="689" class="1005" name="q_chunk_V_0_7_i_i_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="3"/>
<pin id="691" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_7_i_i "/>
</bind>
</comp>

<comp id="694" class="1005" name="q_chunk_V_0_8_i_i_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="2"/>
<pin id="696" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_8_i_i "/>
</bind>
</comp>

<comp id="699" class="1005" name="q_chunk_V_0_9_i_i_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="2"/>
<pin id="701" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_9_i_i "/>
</bind>
</comp>

<comp id="704" class="1005" name="q_chunk_V_0_i_i_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="1"/>
<pin id="706" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_i_i "/>
</bind>
</comp>

<comp id="709" class="1005" name="q_chunk_V_0_10_i_i_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="1"/>
<pin id="711" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_10_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="126"><net_src comp="98" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="100" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="98" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="121" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="142"><net_src comp="128" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="121" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="128" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="139" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="159"><net_src comp="106" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="156" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="156" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="156" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="186" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="168" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="202" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="168" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="168" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="202" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="210" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="210" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="216" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="228" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="222" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="168" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="202" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="168" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="156" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="276"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="168" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="168" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="250" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="256" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="272" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="278" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="284" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="250" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="308" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="250" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="256" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="202" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="316" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="178" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="250" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="182" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="344" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="336" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="336" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="352" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="360" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="364" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="372" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="272" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="384" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="392" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="400" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="40" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="400" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="18" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="400" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="400" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="400" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="400" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="400" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="492"><net_src comp="52" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="400" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="78" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="80" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="400" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="82" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="512"><net_src comp="52" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="400" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="86" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="522"><net_src comp="52" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="400" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="90" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="92" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="400" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="94" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="96" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="400" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="143" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="559"><net_src comp="102" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="560"><net_src comp="143" pin="1"/><net_sink comp="544" pin=11"/></net>

<net id="561"><net_src comp="147" pin="1"/><net_sink comp="544" pin=12"/></net>

<net id="562"><net_src comp="544" pin="13"/><net_sink comp="115" pin=0"/></net>

<net id="569"><net_src comp="104" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="115" pin="4"/><net_sink comp="563" pin=3"/></net>

<net id="574"><net_src comp="563" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="160" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="583"><net_src comp="178" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="588"><net_src comp="210" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="242" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="597"><net_src comp="406" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="602"><net_src comp="416" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="607"><net_src comp="426" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="612"><net_src comp="436" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="617"><net_src comp="446" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="622"><net_src comp="456" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="627"><net_src comp="466" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="632"><net_src comp="476" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="637"><net_src comp="486" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="642"><net_src comp="496" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="647"><net_src comp="506" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="652"><net_src comp="516" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="657"><net_src comp="526" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="662"><net_src comp="536" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="667"><net_src comp="147" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="672"><net_src comp="540" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="677"><net_src comp="143" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="544" pin=3"/></net>

<net id="682"><net_src comp="147" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="544" pin=4"/></net>

<net id="687"><net_src comp="143" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="544" pin=5"/></net>

<net id="692"><net_src comp="147" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="544" pin=6"/></net>

<net id="697"><net_src comp="143" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="544" pin=7"/></net>

<net id="702"><net_src comp="147" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="544" pin=8"/></net>

<net id="707"><net_src comp="143" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="544" pin=9"/></net>

<net id="712"><net_src comp="147" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="544" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: float_div3 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_3_cast : 2
		tmp : 1
		icmp : 2
		shift_V_cast_cast : 3
		tmp_5 : 2
		tmp_6 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_1 : 5
		p_Repl2_1 : 5
		StgValue_27 : 3
		tmp_8 : 2
		tmp_9 : 4
		tmp_13 : 1
		icmp4 : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp3_demorgan : 5
		sel_tmp3 : 5
		sel_tmp4 : 5
		shift_V_2 : 5
		shift_V_3 : 6
		sel_tmp7 : 3
		sel_tmp8 : 5
		shift_V_4 : 7
		tmp_7 : 2
		xf_V_1 : 3
		tmp_2 : 4
		tmp_3 : 8
		tmp_3_cast : 8
		tmp_4 : 9
		tmp_s : 9
		tmp_10 : 10
		tmp_14 : 10
		xf_V_2 : 11
		xf_V : 12
		p_Result_16_i_i : 13
		p_Result_16_1_i_i : 13
		p_Result_16_2_i_i : 13
		p_Result_16_3_i_i : 13
		p_Result_16_4_i_i : 13
		p_Result_16_5_i_i : 13
		p_Result_16_6_i_i : 13
		p_Result_16_7_i_i : 13
		p_Result_16_8_i_i : 13
		p_Result_16_9_i_i : 13
		p_Result_16_i_i_10 : 13
		p_Result_16_10_i_i : 13
		p_Result_16_11_i_i : 13
		tmp_15 : 13
	State 2
		r_V_ret_i_i : 1
		call_ret_1_i_i : 2
		r_V_ret_1_i_i : 3
	State 3
		q_chunk_V_0_2_i_i : 1
		r_V_ret_2_i_i : 1
		call_ret_3_i_i : 2
		q_chunk_V_0_3_i_i : 3
		r_V_ret_3_i_i : 3
		tmp_16 : 2
	State 4
		q_chunk_V_0_4_i_i : 1
		r_V_ret_4_i_i : 1
		call_ret_5_i_i : 2
		q_chunk_V_0_5_i_i : 3
		r_V_ret_5_i_i : 3
	State 5
		q_chunk_V_0_6_i_i : 1
		r_V_ret_6_i_i : 1
		call_ret_7_i_i : 2
		q_chunk_V_0_7_i_i : 3
		r_V_ret_7_i_i : 3
	State 6
		q_chunk_V_0_8_i_i : 1
		r_V_ret_8_i_i : 1
		call_ret_9_i_i : 2
		q_chunk_V_0_9_i_i : 3
		r_V_ret_9_i_i : 3
	State 7
		q_chunk_V_0_i_i : 1
		r_V_ret_i_i_12 : 1
		call_ret_10_i_i : 2
		q_chunk_V_0_10_i_i : 3
		r_V_ret_10_i_i : 3
	State 8
		q_chunk_V_0_11_i_i : 1
		r_V_ret_11_i_i : 1
		call_ret_12_i_i : 2
		q_chunk_V_0_12_i_i : 3
		new_mant_V_1 : 4
		p_Repl2_s : 5
		p_Result_s : 6
		out : 7
		StgValue_112 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   call   | grp_lut_div9_chunk_fu_121 |    0    |   1638  |
|          | grp_lut_div9_chunk_fu_128 |    0    |   1638  |
|----------|---------------------------|---------|---------|
|          |  shift_V_cast_cast_fu_202 |    0    |    4    |
|          |    p_new_exp_V_1_fu_228   |    0    |    2    |
|          |      p_Repl2_1_fu_242     |    0    |    8    |
|  select  |      shift_V_2_fu_308     |    0    |    8    |
|          |      shift_V_3_fu_316     |    0    |    8    |
|          |      shift_V_4_fu_336     |    0    |    8    |
|          |       xf_V_1_fu_352       |    0    |    24   |
|          |       xf_V_2_fu_392       |    0    |    28   |
|----------|---------------------------|---------|---------|
|          |        icmp_fu_196        |    0    |    9    |
|          |        tmp_5_fu_210       |    0    |    11   |
|   icmp   |        tmp_6_fu_216       |    0    |    11   |
|          |        tmp_8_fu_250       |    0    |    11   |
|          |        tmp_9_fu_256       |    0    |    11   |
|          |        icmp4_fu_272       |    0    |    11   |
|----------|---------------------------|---------|---------|
|   lshr   |        tmp_4_fu_372       |    0    |    64   |
|----------|---------------------------|---------|---------|
|    shl   |        tmp_s_fu_378       |    0    |    64   |
|----------|---------------------------|---------|---------|
|    add   |      shift_V_1_fu_284     |    0    |    15   |
|          |        xf_V_fu_400        |    0    |    35   |
|----------|---------------------------|---------|---------|
|    sub   |     new_exp_V_1_fu_222    |    0    |    15   |
|          |       shift_V_fu_278      |    0    |    15   |
|----------|---------------------------|---------|---------|
|    or    |        tmp_1_fu_236       |    0    |    6    |
|          |  sel_tmp3_demorgan_fu_290 |    0    |    6    |
|----------|---------------------------|---------|---------|
|    xor   |      sel_tmp3_fu_296      |    0    |    6    |
|          |      sel_tmp7_fu_324      |    0    |    6    |
|----------|---------------------------|---------|---------|
|    and   |      sel_tmp4_fu_302      |    0    |    6    |
|          |      sel_tmp8_fu_330      |    0    |    6    |
|----------|---------------------------|---------|---------|
|   read   |    in_read_read_fu_106    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_134        |    0    |    0    |
|extractvalue|         grp_fu_139        |    0    |    0    |
|          |         grp_fu_143        |    0    |    0    |
|          |         grp_fu_147        |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|      p_Repl2_2_fu_160     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      new_exp_V_fu_168     |    0    |    0    |
|          |         tmp_fu_186        |    0    |    0    |
|          |       tmp_13_fu_262       |    0    |    0    |
|          |   p_Result_16_i_i_fu_406  |    0    |    0    |
|          |  p_Result_16_1_i_i_fu_416 |    0    |    0    |
|          |  p_Result_16_2_i_i_fu_426 |    0    |    0    |
|          |  p_Result_16_3_i_i_fu_436 |    0    |    0    |
|partselect|  p_Result_16_4_i_i_fu_446 |    0    |    0    |
|          |  p_Result_16_5_i_i_fu_456 |    0    |    0    |
|          |  p_Result_16_6_i_i_fu_466 |    0    |    0    |
|          |  p_Result_16_7_i_i_fu_476 |    0    |    0    |
|          |  p_Result_16_8_i_i_fu_486 |    0    |    0    |
|          |  p_Result_16_9_i_i_fu_496 |    0    |    0    |
|          | p_Result_16_i_i_10_fu_506 |    0    |    0    |
|          | p_Result_16_10_i_i_fu_516 |    0    |    0    |
|          | p_Result_16_11_i_i_fu_526 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     new_mant_V_fu_178     |    0    |    0    |
|   trunc  |       tmp_14_fu_388       |    0    |    0    |
|          |       tmp_15_fu_536       |    0    |    0    |
|          |       tmp_16_fu_540       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     xf_V_3_cast_fu_182    |    0    |    0    |
|          |        tmp_2_fu_360       |    0    |    0    |
|   zext   |        tmp_3_fu_364       |    0    |    0    |
|          |     tmp_3_cast_fu_368     |    0    |    0    |
|          |       tmp_10_fu_384       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_7_fu_344       |    0    |    0    |
|bitconcatenate|    new_mant_V_1_fu_544    |    0    |    0    |
|          |     p_Result_s_fu_563     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   3674  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    new_mant_V_reg_580    |   23   |
|     p_Repl2_1_reg_589    |    8   |
|     p_Repl2_2_reg_575    |    1   |
|     p_Repl2_s_reg_112    |   23   |
|p_Result_16_10_i_i_reg_649|    2   |
|p_Result_16_11_i_i_reg_654|    2   |
| p_Result_16_1_i_i_reg_599|    2   |
| p_Result_16_2_i_i_reg_604|    2   |
| p_Result_16_3_i_i_reg_609|    2   |
| p_Result_16_4_i_i_reg_614|    2   |
| p_Result_16_5_i_i_reg_619|    2   |
| p_Result_16_6_i_i_reg_624|    2   |
| p_Result_16_7_i_i_reg_629|    2   |
| p_Result_16_8_i_i_reg_634|    2   |
| p_Result_16_9_i_i_reg_639|    2   |
|p_Result_16_i_i_10_reg_644|    2   |
|  p_Result_16_i_i_reg_594 |    2   |
|q_chunk_V_0_10_i_i_reg_709|    2   |
| q_chunk_V_0_3_i_i_reg_664|    2   |
| q_chunk_V_0_4_i_i_reg_674|    2   |
| q_chunk_V_0_5_i_i_reg_679|    2   |
| q_chunk_V_0_6_i_i_reg_684|    2   |
| q_chunk_V_0_7_i_i_reg_689|    2   |
| q_chunk_V_0_8_i_i_reg_694|    2   |
| q_chunk_V_0_9_i_i_reg_699|    2   |
|  q_chunk_V_0_i_i_reg_704 |    2   |
|          reg_151         |    4   |
|      tmp_15_reg_659      |    2   |
|      tmp_16_reg_669      |    1   |
|       tmp_5_reg_585      |    1   |
+--------------------------+--------+
|           Total          |   107  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div9_chunk_fu_121 |  p1  |   7  |   2  |   14   ||    38   |
| grp_lut_div9_chunk_fu_121 |  p2  |   2  |   4  |    8   ||    9    |
| grp_lut_div9_chunk_fu_128 |  p1  |   7  |   2  |   14   ||    38   |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   36   ||  3.783  ||    85   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3674  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   85   |
|  Register |    -   |   107  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   107  |  3759  |
+-----------+--------+--------+--------+
