<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.5.0.102
Thu Oct 29 13:33:03 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     i2c_slave
Device,speed:    LCMXO2-256HC,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V



</A><A name="FREQUENCY NET 'clk' 2.080000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk" 2.080000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">reg_i0</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_31">testing_var_i0_i1</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_5 to SLICE_31 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R4C4D.CLK,R4C4D.Q0,SLICE_5:ROUTE, 0.154,R4C4D.Q0,R4C4A.M1,reg_0">Data path</A> SLICE_5 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C4D.CLK to       R4C4D.Q0 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:clk">clk</A>)
ROUTE         3     0.154<A href="#@net:reg_0:R4C4D.Q0:R4C4A.M1:0.154">       R4C4D.Q0 to R4C4A.M1      </A> <A href="#@net:reg_0">reg_0</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R4C4D.CLK,clk">Source Clock Path</A> osc to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R4C4D.CLK:1.029">        OSC.OSC to R4C4D.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R4C4A.CLK,clk">Destination Clock Path</A> osc to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R4C4A.CLK:1.029">        OSC.OSC to R4C4A.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.307ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_7">reg_i4</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_25">testing_var_i0_i5</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_7 to SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R3C4B.CLK,R3C4B.Q1,SLICE_7:ROUTE, 0.155,R3C4B.Q1,R3C4D.M1,reg_4">Data path</A> SLICE_7 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C4B.CLK to       R3C4B.Q1 <A href="#@comp:SLICE_7">SLICE_7</A> (from <A href="#@net:clk">clk</A>)
ROUTE         3     0.155<A href="#@net:reg_4:R3C4B.Q1:R3C4D.M1:0.155">       R3C4B.Q1 to R3C4D.M1      </A> <A href="#@net:reg_4">reg_4</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C4B.CLK,clk">Source Clock Path</A> osc to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C4B.CLK:1.029">        OSC.OSC to R3C4B.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C4D.CLK,clk">Destination Clock Path</A> osc to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C4D.CLK:1.029">        OSC.OSC to R3C4D.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.311ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_7">reg_i3</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_25">testing_var_i0_i4</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.292ns  (45.5% logic, 54.5% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_7 to SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.311ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R3C4B.CLK,R3C4B.Q0,SLICE_7:ROUTE, 0.159,R3C4B.Q0,R3C4D.M0,reg_3">Data path</A> SLICE_7 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C4B.CLK to       R3C4B.Q0 <A href="#@comp:SLICE_7">SLICE_7</A> (from <A href="#@net:clk">clk</A>)
ROUTE         3     0.159<A href="#@net:reg_3:R3C4B.Q0:R3C4D.M0:0.159">       R3C4B.Q0 to R3C4D.M0      </A> <A href="#@net:reg_3">reg_3</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.292   (45.5% logic, 54.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C4B.CLK,clk">Source Clock Path</A> osc to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C4B.CLK:1.029">        OSC.OSC to R3C4B.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C4D.CLK,clk">Destination Clock Path</A> osc to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C4D.CLK:1.029">        OSC.OSC to R3C4D.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_10">scl_out_143</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_10">scl_out_143</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R5C4D.CLK,R5C4D.Q0,SLICE_10:ROUTE, 0.130,R5C4D.Q0,R5C4D.A0,scl_out_N_61:CTOF_DEL, 0.101,R5C4D.A0,R5C4D.F0,SLICE_10:ROUTE, 0.002,R5C4D.F0,R5C4D.DI0,scl_out">Data path</A> SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C4D.CLK to       R5C4D.Q0 <A href="#@comp:SLICE_10">SLICE_10</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.130<A href="#@net:scl_out_N_61:R5C4D.Q0:R5C4D.A0:0.130">       R5C4D.Q0 to R5C4D.A0      </A> <A href="#@net:scl_out_N_61">scl_out_N_61</A>
CTOF_DEL    ---     0.101       R5C4D.A0 to       R5C4D.F0 <A href="#@comp:SLICE_10">SLICE_10</A>
ROUTE         2     0.002<A href="#@net:scl_out:R5C4D.F0:R5C4D.DI0:0.002">       R5C4D.F0 to R5C4D.DI0     </A> <A href="#@net:scl_out">scl_out</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R5C4D.CLK,clk">Source Clock Path</A> osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R5C4D.CLK:1.029">        OSC.OSC to R5C4D.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R5C4D.CLK,clk">Destination Clock Path</A> osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R5C4D.CLK:1.029">        OSC.OSC to R5C4D.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.380ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">bit_num_289__i0</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">bit_num_289__i0</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R3C6A.CLK,R3C6A.Q0,SLICE_1:ROUTE, 0.133,R3C6A.Q0,R3C6A.A0,bit_num_0:CTOF_DEL, 0.101,R3C6A.A0,R3C6A.F0,SLICE_1:ROUTE, 0.000,R3C6A.F0,R3C6A.DI0,n11">Data path</A> SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C6A.CLK to       R3C6A.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:clk">clk</A>)
ROUTE        11     0.133<A href="#@net:bit_num_0:R3C6A.Q0:R3C6A.A0:0.133">       R3C6A.Q0 to R3C6A.A0      </A> <A href="#@net:bit_num_0">bit_num_0</A>
CTOF_DEL    ---     0.101       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n11:R3C6A.F0:R3C6A.DI0:0.000">       R3C6A.F0 to R3C6A.DI0     </A> <A href="#@net:n11">n11</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C6A.CLK,clk">Source Clock Path</A> osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C6A.CLK:1.029">        OSC.OSC to R3C6A.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C6A.CLK,clk">Destination Clock Path</A> osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C6A.CLK:1.029">        OSC.OSC to R3C6A.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.380ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2">bit_num_289__i2</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">bit_num_289__i2</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R3C6B.CLK,R3C6B.Q0,SLICE_2:ROUTE, 0.133,R3C6B.Q0,R3C6B.A0,bit_num_2:CTOF_DEL, 0.101,R3C6B.A0,R3C6B.F0,SLICE_2:ROUTE, 0.000,R3C6B.F0,R3C6B.DI0,n18">Data path</A> SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C6B.CLK to       R3C6B.Q0 <A href="#@comp:SLICE_2">SLICE_2</A> (from <A href="#@net:clk">clk</A>)
ROUTE         8     0.133<A href="#@net:bit_num_2:R3C6B.Q0:R3C6B.A0:0.133">       R3C6B.Q0 to R3C6B.A0      </A> <A href="#@net:bit_num_2">bit_num_2</A>
CTOF_DEL    ---     0.101       R3C6B.A0 to       R3C6B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n18:R3C6B.F0:R3C6B.DI0:0.000">       R3C6B.F0 to R3C6B.DI0     </A> <A href="#@net:n18">n18</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C6B.CLK,clk">Source Clock Path</A> osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C6B.CLK:1.029">        OSC.OSC to R3C6B.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C6B.CLK,clk">Destination Clock Path</A> osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C6B.CLK:1.029">        OSC.OSC to R3C6B.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.382ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">bit_num_289__i1</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">bit_num_289__i1</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R3C6A.CLK,R3C6A.Q1,SLICE_1:ROUTE, 0.135,R3C6A.Q1,R3C6A.A1,bit_num_1:CTOF_DEL, 0.101,R3C6A.A1,R3C6A.F1,SLICE_1:ROUTE, 0.000,R3C6A.F1,R3C6A.DI1,n19">Data path</A> SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C6A.CLK to       R3C6A.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:clk">clk</A>)
ROUTE         9     0.135<A href="#@net:bit_num_1:R3C6A.Q1:R3C6A.A1:0.135">       R3C6A.Q1 to R3C6A.A1      </A> <A href="#@net:bit_num_1">bit_num_1</A>
CTOF_DEL    ---     0.101       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n19:R3C6A.F1:R3C6A.DI1:0.000">       R3C6A.F1 to R3C6A.DI1     </A> <A href="#@net:n19">n19</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C6A.CLK,clk">Source Clock Path</A> osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C6A.CLK:1.029">        OSC.OSC to R3C6A.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C6A.CLK,clk">Destination Clock Path</A> osc to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C6A.CLK:1.029">        OSC.OSC to R3C6A.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.382ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_11">i110_153</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_10">scl_out_143</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_11 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R5C4B.CLK,R5C4B.Q0,SLICE_11:ROUTE, 0.133,R5C4B.Q0,R5C4D.D0,scl_out_N_62:CTOF_DEL, 0.101,R5C4D.D0,R5C4D.F0,SLICE_10:ROUTE, 0.002,R5C4D.F0,R5C4D.DI0,scl_out">Data path</A> SLICE_11 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C4B.CLK to       R5C4B.Q0 <A href="#@comp:SLICE_11">SLICE_11</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.133<A href="#@net:scl_out_N_62:R5C4B.Q0:R5C4D.D0:0.133">       R5C4B.Q0 to R5C4D.D0      </A> <A href="#@net:scl_out_N_62">scl_out_N_62</A>
CTOF_DEL    ---     0.101       R5C4D.D0 to       R5C4D.F0 <A href="#@comp:SLICE_10">SLICE_10</A>
ROUTE         2     0.002<A href="#@net:scl_out:R5C4D.F0:R5C4D.DI0:0.002">       R5C4D.F0 to R5C4D.DI0     </A> <A href="#@net:scl_out">scl_out</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R5C4B.CLK,clk">Source Clock Path</A> osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R5C4B.CLK:1.029">        OSC.OSC to R5C4B.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R5C4D.CLK,clk">Destination Clock Path</A> osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R5C4D.CLK:1.029">        OSC.OSC to R5C4D.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.383ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_15">state_i1</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_15">state_i1</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R4C4C.CLK,R4C4C.Q0,SLICE_15:ROUTE, 0.136,R4C4C.Q0,R4C4C.A0,state_1:CTOF_DEL, 0.101,R4C4C.A0,R4C4C.F0,SLICE_15:ROUTE, 0.000,R4C4C.F0,R4C4C.DI0,state_1_N_1_1">Data path</A> SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C4C.CLK to       R4C4C.Q0 <A href="#@comp:SLICE_15">SLICE_15</A> (from <A href="#@net:clk">clk</A>)
ROUTE        21     0.136<A href="#@net:state_1:R4C4C.Q0:R4C4C.A0:0.136">       R4C4C.Q0 to R4C4C.A0      </A> <A href="#@net:state_1">state_1</A>
CTOF_DEL    ---     0.101       R4C4C.A0 to       R4C4C.F0 <A href="#@comp:SLICE_15">SLICE_15</A>
ROUTE         1     0.000<A href="#@net:state_1_N_1_1:R4C4C.F0:R4C4C.DI0:0.000">       R4C4C.F0 to R4C4C.DI0     </A> <A href="#@net:state_1_N_1_1">state_1_N_1_1</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R4C4C.CLK,clk">Source Clock Path</A> osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R4C4C.CLK:1.029">        OSC.OSC to R4C4C.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R4C4C.CLK,clk">Destination Clock Path</A> osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R4C4C.CLK:1.029">        OSC.OSC to R4C4C.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.383ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_24">testing_var_i0_i3</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_7">reg_i4</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_24 to SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:REG_DEL, 0.133,R3C4C.CLK,R3C4C.Q1,SLICE_24:ROUTE, 0.136,R3C4C.Q1,R3C4B.C1,testing_var_3:CTOF_DEL, 0.101,R3C4B.C1,R3C4B.F1,SLICE_7:ROUTE, 0.000,R3C4B.F1,R3C4B.DI1,reg_7_N_3_4">Data path</A> SLICE_24 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C4C.CLK to       R3C4C.Q1 <A href="#@comp:SLICE_24">SLICE_24</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.136<A href="#@net:testing_var_3:R3C4C.Q1:R3C4B.C1:0.136">       R3C4C.Q1 to R3C4B.C1      </A> <A href="#@net:testing_var_3">testing_var_3</A>
CTOF_DEL    ---     0.101       R3C4B.C1 to       R3C4B.F1 <A href="#@comp:SLICE_7">SLICE_7</A>
ROUTE         1     0.000<A href="#@net:reg_7_N_3_4:R3C4B.F1:R3C4B.DI1:0.000">       R3C4B.F1 to R3C4B.DI1     </A> <A href="#@net:reg_7_N_3_4">reg_7_N_3_4</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C4C.CLK,clk">Source Clock Path</A> osc to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C4C.CLK:1.029">        OSC.OSC to R3C4C.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 2.080000 MHz ;:ROUTE, 1.029,OSC.OSC,R3C4B.CLK,clk">Destination Clock Path</A> osc to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.029<A href="#@net:clk:OSC.OSC:R3C4B.CLK:1.029">        OSC.OSC to R3C4B.CLK     </A> <A href="#@net:clk">clk</A>
                  --------
                    1.029   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 2.080000 MHz ;      |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:clk">clk</A>   Source: osc.OSC   Loads: 20
   Covered under: FREQUENCY NET "clk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 264 paths, 1 nets, and 246 connections (91.45% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
