#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 20:12:19 2025
# Process ID: 24338
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.184 ; gain = 113.023 ; free physical = 451498 ; free virtual = 850183
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24349
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.570 ; gain = 391.531 ; free physical = 450831 ; free virtual = 849516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2995.445 ; gain = 563.406 ; free physical = 450695 ; free virtual = 849383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3004.352 ; gain = 572.312 ; free physical = 450672 ; free virtual = 849359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3015.324 ; gain = 583.285 ; free physical = 450672 ; free virtual = 849359
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.645 ; gain = 716.605 ; free physical = 450529 ; free virtual = 849219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 50    
	   2 Input   10 Bit       Adders := 25    
	   3 Input    5 Bit       Adders := 80    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 100   
+---XORs : 
	   2 Input      1 Bit         XORs := 320   
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 396   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 607   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 357   
	   3 Input   10 Bit        Muxes := 250   
	   6 Input   10 Bit        Muxes := 31    
	   4 Input   10 Bit        Muxes := 20    
	   7 Input   10 Bit        Muxes := 39    
	   8 Input   10 Bit        Muxes := 10    
	   9 Input   10 Bit        Muxes := 10    
	   2 Input    9 Bit        Muxes := 330   
	   3 Input    9 Bit        Muxes := 20    
	   4 Input    9 Bit        Muxes := 20    
	   2 Input    8 Bit        Muxes := 40    
	   2 Input    7 Bit        Muxes := 24    
	   3 Input    6 Bit        Muxes := 20    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 220   
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 53    
	   2 Input    1 Bit        Muxes := 298   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U15/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U15/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U30/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U30/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U45/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U45/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U60/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U60/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U75/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U75/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U75/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_17813_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5533]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_17733_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5522]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_17893_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5544]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_17563_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5549]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_17648_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5511]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_17913_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5503]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_17908_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5502]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_17918_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5504]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_17898_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5550]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_17903_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5501]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_18173_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5508]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_18093_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5507]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_18253_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5509]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_17923_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5505]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_18008_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5506]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_18273_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5514]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_18268_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5513]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_18278_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5515]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_18258_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5510]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_18263_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5512]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_18523_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5519]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_18443_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5518]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_18603_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5520]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_18283_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5516]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_18363_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5517]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_18623_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5525]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_18618_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5524]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_18628_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5526]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_18608_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5521]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_18613_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5523]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_18883_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5530]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_18798_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5529]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_18963_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5531]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_18633_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5527]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_18718_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5528]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_18983_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5536]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_18978_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5535]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_18988_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5537]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_18968_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5532]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_18973_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5534]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_19238_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5541]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_19158_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5540]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_19323_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5542]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_18993_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5538]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_19078_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5539]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_19343_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5547]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_19338_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5546]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_19348_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5548]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_19328_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5543]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_19333_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f2/conv-p5-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s.v:5545]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_3_reg_19415_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3feb6).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_reg_19383_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x16f).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff8d).
DSP Report: register mac_muladd_10s_8s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_11_reg_19497_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3feb6).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_8_reg_19465_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x16f).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff8d).
DSP Report: register mac_muladd_10s_8s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_19_reg_19591_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3feb6).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_16_reg_19547_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x16f).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff8d).
DSP Report: register mac_muladd_10s_8s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_27_reg_19673_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3feb6).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_24_reg_19641_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x16f).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff8d).
DSP Report: register mac_muladd_10s_8s_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_35_reg_19767_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3feb6).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_32_reg_19723_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x16f).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff8d).
DSP Report: register mac_muladd_10s_8s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 4249.301 ; gain = 1817.262 ; free physical = 449491 ; free virtual = 848195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3feb6) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x16f)   | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff8d) | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3feb6) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x16f)   | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff8d) | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3feb6) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x16f)   | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff8d) | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3feb6) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x16f)   | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff8d) | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3feb6) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x16f)   | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*(B:0x3ff8d) | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 4249.301 ; gain = 1817.262 ; free physical = 449471 ; free virtual = 848175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 449409 ; free virtual = 848114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 449382 ; free virtual = 848087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 449373 ; free virtual = 848077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 450721 ; free virtual = 849440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 450712 ; free virtual = 849432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 450712 ; free virtual = 849432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 450711 ; free virtual = 849431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  1099|
|3     |DSP48E2 |   105|
|4     |LUT1    |   302|
|5     |LUT2    |  3361|
|6     |LUT3    |  2078|
|7     |LUT4    |  5489|
|8     |LUT5    |  1593|
|9     |LUT6    |  9092|
|10    |MUXF7   |    15|
|11    |FDRE    |  3454|
|12    |FDSE    |   193|
|13    |IBUF    |  1004|
|14    |OBUF    |   113|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                    |Cells |
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                          | 27899|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                              |   100|
|3     |  sparse_arr_feat_conv1_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    52|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_408                                      |    41|
|5     |  sparse_arr_feat_conv1_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    52|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_407                                      |    42|
|7     |  sparse_arr_feat_conv1_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |   463|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_406                                      |   452|
|9     |  sparse_arr_feat_conv1_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    53|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_405                                      |    41|
|11    |  sparse_arr_feat_conv1_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    53|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_404                                      |    42|
|13    |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |    51|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_403                                      |    41|
|15    |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |    51|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_402                                      |    41|
|17    |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |   462|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_401                                      |   452|
|19    |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |    51|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_400                                      |    41|
|21    |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                 |    52|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_399                                      |    42|
|23    |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |   463|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_398                                      |   452|
|25    |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |    51|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_397                                      |    41|
|27    |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |    53|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_396                                      |    42|
|29    |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |   462|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_395                                      |   452|
|31    |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                |   464|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_394                                      |   452|
|33    |  sparse_arr_feat_conv2_out_1_U                                     |hls_dummy_fifo_w10_d2_S_14                                                |    59|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_393                                      |    40|
|35    |  sparse_arr_feat_conv2_out_2_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |    51|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_392                                      |    40|
|37    |  sparse_arr_feat_conv2_out_3_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |    50|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_391                                      |    40|
|39    |  sparse_arr_feat_conv2_out_4_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |    50|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_390                                      |    40|
|41    |  sparse_arr_feat_conv2_out_5_U                                     |hls_dummy_fifo_w10_d2_S_18                                                |    54|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_389                                      |    40|
|43    |  sparse_arr_feat_conv2_out_6_U                                     |hls_dummy_fifo_w10_d2_S_19                                                |    49|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_388                                      |    40|
|45    |  sparse_arr_feat_conv2_out_7_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |    50|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_387                                      |    40|
|47    |  sparse_arr_feat_conv2_out_8_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |    50|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_386                                      |    40|
|49    |  sparse_arr_feat_conv2_out_9_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |    50|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_385                                      |    40|
|51    |  sparse_arr_feat_conv2_out_U                                       |hls_dummy_fifo_w10_d2_S_23                                                |    51|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_384                                      |    40|
|53    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_24                                                |   910|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_383                                      |   901|
|55    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_25                                                |   926|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_382                                      |   915|
|57    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_26                                                |   945|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_381                                      |   933|
|59    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_27                                                |   955|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_380                                      |   944|
|61    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_28                                                |   901|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |   890|
|63    |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w4_d2_S                                                    |    59|
|64    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_379                                       |    48|
|65    |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w4_d2_S_29                                                 |    46|
|66    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_378                                       |    37|
|67    |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w4_d2_S_30                                                 |    52|
|68    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_377                                       |    42|
|69    |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w4_d2_S_31                                                 |    50|
|70    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_376                                       |    40|
|71    |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w4_d2_S_32                                                 |    50|
|72    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_375                                       |    40|
|73    |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w4_d2_S_33                                                 |    50|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_374                                       |    40|
|75    |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w4_d2_S_34                                                 |    49|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_373                                       |    39|
|77    |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w4_d2_S_35                                                 |    53|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_372                                       |    43|
|79    |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w4_d2_S_36                                                 |    57|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_371                                       |    47|
|81    |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w4_d2_S_37                                                 |    53|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_370                                       |    43|
|83    |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w4_d2_S_38                                                 |    55|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_369                                       |    44|
|85    |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w4_d2_S_39                                                 |    55|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_368                                       |    46|
|87    |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w4_d2_S_40                                                 |    63|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_367                                       |    53|
|89    |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w4_d2_S_41                                                 |    55|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_366                                       |    46|
|91    |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w4_d2_S_42                                                 |    54|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_365                                       |    44|
|93    |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w4_d2_S_43                                                 |    58|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_364                                       |    49|
|95    |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w4_d2_S_44                                                 |    55|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_363                                       |    45|
|97    |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w4_d2_S_45                                                 |    58|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_362                                       |    49|
|99    |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w4_d2_S_46                                                 |    58|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_361                                       |    45|
|101   |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w4_d2_S_47                                                 |    46|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg                                           |    37|
|103   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s |  6865|
|104   |    mul_10s_10ns_18_1_1_U15                                         |hls_dummy_mul_10s_10ns_18_1_1                                             |     2|
|105   |    mul_10s_10ns_18_1_1_U30                                         |hls_dummy_mul_10s_10ns_18_1_1_287                                         |     2|
|106   |    mul_10s_10ns_18_1_1_U45                                         |hls_dummy_mul_10s_10ns_18_1_1_288                                         |     2|
|107   |    mul_10s_10ns_18_1_1_U60                                         |hls_dummy_mul_10s_10ns_18_1_1_289                                         |     2|
|108   |    mul_10s_10ns_18_1_1_U75                                         |hls_dummy_mul_10s_10ns_18_1_1_290                                         |     2|
|109   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_291                                          |   150|
|110   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_292                                          |   128|
|111   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_293                                          |   128|
|112   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_294                                          |   168|
|113   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_295                                          |    71|
|114   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_296                                          |    70|
|115   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_297                                          |    70|
|116   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_298                                          |    80|
|117   |    mul_10s_10s_18_1_1_U20                                          |hls_dummy_mul_10s_10s_18_1_1_299                                          |     4|
|118   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_300                                          |   124|
|119   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_301                                          |    65|
|120   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_302                                          |    65|
|121   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_303                                          |   133|
|122   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_304                                          |   106|
|123   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_305                                          |    65|
|124   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_306                                          |    65|
|125   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_307                                          |   115|
|126   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_308                                          |    72|
|127   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_309                                          |    63|
|128   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_310                                          |    63|
|129   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_311                                          |    81|
|130   |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_312                                          |     4|
|131   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_313                                          |   124|
|132   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_314                                          |    64|
|133   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_315                                          |    64|
|134   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_316                                          |   133|
|135   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_317                                          |   106|
|136   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_318                                          |    65|
|137   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_319                                          |    65|
|138   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_320                                          |   115|
|139   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_321                                          |    72|
|140   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_322                                          |    63|
|141   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_323                                          |    63|
|142   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_324                                          |    81|
|143   |    mul_10s_10s_18_1_1_U50                                          |hls_dummy_mul_10s_10s_18_1_1_325                                          |     4|
|144   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_326                                          |   124|
|145   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_327                                          |    64|
|146   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_328                                          |    64|
|147   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_329                                          |   133|
|148   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_330                                          |   106|
|149   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_331                                          |    65|
|150   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_332                                          |    65|
|151   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_333                                          |   115|
|152   |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_334                                          |    72|
|153   |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_335                                          |    63|
|154   |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_336                                          |    63|
|155   |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_337                                          |    81|
|156   |    mul_10s_10s_18_1_1_U65                                          |hls_dummy_mul_10s_10s_18_1_1_338                                          |     4|
|157   |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_339                                          |   124|
|158   |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_340                                          |    64|
|159   |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_341                                          |    64|
|160   |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_342                                          |   133|
|161   |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_343                                          |   107|
|162   |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_344                                          |    92|
|163   |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_345                                          |    92|
|164   |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_346                                          |   116|
|165   |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_347                                          |    72|
|166   |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_348                                          |    70|
|167   |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_349                                          |    70|
|168   |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_350                                          |    81|
|169   |    mul_10s_10s_18_1_1_U80                                          |hls_dummy_mul_10s_10s_18_1_1_351                                          |     4|
|170   |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_352                                          |   124|
|171   |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_353                                          |    67|
|172   |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_354                                          |    67|
|173   |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_355                                          |   133|
|174   |    mul_10s_8ns_18_1_1_U10                                          |hls_dummy_mul_10s_8ns_18_1_1_356                                          |    15|
|175   |    mul_10s_8ns_18_1_1_U25                                          |hls_dummy_mul_10s_8ns_18_1_1_357                                          |    15|
|176   |    mul_10s_8ns_18_1_1_U40                                          |hls_dummy_mul_10s_8ns_18_1_1_358                                          |    15|
|177   |    mul_10s_8ns_18_1_1_U55                                          |hls_dummy_mul_10s_8ns_18_1_1_359                                          |    15|
|178   |    mul_10s_8ns_18_1_1_U70                                          |hls_dummy_mul_10s_8ns_18_1_1_360                                          |    15|
|179   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_2_s |  6430|
|180   |    mac_muladd_10s_10s_18ns_18_1_1_U164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                  |    22|
|181   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_286                      |    22|
|182   |    mac_muladd_10s_10s_18ns_18_1_1_U165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_48                               |    21|
|183   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_285                      |    21|
|184   |    mac_muladd_10s_10s_18ns_18_1_1_U166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_49                               |    21|
|185   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_284                      |    21|
|186   |    mac_muladd_10s_10s_18ns_18_1_1_U167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_50                               |    22|
|187   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_283                      |    22|
|188   |    mac_muladd_10s_10s_18ns_18_1_1_U169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_51                               |    31|
|189   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_282                      |    31|
|190   |    mac_muladd_10s_10s_18ns_18_1_1_U170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_52                               |    31|
|191   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_281                      |    31|
|192   |    mac_muladd_10s_10s_18ns_18_1_1_U171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_53                               |    31|
|193   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_280                      |    31|
|194   |    mac_muladd_10s_10s_18ns_18_1_1_U172                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_54                               |    31|
|195   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_279                      |    31|
|196   |    mac_muladd_10s_10s_18ns_18_1_1_U174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_55                               |    22|
|197   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_278                      |    22|
|198   |    mac_muladd_10s_10s_18ns_18_1_1_U175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_56                               |    21|
|199   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_277                      |    21|
|200   |    mac_muladd_10s_10s_18ns_18_1_1_U176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_57                               |    21|
|201   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_276                      |    21|
|202   |    mac_muladd_10s_10s_18ns_18_1_1_U177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_58                               |    22|
|203   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_275                      |    22|
|204   |    mac_muladd_10s_10s_18ns_18_1_1_U179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_59                               |    31|
|205   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_274                      |    31|
|206   |    mac_muladd_10s_10s_18ns_18_1_1_U180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_60                               |    31|
|207   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_273                      |    31|
|208   |    mac_muladd_10s_10s_18ns_18_1_1_U181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_61                               |    31|
|209   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_272                      |    31|
|210   |    mac_muladd_10s_10s_18ns_18_1_1_U182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_62                               |    31|
|211   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_271                      |    31|
|212   |    mac_muladd_10s_10s_18ns_18_1_1_U184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_63                               |    22|
|213   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_270                      |    22|
|214   |    mac_muladd_10s_10s_18ns_18_1_1_U185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_64                               |    21|
|215   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_269                      |    21|
|216   |    mac_muladd_10s_10s_18ns_18_1_1_U186                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_65                               |    21|
|217   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_268                      |    21|
|218   |    mac_muladd_10s_10s_18ns_18_1_1_U187                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_66                               |    22|
|219   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_267                      |    22|
|220   |    mac_muladd_10s_10s_18ns_18_1_1_U189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_67                               |    31|
|221   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_266                      |    31|
|222   |    mac_muladd_10s_10s_18ns_18_1_1_U190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_68                               |    31|
|223   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_265                      |    31|
|224   |    mac_muladd_10s_10s_18ns_18_1_1_U191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_69                               |    31|
|225   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_264                      |    31|
|226   |    mac_muladd_10s_10s_18ns_18_1_1_U192                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_70                               |    31|
|227   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_263                      |    31|
|228   |    mac_muladd_10s_10s_18ns_18_1_1_U194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_71                               |    22|
|229   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_262                      |    22|
|230   |    mac_muladd_10s_10s_18ns_18_1_1_U195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_72                               |    21|
|231   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_261                      |    21|
|232   |    mac_muladd_10s_10s_18ns_18_1_1_U196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_73                               |    21|
|233   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_260                      |    21|
|234   |    mac_muladd_10s_10s_18ns_18_1_1_U197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_74                               |    22|
|235   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_259                      |    22|
|236   |    mac_muladd_10s_10s_18ns_18_1_1_U199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_75                               |    31|
|237   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_258                      |    31|
|238   |    mac_muladd_10s_10s_18ns_18_1_1_U200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_76                               |    31|
|239   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_257                      |    31|
|240   |    mac_muladd_10s_10s_18ns_18_1_1_U201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_77                               |    31|
|241   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_256                      |    31|
|242   |    mac_muladd_10s_10s_18ns_18_1_1_U202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_78                               |    31|
|243   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_255                      |    31|
|244   |    mac_muladd_10s_10s_18ns_18_1_1_U204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_79                               |    22|
|245   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_254                      |    22|
|246   |    mac_muladd_10s_10s_18ns_18_1_1_U205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_80                               |    21|
|247   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_253                      |    21|
|248   |    mac_muladd_10s_10s_18ns_18_1_1_U206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_81                               |    21|
|249   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_252                      |    21|
|250   |    mac_muladd_10s_10s_18ns_18_1_1_U207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_82                               |    22|
|251   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_251                      |    22|
|252   |    mac_muladd_10s_10s_18ns_18_1_1_U209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_83                               |    31|
|253   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_250                      |    31|
|254   |    mac_muladd_10s_10s_18ns_18_1_1_U210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_84                               |    31|
|255   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_249                      |    31|
|256   |    mac_muladd_10s_10s_18ns_18_1_1_U211                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_85                               |    31|
|257   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_248                      |    31|
|258   |    mac_muladd_10s_10s_18ns_18_1_1_U212                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_86                               |    31|
|259   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_247                      |    31|
|260   |    mac_muladd_10s_10s_18ns_18_1_1_U213                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_87                               |     1|
|261   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_246                      |     1|
|262   |    mac_muladd_10s_10s_18ns_18_1_1_U214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_88                               |    14|
|263   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_245                      |    14|
|264   |    mac_muladd_10s_10s_18ns_18_1_1_U215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_89                               |    22|
|265   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_244                      |    22|
|266   |    mac_muladd_10s_10s_18ns_18_1_1_U216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_90                               |    32|
|267   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_243                      |    32|
|268   |    mac_muladd_10s_10s_18ns_18_1_1_U217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_91                               |    35|
|269   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_242                      |    35|
|270   |    mac_muladd_10s_10s_18ns_18_1_1_U219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_92                               |     2|
|271   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_241                      |     2|
|272   |    mac_muladd_10s_10s_18ns_18_1_1_U220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_93                               |    12|
|273   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_240                      |    12|
|274   |    mac_muladd_10s_10s_18ns_18_1_1_U221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_94                               |    44|
|275   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_239                      |    44|
|276   |    mac_muladd_10s_10s_18ns_18_1_1_U222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_95                               |    20|
|277   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_238                      |    20|
|278   |    mac_muladd_10s_10s_18ns_18_1_1_U223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_96                               |     1|
|279   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_237                      |     1|
|280   |    mac_muladd_10s_10s_18ns_18_1_1_U224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_97                               |    15|
|281   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_236                      |    15|
|282   |    mac_muladd_10s_10s_18ns_18_1_1_U225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_98                               |    22|
|283   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_235                      |    22|
|284   |    mac_muladd_10s_10s_18ns_18_1_1_U226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_99                               |    32|
|285   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_234                      |    32|
|286   |    mac_muladd_10s_10s_18ns_18_1_1_U227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_100                              |    35|
|287   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_233                      |    35|
|288   |    mac_muladd_10s_10s_18ns_18_1_1_U229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_101                              |     2|
|289   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_232                      |     2|
|290   |    mac_muladd_10s_10s_18ns_18_1_1_U230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_102                              |    12|
|291   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_231                      |    12|
|292   |    mac_muladd_10s_10s_18ns_18_1_1_U231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_103                              |    44|
|293   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_230                      |    44|
|294   |    mac_muladd_10s_10s_18ns_18_1_1_U232                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_104                              |    20|
|295   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_229                      |    20|
|296   |    mac_muladd_10s_10s_18ns_18_1_1_U233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_105                              |     1|
|297   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_228                      |     1|
|298   |    mac_muladd_10s_10s_18ns_18_1_1_U234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_106                              |    17|
|299   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_227                      |    17|
|300   |    mac_muladd_10s_10s_18ns_18_1_1_U235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_107                              |    22|
|301   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_226                      |    22|
|302   |    mac_muladd_10s_10s_18ns_18_1_1_U236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_108                              |    32|
|303   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_225                      |    32|
|304   |    mac_muladd_10s_10s_18ns_18_1_1_U237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_109                              |    35|
|305   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_224                      |    35|
|306   |    mac_muladd_10s_10s_18ns_18_1_1_U239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_110                              |     2|
|307   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_223                      |     2|
|308   |    mac_muladd_10s_10s_18ns_18_1_1_U240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_111                              |    12|
|309   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_222                      |    12|
|310   |    mac_muladd_10s_10s_18ns_18_1_1_U241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_112                              |    44|
|311   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_221                      |    44|
|312   |    mac_muladd_10s_10s_18ns_18_1_1_U242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_113                              |    20|
|313   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_220                      |    20|
|314   |    mac_muladd_10s_10s_18ns_18_1_1_U243                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_114                              |     1|
|315   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_219                      |     1|
|316   |    mac_muladd_10s_10s_18ns_18_1_1_U244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_115                              |    15|
|317   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_218                      |    15|
|318   |    mac_muladd_10s_10s_18ns_18_1_1_U245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_116                              |    22|
|319   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_217                      |    22|
|320   |    mac_muladd_10s_10s_18ns_18_1_1_U246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_117                              |    32|
|321   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_216                      |    32|
|322   |    mac_muladd_10s_10s_18ns_18_1_1_U247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_118                              |    35|
|323   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_215                      |    35|
|324   |    mac_muladd_10s_10s_18ns_18_1_1_U249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_119                              |     2|
|325   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_214                      |     2|
|326   |    mac_muladd_10s_10s_18ns_18_1_1_U250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_120                              |    12|
|327   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_213                      |    12|
|328   |    mac_muladd_10s_10s_18ns_18_1_1_U251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_121                              |    44|
|329   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_212                      |    44|
|330   |    mac_muladd_10s_10s_18ns_18_1_1_U252                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_122                              |    20|
|331   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_211                      |    20|
|332   |    mac_muladd_10s_10s_18ns_18_1_1_U253                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_123                              |     1|
|333   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_210                      |     1|
|334   |    mac_muladd_10s_10s_18ns_18_1_1_U254                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_124                              |    15|
|335   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_209                      |    15|
|336   |    mac_muladd_10s_10s_18ns_18_1_1_U255                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_125                              |    13|
|337   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_208                      |    13|
|338   |    mac_muladd_10s_10s_18ns_18_1_1_U256                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_126                              |    40|
|339   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_207                      |    40|
|340   |    mac_muladd_10s_10s_18ns_18_1_1_U257                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_127                              |    33|
|341   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_206                      |    33|
|342   |    mac_muladd_10s_10s_18ns_18_1_1_U259                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_128                              |     2|
|343   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_205                      |     2|
|344   |    mac_muladd_10s_10s_18ns_18_1_1_U260                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_129                              |    12|
|345   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_204                      |    12|
|346   |    mac_muladd_10s_10s_18ns_18_1_1_U261                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_130                              |    44|
|347   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_203                      |    44|
|348   |    mac_muladd_10s_10s_18ns_18_1_1_U262                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_131                              |    20|
|349   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                          |    20|
|350   |    mac_muladd_10s_8s_18ns_18_1_1_U218                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1                                   |     1|
|351   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_202                       |     1|
|352   |    mac_muladd_10s_8s_18ns_18_1_1_U228                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_132                               |     1|
|353   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_201                       |     1|
|354   |    mac_muladd_10s_8s_18ns_18_1_1_U238                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_133                               |     1|
|355   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_200                       |     1|
|356   |    mac_muladd_10s_8s_18ns_18_1_1_U248                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_134                               |     1|
|357   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_199                       |     1|
|358   |    mac_muladd_10s_8s_18ns_18_1_1_U258                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_135                               |     1|
|359   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_3                           |     1|
|360   |    mac_muladd_10s_9ns_18ns_18_1_1_U168                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                  |     1|
|361   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_198                      |     1|
|362   |    mac_muladd_10s_9ns_18ns_18_1_1_U178                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_136                              |     1|
|363   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_197                      |     1|
|364   |    mac_muladd_10s_9ns_18ns_18_1_1_U188                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_137                              |     1|
|365   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_196                      |     1|
|366   |    mac_muladd_10s_9ns_18ns_18_1_1_U198                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_138                              |     1|
|367   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_195                      |     1|
|368   |    mac_muladd_10s_9ns_18ns_18_1_1_U208                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_139                              |     1|
|369   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_2                          |     1|
|370   |    mac_muladd_10s_9s_18ns_18_1_1_U163                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1                                   |     1|
|371   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_194                       |     1|
|372   |    mac_muladd_10s_9s_18ns_18_1_1_U173                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_140                               |     1|
|373   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_193                       |     1|
|374   |    mac_muladd_10s_9s_18ns_18_1_1_U183                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_141                               |     1|
|375   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_192                       |     1|
|376   |    mac_muladd_10s_9s_18ns_18_1_1_U193                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_142                               |     1|
|377   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_191                       |     1|
|378   |    mac_muladd_10s_9s_18ns_18_1_1_U203                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_143                               |     1|
|379   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0                           |     1|
|380   |    mul_10s_10s_18_1_1_U114                                         |hls_dummy_mul_10s_10s_18_1_1                                              |    69|
|381   |    mul_10s_10s_18_1_1_U115                                         |hls_dummy_mul_10s_10s_18_1_1_144                                          |    69|
|382   |    mul_10s_10s_18_1_1_U116                                         |hls_dummy_mul_10s_10s_18_1_1_145                                          |    69|
|383   |    mul_10s_10s_18_1_1_U117                                         |hls_dummy_mul_10s_10s_18_1_1_146                                          |    69|
|384   |    mul_10s_10s_18_1_1_U118                                         |hls_dummy_mul_10s_10s_18_1_1_147                                          |    11|
|385   |    mul_10s_10s_18_1_1_U124                                         |hls_dummy_mul_10s_10s_18_1_1_148                                          |    69|
|386   |    mul_10s_10s_18_1_1_U125                                         |hls_dummy_mul_10s_10s_18_1_1_149                                          |    69|
|387   |    mul_10s_10s_18_1_1_U126                                         |hls_dummy_mul_10s_10s_18_1_1_150                                          |    69|
|388   |    mul_10s_10s_18_1_1_U127                                         |hls_dummy_mul_10s_10s_18_1_1_151                                          |    69|
|389   |    mul_10s_10s_18_1_1_U128                                         |hls_dummy_mul_10s_10s_18_1_1_152                                          |    11|
|390   |    mul_10s_10s_18_1_1_U134                                         |hls_dummy_mul_10s_10s_18_1_1_153                                          |    69|
|391   |    mul_10s_10s_18_1_1_U135                                         |hls_dummy_mul_10s_10s_18_1_1_154                                          |    69|
|392   |    mul_10s_10s_18_1_1_U136                                         |hls_dummy_mul_10s_10s_18_1_1_155                                          |    69|
|393   |    mul_10s_10s_18_1_1_U137                                         |hls_dummy_mul_10s_10s_18_1_1_156                                          |    69|
|394   |    mul_10s_10s_18_1_1_U138                                         |hls_dummy_mul_10s_10s_18_1_1_157                                          |    11|
|395   |    mul_10s_10s_18_1_1_U144                                         |hls_dummy_mul_10s_10s_18_1_1_158                                          |    69|
|396   |    mul_10s_10s_18_1_1_U145                                         |hls_dummy_mul_10s_10s_18_1_1_159                                          |    69|
|397   |    mul_10s_10s_18_1_1_U146                                         |hls_dummy_mul_10s_10s_18_1_1_160                                          |    69|
|398   |    mul_10s_10s_18_1_1_U147                                         |hls_dummy_mul_10s_10s_18_1_1_161                                          |    69|
|399   |    mul_10s_10s_18_1_1_U148                                         |hls_dummy_mul_10s_10s_18_1_1_162                                          |    11|
|400   |    mul_10s_10s_18_1_1_U154                                         |hls_dummy_mul_10s_10s_18_1_1_163                                          |    69|
|401   |    mul_10s_10s_18_1_1_U155                                         |hls_dummy_mul_10s_10s_18_1_1_164                                          |    69|
|402   |    mul_10s_10s_18_1_1_U156                                         |hls_dummy_mul_10s_10s_18_1_1_165                                          |    69|
|403   |    mul_10s_10s_18_1_1_U157                                         |hls_dummy_mul_10s_10s_18_1_1_166                                          |    69|
|404   |    mul_10s_10s_18_1_1_U158                                         |hls_dummy_mul_10s_10s_18_1_1_167                                          |    11|
|405   |    mul_10s_8ns_18_1_1_U113                                         |hls_dummy_mul_10s_8ns_18_1_1                                              |     6|
|406   |    mul_10s_8ns_18_1_1_U123                                         |hls_dummy_mul_10s_8ns_18_1_1_168                                          |     6|
|407   |    mul_10s_8ns_18_1_1_U133                                         |hls_dummy_mul_10s_8ns_18_1_1_169                                          |     6|
|408   |    mul_10s_8ns_18_1_1_U143                                         |hls_dummy_mul_10s_8ns_18_1_1_170                                          |     6|
|409   |    mul_10s_8ns_18_1_1_U153                                         |hls_dummy_mul_10s_8ns_18_1_1_171                                          |     6|
|410   |    mul_10s_9s_18_1_1_U119                                          |hls_dummy_mul_10s_9s_18_1_1                                               |   102|
|411   |    mul_10s_9s_18_1_1_U120                                          |hls_dummy_mul_10s_9s_18_1_1_172                                           |   102|
|412   |    mul_10s_9s_18_1_1_U121                                          |hls_dummy_mul_10s_9s_18_1_1_173                                           |   102|
|413   |    mul_10s_9s_18_1_1_U122                                          |hls_dummy_mul_10s_9s_18_1_1_174                                           |   102|
|414   |    mul_10s_9s_18_1_1_U129                                          |hls_dummy_mul_10s_9s_18_1_1_175                                           |   102|
|415   |    mul_10s_9s_18_1_1_U130                                          |hls_dummy_mul_10s_9s_18_1_1_176                                           |   102|
|416   |    mul_10s_9s_18_1_1_U131                                          |hls_dummy_mul_10s_9s_18_1_1_177                                           |   102|
|417   |    mul_10s_9s_18_1_1_U132                                          |hls_dummy_mul_10s_9s_18_1_1_178                                           |   102|
|418   |    mul_10s_9s_18_1_1_U139                                          |hls_dummy_mul_10s_9s_18_1_1_179                                           |   102|
|419   |    mul_10s_9s_18_1_1_U140                                          |hls_dummy_mul_10s_9s_18_1_1_180                                           |   102|
|420   |    mul_10s_9s_18_1_1_U141                                          |hls_dummy_mul_10s_9s_18_1_1_181                                           |   102|
|421   |    mul_10s_9s_18_1_1_U142                                          |hls_dummy_mul_10s_9s_18_1_1_182                                           |   102|
|422   |    mul_10s_9s_18_1_1_U149                                          |hls_dummy_mul_10s_9s_18_1_1_183                                           |   102|
|423   |    mul_10s_9s_18_1_1_U150                                          |hls_dummy_mul_10s_9s_18_1_1_184                                           |   102|
|424   |    mul_10s_9s_18_1_1_U151                                          |hls_dummy_mul_10s_9s_18_1_1_185                                           |   102|
|425   |    mul_10s_9s_18_1_1_U152                                          |hls_dummy_mul_10s_9s_18_1_1_186                                           |   102|
|426   |    mul_10s_9s_18_1_1_U159                                          |hls_dummy_mul_10s_9s_18_1_1_187                                           |   102|
|427   |    mul_10s_9s_18_1_1_U160                                          |hls_dummy_mul_10s_9s_18_1_1_188                                           |   102|
|428   |    mul_10s_9s_18_1_1_U161                                          |hls_dummy_mul_10s_9s_18_1_1_189                                           |   102|
|429   |    mul_10s_9s_18_1_1_U162                                          |hls_dummy_mul_10s_9s_18_1_1_190                                           |   102|
|430   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4  |  4286|
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 450711 ; free virtual = 849431
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 213 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4271.301 ; gain = 1839.262 ; free physical = 450708 ; free virtual = 849427
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4271.309 ; gain = 1839.262 ; free physical = 450707 ; free virtual = 849427
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4271.309 ; gain = 0.000 ; free physical = 450975 ; free virtual = 849695
INFO: [Netlist 29-17] Analyzing 2224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4327.328 ; gain = 0.000 ; free physical = 450996 ; free virtual = 849716
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1110 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 105 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 3e8d1a94
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:34 . Memory (MB): peak = 4327.328 ; gain = 1919.145 ; free physical = 450995 ; free virtual = 849715
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3924.252; main = 3651.640; forked = 369.221
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5238.668; main = 4327.332; forked = 967.363
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4391.359 ; gain = 64.031 ; free physical = 450989 ; free virtual = 849708

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dd14af6f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.938 ; gain = 39.578 ; free physical = 450967 ; free virtual = 849686

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 576 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ec0d7d95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450752 ; free virtual = 849472
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 22 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f23d1591

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450751 ; free virtual = 849471
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10c23abb3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450732 ; free virtual = 849452
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1a186282c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450699 ; free virtual = 849419
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: d3669578

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450694 ; free virtual = 849414
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              22  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bcfbe111

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450694 ; free virtual = 849414

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bcfbe111

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450702 ; free virtual = 849422

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bcfbe111

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450702 ; free virtual = 849422

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450702 ; free virtual = 849422
Ending Netlist Obfuscation Task | Checksum: bcfbe111

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4623.906 ; gain = 0.000 ; free physical = 450702 ; free virtual = 849422
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 4623.906 ; gain = 296.578 ; free physical = 450702 ; free virtual = 849422
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 20:14:23 2025...
