// Seed: 1360546910
module module_0 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    output wand id_4
);
  wire id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    output uwire id_9
);
  nor primCall (id_5, id_1, id_0, id_8, id_2, id_7, id_3);
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_1,
      id_5
  );
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
endmodule
