# AI_Digital_Integrated_Circuits
Hierarchical ASIC Full Flow Design &amp; Verification using Synopsys ICC2 on TSMC 28nm Process


ê° ê³¼ì œì˜ ìƒì„¸í•œ ì„¤ê³„ ê³¼ì • ë° ë¶„ì„ ê²°ê³¼ëŠ” **Assignment#.pdf**ë¡œ ì²¨ë¶€í•˜ì˜€ìŠµë‹ˆë‹¤.


## ğŸ“‹ í”„ë¡œì íŠ¸ ê°œìš”

ë³¸ í”„ë¡œì íŠ¸ëŠ” TSMC ê³µì • ë¼ì´ë¸ŒëŸ¬ë¦¬ë¥¼ í™œìš©í•˜ì—¬ RCA ê¸°ë°˜ 8-bit multiplierë¶€í„° 4Ã—4 Systolic Arrayê¹Œì§€ ë””ì§€í„¸ íšŒë¡œì˜ Hierarchical Design Flow(Backend)ì„ í•™ìŠµí•œ ê³¼ì œì…ë‹ˆë‹¤.

## ğŸ¯ ì£¼ìš” í•™ìŠµ ëª©í‘œ

- Hierarchical Synthesisë¥¼ í†µí•œ ëŒ€ê·œëª¨ ì„¤ê³„ ìµœì í™”
- Static Timing Analysis (STA)ì™€ Dynamic Simulation
- Physical Design (Place & Route) 
- Power, Performance, Area (PPA) ìµœì í™”

## ğŸ“‚ ê³¼ì œ êµ¬ì„±
---
### Assignment 1: RCA ê¸°ë°˜ 8-bit Multiplier í•©ì„±
**ëª©í‘œ**: Design Compilerë¥¼ ì´ìš©í•œ ê¸°ë³¸ í•©ì„± ë° ì£¼íŒŒìˆ˜ë³„ PPA ë¶„ì„

**ì£¼ìš” ê²°ê³¼**:
- **Maximum Frequency**: 2.4GHz (timing violation ì—†ëŠ” ìµœëŒ€ ì£¼íŒŒìˆ˜)
- **Optimal Frequency**: 1GHz (PPA ê· í˜•ì )
- **í•©ì„± ë²”ìœ„**: 200MHz ~ 3GHz (200MHz ë‹¨ìœ„)

**í•µì‹¬ í•™ìŠµ ë‚´ìš©**:
- Behavior simulation â†’ Logic synthesis ê³¼ì •
- Timing report ë¶„ì„ (Slack Violation)
- Frequency-Area-Power trade-off ê´€ê³„
---
### Assignment 2: MAC (Multiply-Accumulate) ëª¨ë“ˆ í•©ì„±
**ëª©í‘œ**: Hierarchical synthesis ë° PrimeTimeì„ ì´ìš©í•œ ì •ë°€ STA

**ì£¼ìš” ê²°ê³¼**:
- **Maximum Frequency**: 2.0GHz
- **Optimal Frequency**: 2.0GHz
- **Area**: 570.654 ÂµmÂ²
- **Power**: 0.665 mW

**í•µì‹¬ í•™ìŠµ ë‚´ìš©**:
- Submodule ê¸°ë°˜ Hierarchical Synthesis
- Design Compiler vs PrimeTime ì°¨ì´ ë¶„ì„
- Wire Load Model vs RC ê¸°ë°˜ delay ê³„ì‚°
---
### Assignment 3: 4Ã—4 Systolic Array í•©ì„± ë° Post-Synthesis Simulation
**ëª©í‘œ**: SDFë¥¼ ì´ìš©í•œ ë™ì  íƒ€ì´ë° ì‹œë®¬ë ˆì´ì…˜ ë° ê²€ì¦

**ì£¼ìš” ê²°ê³¼**:
- **Maximum Frequency**: 2.4GHz (mac8_2.6GHz + mult8_2.4GHz ì¡°í•©)
- **Optimal Frequency**: 2.2GHz
- **Area**: 13,900 ÂµmÂ²
- **Power**: 15.9 mW

**í•µì‹¬ í•™ìŠµ ë‚´ìš©**:
- QuestaSimì„ ì´ìš©í•œ gate-level simulation
- SDF back-annotation ê¸°ë²•
- STA vs Dynamic Simulation ì°¨ì´ì 
- Submodule í•©ì„± ì£¼íŒŒìˆ˜ ìµœì í™”
---
### Assignment 4: Physical Design (Place & Route)
**ëª©í‘œ**: ICC2ë¥¼ ì´ìš©í•œ Chip Layout ìƒì„± ë° ìµœì¢… PPA ìµœì í™”

**ìµœì¢… PPA ê²°ê³¼**:
- **Performance**: 1.25 GHz
- **Power**: 8.88 mW
- **Area**: 12,067 ÂµmÂ²
- **Utilization**: 76.3%

**í•µì‹¬ ì„¤ê³„ ê²°ì •**:
- Core size: 110Âµm Ã— 110Âµm (ì •ì‚¬ê°í˜• êµ¬ì¡°)
- I/O port 4ë©´ ë¶„ì‚° ë°°ì¹˜ (congestion ì™„í™”)
- Clock signal ìœ„ì¹˜: ì¤‘ì•™ (55Âµm)
- PG strap: M4/M5 layer, width 0.5Âµm, pitch 25Âµm

**ìµœì í™” ê³¼ì •**:
1. **Area ìµœì í™”**: Utilization 70-80% ëª©í‘œë¡œ core size ì¡°ì •
2. **Performance ìµœì í™”**: I/O ë°°ì¹˜, clock ìœ„ì¹˜, placement density ì¡°ì ˆ
3. **Power ìµœì í™”**: PG strap íŒŒë¼ë¯¸í„° íŠœë‹

## ğŸ›  ê¸°ìˆ  ìŠ¤íƒ

### EDA Tools
- **Design Compiler**: Logic synthesis
- **PrimeTime**: Static Timing Analysis
- **QuestaSim**: Gate-level simulation
- **ICC2**: Physical design (Place & Route)

### ê³µì • ê¸°ìˆ 
- **Technology**: TSMC 28nm
- **Library**: RVT (Regular Vth) standard cells
- **Metal layers**: M1 ~ M7

### ì„¤ê³„ ì–¸ì–´
- **Verilog HDL**: RTL ì„¤ê³„
- **TCL**: EDA tool scripting
- **SDF**: Delay annotation

## ğŸ“Š ì£¼ìš” ë¶„ì„ ë°©ë²•ë¡ 

### PPA ìµœì í™” ì „ëµ
- **Min-Max Normalization**: ì„œë¡œ ë‹¤ë¥¸ ë‹¨ìœ„ì˜ PPA ì§€í‘œ ì •ê·œí™”(min-max normalization)
- **Multi-metric Evaluation**: F/(A+P), F/A + F/P, F/(AÃ—P), FÂ²/(AÃ—P)
- **Trade-off Analysis**: ì£¼íŒŒìˆ˜ë³„ PPA ê³¡ì„  ë¶„ì„

## ğŸ“ ì°¸ê³ ì‚¬í•­

- ëª¨ë“  í•©ì„± ê²°ê³¼ëŠ” TSMC 28nm ê³µì • ê¸°ì¤€
- Optimal frequencyëŠ” ì„¤ê³„ ëª©í‘œ(ì €ì „ë ¥/ê³ ì„±ëŠ¥/ê· í˜•)ì— ë”°ë¼ ë‹¬ë¼ì§ˆ ìˆ˜ ìˆìŒ
---
