INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sim_1/imports/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/new/pe_array_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sim_1/new/tb_pe_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pe_array
