# This is a sample makefile
# The first line specifies the target, followed by its dependencies
# The following lines are the commands to run to achieve the target
target: dependency1 dependency2
    @echo "Making target using dependencies"
    gcc -o target target.c dependency1.c dependency2.c
    @echo "Target successfully made"