<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 415</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page415-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce415.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;11-3</p>
<p style="position:absolute;top:47px;left:686px;white-space:nowrap" class="ft01">MEMORY CACHE CONTROL</p>
<p style="position:absolute;top:169px;left:75px;white-space:nowrap" class="ft02">L2&#160;Unified&#160;Cache</p>
<p style="position:absolute;top:169px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel Core&#160;2 Duo&#160;and Intel Xeon&#160;processors: up&#160;to&#160;4-MByte (or 4MBx2 in&#160;quadcore&#160;processors), 16-way set&#160;</p>
<p style="position:absolute;top:184px;left:219px;white-space:nowrap" class="ft02">associative, 64-byte cache line size.</p>
<p style="position:absolute;top:199px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;2 Duo&#160;and Intel Xeon&#160;processors: up&#160;to&#160;6-MByte (or 6MBx2 in&#160;quadcore&#160;processors), 24-way set&#160;</p>
<p style="position:absolute;top:214px;left:219px;white-space:nowrap" class="ft02">associative, 64-byte cache line size.</p>
<p style="position:absolute;top:229px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;i5, i3&#160;processors: 256KBbyte,&#160;8-way set associative,&#160;64-byte cache&#160;line&#160;size.</p>
<p style="position:absolute;top:244px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Atom&#160;processors: 512-KByte, 8-way&#160;set associative, 64-byte cache line size.</p>
<p style="position:absolute;top:259px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;Duo,&#160;Intel Core&#160;Solo&#160;processors:&#160;2-MByte, 8-way set associative,&#160;64-byte cache&#160;line&#160;size&#160;</p>
<p style="position:absolute;top:274px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;4&#160;and&#160;Intel&#160;Xeon&#160;processors: 256,&#160;512,&#160;1024, or&#160;2048-KByte,&#160;8-way set&#160;associative, 64-byte&#160;cache&#160;</p>
<p style="position:absolute;top:289px;left:219px;white-space:nowrap" class="ft02">line size, 128-byte sector size.</p>
<p style="position:absolute;top:304px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;M processor: 1&#160;or&#160;2-MByte,&#160;8-way&#160;set associative, 64-byte cache line size.</p>
<p style="position:absolute;top:319px;left:203px;white-space:nowrap" class="ft02">•&#160;P6&#160;family processors:&#160;128-KByte,&#160;256-KByte,&#160;512-KByte,&#160;1-MByte,&#160;or&#160;2-MByte,&#160;4-way set associative,&#160;</p>
<p style="position:absolute;top:334px;left:219px;white-space:nowrap" class="ft02">32-byte cache line size.</p>
<p style="position:absolute;top:349px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;processor (external optional): System&#160;specific, typically 256- or 512-KByte, 4-way set associative,&#160;</p>
<p style="position:absolute;top:364px;left:219px;white-space:nowrap" class="ft02">32-byte cache line size.</p>
<p style="position:absolute;top:388px;left:75px;white-space:nowrap" class="ft02">L3&#160;Unified Cache</p>
<p style="position:absolute;top:388px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Xeon&#160;processors:&#160;512-KByte, 1-MByte, 2-MByte,&#160;or&#160;4-MByte,&#160;8-way&#160;set&#160;associative, 64-byte cache line&#160;</p>
<p style="position:absolute;top:403px;left:219px;white-space:nowrap" class="ft02">size, 128-byte sector size.</p>
<p style="position:absolute;top:418px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7 processor,&#160;Intel Xeon processor 5500:&#160;Up&#160;to&#160;8MByte, 16-way&#160;set associative, 64-byte cache&#160;</p>
<p style="position:absolute;top:433px;left:219px;white-space:nowrap" class="ft02">line size.</p>
<p style="position:absolute;top:448px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Xeon&#160;processor 5600: Up&#160;to&#160;12MByte, 64-byte cache&#160;line&#160;size.</p>
<p style="position:absolute;top:463px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Xeon&#160;processor 7500: Up&#160;to&#160;24MByte, 64-byte cache&#160;line&#160;size.</p>
<p style="position:absolute;top:487px;left:75px;white-space:nowrap" class="ft02">Instruction TLB</p>
<p style="position:absolute;top:503px;left:75px;white-space:nowrap" class="ft02">(4-KByte&#160;Pages)</p>
<p style="position:absolute;top:487px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium 4 and Intel Xeon processors&#160;(Based on Intel NetBurst&#160;microarchitecture): 128&#160;entries, 4-way set&#160;</p>
<p style="position:absolute;top:502px;left:219px;white-space:nowrap" class="ft02">associative.</p>
<p style="position:absolute;top:517px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Atom&#160;processors: 32-entries, fully associative.</p>
<p style="position:absolute;top:532px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;i5, i3&#160;processors: 64-entries per&#160;thread&#160;(128-entries&#160;per core),&#160;4-way set associative.</p>
<p style="position:absolute;top:547px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;2 Duo, Intel Core&#160;Duo, Intel Core&#160;Solo&#160;processors, Pentium&#160;M processor: 128 entries, 4-way set&#160;</p>
<p style="position:absolute;top:562px;left:219px;white-space:nowrap" class="ft02">associative.</p>
<p style="position:absolute;top:577px;left:203px;white-space:nowrap" class="ft02">•&#160;P6 family processors: 32&#160;entries, 4-way set associative.</p>
<p style="position:absolute;top:592px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;processor: 32&#160;entries, 4-way set&#160;associative;&#160;fully set associative for Pentium&#160;processors&#160;with MMX&#160;</p>
<p style="position:absolute;top:607px;left:219px;white-space:nowrap" class="ft02">technology.</p>
<p style="position:absolute;top:631px;left:75px;white-space:nowrap" class="ft02">Data TLB (4-KByte&#160;</p>
<p style="position:absolute;top:647px;left:75px;white-space:nowrap" class="ft02">Pages)</p>
<p style="position:absolute;top:631px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;i5, i3&#160;processors, DTLB0:&#160;64-entries,&#160;4-way set associative.</p>
<p style="position:absolute;top:646px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;2 Duo&#160;processors: DTLB0, 16&#160;entries,&#160;DTLB1,&#160;256 entries, 4 ways.</p>
<p style="position:absolute;top:661px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Atom&#160;processors:&#160;16-entry-per-thread&#160;micro-TLB,&#160;fully associative; 64-entry DTLB, 4-way set&#160;</p>
<p style="position:absolute;top:676px;left:219px;white-space:nowrap" class="ft02">associative; 16-entry PDE cache, fully associative.</p>
<p style="position:absolute;top:691px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium 4 and Intel Xeon processors&#160;(Based on Intel NetBurst&#160;microarchitecture): 64 entry,&#160;fully set&#160;</p>
<p style="position:absolute;top:706px;left:219px;white-space:nowrap" class="ft02">associative, shared&#160;with&#160;large&#160;page&#160;DTLB.</p>
<p style="position:absolute;top:721px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;Duo, Intel Core&#160;Solo processors, Pentium&#160;M processor: 128 entries, 4-way set associative.</p>
<p style="position:absolute;top:736px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium and P6 family processors:&#160;64&#160;entries, 4-way set associative;&#160;fully set, associative for Pentium&#160;</p>
<p style="position:absolute;top:751px;left:219px;white-space:nowrap" class="ft02">processors&#160;with&#160;MMX&#160;technology.</p>
<p style="position:absolute;top:775px;left:75px;white-space:nowrap" class="ft02">Instruction TLB&#160;</p>
<p style="position:absolute;top:791px;left:75px;white-space:nowrap" class="ft02">(Large&#160;Pages)</p>
<p style="position:absolute;top:775px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;i5, i3&#160;processors: 7-entries per thread, fully associative.</p>
<p style="position:absolute;top:790px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;2 Duo&#160;processors: 4 entries, 4 ways.</p>
<p style="position:absolute;top:805px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;4&#160;and Intel Xeon&#160;processors:&#160;large&#160;pages&#160;are&#160;fragmented.</p>
<p style="position:absolute;top:820px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;Duo,&#160;Intel&#160;Core&#160;Solo,&#160;Pentium&#160;M&#160;processor: 2 entries, fully associative.</p>
<p style="position:absolute;top:835px;left:203px;white-space:nowrap" class="ft02">•&#160;P6 family processors: 2&#160;entries, fully associative.</p>
<p style="position:absolute;top:850px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;processor: Uses same&#160;TLB&#160;as used&#160;for 4-KByte pages.</p>
<p style="position:absolute;top:874px;left:75px;white-space:nowrap" class="ft02">Data&#160;TLB&#160;(Large&#160;</p>
<p style="position:absolute;top:890px;left:75px;white-space:nowrap" class="ft02">Pages)</p>
<p style="position:absolute;top:874px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;i5, i3&#160;processors, DTLB0:&#160;32-entries,&#160;4-way set associative.</p>
<p style="position:absolute;top:889px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;2 Duo&#160;processors: DTLB0, 16&#160;entries,&#160;DTLB1, 32 entries, 4 ways.</p>
<p style="position:absolute;top:904px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Atom&#160;processors: 8 entries, 4-way set associative.</p>
<p style="position:absolute;top:919px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;4&#160;and Intel Xeon&#160;processors:&#160;64&#160;entries, fully&#160;set associative;&#160;shared&#160;with&#160;small page&#160;data&#160;TLBs.</p>
<p style="position:absolute;top:934px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;Duo,&#160;Intel&#160;Core&#160;Solo,&#160;Pentium&#160;M&#160;processor: 8 entries, fully associative.</p>
<p style="position:absolute;top:949px;left:203px;white-space:nowrap" class="ft02">•&#160;P6 family processors: 8&#160;entries, 4-way set associative.</p>
<p style="position:absolute;top:964px;left:203px;white-space:nowrap" class="ft02">•&#160;Pentium&#160;processor: 8&#160;entries, 4-way set associative; uses same TLB&#160;as&#160;used&#160;for 4-KByte pages in&#160;Pentium&#160;</p>
<p style="position:absolute;top:979px;left:219px;white-space:nowrap" class="ft02">processors&#160;with&#160;MMX&#160;technology.</p>
<p style="position:absolute;top:1003px;left:75px;white-space:nowrap" class="ft02">Second-level&#160;Unified&#160;</p>
<p style="position:absolute;top:1020px;left:75px;white-space:nowrap" class="ft02">TLB (4-KByte&#160;</p>
<p style="position:absolute;top:1036px;left:75px;white-space:nowrap" class="ft02">Pages)</p>
<p style="position:absolute;top:1003px;left:203px;white-space:nowrap" class="ft02">•&#160;Intel&#160;Core&#160;i7,&#160;i5, i3&#160;processor,&#160;STLB: 512-entries, 4-way set associative.</p>
<p style="position:absolute;top:100px;left:233px;white-space:nowrap" class="ft03">Table 11-1. &#160;Characteristics of&#160;the Caches, TLBs,&#160;Store Buffer,&#160;and&#160;</p>
<p style="position:absolute;top:120px;left:237px;white-space:nowrap" class="ft03">Write Combining Buffer in&#160;Intel&#160;64&#160;and&#160;IA-32 Processors&#160;(Contd.)</p>
<p style="position:absolute;top:145px;left:75px;white-space:nowrap" class="ft02">Cache or Buffer</p>
<p style="position:absolute;top:145px;left:203px;white-space:nowrap" class="ft02">Characteristics</p>
</div>
</body>
</html>
