<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="conv2d_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="conv2d_input:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="conv2d_input:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="conv2d_input:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="conv2d_input:0" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="conv2d_input" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="conv2d_input" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="conv2d_input" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="conv2d_input" output_port_id="conv2d_input" />
		<IR name="conv2d_input" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/Relu" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d/Relu" output_port_id="StatefulPartitionedCall/sequential_3/conv2d/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/dropout/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout/Identity" output_port_id="StatefulPartitionedCall/sequential_3/dropout/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/dropout/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout/Identity" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/Relu" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_1/Relu" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_1/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/dropout_1/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout_1/Identity" output_port_id="StatefulPartitionedCall/sequential_3/dropout_1/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/dropout_1/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout_1/Identity" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/Relu" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/conv2d_2/Relu" output_port_id="StatefulPartitionedCall/sequential_3/conv2d_2/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/conv2d_2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="StatefulPartitionedCall/sequential_3/dropout_2/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout_2/Identity" output_port_id="StatefulPartitionedCall/sequential_3/dropout_2/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/dropout_2/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout_2/Identity" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool" output_port_id="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool:0" />
		<IR name="StatefulPartitionedCall/sequential_3/max_pooling2d_2/MaxPool/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/flatten/Const" output_port_id="StatefulPartitionedCall/sequential_3/flatten/Const:0" />
		<IR name="StatefulPartitionedCall/sequential_3/flatten/Const" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/flatten/Const" output_port_id="StatefulPartitionedCall/sequential_3/flatten/Const:0" />
		<IR name="StatefulPartitionedCall/sequential_3/flatten/Const" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/flatten/Reshape" output_port_id="StatefulPartitionedCall/sequential_3/flatten/Reshape:0" />
		<IR name="StatefulPartitionedCall/sequential_3/flatten/Reshape" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/flatten/Reshape" output_port_id="StatefulPartitionedCall/sequential_3/flatten/Reshape:0" />
		<IR name="StatefulPartitionedCall/sequential_3/flatten/Reshape" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/MatMul/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/MatMul/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/MatMul" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/MatMul" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout_3/Identity" output_port_id="StatefulPartitionedCall/sequential_3/dense_9/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="StatefulPartitionedCall/sequential_3/dropout_3/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="StatefulPartitionedCall/sequential_3/dropout_3/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dropout_3/Identity" output_port_id="StatefulPartitionedCall/sequential_3/dropout_3/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_9/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/MatMul/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/MatMul/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/MatMul" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/MatMul" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/Relu" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_10/Relu" output_port_id="StatefulPartitionedCall/sequential_3/dense_10/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_10/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/MatMul/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/MatMul/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/MatMul" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/MatMul" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/Softmax:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/Softmax:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/Softmax:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/Softmax:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="StatefulPartitionedCall/sequential_3/dense_11/Softmax:0" />
		<IR name="StatefulPartitionedCall/sequential_3/dense_11/Softmax" output_port_id="1" />
	</map>
</mapping>
