# aclk {FREQ_HZ 200000000 CLK_DOMAIN DMA_FIFO_mig_7series_0_0_ui_clk PHASE 0}
# Clock Domain: DMA_FIFO_mig_7series_0_0_ui_clk
create_clock -name aclk -period 5.000 [get_ports aclk]
# Generated clocks
