{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685699858788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685699858788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 13:27:38 2023 " "Processing started: Fri Jun 02 13:27:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685699858788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685699858788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arm -c arm " "Command: quartus_sta arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685699858789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1685699858839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1685699859035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685699859053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685699859053 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1685699859254 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859302 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859302 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1685699859302 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1685699859302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arm.sdc " "Synopsys Design Constraints File file not found: 'arm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1685699859324 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~13\|combout " "Node \"ARM_test\|HU\|hazard~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|MEM_W_EN~1\|datab " "Node \"ARM_test\|ID\|MEM_W_EN~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|MEM_W_EN~1\|combout " "Node \"ARM_test\|ID\|MEM_W_EN~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~1\|dataa " "Node \"ARM_test\|HU\|Equal1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~1\|combout " "Node \"ARM_test\|HU\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~0\|dataa " "Node \"ARM_test\|HU\|always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~0\|combout " "Node \"ARM_test\|HU\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~12\|datad " "Node \"ARM_test\|HU\|hazard~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~12\|combout " "Node \"ARM_test\|HU\|hazard~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~13\|dataa " "Node \"ARM_test\|HU\|hazard~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~5\|datab " "Node \"ARM_test\|HU\|hazard~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~5\|combout " "Node \"ARM_test\|HU\|hazard~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~13\|datac " "Node \"ARM_test\|HU\|hazard~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~0\|datac " "Node \"ARM_test\|HU\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~0\|combout " "Node \"ARM_test\|HU\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~0\|datab " "Node \"ARM_test\|HU\|always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~3\|datac " "Node \"ARM_test\|HU\|Equal1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~3\|combout " "Node \"ARM_test\|HU\|Equal1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~0\|datac " "Node \"ARM_test\|HU\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~2\|dataa " "Node \"ARM_test\|HU\|Equal1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|Equal1~2\|combout " "Node \"ARM_test\|HU\|Equal1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~0\|datad " "Node \"ARM_test\|HU\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[1\]~1\|dataa " "Node \"ARM_test\|ID\|src2\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[1\]~1\|combout " "Node \"ARM_test\|ID\|src2\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~1\|datad " "Node \"ARM_test\|HU\|always0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~1\|combout " "Node \"ARM_test\|HU\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~3\|datab " "Node \"ARM_test\|HU\|always0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~3\|combout " "Node \"ARM_test\|HU\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|hazard~12\|datab " "Node \"ARM_test\|HU\|hazard~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[0\]~2\|dataa " "Node \"ARM_test\|ID\|src2\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[0\]~2\|combout " "Node \"ARM_test\|ID\|src2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~1\|datab " "Node \"ARM_test\|HU\|always0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[2\]~4\|dataa " "Node \"ARM_test\|ID\|src2\[2\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[2\]~4\|combout " "Node \"ARM_test\|ID\|src2\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~2\|datad " "Node \"ARM_test\|HU\|always0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~2\|combout " "Node \"ARM_test\|HU\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~3\|dataa " "Node \"ARM_test\|HU\|always0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[3\]~3\|datac " "Node \"ARM_test\|ID\|src2\[3\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|ID\|src2\[3\]~3\|combout " "Node \"ARM_test\|ID\|src2\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""} { "Warning" "WSTA_SCC_NODE" "ARM_test\|HU\|always0~2\|datab " "Node \"ARM_test\|HU\|always0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685699859330 ""}  } { { "../SRAM_Files/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/hazard_Detection_Unit.v" 13 -1 0 } } { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 13 -1 0 } } { "../SRAM_Files/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/hazard_Detection_Unit.v" 20 -1 0 } } { "../SRAM_Files/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase III - SRAM/SRAM_Files/ID_stage.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1685699859330 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699859340 "|arm|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 " "Node: ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699859340 "|arm|ARM:ARM_test|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 " "Node: ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699859340 "|arm|ARM:ARM_test|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read2"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1685699859360 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1685699859369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685699859380 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1685699859412 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1685699859413 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699859516 "|arm|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 " "Node: ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699859516 "|arm|ARM:ARM_test|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 " "Node: ARM:ARM_test\|MEM_stage:MEM\|SRAM_Controller:SRAM_CU\|ps.read2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1685699859516 "|arm|ARM:ARM_test|MEM_stage:MEM|SRAM_Controller:SRAM_CU|ps.read2"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685699859533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685699859534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685699859534 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1685699859540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685699859554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685699859555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685699859650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 13:27:39 2023 " "Processing ended: Fri Jun 02 13:27:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685699859650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685699859650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685699859650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685699859650 ""}
